

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     3 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
049f17edb6f92ce12d9a816d43c94517  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_MxuvcO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_02CNFj"
Running: cat _ptx_02CNFj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PNL68O
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PNL68O --output-file  /dev/null 2> _ptx_02CNFjinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_02CNFj _ptx2_PNL68O _ptx_02CNFjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=8086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 8086 (inst/sec)
gpgpu_simulation_rate = 2063 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=14655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 14655 (inst/sec)
gpgpu_simulation_rate = 3365 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=8838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f26cc2c3d20 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 48 sec (408 sec)
gpgpu_simulation_rate = 8838 (inst/sec)
gpgpu_simulation_rate = 2235 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=11375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 55 sec (415 sec)
gpgpu_simulation_rate = 11375 (inst/sec)
gpgpu_simulation_rate = 2736 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 507865
gpu_sim_insn = 1253132
gpu_ipc =       2.4675
gpu_tot_sim_cycle = 1870805
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.1932
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 11173030
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7888
partiton_reqs_in_parallel_util = 11173030
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 507865
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       0.8171 GB/Sec
L2_BW_total  =       0.6788 GB/Sec
gpu_total_sim_rate=5011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36834	W0_Idle:32796352	W0_Scoreboard:4676159	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1723 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 1547046 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8760 	2601 	10 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5926 	259 	79 	0 	5253 	20 	0 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     23662      2999     20778       440      6686      2710     34860      4026       402      1641       970       548      3743     24556     22529
dram[1]:      16557     15184      3644      1966     12136     12012       446       709       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151     12421     13076     14951       349       262      3710      8764       311       169       169       169       169     37422     26946
dram[3]:      15151     15063     12307      2484      9420       551       443      7679       316      3579       326       171       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       349       515       258       884       286       311      8468       630     57906     21576     23424
dram[5]:      12613     12490     12985      2258       507       493       236       410       371       160       729      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088       926       170       764       363      1185     25648     23392
dram[7]:      20506     12533      2149      1818       863       278       276       643       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     35141       471      5126       954      5128       376     25374       169      1072       523     29769     25396
dram[9]:      11876     12525      2161      3217       439       314      1870      1472       144       286       998       260       223     27455     29806     27052
dram[10]:      15184     15638      1926      2317      8708       349       844       343     42270    none         676       389       424    none       29254     25925
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       358     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       358       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       492    173369       359       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       359       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       352       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009958
n_activity=3339 dram_eff=0.4139
bk0: 68a 1387578i bk1: 68a 1387499i bk2: 64a 1387536i bk3: 72a 1387369i bk4: 44a 1387565i bk5: 40a 1387599i bk6: 36a 1387543i bk7: 16a 1387639i bk8: 20a 1387625i bk9: 16a 1387675i bk10: 20a 1387609i bk11: 12a 1387687i bk12: 12a 1387682i bk13: 12a 1387683i bk14: 76a 1387540i bk15: 80a 1387419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0020652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387023 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009526
n_activity=3311 dram_eff=0.3993
bk0: 72a 1387485i bk1: 64a 1387504i bk2: 72a 1387439i bk3: 68a 1387410i bk4: 52a 1387478i bk5: 48a 1387483i bk6: 20a 1387613i bk7: 16a 1387708i bk8: 12a 1387662i bk9: 8a 1387697i bk10: 4a 1387730i bk11: 12a 1387677i bk12: 20a 1387654i bk13: 16a 1387683i bk14: 68a 1387579i bk15: 80a 1387383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387029 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009613
n_activity=3114 dram_eff=0.4284
bk0: 68a 1387534i bk1: 64a 1387477i bk2: 68a 1387474i bk3: 64a 1387401i bk4: 44a 1387574i bk5: 60a 1387420i bk6: 24a 1387654i bk7: 28a 1387568i bk8: 8a 1387707i bk9: 16a 1387665i bk10: 8a 1387715i bk11: 16a 1387681i bk12: 8a 1387719i bk13: 16a 1387687i bk14: 72a 1387539i bk15: 72a 1387446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00270003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1386995 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009987
n_activity=3457 dram_eff=0.4009
bk0: 64a 1387560i bk1: 64a 1387490i bk2: 68a 1387490i bk3: 60a 1387428i bk4: 56a 1387444i bk5: 44a 1387503i bk6: 32a 1387596i bk7: 24a 1387587i bk8: 24a 1387607i bk9: 24a 1387603i bk10: 20a 1387643i bk11: 4a 1387729i bk12: 16a 1387682i bk13: 20a 1387653i bk14: 64a 1387613i bk15: 72a 1387433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00306681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387047 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009382
n_activity=3117 dram_eff=0.4177
bk0: 64a 1387577i bk1: 64a 1387501i bk2: 60a 1387526i bk3: 72a 1387352i bk4: 60a 1387545i bk5: 40a 1387537i bk6: 20a 1387624i bk7: 16a 1387643i bk8: 8a 1387697i bk9: 4a 1387733i bk10: 12a 1387701i bk11: 20a 1387662i bk12: 12a 1387684i bk13: 8a 1387701i bk14: 84a 1387491i bk15: 80a 1387397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009368
n_activity=3045 dram_eff=0.4269
bk0: 64a 1387565i bk1: 64a 1387483i bk2: 64a 1387455i bk3: 64a 1387381i bk4: 48a 1387507i bk5: 20a 1387676i bk6: 20a 1387669i bk7: 28a 1387559i bk8: 8a 1387707i bk9: 24a 1387628i bk10: 20a 1387624i bk11: 20a 1387646i bk12: 8a 1387699i bk13: 8a 1387719i bk14: 80a 1387521i bk15: 80a 1387400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00321453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387113 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008517
n_activity=2628 dram_eff=0.4498
bk0: 64a 1387590i bk1: 64a 1387524i bk2: 68a 1387433i bk3: 64a 1387357i bk4: 8a 1387737i bk5: 20a 1387715i bk6: 16a 1387698i bk7: 28a 1387620i bk8: 16a 1387662i bk9: 24a 1387576i bk10: 4a 1387729i bk11: 8a 1387703i bk12: 20a 1387650i bk13: 12a 1387685i bk14: 76a 1387529i bk15: 80a 1387389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00362599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009382
n_activity=3098 dram_eff=0.4203
bk0: 72a 1387498i bk1: 64a 1387502i bk2: 60a 1387521i bk3: 68a 1387357i bk4: 44a 1387579i bk5: 40a 1387538i bk6: 20a 1387654i bk7: 20a 1387651i bk8: 12a 1387676i bk9: 0a 1387759i bk10: 8a 1387719i bk11: 20a 1387637i bk12: 28a 1387594i bk13: 24a 1387613i bk14: 68a 1387571i bk15: 72a 1387448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00216392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387060 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008993
n_activity=3133 dram_eff=0.3983
bk0: 68a 1387519i bk1: 64a 1387497i bk2: 60a 1387506i bk3: 60a 1387396i bk4: 20a 1387690i bk5: 24a 1387661i bk6: 24a 1387633i bk7: 20a 1387610i bk8: 16a 1387643i bk9: 24a 1387592i bk10: 20a 1387618i bk11: 8a 1387711i bk12: 20a 1387621i bk13: 20a 1387611i bk14: 68a 1387571i bk15: 80a 1387366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0022158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387046 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009483
n_activity=3050 dram_eff=0.4315
bk0: 68a 1387512i bk1: 64a 1387467i bk2: 60a 1387499i bk3: 60a 1387434i bk4: 36a 1387601i bk5: 48a 1387499i bk6: 36a 1387570i bk7: 20a 1387663i bk8: 8a 1387710i bk9: 4a 1387729i bk10: 20a 1387657i bk11: 12a 1387696i bk12: 32a 1387611i bk13: 8a 1387702i bk14: 72a 1387546i bk15: 76a 1387398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00294503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009728
n_activity=3533 dram_eff=0.3821
bk0: 68a 1387503i bk1: 68a 1387455i bk2: 60a 1387507i bk3: 56a 1387443i bk4: 60a 1387406i bk5: 44a 1387554i bk6: 36a 1387506i bk7: 24a 1387618i bk8: 16a 1387629i bk9: 0a 1387748i bk10: 12a 1387679i bk11: 28a 1387613i bk12: 12a 1387699i bk13: 0a 1387765i bk14: 76a 1387529i bk15: 84a 1387359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00222517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10975
	minimum = 6
	maximum = 27
Network latency average = 7.08634
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63175
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Accepted packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Injected flit rate average = 0.000260188
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.00054936 (at node 48)
Accepted flit rate average= 0.000260188
	minimum = 0.000126018 (at node 3)
	maximum = 0.000667502 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5811 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Accepted packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Injected flit rate average = 0.0173671 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.0357857 (5 samples)
Accepted flit rate average = 0.0173671 (5 samples)
	minimum = 0.0126134 (5 samples)
	maximum = 0.0267775 (5 samples)
Injected packet size average = 1.51581 (5 samples)
Accepted packet size average = 1.51581 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 52 sec (1192 sec)
gpgpu_simulation_rate = 5011 (inst/sec)
gpgpu_simulation_rate = 1569 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 32508
gpu_sim_insn = 1117092
gpu_ipc =      34.3636
gpu_tot_sim_cycle = 2125463
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.3361
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 715176
partiton_reqs_in_parallel_total    = 16442094
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0723
partiton_reqs_in_parallel_util = 715176
partiton_reqs_in_parallel_util_total    = 16442094
gpu_sim_cycle_parition_util = 32508
gpu_tot_sim_cycle_parition_util    = 747375
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       9.0970 GB/Sec
L2_BW_total  =       0.7366 GB/Sec
gpu_total_sim_rate=5654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42355	W0_Idle:34539935	W0_Scoreboard:4692813	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1595 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2125462 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11603 	2703 	10 	0 	527 	41 	1344 	83 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7619 	384 	224 	293 	5837 	96 	29 	0 	0 	528 	41 	1343 	83 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10158 	2369 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	272 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	172 	28 	0 	0 	4 	6 	11 	10 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      16186     28919      3655     21380       584      6810      2764     34960      4026       402      1641       970       548      3743     25293     23647
dram[1]:      17131     21055      4182      2508     12280     12132       579       894       417       372       170      1240       491       202     34373     26450
dram[2]:      15390     19535     13079     13758     15117       532       329      3739      8764       311       169       169       169       169     43930     29559
dram[3]:      19733     19180     12908      3196      9512       755       508      7771       316      3579       326       171       230       464     37952     32112
dram[4]:      21175     20051      2887      4709      1380       430       593       309       884       286       311      8468       630     57906     23165     26561
dram[5]:      14987     12857     13680      2943       673       609       348       465       371       160       729      1527       382       169     26417     25917
dram[6]:      19816     18185      6754      2780       478       620     19558       445      1088       926       170       764       363      1185     30286     26947
dram[7]:      23977     16388      2825      2405      1002       356       321       725       493    none         227     13070     11584      7309     34760     33556
dram[8]:      19586     18136      2679      2714     35424       618      5225      1064      5128       376     25374       169      4602       523     35172     29381
dram[9]:      14073     16147      2891      3871       616       422      1888      1544       144       286       998       260       223     27455     35261     29825
dram[10]:      19387     16333      2592      3083      8764       558       919       417     42270    none         676       389       424    none       32177     28306
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       393     68984     32726    173074     33834       341      5000       359       354     17647     13226     13237
dram[1]:      57439     28720     32508       475    173355    173148       359       352       359       347       341      4994       352       341     23595     27966
dram[2]:      10675     28622    173154    173374    173149       433       352     33824     34230       352       341       342       341       341    173326     20853
dram[3]:      28650     28650    173041       492    173369       415       358     57474       358     35087       352       342       341       352     23451     23451
dram[4]:      30920     28586       439     32469     11647       358       359       347       352       341       341     64691       347    173085     15711     20861
dram[5]:      30937     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     23325
dram[6]:      30979     30979     57573       534       352       352     75289       347       358       362       341       352       352       359     23476     20949
dram[7]:     173374     28581       477       486      6492       359       352       359       352         0       341     72119     60116     69423     23400     23517
dram[8]:      69934     31008       447       477    172973       358     33815       358     33833       352    173439       341       358       358     23530     23453
dram[9]:      25949     26134       444     17637       390       359     10414      8206       337       341       352       341       341     81499     23568     15692
dram[10]:      57440     63901       416       461    173364       404       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447362 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009543
n_activity=3339 dram_eff=0.4139
bk0: 68a 1447939i bk1: 68a 1447860i bk2: 64a 1447897i bk3: 72a 1447730i bk4: 44a 1447926i bk5: 40a 1447960i bk6: 36a 1447904i bk7: 16a 1448000i bk8: 20a 1447986i bk9: 16a 1448036i bk10: 20a 1447970i bk11: 12a 1448048i bk12: 12a 1448043i bk13: 12a 1448044i bk14: 76a 1447901i bk15: 80a 1447780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00197912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447384 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009129
n_activity=3311 dram_eff=0.3993
bk0: 72a 1447846i bk1: 64a 1447865i bk2: 72a 1447800i bk3: 68a 1447771i bk4: 52a 1447839i bk5: 48a 1447844i bk6: 20a 1447974i bk7: 16a 1448069i bk8: 12a 1448023i bk9: 8a 1448058i bk10: 4a 1448091i bk11: 12a 1448038i bk12: 20a 1448015i bk13: 16a 1448044i bk14: 68a 1447940i bk15: 80a 1447744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00256539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447390 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009212
n_activity=3114 dram_eff=0.4284
bk0: 68a 1447895i bk1: 64a 1447838i bk2: 68a 1447835i bk3: 64a 1447762i bk4: 44a 1447935i bk5: 60a 1447781i bk6: 24a 1448015i bk7: 28a 1447929i bk8: 8a 1448068i bk9: 16a 1448026i bk10: 8a 1448076i bk11: 16a 1448042i bk12: 8a 1448080i bk13: 16a 1448048i bk14: 72a 1447900i bk15: 72a 1447807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00258749
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447356 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009571
n_activity=3457 dram_eff=0.4009
bk0: 64a 1447921i bk1: 64a 1447851i bk2: 68a 1447851i bk3: 60a 1447789i bk4: 56a 1447805i bk5: 44a 1447864i bk6: 32a 1447957i bk7: 24a 1447948i bk8: 24a 1447968i bk9: 24a 1447964i bk10: 20a 1448004i bk11: 4a 1448090i bk12: 16a 1448043i bk13: 20a 1448014i bk14: 64a 1447974i bk15: 72a 1447794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00293898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447408 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0008991
n_activity=3117 dram_eff=0.4177
bk0: 64a 1447938i bk1: 64a 1447862i bk2: 60a 1447887i bk3: 72a 1447713i bk4: 60a 1447906i bk5: 40a 1447898i bk6: 20a 1447985i bk7: 16a 1448004i bk8: 8a 1448058i bk9: 4a 1448094i bk10: 12a 1448062i bk11: 20a 1448023i bk12: 12a 1448045i bk13: 8a 1448062i bk14: 84a 1447852i bk15: 80a 1447758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00270972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447405 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0008977
n_activity=3045 dram_eff=0.4269
bk0: 64a 1447926i bk1: 64a 1447844i bk2: 64a 1447816i bk3: 64a 1447742i bk4: 48a 1447868i bk5: 20a 1448037i bk6: 20a 1448030i bk7: 28a 1447920i bk8: 8a 1448068i bk9: 24a 1447989i bk10: 20a 1447985i bk11: 20a 1448007i bk12: 8a 1448060i bk13: 8a 1448080i bk14: 80a 1447882i bk15: 80a 1447761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00308054
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447474 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008162
n_activity=2628 dram_eff=0.4498
bk0: 64a 1447951i bk1: 64a 1447885i bk2: 68a 1447794i bk3: 64a 1447718i bk4: 8a 1448098i bk5: 20a 1448076i bk6: 16a 1448059i bk7: 28a 1447981i bk8: 16a 1448023i bk9: 24a 1447937i bk10: 4a 1448090i bk11: 8a 1448064i bk12: 20a 1448011i bk13: 12a 1448046i bk14: 76a 1447890i bk15: 80a 1447750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00347485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447405 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0008991
n_activity=3098 dram_eff=0.4203
bk0: 72a 1447859i bk1: 64a 1447863i bk2: 60a 1447882i bk3: 68a 1447718i bk4: 44a 1447940i bk5: 40a 1447899i bk6: 20a 1448015i bk7: 20a 1448012i bk8: 12a 1448037i bk9: 0a 1448120i bk10: 8a 1448080i bk11: 20a 1447998i bk12: 28a 1447955i bk13: 24a 1447974i bk14: 68a 1447932i bk15: 72a 1447809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00207372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447421 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008618
n_activity=3133 dram_eff=0.3983
bk0: 68a 1447880i bk1: 64a 1447858i bk2: 60a 1447867i bk3: 60a 1447757i bk4: 20a 1448051i bk5: 24a 1448022i bk6: 24a 1447994i bk7: 20a 1447971i bk8: 16a 1448004i bk9: 24a 1447953i bk10: 20a 1447979i bk11: 8a 1448072i bk12: 20a 1447982i bk13: 20a 1447972i bk14: 68a 1447932i bk15: 80a 1447727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00212344
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447407 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009088
n_activity=3050 dram_eff=0.4315
bk0: 68a 1447873i bk1: 64a 1447828i bk2: 60a 1447860i bk3: 60a 1447795i bk4: 36a 1447962i bk5: 48a 1447860i bk6: 36a 1447931i bk7: 20a 1448024i bk8: 8a 1448071i bk9: 4a 1448090i bk10: 20a 1448018i bk11: 12a 1448057i bk12: 32a 1447972i bk13: 8a 1448063i bk14: 72a 1447907i bk15: 76a 1447759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282228
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1448121 n_nop=1447362 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009322
n_activity=3533 dram_eff=0.3821
bk0: 68a 1447864i bk1: 68a 1447816i bk2: 60a 1447868i bk3: 56a 1447804i bk4: 60a 1447767i bk5: 44a 1447915i bk6: 36a 1447867i bk7: 24a 1447979i bk8: 16a 1447990i bk9: 0a 1448109i bk10: 12a 1448040i bk11: 28a 1447974i bk12: 12a 1448060i bk13: 0a 1448126i bk14: 76a 1447890i bk15: 84a 1447720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00213242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.8389
	minimum = 6
	maximum = 326
Network latency average = 15.7676
	minimum = 6
	maximum = 204
Slowest packet = 29323
Flit latency average = 16.4573
	minimum = 6
	maximum = 203
Slowest flit = 46026
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00191959
	minimum = 0.00116898 (at node 23)
	maximum = 0.00615252 (at node 44)
Accepted packet rate average = 0.00191959
	minimum = 0.00116898 (at node 23)
	maximum = 0.00615252 (at node 44)
Injected flit rate average = 0.00287938
	minimum = 0.00135355 (at node 23)
	maximum = 0.0075676 (at node 44)
Accepted flit rate average= 0.00287938
	minimum = 0.00215338 (at node 23)
	maximum = 0.01089 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7907 (6 samples)
	minimum = 6 (6 samples)
	maximum = 103 (6 samples)
Network latency average = 12.307 (6 samples)
	minimum = 6 (6 samples)
	maximum = 69 (6 samples)
Flit latency average = 12.0004 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00986772 (6 samples)
	minimum = 0.0072351 (6 samples)
	maximum = 0.0159054 (6 samples)
Accepted packet rate average = 0.00986772 (6 samples)
	minimum = 0.0072351 (6 samples)
	maximum = 0.0159054 (6 samples)
Injected flit rate average = 0.0149525 (6 samples)
	minimum = 0.00726587 (6 samples)
	maximum = 0.0310827 (6 samples)
Accepted flit rate average = 0.0149525 (6 samples)
	minimum = 0.0108701 (6 samples)
	maximum = 0.0241296 (6 samples)
Injected packet size average = 1.51529 (6 samples)
Accepted packet size average = 1.51529 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 54 sec (1254 sec)
gpgpu_simulation_rate = 5654 (inst/sec)
gpgpu_simulation_rate = 1694 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 342528
gpu_sim_insn = 1294722
gpu_ipc =       3.7799
gpu_tot_sim_cycle = 2695213
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.1113
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 7535616
partiton_reqs_in_parallel_total    = 17157270
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1618
partiton_reqs_in_parallel_util = 7535616
partiton_reqs_in_parallel_util_total    = 17157270
gpu_sim_cycle_parition_util = 342528
gpu_tot_sim_cycle_parition_util    = 779883
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       4.4884 GB/Sec
L2_BW_total  =       1.1513 GB/Sec
gpu_total_sim_rate=4535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177864
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 432, 448, 566, 411, 536, 214, 199, 307, 199, 199, 199, 199, 199, 199, 170, 155, 273, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 377, 155, 155, 560, 155, 155, 155, 155, 155, 155, 155, 155, 155, 299, 155, 155, 155, 155, 170, 430, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48819	W0_Idle:41874925	W0_Scoreboard:14662162	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 192578 
averagemflatency = 1626 
max_icnt2mem_latency = 192326 
max_icnt2sh_latency = 2695212 
mrq_lat_table:3722 	95 	118 	598 	140 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26365 	3783 	10 	1 	660 	54 	1359 	110 	49 	68 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21502 	395 	224 	293 	7786 	96 	29 	0 	1 	662 	53 	1358 	110 	49 	68 	111 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22276 	2495 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	4246 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	709 	28 	1 	4 	18 	20 	42 	36 	18 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13         6         8         8        18         8        10         8        12        10        16        16 
dram[1]:        17        16        15        16         4         6         4        18        14        10        10        10         8        19        16        16 
dram[2]:        16        16        17        15         5         7         8         4         4        12         8         8        14         8        16        16 
dram[3]:        16        16        16        16         4         4         8        10         8        12         8        14        11        16        16        16 
dram[4]:        16        16        15        15        10         6        12         4        10        14         6         8        12        16        16        18 
dram[5]:         0        16        15        15         8         4        12        10         8        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10         5         9        12        12         8        12        20        22         4        16        16 
dram[7]:        17        16        15        14         6         4        10         6         4        18         8         6        14        16        16        16 
dram[8]:        16        16        15        14        11         6         6        11         8        14         9        10        10        16        16        16 
dram[9]:        16        16        15        16         5         5        10         6         9         7         6        14        16         6        16        16 
dram[10]:        17        16        14        14         4         8        10        14         8        14        18        18        10        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131     64576    110076    219736     80383    247236    111517    272963    141866    270331    257873    129711    139174    113776     95224 
dram[1]:    117563    150543    173535      7848    134314    166807    148485    137235    267843    211124    177249     97597    190362    140669     92747    260220 
dram[2]:     11493     43739    110079    173646    115583    115045    137073    134634     84581    117370    216198    252871    177366    223369    171326     79852 
dram[3]:     72397     69391    269200     63963    132960     91053     86710    118255    233376    176788    145584    175430     84275     98991     63049    164443 
dram[4]:     95625     11502      2193     44276     86820    164978    203522    175230    122550    200619    131814    126103    104770    183593     97690    178351 
dram[5]:     11504     11507    173636    176329    177392    107588    176587    177650     88186    270230    268780    119000    170567    171902    191799    110402 
dram[6]:    184956    254338    109162      6059     84480    144991    136704    219020    222111     85138    176200    157315    334815    130443    140669     25045 
dram[7]:    173618     11507     84316    129500    150250    141784    138032    138064      1552     95162    198041     92819    300298    269832    190604     13851 
dram[8]:     87300     69513    109641    156301    169574    176420    128032    166574    146795    246341    138205    104878    179065    269528      5844    180277 
dram[9]:     11500     98443     73041     89643     82036    117874     45706    135554     95541     97082      4898    197584    269705    121861    180060    105556 
dram[10]:     47186     57374      5707     31281    137763    126904     72374    171353    139630    121058    227899     86161    158486    199365    168989    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  2.933333  2.750000  2.666667  2.062500  4.285714  2.888889  2.888889  2.555556  3.833333  3.375000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  3.363636  1.833333  3.625000  3.500000  2.666667  2.636364  2.888889  3.142857  4.000000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.333333  2.157895  2.800000  2.642857  7.000000  4.000000  2.363636  2.777778  4.571429  4.000000  5.666667  3.888889 
dram[3]:  5.000000  4.200000  3.428571  4.000000  2.263158  1.900000  2.400000  2.307692  2.083333  3.300000  2.272727  5.000000  4.285714  3.428571  4.285714  7.200000 
dram[4]:  3.666667  4.750000  5.666667  3.428571  3.200000  2.866667  3.100000  2.333333  3.428571  4.500000  2.777778  3.000000  2.727273  3.428571  3.909091  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  2.785714  2.055556  3.333333  2.125000  3.000000  6.400000  3.571429  3.100000  3.285714  4.000000  7.600000  4.125000 
dram[6]:  6.000000  3.833333  4.000000  4.200000  2.187500  3.090909  2.250000  3.888889  3.888889  2.916667  5.000000  3.625000  5.833333  2.181818  4.555555  5.125000 
dram[7]:  5.250000  6.000000  3.285714  3.285714  3.000000  2.235294  3.300000  2.357143  3.800000  5.800000  2.750000  2.300000  3.750000  3.875000  4.857143  6.800000 
dram[8]:  4.200000  5.250000  3.000000  3.285714  3.000000  2.526316  2.166667  3.000000  4.428571  4.166667  2.000000  2.875000  4.222222  3.857143  6.800000  5.285714 
dram[9]:  4.750000  4.200000  3.833333  3.666667  2.352941  2.105263  2.818182  3.833333  4.000000  3.285714  5.200000  4.000000  6.200000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  3.428571  2.047619  2.750000  2.727273  2.769231  3.571429  7.000000  5.000000  4.142857  3.750000  5.000000  3.500000  5.000000 
average row locality = 4969/1465 = 3.391809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         6        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        12         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        11        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         8        13        13        12        13        12        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8         9        13        11        11         9        18        11         7         9 
dram[9]:         0         0         2         2        11        11        11         8        10        10        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1363
min_bank_accesses = 0!
chip skew: 135/118 = 1.14
average mf latency per bank:
dram[0]:      25351     29007      4092     21759      9054     12318      2983     25690      1548     18718       988      1039      9969      1116     14978     17584
dram[1]:      26396     27838      4255      9573      8859     15086     14900      6079       336      6105      6888       695      2165      8971     19238     19224
dram[2]:      15608     23964     17078     14993     12732      5521     23517      4298      1906      6173      2731      6795      7699      7895     29325     23545
dram[3]:      20995     19281     10221      4671     11940      5966      9535     12465      3324      9411      3766       823       408     18905     22250     18254
dram[4]:      21107     18252      3658      7810      4131      2838       540     20631      8388      7380       537     10603     10587     15253     19122     18829
dram[5]:      16197     13389     18635     22480       591      3296      7209     11851      6289       499       740      3263      8566      4495     16413     20522
dram[6]:      31366     20669      6143      3098      3330      6108     13359      6486      3491      1554      3363      4612      1318      4151     24786     15628
dram[7]:      31771     15759     14095     14740      4988      3364     11111      8481       592       304      4168     17787      6588      2816     24572     20313
dram[8]:      21651     23235      7421     13891     17585      5611     14006      8344      1672       726     13878     17130      1887       624     19171     17865
dram[9]:      14317     32254      5930      3318     17775     14485      1326      1462       525       401       662     10235       678      8248     22128     18989
dram[10]:      18134     17255      2438      4515      4827      4853     14056      2554     18017      4704      7931      5782     11764      7274     18825     19046
maximum mf latency per bank:
dram[0]:     174352    173344     15926    173384    186924    173705     32726    187378     33834    161323      5000      8160    176759     17647     26330     31523
dram[1]:     171553    158653     32508    130246    173355    186459    136300    135417       359    140497    150860      4994     33930    187048     23595    143092
dram[2]:      10675     75712    173154    173374    173149    101646    184771     66035     34230    119766     36010    150904    184770    148295    173326    148118
dram[3]:      75687     70497    173041     33870    186389    101550    184422    184783     49023    122351     51617     10445       358    187375     39320     31408
dram[4]:      96393     28586      9846     80919     93926     98950       359    189908    184513    187372       362    119642    176756    184771    181961    143091
dram[5]:      30937     10644    173261    174350       359     93790    132833    188370    109448       360      2965     73123    187374     78310     24177     62665
dram[6]:     153511    156117     57573      6263     93756    188376    188382    185881     31060     28932     67944    117283     31076     78249    166403     20949
dram[7]:     189981     28581    140458    145660     94546     98971    185378    189547       366       359     67908    184770     60116     69423    189981     23517
dram[8]:      96186     96505     80722    174351    186042    139587    183234    185501     33833      5542    173439    187367       365       368     23530     23453
dram[9]:      25949    192578     80756     17637    188947    186290     10414     15867       359       362       359    187372       359     81499     23568     57534
dram[10]:      57440     63901       416     33897    173364    187023    186650     49724    173359    122470    187371    150859    163929    140500     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082458 n_act=129 n_pre=113 n_req=454 n_rd=1320 n_write=124 bw_util=0.001386
n_activity=9331 dram_eff=0.3095
bk0: 76a 2083894i bk1: 80a 2083823i bk2: 72a 2083870i bk3: 88a 2083667i bk4: 124a 2083460i bk5: 104a 2083625i bk6: 88a 2083625i bk7: 92a 2083482i bk8: 68a 2083717i bk9: 68a 2083711i bk10: 64a 2083703i bk11: 60a 2083729i bk12: 52a 2083809i bk13: 64a 2083738i bk14: 116a 2083672i bk15: 104a 2083662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00169326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082498 n_act=132 n_pre=116 n_req=438 n_rd=1280 n_write=118 bw_util=0.001342
n_activity=9481 dram_eff=0.2949
bk0: 76a 2083836i bk1: 76a 2083802i bk2: 80a 2083773i bk3: 76a 2083773i bk4: 124a 2083405i bk5: 108a 2083592i bk6: 64a 2083690i bk7: 76a 2083710i bk8: 48a 2083835i bk9: 80a 2083586i bk10: 72a 2083634i bk11: 64a 2083707i bk12: 52a 2083786i bk13: 64a 2083761i bk14: 100a 2083764i bk15: 120a 2083506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.002056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082479 n_act=134 n_pre=118 n_req=444 n_rd=1292 n_write=121 bw_util=0.001356
n_activity=9242 dram_eff=0.3058
bk0: 76a 2083851i bk1: 80a 2083765i bk2: 72a 2083839i bk3: 92a 2083597i bk4: 108a 2083540i bk5: 116a 2083401i bk6: 84a 2083677i bk7: 92a 2083507i bk8: 44a 2083885i bk9: 68a 2083743i bk10: 64a 2083676i bk11: 60a 2083737i bk12: 76a 2083714i bk13: 44a 2083863i bk14: 104a 2083723i bk15: 112a 2083538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00214333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082398 n_act=151 n_pre=135 n_req=455 n_rd=1340 n_write=120 bw_util=0.001401
n_activity=10093 dram_eff=0.2893
bk0: 80a 2083855i bk1: 84a 2083735i bk2: 96a 2083711i bk3: 80a 2083693i bk4: 124a 2083391i bk5: 116a 2083381i bk6: 96a 2083500i bk7: 80a 2083592i bk8: 64a 2083647i bk9: 80a 2083622i bk10: 64a 2083664i bk11: 44a 2083848i bk12: 64a 2083723i bk13: 56a 2083791i bk14: 104a 2083714i bk15: 108a 2083615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00237508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082422 n_act=135 n_pre=119 n_req=460 n_rd=1344 n_write=124 bw_util=0.001409
n_activity=9803 dram_eff=0.2995
bk0: 88a 2083794i bk1: 76a 2083787i bk2: 68a 2083853i bk3: 92a 2083607i bk4: 100a 2083700i bk5: 120a 2083452i bk6: 80a 2083615i bk7: 76a 2083639i bk8: 64a 2083768i bk9: 64a 2083782i bk10: 60a 2083734i bk11: 72a 2083678i bk12: 76a 2083638i bk13: 56a 2083781i bk14: 132a 2083538i bk15: 120a 2083534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00225224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082551 n_act=123 n_pre=107 n_req=430 n_rd=1244 n_write=119 bw_util=0.001308
n_activity=8912 dram_eff=0.3059
bk0: 64a 2083949i bk1: 68a 2083849i bk2: 80a 2083727i bk3: 80a 2083680i bk4: 112a 2083544i bk5: 116a 2083448i bk6: 52a 2083820i bk7: 92a 2083489i bk8: 56a 2083744i bk9: 68a 2083737i bk10: 60a 2083775i bk11: 76a 2083656i bk12: 56a 2083786i bk13: 48a 2083838i bk14: 112a 2083725i bk15: 104a 2083604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00245856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082339 n_act=139 n_pre=123 n_req=487 n_rd=1408 n_write=135 bw_util=0.001481
n_activity=9949 dram_eff=0.3102
bk0: 72a 2083901i bk1: 92a 2083738i bk2: 76a 2083755i bk3: 76a 2083657i bk4: 112a 2083511i bk5: 104a 2083653i bk6: 92a 2083462i bk7: 88a 2083614i bk8: 92a 2083579i bk9: 88a 2083574i bk10: 52a 2083818i bk11: 68a 2083725i bk12: 80a 2083693i bk13: 64a 2083704i bk14: 128a 2083606i bk15: 124a 2083494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00282946
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082465 n_act=132 n_pre=116 n_req=453 n_rd=1304 n_write=127 bw_util=0.001373
n_activity=9304 dram_eff=0.3076
bk0: 80a 2083848i bk1: 72a 2083840i bk2: 84a 2083715i bk3: 88a 2083624i bk4: 120a 2083513i bk5: 116a 2083470i bk6: 80a 2083596i bk7: 88a 2083528i bk8: 44a 2083841i bk9: 64a 2083767i bk10: 52a 2083772i bk11: 56a 2083724i bk12: 72a 2083713i bk13: 72a 2083691i bk14: 112a 2083699i bk15: 104a 2083643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00183337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082412 n_act=138 n_pre=122 n_req=464 n_rd=1344 n_write=128 bw_util=0.001413
n_activity=9720 dram_eff=0.3029
bk0: 84a 2083801i bk1: 84a 2083777i bk2: 88a 2083666i bk3: 88a 2083614i bk4: 100a 2083702i bk5: 136a 2083327i bk6: 72a 2083621i bk7: 60a 2083745i bk8: 72a 2083724i bk9: 56a 2083788i bk10: 84a 2083531i bk11: 56a 2083759i bk12: 80a 2083646i bk13: 64a 2083743i bk14: 108a 2083713i bk15: 112a 2083572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00182857
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082545 n_act=124 n_pre=108 n_req=431 n_rd=1248 n_write=119 bw_util=0.001312
n_activity=8724 dram_eff=0.3134
bk0: 76a 2083840i bk1: 84a 2083721i bk2: 84a 2083714i bk3: 80a 2083659i bk4: 116a 2083424i bk5: 116a 2083374i bk6: 80a 2083597i bk7: 60a 2083782i bk8: 56a 2083798i bk9: 52a 2083783i bk10: 60a 2083814i bk11: 56a 2083798i bk12: 72a 2083782i bk13: 40a 2083882i bk14: 100a 2083791i bk15: 116a 2083522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2084144 n_nop=2082474 n_act=129 n_pre=113 n_req=453 n_rd=1300 n_write=128 bw_util=0.00137
n_activity=9381 dram_eff=0.3044
bk0: 80a 2083778i bk1: 72a 2083809i bk2: 72a 2083829i bk3: 88a 2083622i bk4: 128a 2083335i bk5: 124a 2083412i bk6: 80a 2083632i bk7: 92a 2083517i bk8: 60a 2083761i bk9: 60a 2083807i bk10: 56a 2083809i bk11: 68a 2083746i bk12: 36a 2083938i bk13: 60a 2083841i bk14: 112a 2083654i bk15: 112a 2083591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00176235

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3191
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.89254
	minimum = 6
	maximum = 24
Network latency average = 6.89152
	minimum = 6
	maximum = 24
Slowest packet = 62413
Flit latency average = 6.38211
	minimum = 6
	maximum = 23
Slowest flit = 94666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000947079
	minimum = 0.000414566 (at node 25)
	maximum = 0.00154586 (at node 15)
Accepted packet rate average = 0.000947079
	minimum = 0.000414566 (at node 25)
	maximum = 0.00154586 (at node 15)
Injected flit rate average = 0.00143641
	minimum = 0.000497771 (at node 25)
	maximum = 0.00257498 (at node 34)
Accepted flit rate average= 0.00143641
	minimum = 0.000745927 (at node 25)
	maximum = 0.0028027 (at node 15)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5196 (7 samples)
	minimum = 6 (7 samples)
	maximum = 91.7143 (7 samples)
Network latency average = 11.5334 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62.5714 (7 samples)
Flit latency average = 11.1978 (7 samples)
	minimum = 6 (7 samples)
	maximum = 61.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00859334 (7 samples)
	minimum = 0.00626074 (7 samples)
	maximum = 0.0138541 (7 samples)
Accepted packet rate average = 0.00859334 (7 samples)
	minimum = 0.00626074 (7 samples)
	maximum = 0.0138541 (7 samples)
Injected flit rate average = 0.0130216 (7 samples)
	minimum = 0.006299 (7 samples)
	maximum = 0.0270102 (7 samples)
Accepted flit rate average = 0.0130216 (7 samples)
	minimum = 0.00942376 (7 samples)
	maximum = 0.0210829 (7 samples)
Injected packet size average = 1.51532 (7 samples)
Accepted packet size average = 1.51532 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 49 sec (1849 sec)
gpgpu_simulation_rate = 4535 (inst/sec)
gpgpu_simulation_rate = 1457 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 11725
gpu_sim_insn = 1132352
gpu_ipc =      96.5759
gpu_tot_sim_cycle = 2929088
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.2495
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7194
partiton_reqs_in_parallel = 257950
partiton_reqs_in_parallel_total    = 24692886
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5183
partiton_reqs_in_parallel_util = 257950
partiton_reqs_in_parallel_util_total    = 24692886
gpu_sim_cycle_parition_util = 11725
gpu_tot_sim_cycle_parition_util    = 1122411
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =      55.1647 GB/Sec
L2_BW_total  =       1.2802 GB/Sec
gpu_total_sim_rate=5076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204314
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 468, 484, 602, 447, 572, 250, 235, 343, 235, 220, 235, 235, 235, 220, 191, 191, 309, 176, 206, 191, 176, 191, 176, 206, 191, 191, 191, 191, 206, 284, 191, 206, 191, 413, 191, 176, 596, 176, 191, 191, 191, 176, 176, 191, 176, 191, 320, 176, 191, 191, 176, 206, 466, 191, 176, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 47656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40545
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2225
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100667	W0_Idle:42405706	W0_Scoreboard:14679801	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 192578 
averagemflatency = 1442 
max_icnt2mem_latency = 192326 
max_icnt2sh_latency = 2929087 
mrq_lat_table:3722 	95 	118 	598 	140 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31947 	4468 	108 	191 	700 	207 	1435 	110 	49 	68 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23611 	557 	421 	1131 	9938 	854 	108 	98 	168 	699 	204 	1434 	110 	49 	68 	111 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24066 	2742 	1666 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	9022 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	714 	30 	1 	5 	19 	22 	42 	36 	18 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13         6         8         8        18         8        10         8        12        10        16        16 
dram[1]:        17        16        15        16         4         6         4        18        14        10        10        10         8        19        16        16 
dram[2]:        16        16        17        15         5         7         8         4         4        12         8         8        14         8        16        16 
dram[3]:        16        16        16        16         4         4         8        10         8        12         8        14        11        16        16        16 
dram[4]:        16        16        15        15        10         6        12         4        10        14         6         8        12        16        16        18 
dram[5]:         0        16        15        15         8         4        12        10         8        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10         5         9        12        12         8        12        20        22         4        16        16 
dram[7]:        17        16        15        14         6         4        10         6         4        18         8         6        14        16        16        16 
dram[8]:        16        16        15        14        11         6         6        11         8        14         9        10        10        16        16        16 
dram[9]:        16        16        15        16         5         5        10         6         9         7         6        14        16         6        16        16 
dram[10]:        17        16        14        14         4         8        10        14         8        14        18        18        10        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131     64576    110076    219736     80383    247236    111517    272963    141866    270331    257873    129711    139174    113776     95224 
dram[1]:    117563    150543    173535      7848    134314    166807    148485    137235    267843    211124    177249     97597    190362    140669     92747    260220 
dram[2]:     11493     43739    110079    173646    115583    115045    137073    134634     84581    117370    216198    252871    177366    223369    171326     79852 
dram[3]:     72397     69391    269200     63963    132960     91053     86710    118255    233376    176788    145584    175430     84275     98991     63049    164443 
dram[4]:     95625     11502      2193     44276     86820    164978    203522    175230    122550    200619    131814    126103    104770    183593     97690    178351 
dram[5]:     11504     11507    173636    176329    177392    107588    176587    177650     88186    270230    268780    119000    170567    171902    191799    110402 
dram[6]:    184956    254338    109162      6059     84480    144991    136704    219020    222111     85138    176200    157315    334815    130443    140669     25045 
dram[7]:    173618     11507     84316    129500    150250    141784    138032    138064      1552     95162    198041     92819    300298    269832    190604     13851 
dram[8]:     87300     69513    109641    156301    169574    176420    128032    166574    146795    246341    138205    104878    179065    269528      5844    180277 
dram[9]:     11500     98443     73041     89643     82036    117874     45706    135554     95541     97082      4898    197584    269705    121861    180060    105556 
dram[10]:     47186     57374      5707     31281    137763    126904     72374    171353    139630    121058    227899     86161    158486    199365    168989    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  2.933333  2.750000  2.666667  2.062500  4.285714  2.888889  2.888889  2.555556  3.833333  3.375000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  3.363636  1.833333  3.625000  3.500000  2.666667  2.636364  2.888889  3.142857  4.000000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.333333  2.157895  2.800000  2.642857  7.000000  4.000000  2.363636  2.777778  4.571429  4.000000  5.666667  3.888889 
dram[3]:  5.000000  4.200000  3.428571  4.000000  2.263158  1.900000  2.400000  2.307692  2.083333  3.300000  2.272727  5.000000  4.285714  3.428571  4.285714  7.200000 
dram[4]:  3.666667  4.750000  5.666667  3.428571  3.200000  2.866667  3.100000  2.333333  3.428571  4.500000  2.777778  3.000000  2.727273  3.428571  3.909091  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  2.785714  2.055556  3.333333  2.125000  3.000000  6.400000  3.571429  3.100000  3.285714  4.000000  7.600000  4.125000 
dram[6]:  6.000000  3.833333  4.000000  4.200000  2.187500  3.090909  2.250000  3.888889  3.888889  2.916667  5.000000  3.625000  5.833333  2.181818  4.555555  5.125000 
dram[7]:  5.250000  6.000000  3.285714  3.285714  3.000000  2.235294  3.300000  2.357143  3.800000  5.800000  2.750000  2.300000  3.750000  3.875000  4.857143  6.800000 
dram[8]:  4.200000  5.250000  3.000000  3.285714  3.000000  2.526316  2.166667  3.000000  4.428571  4.166667  2.000000  2.875000  4.222222  3.857143  6.800000  5.285714 
dram[9]:  4.750000  4.200000  3.833333  3.666667  2.352941  2.105263  2.818182  3.833333  4.000000  3.285714  5.200000  4.000000  6.200000  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  3.428571  2.047619  2.750000  2.727273  2.769231  3.571429  7.000000  5.000000  4.142857  3.750000  5.000000  3.500000  5.000000 
average row locality = 4969/1465 = 3.391809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         6        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        12         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        11        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         8        13        13        12        13        12        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8         9        13        11        11         9        18        11         7         9 
dram[9]:         0         0         2         2        11        11        11         8        10        10        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1363
min_bank_accesses = 0!
chip skew: 135/118 = 1.14
average mf latency per bank:
dram[0]:      28363     32775      5062     22590      9231     12608      3071     25777      1548     18718       988      1039      9969      1116     16326     18739
dram[1]:      30248     31155      5053     10396      9061     15297     15039      6137       336      6105      6888       695      2165      8971     20822     20531
dram[2]:      19969     27193     17846     15711     12895      5705     23604      4362      1906      6173      2731      6795      7699      7895     30477     25064
dram[3]:      24854     22112     10877      5424     12122      6162      9593     12577      3324      9411      3766       823       408     18905     23378     18927
dram[4]:      23819     22891      4656      8533      4376      3001       604     20740      8388      7380       537     10603     10587     15253     19954     19530
dram[5]:      20634     18876     19472     23316       771      3539      7305     11912      6289       499       740      3263      8566      4495     17198     21725
dram[6]:      35669     22250      6925      3876      3566      6305     13422      6551      3491      1554      3363      4612      1318      4151     25678     16531
dram[7]:      35377     19601     14772     15453      5198      3606     11188      8565       592       304      4168     17787      6588      2816     25327     21226
dram[8]:      24607     27605      8185     14664     17858      5800     14129      8449      1672       726     13878     17130      8841       624     20136     19006
dram[9]:      17527     36725      6652      3997     17975     14663      1388      1537       525       401       662     10235       678      8248     23758     20238
dram[10]:      20649     20437      3201      5222      4995      5011     14118      2625     18017      4704      7931      5782     11764      7274     20023     20596
maximum mf latency per bank:
dram[0]:     174352    173344     15926    173384    186924    173705     32726    187378     33834    161323      5000      8160    176759     17647     26330     31523
dram[1]:     171553    158653     32508    130246    173355    186459    136300    135417       359    140497    150860      4994     33930    187048     23595    143092
dram[2]:      10675     75712    173154    173374    173149    101646    184771     66035     34230    119766     36010    150904    184770    148295    173326    148118
dram[3]:      75687     70497    173041     33870    186389    101550    184422    184783     49023    122351     51617     10445       358    187375     39320     31408
dram[4]:      96393     28586      9846     80919     93926     98950       359    189908    184513    187372       362    119642    176756    184771    181961    143091
dram[5]:      30937     10644    173261    174350       359     93790    132833    188370    109448       360      2965     73123    187374     78310     24177     62665
dram[6]:     153511    156117     57573      6263     93756    188376    188382    185881     31060     28932     67944    117283     31076     78249    166403     20949
dram[7]:     189981     28581    140458    145660     94546     98971    185378    189547       366       359     67908    184770     60116     69423    189981     23517
dram[8]:      96186     96505     80722    174351    186042    139587    183234    185501     33833      5542    173439    187367       378       368     23530     23453
dram[9]:      25949    192578     80756     17637    188947    186290     10414     15867       359       362       359    187372       359     81499     23568     57534
dram[10]:      57440     63901       657     33897    173364    187023    186650     49724    173359    122470    187371    150859    163929    140500     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104228 n_act=129 n_pre=113 n_req=454 n_rd=1320 n_write=124 bw_util=0.001371
n_activity=9331 dram_eff=0.3095
bk0: 76a 2105664i bk1: 80a 2105593i bk2: 72a 2105640i bk3: 88a 2105437i bk4: 124a 2105230i bk5: 104a 2105395i bk6: 88a 2105395i bk7: 92a 2105252i bk8: 68a 2105487i bk9: 68a 2105481i bk10: 64a 2105473i bk11: 60a 2105499i bk12: 52a 2105579i bk13: 64a 2105508i bk14: 116a 2105442i bk15: 104a 2105432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00167576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104268 n_act=132 n_pre=116 n_req=438 n_rd=1280 n_write=118 bw_util=0.001328
n_activity=9481 dram_eff=0.2949
bk0: 76a 2105606i bk1: 76a 2105572i bk2: 80a 2105543i bk3: 76a 2105543i bk4: 124a 2105175i bk5: 108a 2105362i bk6: 64a 2105460i bk7: 76a 2105480i bk8: 48a 2105605i bk9: 80a 2105356i bk10: 72a 2105404i bk11: 64a 2105477i bk12: 52a 2105556i bk13: 64a 2105531i bk14: 100a 2105534i bk15: 120a 2105276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00203475
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104249 n_act=134 n_pre=118 n_req=444 n_rd=1292 n_write=121 bw_util=0.001342
n_activity=9242 dram_eff=0.3058
bk0: 76a 2105621i bk1: 80a 2105535i bk2: 72a 2105609i bk3: 92a 2105367i bk4: 108a 2105310i bk5: 116a 2105171i bk6: 84a 2105447i bk7: 92a 2105277i bk8: 44a 2105655i bk9: 68a 2105513i bk10: 64a 2105446i bk11: 60a 2105507i bk12: 76a 2105484i bk13: 44a 2105633i bk14: 104a 2105493i bk15: 112a 2105308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00212117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104168 n_act=151 n_pre=135 n_req=455 n_rd=1340 n_write=120 bw_util=0.001387
n_activity=10093 dram_eff=0.2893
bk0: 80a 2105625i bk1: 84a 2105505i bk2: 96a 2105481i bk3: 80a 2105463i bk4: 124a 2105161i bk5: 116a 2105151i bk6: 96a 2105270i bk7: 80a 2105362i bk8: 64a 2105417i bk9: 80a 2105392i bk10: 64a 2105434i bk11: 44a 2105618i bk12: 64a 2105493i bk13: 56a 2105561i bk14: 104a 2105484i bk15: 108a 2105385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00235052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104192 n_act=135 n_pre=119 n_req=460 n_rd=1344 n_write=124 bw_util=0.001394
n_activity=9803 dram_eff=0.2995
bk0: 88a 2105564i bk1: 76a 2105557i bk2: 68a 2105623i bk3: 92a 2105377i bk4: 100a 2105470i bk5: 120a 2105222i bk6: 80a 2105385i bk7: 76a 2105409i bk8: 64a 2105538i bk9: 64a 2105552i bk10: 60a 2105504i bk11: 72a 2105448i bk12: 76a 2105408i bk13: 56a 2105551i bk14: 132a 2105308i bk15: 120a 2105304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00222896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104321 n_act=123 n_pre=107 n_req=430 n_rd=1244 n_write=119 bw_util=0.001294
n_activity=8912 dram_eff=0.3059
bk0: 64a 2105719i bk1: 68a 2105619i bk2: 80a 2105497i bk3: 80a 2105450i bk4: 112a 2105314i bk5: 116a 2105218i bk6: 52a 2105590i bk7: 92a 2105259i bk8: 56a 2105514i bk9: 68a 2105507i bk10: 60a 2105545i bk11: 76a 2105426i bk12: 56a 2105556i bk13: 48a 2105608i bk14: 112a 2105495i bk15: 104a 2105374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00243315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104109 n_act=139 n_pre=123 n_req=487 n_rd=1408 n_write=135 bw_util=0.001465
n_activity=9949 dram_eff=0.3102
bk0: 72a 2105671i bk1: 92a 2105508i bk2: 76a 2105525i bk3: 76a 2105427i bk4: 112a 2105281i bk5: 104a 2105423i bk6: 92a 2105232i bk7: 88a 2105384i bk8: 92a 2105349i bk9: 88a 2105344i bk10: 52a 2105588i bk11: 68a 2105495i bk12: 80a 2105463i bk13: 64a 2105474i bk14: 128a 2105376i bk15: 124a 2105264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00280021
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104235 n_act=132 n_pre=116 n_req=453 n_rd=1304 n_write=127 bw_util=0.001359
n_activity=9304 dram_eff=0.3076
bk0: 80a 2105618i bk1: 72a 2105610i bk2: 84a 2105485i bk3: 88a 2105394i bk4: 120a 2105283i bk5: 116a 2105240i bk6: 80a 2105366i bk7: 88a 2105298i bk8: 44a 2105611i bk9: 64a 2105537i bk10: 52a 2105542i bk11: 56a 2105494i bk12: 72a 2105483i bk13: 72a 2105461i bk14: 112a 2105469i bk15: 104a 2105413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00181441
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104182 n_act=138 n_pre=122 n_req=464 n_rd=1344 n_write=128 bw_util=0.001398
n_activity=9720 dram_eff=0.3029
bk0: 84a 2105571i bk1: 84a 2105547i bk2: 88a 2105436i bk3: 88a 2105384i bk4: 100a 2105472i bk5: 136a 2105097i bk6: 72a 2105391i bk7: 60a 2105515i bk8: 72a 2105494i bk9: 56a 2105558i bk10: 84a 2105301i bk11: 56a 2105529i bk12: 80a 2105416i bk13: 64a 2105513i bk14: 108a 2105483i bk15: 112a 2105342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00180967
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104315 n_act=124 n_pre=108 n_req=431 n_rd=1248 n_write=119 bw_util=0.001298
n_activity=8724 dram_eff=0.3134
bk0: 76a 2105610i bk1: 84a 2105491i bk2: 84a 2105484i bk3: 80a 2105429i bk4: 116a 2105194i bk5: 116a 2105144i bk6: 80a 2105367i bk7: 60a 2105552i bk8: 56a 2105568i bk9: 52a 2105553i bk10: 60a 2105584i bk11: 56a 2105568i bk12: 72a 2105552i bk13: 40a 2105652i bk14: 100a 2105561i bk15: 116a 2105292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2105914 n_nop=2104244 n_act=129 n_pre=113 n_req=453 n_rd=1300 n_write=128 bw_util=0.001356
n_activity=9381 dram_eff=0.3044
bk0: 80a 2105548i bk1: 72a 2105579i bk2: 72a 2105599i bk3: 88a 2105392i bk4: 128a 2105105i bk5: 124a 2105182i bk6: 80a 2105402i bk7: 92a 2105287i bk8: 60a 2105531i bk9: 60a 2105577i bk10: 56a 2105579i bk11: 68a 2105516i bk12: 36a 2105708i bk13: 60a 2105611i bk14: 112a 2105424i bk15: 112a 2105361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00174414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3191
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.8134
	minimum = 6
	maximum = 502
Network latency average = 33.0711
	minimum = 6
	maximum = 418
Slowest packet = 68111
Flit latency average = 40.1811
	minimum = 6
	maximum = 417
Slowest flit = 103436
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0116406
	minimum = 0.00818798 (at node 23)
	maximum = 0.0617084 (at node 44)
Accepted packet rate average = 0.0116406
	minimum = 0.00818798 (at node 23)
	maximum = 0.0617084 (at node 44)
Injected flit rate average = 0.0174609
	minimum = 0.0136466 (at node 23)
	maximum = 0.0656318 (at node 44)
Accepted flit rate average= 0.0174609
	minimum = 0.0109173 (at node 23)
	maximum = 0.119493 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1813 (8 samples)
	minimum = 6 (8 samples)
	maximum = 143 (8 samples)
Network latency average = 14.2256 (8 samples)
	minimum = 6 (8 samples)
	maximum = 107 (8 samples)
Flit latency average = 14.8207 (8 samples)
	minimum = 6 (8 samples)
	maximum = 106.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00897424 (8 samples)
	minimum = 0.00650165 (8 samples)
	maximum = 0.0198358 (8 samples)
Accepted packet rate average = 0.00897424 (8 samples)
	minimum = 0.00650165 (8 samples)
	maximum = 0.0198358 (8 samples)
Injected flit rate average = 0.0135765 (8 samples)
	minimum = 0.00721745 (8 samples)
	maximum = 0.0318379 (8 samples)
Accepted flit rate average = 0.0135765 (8 samples)
	minimum = 0.00961045 (8 samples)
	maximum = 0.0333842 (8 samples)
Injected packet size average = 1.51283 (8 samples)
Accepted packet size average = 1.51283 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 15 sec (1875 sec)
gpgpu_simulation_rate = 5076 (inst/sec)
gpgpu_simulation_rate = 1562 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 498586
gpu_sim_insn = 1536501
gpu_ipc =       3.0817
gpu_tot_sim_cycle = 3654896
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.0246
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 219
gpu_stall_icnt2sh    = 12676
partiton_reqs_in_parallel = 10968829
partiton_reqs_in_parallel_total    = 24950836
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =       9.8278
partiton_reqs_in_parallel_util = 10968829
partiton_reqs_in_parallel_util_total    = 24950836
gpu_sim_cycle_parition_util = 498586
gpu_tot_sim_cycle_parition_util    = 1134136
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      14.9298 GB/Sec
L2_BW_total  =       3.0626 GB/Sec
gpu_total_sim_rate=3966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
266, 686, 514, 649, 870, 898, 789, 455, 582, 389, 492, 436, 723, 570, 400, 479, 214, 214, 674, 421, 556, 642, 199, 446, 396, 229, 214, 359, 359, 359, 229, 501, 214, 400, 463, 760, 437, 383, 619, 199, 214, 435, 214, 445, 344, 385, 526, 344, 593, 369, 437, 332, 463, 488, 489, 214, 527, 214, 500, 456, 426, 342, 199, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 61988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54851
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2251
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109387	W0_Idle:49254389	W0_Scoreboard:32147073	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1751 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 3654858 
mrq_lat_table:7551 	183 	239 	1010 	367 	292 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106803 	6901 	108 	191 	835 	258 	1524 	205 	296 	248 	347 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	92311 	5328 	1453 	1163 	12670 	874 	108 	98 	168 	835 	254 	1523 	205 	296 	248 	347 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70854 	9676 	3899 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	31516 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1527 	31 	2 	17 	33 	48 	78 	79 	46 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        10        16        16 
dram[1]:        17        16        15        16        12         9        19        18        14        10        10        10        15        19        16        16 
dram[2]:        16        16        17        15        14         7        12        11        16        12        12         8        14        13        16        16 
dram[3]:        16        16        16        16        13         8         9        10         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         6        12         8        13        14        10         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14         6        14        10        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         6        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14         9        10        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10         8        12        14        10        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    129711    139174    221421     95224 
dram[1]:    117563    150543    173535    132855    252688    273077    148485    255288    267843    211124    177249    242189    190362    141050    192771    260220 
dram[2]:     22899     43739    119829    173646    130474    280646    332241    246914    187560    127649    230567    252871    233991    223369    171326    203187 
dram[3]:     72397     69391    269200    139381    239662    323214    172958    133910    233376    310713    154551    230524    154185    141059    125039    164443 
dram[4]:    263103     28359    125040    129928    385282    339307    293245    188998    216214    235135    268794    126103    104770    183593    161510    199406 
dram[5]:     24583    161509    173636    176329    245530    324571    289151    297902    189618    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    125039    298380    211474    334815    145878    166719    140680 
dram[7]:    173618    252682     88567    132855    172513    347859    288622    184412    182543    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    140673    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:     91171     98443    114625    192666    273519    143278    253446    184416    237638     97082    242613    242302    269705    121861    180060    184559 
dram[10]:    104199    101314    162843    141701    257337    258483    153690    213611    147941    121058    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.666667  2.500000  2.692308  3.000000  2.826087  3.210526  2.826087  2.250000  3.055556  3.047619  3.000000  3.100000  3.315789  2.666667  3.500000  3.352941 
dram[1]:  3.200000  2.466667  2.615385  2.785714  2.258065  2.692308  2.777778  2.423077  3.142857  2.464286  2.259259  2.521739  3.052632  3.294118  3.411765  2.900000 
dram[2]:  2.571429  2.294118  2.785714  2.538461  2.555556  2.129032  2.652174  2.800000  2.857143  2.850000  2.461539  2.062500  3.111111  3.277778  3.105263  3.210526 
dram[3]:  3.600000  2.400000  2.500000  2.750000  2.433333  2.137931  2.720000  2.310345  2.615385  2.681818  2.500000  3.733333  3.176471  3.352941  4.000000  3.294118 
dram[4]:  2.133333  2.692308  2.642857  2.500000  3.300000  2.629630  2.636364  2.458333  4.000000  3.642857  2.789474  2.307692  2.600000  2.500000  3.411765  3.294118 
dram[5]:  2.700000  2.818182  2.187500  2.857143  2.956522  2.444444  3.050000  2.206897  2.809524  3.555556  3.157895  2.583333  2.409091  3.157895  4.250000  3.235294 
dram[6]:  2.615385  2.235294  2.857143  2.833333  2.760000  3.238095  2.481482  2.900000  3.277778  2.433333  3.705882  3.235294  3.470588  2.850000  3.250000  3.000000 
dram[7]:  2.909091  3.375000  2.157895  2.500000  2.275862  2.600000  2.809524  2.652174  3.363636  3.647059  2.565217  2.666667  3.111111  2.947368  3.095238  4.333333 
dram[8]:  3.090909  3.600000  2.166667  2.388889  3.736842  2.437500  2.640000  2.954545  3.294118  3.705882  2.357143  2.434783  3.300000  3.470588  4.230769  3.100000 
dram[9]:  2.692308  2.600000  2.750000  2.125000  2.576923  2.300000  2.909091  3.210526  3.100000  2.904762  4.200000  3.411765  3.500000  2.952381  3.222222  3.294118 
dram[10]:  2.466667  2.312500  2.294118  2.533333  2.428571  2.500000  2.913043  2.200000  2.423077  3.052632  3.210526  4.000000  3.111111  3.400000  2.809524  3.111111 
average row locality = 9733/3445 = 2.825254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        15        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        11        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        15        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        16        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2169
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      28405     31090     25348     40423      9387     15798      6577     18815     24717     38508     15318     14298     25374      9514     18469     13429
dram[1]:      23273     30946     16742     17206     16311     22359     19700     12123     20908     34489     22045      9277     17389     10660     19480     20533
dram[2]:      22758     19791     31721     31225     20649      9782     16693     12307     56529     19391     16656     26920     16832     26694     22916     32680
dram[3]:      22869     24590     17133      9565     21373      8425     10956     15339     24544     36433      9550     17828      9752     29980     25635     23636
dram[4]:      34134     15809     25612     21251      6953      8726      7498     20243     37307     47227      5890     29151     20656     21056     21831     21891
dram[5]:      17008     31853     37539     35999     10934      7316     10206     10284     54952     44551     16837     20330     22391     19692     14722     25788
dram[6]:      30191     17761     32824     26399      7758      8059     21528      6870     38088     51344     11044     15416     13748     15187     34241     20070
dram[7]:      37005     29250     29187     28277     15197      6194     21518     20608     27172     21721     22744     23540     19536     11249     23702     31905
dram[8]:      40075     30923     28166     28353     18559     16032     17284     13552     19529     25106     30561     11985     13664     14281     36304     27499
dram[9]:      36064     54124     28387     18766     26392     19107      8408     12924     14962     17557     12794     26336     18242     26960     22217     19088
dram[10]:      30274     36448     11311     15915      7826      5562     15565     17599     39230     35836     14959     21831     25599     16395     19186     18571
maximum mf latency per bank:
dram[0]:     278108    173344    239107    288956    186924    301966     80571    187378    282869    296798    231345    259887    270344    241777    275548     54345
dram[1]:     171553    158653    249392    176745    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:      83144     83096    288944    294007    301963    184474    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     109115    109162    228729    142987    304599    111741    184422    195201    281584    282988    294174    301987    215758    307178    262465    262479
dram[4]:     296777     41721    294138    239011     93926     98950    304604    307172    283015    281804    101351    304578    288926    270313    220965    262479
dram[5]:      33866    296778    249441    294162    184585     93790    304604    188370    307176    307193    259896    301992    307198    270340     59729    296789
dram[6]:     210436    156117    288947    288950     93756    188376    304605    185881    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583     98971    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    187367    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    127372    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     179568    272885    228775    228750    173364    187023    186650    299376    296776    296780    299393    299396    241763    205342    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028203 n_act=301 n_pre=285 n_req=876 n_rd=2732 n_write=193 bw_util=0.00193
n_activity=17377 dram_eff=0.3367
bk0: 160a 3030716i bk1: 136a 3030734i bk2: 132a 3030960i bk3: 148a 3030733i bk4: 192a 3030540i bk5: 184a 3030491i bk6: 196a 3030627i bk7: 184a 3030391i bk8: 156a 3030746i bk9: 192a 3030558i bk10: 172a 3030633i bk11: 184a 3030492i bk12: 184a 3030730i bk13: 160a 3030566i bk14: 172a 3030744i bk15: 180a 3030614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00196226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028031 n_act=334 n_pre=318 n_req=904 n_rd=2836 n_write=195 bw_util=0.002
n_activity=18873 dram_eff=0.3212
bk0: 124a 3031075i bk1: 148a 3030809i bk2: 132a 3031014i bk3: 152a 3030742i bk4: 212a 3030316i bk5: 212a 3030314i bk6: 228a 3030332i bk7: 188a 3030315i bk8: 192a 3030322i bk9: 212a 3030111i bk10: 180a 3030348i bk11: 168a 3030476i bk12: 164a 3030708i bk13: 152a 3030731i bk14: 188a 3030671i bk15: 184a 3030486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00205791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028064 n_act=337 n_pre=321 n_req=895 n_rd=2796 n_write=196 bw_util=0.001974
n_activity=18187 dram_eff=0.329
bk0: 144a 3030934i bk1: 156a 3030663i bk2: 144a 3030824i bk3: 128a 3030847i bk4: 212a 3030306i bk5: 200a 3030277i bk6: 180a 3030620i bk7: 200a 3030429i bk8: 172a 3030559i bk9: 156a 3030563i bk10: 192a 3030366i bk11: 200a 3030348i bk12: 160a 3030715i bk13: 168a 3030725i bk14: 188a 3030619i bk15: 196a 3030544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00247682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028134 n_act=321 n_pre=305 n_req=890 n_rd=2752 n_write=202 bw_util=0.001949
n_activity=18420 dram_eff=0.3207
bk0: 144a 3031056i bk1: 144a 3030858i bk2: 152a 3030906i bk3: 128a 3030979i bk4: 212a 3030428i bk5: 184a 3030455i bk6: 204a 3030528i bk7: 204a 3030307i bk8: 188a 3030333i bk9: 168a 3030400i bk10: 196a 3030214i bk11: 156a 3030435i bk12: 144a 3030737i bk13: 160a 3030767i bk14: 192a 3030733i bk15: 176a 3030667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00253718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028225 n_act=310 n_pre=294 n_req=869 n_rd=2688 n_write=197 bw_util=0.001903
n_activity=18070 dram_eff=0.3193
bk0: 128a 3030998i bk1: 140a 3030886i bk2: 144a 3030967i bk3: 156a 3030774i bk4: 200a 3030673i bk5: 216a 3030374i bk6: 168a 3030662i bk7: 172a 3030572i bk8: 176a 3030624i bk9: 128a 3030833i bk10: 148a 3030721i bk11: 180a 3030446i bk12: 196a 3030507i bk13: 176a 3030545i bk14: 184a 3030735i bk15: 176a 3030639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00245999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028293 n_act=302 n_pre=286 n_req=856 n_rd=2636 n_write=197 bw_util=0.001869
n_activity=17391 dram_eff=0.3258
bk0: 108a 3031160i bk1: 124a 3030970i bk2: 136a 3030922i bk3: 156a 3030802i bk4: 208a 3030488i bk5: 200a 3030401i bk6: 172a 3030569i bk7: 184a 3030417i bk8: 140a 3030697i bk9: 192a 3030617i bk10: 176a 3030617i bk11: 184a 3030388i bk12: 148a 3030607i bk13: 180a 3030615i bk14: 156a 3030946i bk15: 172a 3030690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00238512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028109 n_act=308 n_pre=292 n_req=899 n_rd=2808 n_write=197 bw_util=0.001982
n_activity=18023 dram_eff=0.3335
bk0: 136a 3030983i bk1: 152a 3030721i bk2: 156a 3030846i bk3: 128a 3030788i bk4: 208a 3030543i bk5: 200a 3030565i bk6: 200a 3030421i bk7: 164a 3030629i bk8: 172a 3030683i bk9: 212a 3030303i bk10: 184a 3030699i bk11: 156a 3030833i bk12: 172a 3030741i bk13: 164a 3030577i bk14: 212a 3030521i bk15: 192a 3030490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0025507
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028218 n_act=305 n_pre=289 n_req=871 n_rd=2708 n_write=194 bw_util=0.001914
n_activity=17852 dram_eff=0.3251
bk0: 124a 3031057i bk1: 108a 3031175i bk2: 156a 3030738i bk3: 152a 3030775i bk4: 200a 3030481i bk5: 196a 3030455i bk6: 172a 3030666i bk7: 180a 3030544i bk8: 216a 3030448i bk9: 180a 3030552i bk10: 172a 3030470i bk11: 160a 3030581i bk12: 156a 3030770i bk13: 160a 3030649i bk14: 212a 3030559i bk15: 164a 3030737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00199227
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028053 n_act=310 n_pre=294 n_req=915 n_rd=2856 n_write=201 bw_util=0.002017
n_activity=18201 dram_eff=0.3359
bk0: 136a 3031035i bk1: 144a 3031038i bk2: 148a 3030821i bk3: 164a 3030653i bk4: 216a 3030577i bk5: 248a 3030271i bk6: 200a 3030503i bk7: 184a 3030462i bk8: 160a 3030765i bk9: 180a 3030574i bk10: 196a 3030302i bk11: 156a 3030514i bk12: 176a 3030555i bk13: 172a 3030690i bk14: 172a 3030916i bk15: 204a 3030477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00181481
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028234 n_act=298 n_pre=282 n_req=878 n_rd=2696 n_write=204 bw_util=0.001913
n_activity=17381 dram_eff=0.3337
bk0: 140a 3030988i bk1: 156a 3030711i bk2: 124a 3030965i bk3: 124a 3030807i bk4: 192a 3030439i bk5: 208a 3030273i bk6: 184a 3030506i bk7: 172a 3030630i bk8: 172a 3030588i bk9: 164a 3030549i bk10: 188a 3030668i bk11: 164a 3030658i bk12: 160a 3030708i bk13: 180a 3030478i bk14: 188a 3030764i bk15: 180a 3030581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00234653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031714 n_nop=3028149 n_act=320 n_pre=304 n_req=880 n_rd=2748 n_write=193 bw_util=0.00194
n_activity=17950 dram_eff=0.3277
bk0: 144a 3030844i bk1: 148a 3030788i bk2: 148a 3030761i bk3: 144a 3030623i bk4: 208a 3030342i bk5: 176a 3030480i bk6: 204a 3030484i bk7: 200a 3030305i bk8: 172a 3030500i bk9: 168a 3030667i bk10: 180a 3030476i bk11: 188a 3030663i bk12: 160a 3030785i bk13: 140a 3030939i bk14: 192a 3030724i bk15: 176a 3030604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00199359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 131, Reservation_fails = 1
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3298
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31126
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.39706
	minimum = 6
	maximum = 96
Network latency average = 8.86498
	minimum = 6
	maximum = 64
Slowest packet = 94545
Flit latency average = 8.37121
	minimum = 6
	maximum = 63
Slowest flit = 148981
Fragmentation average = 6.36667e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00315028
	minimum = 0.00191743 (at node 11)
	maximum = 0.00376165 (at node 33)
Accepted packet rate average = 0.00315028
	minimum = 0.00191743 (at node 11)
	maximum = 0.00376165 (at node 33)
Injected flit rate average = 0.00495109
	minimum = 0.00244893 (at node 11)
	maximum = 0.007068 (at node 33)
Accepted flit rate average= 0.00495109
	minimum = 0.00346982 (at node 11)
	maximum = 0.00684537 (at node 24)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9831 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.778 (9 samples)
Network latency average = 13.6299 (9 samples)
	minimum = 6 (9 samples)
	maximum = 102.222 (9 samples)
Flit latency average = 14.1041 (9 samples)
	minimum = 6 (9 samples)
	maximum = 101.333 (9 samples)
Fragmentation average = 7.07408e-07 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.111111 (9 samples)
Injected packet rate average = 0.00832714 (9 samples)
	minimum = 0.00599229 (9 samples)
	maximum = 0.0180498 (9 samples)
Accepted packet rate average = 0.00832714 (9 samples)
	minimum = 0.00599229 (9 samples)
	maximum = 0.0180498 (9 samples)
Injected flit rate average = 0.0126181 (9 samples)
	minimum = 0.00668762 (9 samples)
	maximum = 0.0290857 (9 samples)
Accepted flit rate average = 0.0126181 (9 samples)
	minimum = 0.00892816 (9 samples)
	maximum = 0.0304355 (9 samples)
Injected packet size average = 1.5153 (9 samples)
Accepted packet size average = 1.5153 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 27 sec (2787 sec)
gpgpu_simulation_rate = 3966 (inst/sec)
gpgpu_simulation_rate = 1311 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 22305
gpu_sim_insn = 1211812
gpu_ipc =      54.3292
gpu_tot_sim_cycle = 3899351
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.1457
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 219
gpu_stall_icnt2sh    = 12676
partiton_reqs_in_parallel = 490710
partiton_reqs_in_parallel_total    = 35919665
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3375
partiton_reqs_in_parallel_util = 490710
partiton_reqs_in_parallel_util_total    = 35919665
gpu_sim_cycle_parition_util = 22305
gpu_tot_sim_cycle_parition_util    = 1632722
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      43.2084 GB/Sec
L2_BW_total  =       3.1178 GB/Sec
gpu_total_sim_rate=4325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
302, 722, 550, 685, 906, 934, 825, 491, 618, 425, 528, 472, 759, 606, 436, 515, 250, 250, 710, 457, 592, 678, 235, 482, 432, 265, 250, 395, 395, 395, 265, 537, 250, 436, 499, 796, 473, 419, 655, 235, 250, 471, 250, 481, 380, 421, 562, 380, 629, 405, 473, 368, 499, 524, 525, 250, 563, 250, 536, 492, 462, 378, 235, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 132986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 124559
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3541
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211756	W0_Idle:50318213	W0_Scoreboard:32163344	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1720 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 3899350 
mrq_lat_table:7551 	183 	239 	1010 	367 	292 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114634 	8100 	187 	287 	945 	477 	1965 	398 	296 	248 	347 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	94293 	5532 	1651 	2677 	16407 	2193 	233 	158 	235 	950 	467 	1964 	398 	296 	248 	347 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72669 	9909 	3899 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	39636 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1533 	34 	2 	17 	34 	50 	82 	80 	46 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        10        16        16 
dram[1]:        17        16        15        16        12         9        19        18        14        10        10        10        15        19        16        16 
dram[2]:        16        16        17        15        14         7        12        11        16        12        12         8        14        13        16        16 
dram[3]:        16        16        16        16        13         8         9        10         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         6        12         8        13        14        10         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14         6        14        10        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         6        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14         9        10        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10         8        12        14        10        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    129711    139174    221421     95224 
dram[1]:    117563    150543    173535    132855    252688    273077    148485    255288    267843    211124    177249    242189    190362    141050    192771    260220 
dram[2]:     22899     43739    119829    173646    130474    280646    332241    246914    187560    127649    230567    252871    233991    223369    171326    203187 
dram[3]:     72397     69391    269200    139381    239662    323214    172958    133910    233376    310713    154551    230524    154185    141059    125039    164443 
dram[4]:    263103     28359    125040    129928    385282    339307    293245    188998    216214    235135    268794    126103    104770    183593    161510    199406 
dram[5]:     24583    161509    173636    176329    245530    324571    289151    297902    189618    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    125039    298380    211474    334815    145878    166719    140680 
dram[7]:    173618    252682     88567    132855    172513    347859    288622    184412    182543    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    140673    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:     91171     98443    114625    192666    273519    143278    253446    184416    237638     97082    242613    242302    269705    121861    180060    184559 
dram[10]:    104199    101314    162843    141701    257337    258483    153690    213611    147941    121058    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.666667  2.500000  2.692308  3.000000  2.826087  3.210526  2.826087  2.250000  3.055556  3.047619  3.000000  3.100000  3.315789  2.666667  3.500000  3.352941 
dram[1]:  3.200000  2.466667  2.615385  2.785714  2.258065  2.692308  2.777778  2.423077  3.142857  2.464286  2.259259  2.521739  3.052632  3.294118  3.411765  2.900000 
dram[2]:  2.571429  2.294118  2.785714  2.538461  2.555556  2.129032  2.652174  2.800000  2.857143  2.850000  2.461539  2.062500  3.111111  3.277778  3.105263  3.210526 
dram[3]:  3.600000  2.400000  2.500000  2.750000  2.433333  2.137931  2.720000  2.310345  2.615385  2.681818  2.500000  3.733333  3.176471  3.352941  4.000000  3.294118 
dram[4]:  2.133333  2.692308  2.642857  2.500000  3.300000  2.629630  2.636364  2.458333  4.000000  3.642857  2.789474  2.307692  2.600000  2.500000  3.411765  3.294118 
dram[5]:  2.700000  2.818182  2.187500  2.857143  2.956522  2.444444  3.050000  2.206897  2.809524  3.555556  3.157895  2.583333  2.409091  3.157895  4.250000  3.235294 
dram[6]:  2.615385  2.235294  2.857143  2.833333  2.760000  3.238095  2.481482  2.900000  3.277778  2.433333  3.705882  3.235294  3.470588  2.850000  3.250000  3.000000 
dram[7]:  2.909091  3.375000  2.157895  2.500000  2.275862  2.600000  2.809524  2.652174  3.363636  3.647059  2.565217  2.666667  3.111111  2.947368  3.095238  4.333333 
dram[8]:  3.090909  3.600000  2.166667  2.388889  3.736842  2.437500  2.640000  2.954545  3.294118  3.705882  2.357143  2.434783  3.300000  3.470588  4.230769  3.100000 
dram[9]:  2.692308  2.600000  2.750000  2.125000  2.576923  2.300000  2.909091  3.210526  3.100000  2.904762  4.200000  3.411765  3.500000  2.952381  3.222222  3.294118 
dram[10]:  2.466667  2.312500  2.294118  2.533333  2.428571  2.500000  2.913043  2.200000  2.423077  3.052632  3.210526  4.000000  3.111111  3.400000  2.809524  3.111111 
average row locality = 9733/3445 = 2.825254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        15        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        11        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        15        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        16        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2169
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      33095     36632     25995     40988      9609     16039      6648     18893     24717     38508     15318     14298     25374      9514     24859     19299
dram[1]:      29446     36201     17381     17785     16520     22548     19759     12193     20908     34489     22045      9277     17389     10660     24607     25534
dram[2]:      28183     24456     32284     31910     20844      9985     16763     12373     56529     19391     16656     26920     16832     26694     28840     38312
dram[3]:      28261     29947     17681     10233     21566      8642     11021     15405     24544     36433      9550     17828      9752     29980     31382     29614
dram[4]:      40212     21338     26212     21809      7151      8910      7572     20316     37307     47227      5890     29151     20656     21056     27125     27506
dram[5]:      23437     37447     38223     36566     11138      7529     10278     10354     54952     44551     16837     20330     22391     19692     21879     31902
dram[6]:      35304     22292     33362     27024      7955      8254     21589      6942     38088     51344     11044     15416     13748     15187     39840     26008
dram[7]:      42488     35713     29715     28814     15412      6410     21594     20679     27172     21721     22744     23540     19536     11249     28768     38353
dram[8]:      45334     35794     28794     28901     18788     16234     17359     13626     19529     25106     30561     11985     20810     14281     43024     33344
dram[9]:      41069     58553     29070     19406     26599     19294      8460     12983     14962     17557     12794     26336     18242     26960     28731     25704
dram[10]:      33814     39948     11856     16482      8019      5783     15618     17655     39230     35836     14959     21831     25599     16395     25205     24817
maximum mf latency per bank:
dram[0]:     278108    173344    239107    288956    186924    301966     80571    187378    282869    296798    231345    259887    270344    241777    275548     54345
dram[1]:     171553    158653    249392    176745    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:      83144     83096    288944    294007    301963    184474    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     109115    109162    228729    142987    304599    111741    184422    195201    281584    282988    294174    301987    215758    307178    262465    262479
dram[4]:     296777     41721    294138    239011     93926     98950    304604    307172    283015    281804    101351    304578    288926    270313    220965    262479
dram[5]:      33866    296778    249441    294162    184585     93790    304604    188370    307176    307193    259896    301992    307198    270340     59729    296789
dram[6]:     210436    156117    288947    288950     93756    188376    304605    185881    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583     98971    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    187367    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    127372    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     179568    272885    228775    228750    173364    187023    186650    299376    296776    296780    299393    299396    241763    205342    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069619 n_act=301 n_pre=285 n_req=876 n_rd=2732 n_write=193 bw_util=0.001904
n_activity=17377 dram_eff=0.3367
bk0: 160a 3072132i bk1: 136a 3072150i bk2: 132a 3072376i bk3: 148a 3072149i bk4: 192a 3071956i bk5: 184a 3071907i bk6: 196a 3072043i bk7: 184a 3071807i bk8: 156a 3072162i bk9: 192a 3071974i bk10: 172a 3072049i bk11: 184a 3071908i bk12: 184a 3072146i bk13: 160a 3071982i bk14: 172a 3072160i bk15: 180a 3072030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00193581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069447 n_act=334 n_pre=318 n_req=904 n_rd=2836 n_write=195 bw_util=0.001973
n_activity=18873 dram_eff=0.3212
bk0: 124a 3072491i bk1: 148a 3072225i bk2: 132a 3072430i bk3: 152a 3072158i bk4: 212a 3071732i bk5: 212a 3071730i bk6: 228a 3071748i bk7: 188a 3071731i bk8: 192a 3071738i bk9: 212a 3071527i bk10: 180a 3071764i bk11: 168a 3071892i bk12: 164a 3072124i bk13: 152a 3072147i bk14: 188a 3072087i bk15: 184a 3071902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00203018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069480 n_act=337 n_pre=321 n_req=895 n_rd=2796 n_write=196 bw_util=0.001947
n_activity=18187 dram_eff=0.329
bk0: 144a 3072350i bk1: 156a 3072079i bk2: 144a 3072240i bk3: 128a 3072263i bk4: 212a 3071722i bk5: 200a 3071693i bk6: 180a 3072036i bk7: 200a 3071845i bk8: 172a 3071975i bk9: 156a 3071979i bk10: 192a 3071782i bk11: 200a 3071764i bk12: 160a 3072131i bk13: 168a 3072141i bk14: 188a 3072035i bk15: 196a 3071960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00244344
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069550 n_act=321 n_pre=305 n_req=890 n_rd=2752 n_write=202 bw_util=0.001922
n_activity=18420 dram_eff=0.3207
bk0: 144a 3072472i bk1: 144a 3072274i bk2: 152a 3072322i bk3: 128a 3072395i bk4: 212a 3071844i bk5: 184a 3071871i bk6: 204a 3071944i bk7: 204a 3071723i bk8: 188a 3071749i bk9: 168a 3071816i bk10: 196a 3071630i bk11: 156a 3071851i bk12: 144a 3072153i bk13: 160a 3072183i bk14: 192a 3072149i bk15: 176a 3072083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00250299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069641 n_act=310 n_pre=294 n_req=869 n_rd=2688 n_write=197 bw_util=0.001878
n_activity=18070 dram_eff=0.3193
bk0: 128a 3072414i bk1: 140a 3072302i bk2: 144a 3072383i bk3: 156a 3072190i bk4: 200a 3072089i bk5: 216a 3071790i bk6: 168a 3072078i bk7: 172a 3071988i bk8: 176a 3072040i bk9: 128a 3072249i bk10: 148a 3072137i bk11: 180a 3071862i bk12: 196a 3071923i bk13: 176a 3071961i bk14: 184a 3072151i bk15: 176a 3072055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00242684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069709 n_act=302 n_pre=286 n_req=856 n_rd=2636 n_write=197 bw_util=0.001844
n_activity=17391 dram_eff=0.3258
bk0: 108a 3072576i bk1: 124a 3072386i bk2: 136a 3072338i bk3: 156a 3072218i bk4: 208a 3071904i bk5: 200a 3071817i bk6: 172a 3071985i bk7: 184a 3071833i bk8: 140a 3072113i bk9: 192a 3072033i bk10: 176a 3072033i bk11: 184a 3071804i bk12: 148a 3072023i bk13: 180a 3072031i bk14: 156a 3072362i bk15: 172a 3072106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00235298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069525 n_act=308 n_pre=292 n_req=899 n_rd=2808 n_write=197 bw_util=0.001956
n_activity=18023 dram_eff=0.3335
bk0: 136a 3072399i bk1: 152a 3072137i bk2: 156a 3072262i bk3: 128a 3072204i bk4: 208a 3071959i bk5: 200a 3071981i bk6: 200a 3071837i bk7: 164a 3072045i bk8: 172a 3072099i bk9: 212a 3071719i bk10: 184a 3072115i bk11: 156a 3072249i bk12: 172a 3072157i bk13: 164a 3071993i bk14: 212a 3071937i bk15: 192a 3071906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00251633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069634 n_act=305 n_pre=289 n_req=871 n_rd=2708 n_write=194 bw_util=0.001889
n_activity=17852 dram_eff=0.3251
bk0: 124a 3072473i bk1: 108a 3072591i bk2: 156a 3072154i bk3: 152a 3072191i bk4: 200a 3071897i bk5: 196a 3071871i bk6: 172a 3072082i bk7: 180a 3071960i bk8: 216a 3071864i bk9: 180a 3071968i bk10: 172a 3071886i bk11: 160a 3071997i bk12: 156a 3072186i bk13: 160a 3072065i bk14: 212a 3071975i bk15: 164a 3072153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00196542
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069469 n_act=310 n_pre=294 n_req=915 n_rd=2856 n_write=201 bw_util=0.00199
n_activity=18201 dram_eff=0.3359
bk0: 136a 3072451i bk1: 144a 3072454i bk2: 148a 3072237i bk3: 164a 3072069i bk4: 216a 3071993i bk5: 248a 3071687i bk6: 200a 3071919i bk7: 184a 3071878i bk8: 160a 3072181i bk9: 180a 3071990i bk10: 196a 3071718i bk11: 156a 3071930i bk12: 176a 3071971i bk13: 172a 3072106i bk14: 172a 3072332i bk15: 204a 3071893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00179036
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069650 n_act=298 n_pre=282 n_req=878 n_rd=2696 n_write=204 bw_util=0.001887
n_activity=17381 dram_eff=0.3337
bk0: 140a 3072404i bk1: 156a 3072127i bk2: 124a 3072381i bk3: 124a 3072223i bk4: 192a 3071855i bk5: 208a 3071689i bk6: 184a 3071922i bk7: 172a 3072046i bk8: 172a 3072004i bk9: 164a 3071965i bk10: 188a 3072084i bk11: 164a 3072074i bk12: 160a 3072124i bk13: 180a 3071894i bk14: 188a 3072180i bk15: 180a 3071997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0023149
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3073130 n_nop=3069565 n_act=320 n_pre=304 n_req=880 n_rd=2748 n_write=193 bw_util=0.001914
n_activity=17950 dram_eff=0.3277
bk0: 144a 3072260i bk1: 148a 3072204i bk2: 148a 3072177i bk3: 144a 3072039i bk4: 208a 3071758i bk5: 176a 3071896i bk6: 204a 3071900i bk7: 200a 3071721i bk8: 172a 3071916i bk9: 168a 3072083i bk10: 180a 3071892i bk11: 188a 3072079i bk12: 160a 3072201i bk13: 140a 3072355i bk14: 192a 3072140i bk15: 176a 3072020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00196672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 131, Reservation_fails = 1
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3298
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.6382
	minimum = 6
	maximum = 586
Network latency average = 37.835
	minimum = 6
	maximum = 338
Slowest packet = 238967
Flit latency average = 47.2026
	minimum = 6
	maximum = 337
Slowest flit = 371678
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00911765
	minimum = 0.00699426 (at node 23)
	maximum = 0.053802 (at node 44)
Accepted packet rate average = 0.00911765
	minimum = 0.00699426 (at node 23)
	maximum = 0.053802 (at node 44)
Injected flit rate average = 0.0136765
	minimum = 0.0102 (at node 48)
	maximum = 0.0558644 (at node 44)
Accepted flit rate average= 0.0136765
	minimum = 0.00842898 (at node 23)
	maximum = 0.105542 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0486 (10 samples)
	minimum = 6 (10 samples)
	maximum = 182.6 (10 samples)
Network latency average = 16.0505 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.8 (10 samples)
Flit latency average = 17.414 (10 samples)
	minimum = 6 (10 samples)
	maximum = 124.9 (10 samples)
Fragmentation average = 6.36667e-07 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.1 (10 samples)
Injected packet rate average = 0.00840619 (10 samples)
	minimum = 0.00609249 (10 samples)
	maximum = 0.021625 (10 samples)
Accepted packet rate average = 0.00840619 (10 samples)
	minimum = 0.00609249 (10 samples)
	maximum = 0.021625 (10 samples)
Injected flit rate average = 0.012724 (10 samples)
	minimum = 0.00703885 (10 samples)
	maximum = 0.0317635 (10 samples)
Accepted flit rate average = 0.012724 (10 samples)
	minimum = 0.00887824 (10 samples)
	maximum = 0.0379461 (10 samples)
Injected packet size average = 1.51364 (10 samples)
Accepted packet size average = 1.51364 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 16 sec (2836 sec)
gpgpu_simulation_rate = 4325 (inst/sec)
gpgpu_simulation_rate = 1374 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 406273
gpu_sim_insn = 2703696
gpu_ipc =       6.6549
gpu_tot_sim_cycle = 4532846
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.3025
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 119098
gpu_stall_icnt2sh    = 472204
partiton_reqs_in_parallel = 8819127
partiton_reqs_in_parallel_total    = 36410375
partiton_level_parallism =      21.7074
partiton_level_parallism_total  =       9.9782
partiton_reqs_in_parallel_util = 8819127
partiton_reqs_in_parallel_util_total    = 36410375
gpu_sim_cycle_parition_util = 406164
gpu_tot_sim_cycle_parition_util    = 1655027
partiton_level_parallism_util =      21.7132
partiton_level_parallism_util_total  =      21.9434
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      70.1847 GB/Sec
L2_BW_total  =       8.9726 GB/Sec
gpu_total_sim_rate=4089

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
995, 1143, 1110, 1041, 1404, 1396, 1497, 992, 1291, 1057, 1164, 1078, 1039, 1237, 997, 1117, 430, 593, 949, 735, 832, 971, 460, 1010, 784, 491, 591, 637, 759, 599, 500, 938, 577, 782, 728, 1050, 776, 725, 904, 515, 636, 725, 399, 839, 707, 690, 825, 621, 734, 557, 782, 677, 678, 676, 796, 608, 846, 391, 797, 738, 797, 608, 480, 577, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 732245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 718604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8755
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:953509	W0_Idle:56582876	W0_Scoreboard:44062615	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1778 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 4532808 
mrq_lat_table:12743 	292 	421 	1313 	732 	790 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371986 	42955 	2984 	1223 	1129 	694 	2427 	1215 	943 	1021 	2140 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	207676 	26229 	85326 	37767 	33344 	24496 	3324 	850 	321 	1124 	680 	2433 	1209 	942 	1021 	2140 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152387 	56627 	74252 	6565 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	31566 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2161 	58 	7 	29 	62 	90 	125 	104 	52 	17 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14         8        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13         9         9        10         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12         8        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14         9        14        10        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14         9        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10         8        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    145891    211515    221421     95224 
dram[1]:    117563    150543    173535    132855    252688    273077    148485    255288    267843    227286    177249    242189    190362    141050    192771    260220 
dram[2]:     87020     91171    119829    173646    140568    280646    332241    246914    187560    167502    230567    252871    233991    223369    171326    203187 
dram[3]:    120437    126389    269200    139381    239662    323214    172958    133910    233376    310713    154551    230524    154185    141059    125039    164443 
dram[4]:    263103     75545    125040    129928    385282    339307    293245    188998    216214    235135    268794    167694    120310    183593    161510    199406 
dram[5]:     88577    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    174537    166719    140680 
dram[7]:    173618    252682    101777    132855    172513    347859    288622    184412    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:     91171     98443    114625    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    101314    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.184211  2.655172  2.593750  2.612903  3.000000  3.314286  2.681818  2.782609  2.577778  2.902439  3.075000  2.744186  3.257143  3.083333  2.295455  2.657895 
dram[1]:  3.545455  2.516129  2.294118  2.689655  2.642857  2.842105  3.000000  2.630435  3.076923  2.420000  2.408163  2.750000  3.194444  3.264706  2.463415  2.461539 
dram[2]:  2.750000  2.600000  2.548387  2.724138  2.850000  2.456522  2.666667  2.720930  2.767442  2.510638  2.540000  2.407408  2.975610  2.714286  2.363636  2.675000 
dram[3]:  2.807692  2.466667  2.400000  2.484848  3.025641  2.707317  2.767442  2.446809  2.396226  2.750000  2.460000  2.975000  3.216216  3.625000  2.702703  2.428571 
dram[4]:  2.454545  2.724138  2.189189  2.400000  3.114286  2.783784  2.682927  2.772727  3.047619  3.542857  3.023809  2.469388  2.651163  2.804878  2.441860  2.488372 
dram[5]:  2.533333  2.400000  2.085714  2.612903  3.138889  2.650000  2.921053  2.361702  2.950000  2.704545  3.000000  2.755556  3.081081  3.108108  2.941176  2.288889 
dram[6]:  2.666667  2.406250  2.700000  2.545455  2.547619  3.352941  2.833333  2.925000  3.024390  2.375000  3.024390  3.100000  2.973684  2.692308  2.888889  2.475000 
dram[7]:  2.758621  2.962963  2.833333  2.194444  2.714286  2.828571  2.950000  2.714286  2.844445  2.733333  2.800000  2.466667  2.973684  2.690476  2.487180  2.939394 
dram[8]:  2.645161  2.750000  2.257143  2.393939  3.250000  2.434783  2.744186  2.772727  2.825000  3.050000  2.510204  2.974359  3.411765  3.025641  2.611111  2.714286 
dram[9]:  2.533333  2.758621  2.393939  2.441176  2.717949  2.595238  3.025000  3.138889  2.948718  2.644444  3.787879  2.904762  3.142857  2.944444  2.638889  2.232558 
dram[10]:  2.733333  2.484848  2.230769  2.342857  2.707317  2.842105  2.925000  2.440000  2.723404  3.000000  3.075000  3.757576  3.117647  3.027778  2.452381  2.450000 
average row locality = 18574/6790 = 2.735493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      28063     27220     29453     38872     21853     20540     56132     63754     21655     29740     86878     87904     29579     17125     27457     25411
dram[1]:      26823     32074     31962     34185     29558     30881     68946     62034     20801     27900    103039     86267     21248     20353     24875     24173
dram[2]:      21527     24535     36302     37676     25968     19824     95591    102221     41913     21696     92156     98045     22236     26382     31087     30069
dram[3]:      26911     26529     29862     24928     26768     18878    102628     89281     23577     26286     81167     91014     20878     28312     34645     34530
dram[4]:      30081     22051     32132     27168     14690     16350    105944     96666     29886     28456     86515    107979     25890     25539     33464     29554
dram[5]:      24112     29411     35895     35482     22763     22270     76510     93750     38426     33534     69365     54659     25241     25472     24485     29672
dram[6]:      34608     20634     38740     33643     21703     20506    112193     98259     28848     36752     54901     54595     22250     22578     39382     32597
dram[7]:      31485     23979     31306     36288     22118     18114     55012     71150     25170     23171     55355     79576     24582     22100     32652     40700
dram[8]:      35064     31737     40649     41003     27525     29061     50239     47925     17759     22079     64226     69827     22469     22095     35420     28105
dram[9]:      33339     47838     36530     24113     32939     28759     55521     51209     17126     19802     44179     67920     24649     29737     22927     25608
dram[10]:      26468     31919     30665     34022     18858     19239     61193     57085     28073     27090     61978     65582     22213     21943     24161     27681
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     150269    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     155246    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820086 n_act=615 n_pre=599 n_req=1700 n_rd=6024 n_write=194 bw_util=0.003249
n_activity=31226 dram_eff=0.3983
bk0: 332a 3824200i bk1: 304a 3823984i bk2: 324a 3824085i bk3: 316a 3823909i bk4: 376a 3824142i bk5: 400a 3823945i bk6: 408a 3823989i bk7: 444a 3824014i bk8: 400a 3823778i bk9: 412a 3823889i bk10: 424a 3823427i bk11: 408a 3823238i bk12: 388a 3823831i bk13: 380a 3823516i bk14: 352a 3823599i bk15: 356a 3823958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820152 n_act=617 n_pre=601 n_req=1684 n_rd=5952 n_write=196 bw_util=0.003213
n_activity=31647 dram_eff=0.3885
bk0: 308a 3824630i bk1: 312a 3824034i bk2: 308a 3824230i bk3: 308a 3823953i bk4: 376a 3824526i bk5: 364a 3824614i bk6: 444a 3824457i bk7: 420a 3824305i bk8: 408a 3824384i bk9: 420a 3823695i bk10: 408a 3823768i bk11: 420a 3823660i bk12: 392a 3824009i bk13: 372a 3823815i bk14: 356a 3824083i bk15: 336a 3823986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0247419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3819944 n_act=653 n_pre=637 n_req=1718 n_rd=6088 n_write=196 bw_util=0.003284
n_activity=32220 dram_eff=0.3901
bk0: 308a 3824272i bk1: 312a 3823870i bk2: 304a 3823812i bk3: 312a 3823622i bk4: 392a 3823508i bk5: 388a 3823476i bk6: 416a 3823936i bk7: 388a 3824171i bk8: 408a 3824192i bk9: 400a 3823913i bk10: 444a 3823746i bk11: 456a 3823456i bk12: 424a 3823628i bk13: 388a 3823724i bk14: 368a 3824015i bk15: 380a 3823688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.024535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820070 n_act=629 n_pre=613 n_req=1703 n_rd=6004 n_write=202 bw_util=0.003243
n_activity=32488 dram_eff=0.382
bk0: 292a 3824117i bk1: 296a 3823842i bk2: 328a 3824100i bk3: 324a 3824073i bk4: 392a 3824473i bk5: 380a 3824389i bk6: 408a 3824288i bk7: 396a 3824110i bk8: 424a 3823559i bk9: 416a 3823419i bk10: 428a 3823206i bk11: 408a 3823124i bk12: 404a 3823446i bk13: 396a 3823522i bk14: 352a 3824042i bk15: 360a 3823647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306977
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820030 n_act=629 n_pre=613 n_req=1710 n_rd=6048 n_write=198 bw_util=0.003264
n_activity=32050 dram_eff=0.3898
bk0: 324a 3823989i bk1: 316a 3823695i bk2: 320a 3823952i bk3: 332a 3823805i bk4: 372a 3824110i bk5: 344a 3824120i bk6: 376a 3824437i bk7: 424a 3823893i bk8: 416a 3823986i bk9: 420a 3823874i bk10: 444a 3823388i bk11: 420a 3822981i bk12: 392a 3823564i bk13: 396a 3823411i bk14: 372a 3823482i bk15: 380a 3823242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820300 n_act=608 n_pre=592 n_req=1653 n_rd=5820 n_write=198 bw_util=0.003145
n_activity=30688 dram_eff=0.3922
bk0: 304a 3824442i bk1: 288a 3824172i bk2: 288a 3824033i bk3: 320a 3823872i bk4: 388a 3824042i bk5: 360a 3823757i bk6: 372a 3824323i bk7: 372a 3824207i bk8: 376a 3824325i bk9: 412a 3823636i bk10: 404a 3823776i bk11: 432a 3823297i bk12: 392a 3823535i bk13: 396a 3823359i bk14: 352a 3823672i bk15: 364a 3823875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0285739
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820077 n_act=614 n_pre=598 n_req=1705 n_rd=6032 n_write=197 bw_util=0.003255
n_activity=31396 dram_eff=0.3968
bk0: 320a 3824682i bk1: 308a 3824551i bk2: 320a 3824435i bk3: 328a 3823645i bk4: 360a 3824184i bk5: 384a 3824035i bk6: 408a 3824388i bk7: 400a 3824424i bk8: 432a 3823851i bk9: 452a 3823401i bk10: 428a 3823582i bk11: 432a 3823543i bk12: 388a 3823710i bk13: 356a 3823558i bk14: 368a 3824710i bk15: 348a 3824234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0266358
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820185 n_act=613 n_pre=597 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003199
n_activity=31525 dram_eff=0.3885
bk0: 316a 3824130i bk1: 320a 3824123i bk2: 332a 3823676i bk3: 308a 3823803i bk4: 392a 3823921i bk5: 332a 3824487i bk6: 408a 3824491i bk7: 392a 3824439i bk8: 432a 3824071i bk9: 424a 3823980i bk10: 440a 3823499i bk11: 380a 3823480i bk12: 384a 3823717i bk13: 384a 3823608i bk14: 340a 3824226i bk15: 344a 3823914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293054
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820249 n_act=604 n_pre=588 n_req=1670 n_rd=5876 n_write=201 bw_util=0.003175
n_activity=30936 dram_eff=0.3929
bk0: 328a 3824221i bk1: 308a 3824424i bk2: 308a 3824577i bk3: 308a 3824326i bk4: 348a 3824572i bk5: 384a 3824179i bk6: 408a 3824407i bk7: 412a 3823941i bk8: 388a 3824444i bk9: 416a 3823668i bk10: 424a 3823546i bk11: 396a 3823571i bk12: 376a 3823862i bk13: 408a 3823426i bk14: 328a 3824226i bk15: 336a 3823998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0254706
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820342 n_act=592 n_pre=576 n_req=1655 n_rd=5804 n_write=204 bw_util=0.003139
n_activity=30690 dram_eff=0.3915
bk0: 304a 3824542i bk1: 320a 3824061i bk2: 308a 3823961i bk3: 320a 3823621i bk4: 348a 3824579i bk5: 368a 3824154i bk6: 412a 3824298i bk7: 380a 3824851i bk8: 384a 3824096i bk9: 396a 3824033i bk10: 436a 3823914i bk11: 420a 3823340i bk12: 376a 3823687i bk13: 356a 3823948i bk14: 336a 3824409i bk15: 340a 3823883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0264046
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827518 n_nop=3820083 n_act=617 n_pre=601 n_req=1699 n_rd=6024 n_write=193 bw_util=0.003249
n_activity=31016 dram_eff=0.4009
bk0: 324a 3823698i bk1: 328a 3823499i bk2: 340a 3823408i bk3: 320a 3823253i bk4: 380a 3823681i bk5: 368a 3823901i bk6: 404a 3823995i bk7: 424a 3823917i bk8: 432a 3823729i bk9: 404a 3823473i bk10: 428a 3823301i bk11: 428a 3823646i bk12: 360a 3823874i bk13: 372a 3823484i bk14: 368a 3823323i bk15: 344a 3823997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.4824
	minimum = 6
	maximum = 774
Network latency average = 24.7648
	minimum = 6
	maximum = 626
Slowest packet = 265272
Flit latency average = 21.3922
	minimum = 6
	maximum = 626
Slowest flit = 410789
Fragmentation average = 0.0315175
	minimum = 0
	maximum = 560
Injected packet rate average = 0.0148094
	minimum = 0.0110308 (at node 15)
	maximum = 0.0172261 (at node 45)
Accepted packet rate average = 0.0148094
	minimum = 0.0110308 (at node 15)
	maximum = 0.0172261 (at node 45)
Injected flit rate average = 0.0253318
	minimum = 0.01459 (at node 18)
	maximum = 0.0367919 (at node 45)
Accepted flit rate average= 0.0253318
	minimum = 0.0219053 (at node 46)
	maximum = 0.0330616 (at node 6)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6335 (11 samples)
	minimum = 6 (11 samples)
	maximum = 236.364 (11 samples)
Network latency average = 16.8427 (11 samples)
	minimum = 6 (11 samples)
	maximum = 171.273 (11 samples)
Flit latency average = 17.7756 (11 samples)
	minimum = 6 (11 samples)
	maximum = 170.455 (11 samples)
Fragmentation average = 0.0028658 (11 samples)
	minimum = 0 (11 samples)
	maximum = 51 (11 samples)
Injected packet rate average = 0.0089883 (11 samples)
	minimum = 0.00654142 (11 samples)
	maximum = 0.0212251 (11 samples)
Accepted packet rate average = 0.0089883 (11 samples)
	minimum = 0.00654142 (11 samples)
	maximum = 0.0212251 (11 samples)
Injected flit rate average = 0.0138701 (11 samples)
	minimum = 0.00772532 (11 samples)
	maximum = 0.0322207 (11 samples)
Accepted flit rate average = 0.0138701 (11 samples)
	minimum = 0.0100625 (11 samples)
	maximum = 0.037502 (11 samples)
Injected packet size average = 1.54313 (11 samples)
Accepted packet size average = 1.54313 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 1 sec (3661 sec)
gpgpu_simulation_rate = 4089 (inst/sec)
gpgpu_simulation_rate = 1238 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 27525
gpu_sim_insn = 1431682
gpu_ipc =      52.0139
gpu_tot_sim_cycle = 4782521
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.4295
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 119098
gpu_stall_icnt2sh    = 472207
partiton_reqs_in_parallel = 605550
partiton_reqs_in_parallel_total    = 45229502
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5839
partiton_reqs_in_parallel_util = 605550
partiton_reqs_in_parallel_util_total    = 45229502
gpu_sim_cycle_parition_util = 27525
gpu_tot_sim_cycle_parition_util    = 2061191
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9441
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      35.2621 GB/Sec
L2_BW_total  =       8.7071 GB/Sec
gpu_total_sim_rate=4413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1031, 1179, 1146, 1077, 1440, 1432, 1533, 1028, 1327, 1093, 1200, 1114, 1075, 1273, 1033, 1153, 466, 629, 985, 771, 868, 1007, 496, 1046, 820, 527, 627, 673, 795, 635, 536, 974, 613, 818, 764, 1086, 812, 761, 940, 551, 672, 761, 435, 875, 743, 726, 861, 657, 770, 593, 818, 713, 714, 712, 832, 644, 882, 427, 833, 774, 833, 644, 516, 613, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 804523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 789153
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10484
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1057241	W0_Idle:57938343	W0_Scoreboard:44078882	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1780 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 4782520 
mrq_lat_table:12743 	292 	421 	1313 	732 	790 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379445 	44215 	3118 	1369 	1302 	866 	2858 	1680 	943 	1021 	2140 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	209513 	26423 	85538 	39085 	36981 	25925 	3487 	935 	450 	1305 	839 	2869 	1669 	942 	1021 	2140 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154154 	56903 	74257 	6565 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	39758 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2167 	62 	7 	29 	63 	92 	129 	107 	52 	17 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14         8        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13         9         9        10         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12         8        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14         9        14        10        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14         9        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10         8        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    145891    211515    221421     95224 
dram[1]:    117563    150543    173535    132855    252688    273077    148485    255288    267843    227286    177249    242189    190362    141050    192771    260220 
dram[2]:     87020     91171    119829    173646    140568    280646    332241    246914    187560    167502    230567    252871    233991    223369    171326    203187 
dram[3]:    120437    126389    269200    139381    239662    323214    172958    133910    233376    310713    154551    230524    154185    141059    125039    164443 
dram[4]:    263103     75545    125040    129928    385282    339307    293245    188998    216214    235135    268794    167694    120310    183593    161510    199406 
dram[5]:     88577    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    174537    166719    140680 
dram[7]:    173618    252682    101777    132855    172513    347859    288622    184412    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:     91171     98443    114625    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    101314    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.184211  2.655172  2.593750  2.612903  3.000000  3.314286  2.681818  2.782609  2.577778  2.902439  3.075000  2.744186  3.257143  3.083333  2.295455  2.657895 
dram[1]:  3.545455  2.516129  2.294118  2.689655  2.642857  2.842105  3.000000  2.630435  3.076923  2.420000  2.408163  2.750000  3.194444  3.264706  2.463415  2.461539 
dram[2]:  2.750000  2.600000  2.548387  2.724138  2.850000  2.456522  2.666667  2.720930  2.767442  2.510638  2.540000  2.407408  2.975610  2.714286  2.363636  2.675000 
dram[3]:  2.807692  2.466667  2.400000  2.484848  3.025641  2.707317  2.767442  2.446809  2.396226  2.750000  2.460000  2.975000  3.216216  3.625000  2.702703  2.428571 
dram[4]:  2.454545  2.724138  2.189189  2.400000  3.114286  2.783784  2.682927  2.772727  3.047619  3.542857  3.023809  2.469388  2.651163  2.804878  2.441860  2.488372 
dram[5]:  2.533333  2.400000  2.085714  2.612903  3.138889  2.650000  2.921053  2.361702  2.950000  2.704545  3.000000  2.755556  3.081081  3.108108  2.941176  2.288889 
dram[6]:  2.666667  2.406250  2.700000  2.545455  2.547619  3.352941  2.833333  2.925000  3.024390  2.375000  3.024390  3.100000  2.973684  2.692308  2.888889  2.475000 
dram[7]:  2.758621  2.962963  2.833333  2.194444  2.714286  2.828571  2.950000  2.714286  2.844445  2.733333  2.800000  2.466667  2.973684  2.690476  2.487180  2.939394 
dram[8]:  2.645161  2.750000  2.257143  2.393939  3.250000  2.434783  2.744186  2.772727  2.825000  3.050000  2.510204  2.974359  3.411765  3.025641  2.611111  2.714286 
dram[9]:  2.533333  2.758621  2.393939  2.441176  2.717949  2.595238  3.025000  3.138889  2.948718  2.644444  3.787879  2.904762  3.142857  2.944444  2.638889  2.232558 
dram[10]:  2.733333  2.484848  2.230769  2.342857  2.707317  2.842105  2.925000  2.440000  2.723404  3.000000  3.075000  3.757576  3.117647  3.027778  2.452381  2.450000 
average row locality = 18574/6790 = 2.735493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      29822     29090     29723     39149     21981     20671     56172     63791     21655     29740     86878     87904     29579     17125     33906     31786
dram[1]:      28699     33947     32243     34472     29687     31010     68981     62070     20801     27900    103039     86267     21248     20353     31225     30763
dram[2]:      23474     26381     36589     37962     26087     19939     95627    102260     41913     21696     92156     98045     22236     26382     37205     35887
dram[3]:      28864     28450     30127     25205     26886     19001    102665     89321     23577     26286     81167     91014     20878     28312     40703     40308
dram[4]:      31720     23712     32413     27437     14820     16482    105986     96702     29886     28456     86515    107979     25890     25539     39101     34992
dram[5]:      27155     32541     36233     35773     22887     22405     76549     93791     38426     33534     69365     54659     25241     25472     30050     35033
dram[6]:      37421     23547     39012     33905     21833     20620    112230     98296     28848     36752     54901     54595     22250     22578     44926     38336
dram[7]:      34310     26795     31559     36562     22239     18258     55051     71191     25170     23171     55355     79576     24582     22100     39388     47310
dram[8]:      37883     34702     40956     41308     27691     29203     50285     47965     17759     22079     64226     69827     26612     22095     42429     34981
dram[9]:      36373     50700     36808     24374     33069     28876     55553     51244     17126     19802     44179     67920     24649     29737     29709     32198
dram[10]:      28282     33682     30912     34288     18984     19363     61225     57116     28073     27090     61978     65582     22213     21943     30946     34738
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     150269    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     155246    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871195 n_act=615 n_pre=599 n_req=1700 n_rd=6024 n_write=194 bw_util=0.003206
n_activity=31226 dram_eff=0.3983
bk0: 332a 3875309i bk1: 304a 3875093i bk2: 324a 3875194i bk3: 316a 3875018i bk4: 376a 3875251i bk5: 400a 3875054i bk6: 408a 3875098i bk7: 444a 3875123i bk8: 400a 3874887i bk9: 412a 3874998i bk10: 424a 3874536i bk11: 408a 3874347i bk12: 388a 3874940i bk13: 380a 3874625i bk14: 352a 3874708i bk15: 356a 3875067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0274724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871261 n_act=617 n_pre=601 n_req=1684 n_rd=5952 n_write=196 bw_util=0.00317
n_activity=31647 dram_eff=0.3885
bk0: 308a 3875739i bk1: 312a 3875143i bk2: 308a 3875339i bk3: 308a 3875062i bk4: 376a 3875635i bk5: 364a 3875723i bk6: 444a 3875566i bk7: 420a 3875414i bk8: 408a 3875493i bk9: 420a 3874804i bk10: 408a 3874877i bk11: 420a 3874769i bk12: 392a 3875118i bk13: 372a 3874924i bk14: 356a 3875192i bk15: 336a 3875095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871053 n_act=653 n_pre=637 n_req=1718 n_rd=6088 n_write=196 bw_util=0.00324
n_activity=32220 dram_eff=0.3901
bk0: 308a 3875381i bk1: 312a 3874979i bk2: 304a 3874921i bk3: 312a 3874731i bk4: 392a 3874617i bk5: 388a 3874585i bk6: 416a 3875045i bk7: 388a 3875280i bk8: 408a 3875301i bk9: 400a 3875022i bk10: 444a 3874855i bk11: 456a 3874565i bk12: 424a 3874737i bk13: 388a 3874833i bk14: 368a 3875124i bk15: 380a 3874797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871179 n_act=629 n_pre=613 n_req=1703 n_rd=6004 n_write=202 bw_util=0.0032
n_activity=32488 dram_eff=0.382
bk0: 292a 3875226i bk1: 296a 3874951i bk2: 328a 3875209i bk3: 324a 3875182i bk4: 392a 3875582i bk5: 380a 3875498i bk6: 408a 3875397i bk7: 396a 3875219i bk8: 424a 3874668i bk9: 416a 3874528i bk10: 428a 3874315i bk11: 408a 3874233i bk12: 404a 3874555i bk13: 396a 3874631i bk14: 352a 3875151i bk15: 360a 3874756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871139 n_act=629 n_pre=613 n_req=1710 n_rd=6048 n_write=198 bw_util=0.003221
n_activity=32050 dram_eff=0.3898
bk0: 324a 3875098i bk1: 316a 3874804i bk2: 320a 3875061i bk3: 332a 3874914i bk4: 372a 3875219i bk5: 344a 3875229i bk6: 376a 3875546i bk7: 424a 3875002i bk8: 416a 3875095i bk9: 420a 3874983i bk10: 444a 3874497i bk11: 420a 3874090i bk12: 392a 3874673i bk13: 396a 3874520i bk14: 372a 3874591i bk15: 380a 3874351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0298941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871409 n_act=608 n_pre=592 n_req=1653 n_rd=5820 n_write=198 bw_util=0.003103
n_activity=30688 dram_eff=0.3922
bk0: 304a 3875551i bk1: 288a 3875281i bk2: 288a 3875142i bk3: 320a 3874981i bk4: 388a 3875151i bk5: 360a 3874866i bk6: 372a 3875432i bk7: 372a 3875316i bk8: 376a 3875434i bk9: 412a 3874745i bk10: 404a 3874885i bk11: 432a 3874406i bk12: 392a 3874644i bk13: 396a 3874468i bk14: 352a 3874781i bk15: 364a 3874984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871186 n_act=614 n_pre=598 n_req=1705 n_rd=6032 n_write=197 bw_util=0.003212
n_activity=31396 dram_eff=0.3968
bk0: 320a 3875791i bk1: 308a 3875660i bk2: 320a 3875544i bk3: 328a 3874754i bk4: 360a 3875293i bk5: 384a 3875144i bk6: 408a 3875497i bk7: 400a 3875533i bk8: 432a 3874960i bk9: 452a 3874510i bk10: 428a 3874691i bk11: 432a 3874652i bk12: 388a 3874819i bk13: 356a 3874667i bk14: 368a 3875819i bk15: 348a 3875343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0262848
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871294 n_act=613 n_pre=597 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003157
n_activity=31525 dram_eff=0.3885
bk0: 316a 3875239i bk1: 320a 3875232i bk2: 332a 3874785i bk3: 308a 3874912i bk4: 392a 3875030i bk5: 332a 3875596i bk6: 408a 3875600i bk7: 392a 3875548i bk8: 432a 3875180i bk9: 424a 3875089i bk10: 440a 3874608i bk11: 380a 3874589i bk12: 384a 3874826i bk13: 384a 3874717i bk14: 340a 3875335i bk15: 344a 3875023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871358 n_act=604 n_pre=588 n_req=1670 n_rd=5876 n_write=201 bw_util=0.003134
n_activity=30936 dram_eff=0.3929
bk0: 328a 3875330i bk1: 308a 3875533i bk2: 308a 3875686i bk3: 308a 3875435i bk4: 348a 3875681i bk5: 384a 3875288i bk6: 408a 3875516i bk7: 412a 3875050i bk8: 388a 3875553i bk9: 416a 3874777i bk10: 424a 3874655i bk11: 396a 3874680i bk12: 376a 3874971i bk13: 408a 3874535i bk14: 328a 3875335i bk15: 336a 3875107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0251349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871451 n_act=592 n_pre=576 n_req=1655 n_rd=5804 n_write=204 bw_util=0.003098
n_activity=30690 dram_eff=0.3915
bk0: 304a 3875651i bk1: 320a 3875170i bk2: 308a 3875070i bk3: 320a 3874730i bk4: 348a 3875688i bk5: 368a 3875263i bk6: 412a 3875407i bk7: 380a 3875960i bk8: 384a 3875205i bk9: 396a 3875142i bk10: 436a 3875023i bk11: 420a 3874449i bk12: 376a 3874796i bk13: 356a 3875057i bk14: 336a 3875518i bk15: 340a 3874992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0260566
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3878627 n_nop=3871192 n_act=617 n_pre=601 n_req=1699 n_rd=6024 n_write=193 bw_util=0.003206
n_activity=31016 dram_eff=0.4009
bk0: 324a 3874807i bk1: 328a 3874608i bk2: 340a 3874517i bk3: 320a 3874362i bk4: 380a 3874790i bk5: 368a 3875010i bk6: 404a 3875104i bk7: 424a 3875026i bk8: 432a 3874838i bk9: 404a 3874582i bk10: 428a 3874410i bk11: 428a 3874755i bk12: 360a 3874983i bk13: 372a 3874593i bk14: 368a 3874432i bk15: 344a 3875106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0269343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3416
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.0676
	minimum = 6
	maximum = 586
Network latency average = 38.1025
	minimum = 6
	maximum = 336
Slowest packet = 860815
Flit latency average = 47.6003
	minimum = 6
	maximum = 335
Slowest flit = 1431227
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00744078
	minimum = 0.00581311 (at node 0)
	maximum = 0.0439616 (at node 44)
Accepted packet rate average = 0.00744078
	minimum = 0.00581311 (at node 0)
	maximum = 0.0439616 (at node 44)
Injected flit rate average = 0.0111612
	minimum = 0.00835634 (at node 46)
	maximum = 0.0456329 (at node 44)
Accepted flit rate average= 0.0111612
	minimum = 0.00697573 (at node 0)
	maximum = 0.086252 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.3363 (12 samples)
	minimum = 6 (12 samples)
	maximum = 265.5 (12 samples)
Network latency average = 18.6143 (12 samples)
	minimum = 6 (12 samples)
	maximum = 185 (12 samples)
Flit latency average = 20.261 (12 samples)
	minimum = 6 (12 samples)
	maximum = 184.167 (12 samples)
Fragmentation average = 0.00262699 (12 samples)
	minimum = 0 (12 samples)
	maximum = 46.75 (12 samples)
Injected packet rate average = 0.00885934 (12 samples)
	minimum = 0.00648073 (12 samples)
	maximum = 0.0231198 (12 samples)
Accepted packet rate average = 0.00885934 (12 samples)
	minimum = 0.00648073 (12 samples)
	maximum = 0.0231198 (12 samples)
Injected flit rate average = 0.0136444 (12 samples)
	minimum = 0.0077779 (12 samples)
	maximum = 0.0333383 (12 samples)
Accepted flit rate average = 0.0136444 (12 samples)
	minimum = 0.00980528 (12 samples)
	maximum = 0.0415645 (12 samples)
Injected packet size average = 1.54011 (12 samples)
Accepted packet size average = 1.54011 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 56 sec (3716 sec)
gpgpu_simulation_rate = 4413 (inst/sec)
gpgpu_simulation_rate = 1287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 331443
gpu_sim_insn = 4962251
gpu_ipc =      14.9717
gpu_tot_sim_cycle = 5341186
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.9998
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 488713
gpu_stall_icnt2sh    = 1726669
partiton_reqs_in_parallel = 6922131
partiton_reqs_in_parallel_total    = 45835052
partiton_level_parallism =      20.8848
partiton_level_parallism_total  =       9.8774
partiton_reqs_in_parallel_util = 6922131
partiton_reqs_in_parallel_util_total    = 45835052
gpu_sim_cycle_parition_util = 331013
gpu_tot_sim_cycle_parition_util    = 2088716
partiton_level_parallism_util =      20.9120
partiton_level_parallism_util_total  =      21.8029
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     149.7582 GB/Sec
L2_BW_total  =      17.0895 GB/Sec
gpu_total_sim_rate=4760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1674, 1921, 1764, 1625, 2104, 2027, 2104, 1613, 1818, 1718, 1786, 1774, 1712, 1990, 1594, 1852, 694, 906, 1353, 1037, 1161, 1256, 827, 1392, 1173, 808, 980, 993, 1100, 951, 880, 1199, 894, 1208, 1072, 1395, 1108, 1099, 1245, 929, 967, 1056, 769, 1159, 1076, 970, 1152, 992, 1081, 874, 1127, 946, 1041, 1034, 1132, 915, 1168, 671, 1089, 1133, 1140, 913, 812, 953, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2180090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2146969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 28235
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2371160	W0_Idle:63103243	W0_Scoreboard:53386694	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1556 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 5341148 
mrq_lat_table:16225 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	782602 	149333 	5213 	3422 	2094 	1316 	3890 	4800 	3573 	2693 	3699 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	356207 	59034 	236328 	120023 	74554 	81343 	8626 	2855 	1973 	1970 	1293 	3878 	4772 	3552 	2697 	3695 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232334 	165952 	245436 	35226 	6272 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	169748 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2611 	105 	60 	56 	78 	123 	159 	123 	54 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.538461  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.245283  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.234375  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.344262  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.645833  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.519231  2.313725  2.125000 
average row locality = 22144/8937 = 2.477789
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      54638     49607     42834     49809     46857     45936    102757    100870     71360     64717    105378    102588     38790     28712     49818     50695
dram[1]:      49984     54750     42047     45004     55708     55860    108583    104200     55250     66601    117010    103700     31595     30111     50519     47485
dram[2]:      45150     46140     45554     47935     55320     48709    120794    130043     71396     69909    112104    122566     33724     35174     56606     51872
dram[3]:      47510     49570     42377     41210     54198     49826    143876    128114     71008     56169    101824    104556     32612     38062     53468     54323
dram[4]:      53484     44961     44750     40296     42884     45150    127173    136414     75695    121291    106556    123664     34714     35537     52438     49561
dram[5]:      47975     50207     44853     47197     50154     49100    121645    155190    102424     75228     89166     79090     35211     35967     42512     49587
dram[6]:      58647     45858     50912     45621     49862     47001    162131    152442     94155    102646     77818     81070     33103     32123     58194     49725
dram[7]:      53091     47673     44933     46557     48924     42378    113891    132054     79962     85623     83151     94794     34991     32035     50878     59763
dram[8]:      62269     55677     50118     50709     48662     51643    118569     98381     52037     80818     89253     89864     35293     34052     55845     51538
dram[9]:      54957     70600     44343     37943     55050     53493    129992    100554     45764     53204     71977     92105     34794     37763     47058     50189
dram[10]:      50660     55340     45413     45441     46870     46219     89102     86518     57739     64042     85647     88246     32652     31290     50162     52316
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     162901    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     162929    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4485017 n_act=804 n_pre=788 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003319
n_activity=41303 dram_eff=0.3611
bk0: 388a 4490423i bk1: 384a 4490028i bk2: 388a 4490284i bk3: 388a 4490055i bk4: 448a 4490296i bk5: 448a 4490242i bk6: 488a 4490147i bk7: 488a 4490291i bk8: 512a 4489792i bk9: 512a 4489836i bk10: 512a 4489420i bk11: 512a 4489254i bk12: 468a 4489902i bk13: 464a 4489514i bk14: 432a 4489656i bk15: 432a 4490079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0237233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484975 n_act=826 n_pre=810 n_req=2011 n_rd=7260 n_write=196 bw_util=0.003318
n_activity=42089 dram_eff=0.3543
bk0: 384a 4490737i bk1: 384a 4490104i bk2: 388a 4490303i bk3: 388a 4489939i bk4: 448a 4490684i bk5: 448a 4490753i bk6: 488a 4490794i bk7: 488a 4490511i bk8: 512a 4490365i bk9: 512a 4489728i bk10: 512a 4489685i bk11: 512a 4489639i bk12: 468a 4490031i bk13: 468a 4489710i bk14: 428a 4490174i bk15: 432a 4489931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484943 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00332
n_activity=41924 dram_eff=0.3559
bk0: 384a 4490377i bk1: 384a 4489974i bk2: 388a 4489902i bk3: 388a 4489832i bk4: 448a 4489747i bk5: 448a 4489739i bk6: 488a 4490057i bk7: 488a 4490139i bk8: 512a 4490042i bk9: 512a 4489792i bk10: 512a 4489874i bk11: 512a 4489620i bk12: 468a 4489912i bk13: 468a 4489817i bk14: 432a 4490118i bk15: 432a 4489880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0209438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484993 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.003323
n_activity=42327 dram_eff=0.3528
bk0: 384a 4490152i bk1: 384a 4489906i bk2: 388a 4490310i bk3: 388a 4490341i bk4: 448a 4490760i bk5: 448a 4490553i bk6: 488a 4490357i bk7: 488a 4490186i bk8: 512a 4489674i bk9: 512a 4489425i bk10: 512a 4489334i bk11: 512a 4489120i bk12: 468a 4489568i bk13: 468a 4489601i bk14: 432a 4490081i bk15: 432a 4489803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0261767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4485011 n_act=807 n_pre=791 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003319
n_activity=41318 dram_eff=0.361
bk0: 384a 4490130i bk1: 384a 4489868i bk2: 388a 4490098i bk3: 388a 4490138i bk4: 448a 4490306i bk5: 448a 4490065i bk6: 488a 4490400i bk7: 488a 4490083i bk8: 512a 4490018i bk9: 512a 4489891i bk10: 512a 4489511i bk11: 508a 4488959i bk12: 464a 4489726i bk13: 464a 4489581i bk14: 436a 4489630i bk15: 436a 4489447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0258459
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484981 n_act=822 n_pre=806 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003319
n_activity=42073 dram_eff=0.3545
bk0: 384a 4490518i bk1: 384a 4490143i bk2: 388a 4490037i bk3: 388a 4490014i bk4: 448a 4490276i bk5: 448a 4489903i bk6: 488a 4490334i bk7: 488a 4490187i bk8: 512a 4490133i bk9: 508a 4489572i bk10: 512a 4489669i bk11: 512a 4489465i bk12: 464a 4489582i bk13: 464a 4489509i bk14: 436a 4489750i bk15: 436a 4489942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0243537
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4485022 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.003324
n_activity=40801 dram_eff=0.3661
bk0: 384a 4490846i bk1: 384a 4490626i bk2: 392a 4490523i bk3: 392a 4489726i bk4: 448a 4490393i bk5: 448a 4490176i bk6: 488a 4490560i bk7: 488a 4490552i bk8: 512a 4489983i bk9: 512a 4489612i bk10: 512a 4489584i bk11: 512a 4489652i bk12: 464a 4489732i bk13: 464a 4489480i bk14: 436a 4490865i bk15: 436a 4490286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4485040 n_act=798 n_pre=782 n_req=2008 n_rd=7252 n_write=195 bw_util=0.003314
n_activity=41821 dram_eff=0.3561
bk0: 384a 4490344i bk1: 384a 4490320i bk2: 392a 4489838i bk3: 392a 4489969i bk4: 444a 4490222i bk5: 448a 4490616i bk6: 488a 4490609i bk7: 488a 4490446i bk8: 512a 4490178i bk9: 512a 4490046i bk10: 512a 4489672i bk11: 512a 4489341i bk12: 464a 4489760i bk13: 464a 4489752i bk14: 428a 4490192i bk15: 428a 4489876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0249767
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4485008 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.00332
n_activity=41708 dram_eff=0.3578
bk0: 384a 4490390i bk1: 384a 4490582i bk2: 392a 4490739i bk3: 392a 4490458i bk4: 448a 4490630i bk5: 448a 4490402i bk6: 488a 4490542i bk7: 488a 4490034i bk8: 512a 4490363i bk9: 512a 4489567i bk10: 512a 4489581i bk11: 512a 4489557i bk12: 468a 4489889i bk13: 464a 4489614i bk14: 428a 4490132i bk15: 428a 4490006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021714
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484997 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.003323
n_activity=42356 dram_eff=0.3526
bk0: 384a 4490572i bk1: 384a 4490219i bk2: 392a 4490154i bk3: 392a 4489836i bk4: 448a 4490623i bk5: 448a 4490251i bk6: 492a 4490513i bk7: 492a 4490796i bk8: 512a 4489874i bk9: 512a 4490044i bk10: 512a 4490035i bk11: 512a 4489392i bk12: 464a 4489698i bk13: 464a 4489774i bk14: 428a 4490457i bk15: 428a 4489748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225333
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494067 n_nop=4484996 n_act=817 n_pre=801 n_req=2008 n_rd=7260 n_write=193 bw_util=0.003317
n_activity=41396 dram_eff=0.3601
bk0: 384a 4489932i bk1: 384a 4489660i bk2: 392a 4489685i bk3: 392a 4489448i bk4: 448a 4489897i bk5: 448a 4490077i bk6: 492a 4490012i bk7: 492a 4490098i bk8: 512a 4489774i bk9: 512a 4489310i bk10: 512a 4489321i bk11: 512a 4489620i bk12: 464a 4489774i bk13: 460a 4489458i bk14: 428a 4489533i bk15: 428a 4489984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3543
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.8478
	minimum = 6
	maximum = 944
Network latency average = 32.7251
	minimum = 6
	maximum = 740
Slowest packet = 885589
Flit latency average = 27.6552
	minimum = 6
	maximum = 740
Slowest flit = 1476364
Fragmentation average = 0.0457915
	minimum = 0
	maximum = 438
Injected packet rate average = 0.0316
	minimum = 0.0234898 (at node 18)
	maximum = 0.0368692 (at node 40)
Accepted packet rate average = 0.0316
	minimum = 0.0234898 (at node 18)
	maximum = 0.0368692 (at node 40)
Injected flit rate average = 0.0562584
	minimum = 0.0291318 (at node 18)
	maximum = 0.0850285 (at node 40)
Accepted flit rate average= 0.0562584
	minimum = 0.0435974 (at node 46)
	maximum = 0.07517 (at node 4)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3757 (13 samples)
	minimum = 6 (13 samples)
	maximum = 317.692 (13 samples)
Network latency average = 19.6998 (13 samples)
	minimum = 6 (13 samples)
	maximum = 227.692 (13 samples)
Flit latency average = 20.8298 (13 samples)
	minimum = 6 (13 samples)
	maximum = 226.923 (13 samples)
Fragmentation average = 0.00594733 (13 samples)
	minimum = 0 (13 samples)
	maximum = 76.8462 (13 samples)
Injected packet rate average = 0.0106086 (13 samples)
	minimum = 0.00778912 (13 samples)
	maximum = 0.0241775 (13 samples)
Accepted packet rate average = 0.0106086 (13 samples)
	minimum = 0.00778912 (13 samples)
	maximum = 0.0241775 (13 samples)
Injected flit rate average = 0.0169224 (13 samples)
	minimum = 0.00942051 (13 samples)
	maximum = 0.0373145 (13 samples)
Accepted flit rate average = 0.0169224 (13 samples)
	minimum = 0.0124047 (13 samples)
	maximum = 0.0441496 (13 samples)
Injected packet size average = 1.59516 (13 samples)
Accepted packet size average = 1.59516 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 48 sec (4488 sec)
gpgpu_simulation_rate = 4760 (inst/sec)
gpgpu_simulation_rate = 1190 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 14491
gpu_sim_insn = 1323702
gpu_ipc =      91.3465
gpu_tot_sim_cycle = 5577827
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.0675
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 488713
gpu_stall_icnt2sh    = 1726669
partiton_reqs_in_parallel = 318802
partiton_reqs_in_parallel_total    = 52757183
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5155
partiton_reqs_in_parallel_util = 318802
partiton_reqs_in_parallel_util_total    = 52757183
gpu_sim_cycle_parition_util = 14491
gpu_tot_sim_cycle_parition_util    = 2419729
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8041
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      66.9787 GB/Sec
L2_BW_total  =      16.5385 GB/Sec
gpu_total_sim_rate=5018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997492
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1746, 1993, 1836, 1697, 2176, 2099, 2176, 1685, 1890, 1790, 1858, 1846, 1784, 2062, 1666, 1924, 730, 942, 1389, 1073, 1197, 1292, 863, 1428, 1209, 844, 1016, 1029, 1136, 987, 916, 1235, 930, 1244, 1108, 1431, 1144, 1135, 1281, 965, 1003, 1092, 805, 1195, 1112, 1006, 1188, 1028, 1117, 910, 1163, 982, 1077, 1070, 1168, 951, 1204, 707, 1125, 1169, 1176, 949, 848, 989, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2253506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2218606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 30014
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2475688	W0_Idle:63727366	W0_Scoreboard:53402797	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1548 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 5577826 
mrq_lat_table:16225 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790662 	150524 	5332 	3641 	2297 	1508 	4146 	4800 	3573 	2693 	3699 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	358196 	59224 	236610 	121561 	78405 	82659 	8775 	2937 	2186 	2152 	1485 	4134 	4772 	3552 	2697 	3695 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234154 	166180 	245436 	35226 	6272 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	177940 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2616 	109 	60 	56 	79 	125 	160 	123 	54 	19 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.538461  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.245283  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.234375  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.344262  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.645833  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.519231  2.313725  2.125000 
average row locality = 22144/8937 = 2.477789
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      54874     49836     43062     50033     46964     46053    102791    100906     71360     64717    105378    102588     38790     28712     51741     52573
dram[1]:      50221     54984     42271     45228     55816     55965    108614    104231     55250     66601    117010    103700     31595     30111     52434     49348
dram[2]:      45432     46383     45776     48160     55421     48813    120827    130074     71396     69909    112104    122566     33724     35174     58774     53978
dram[3]:      47765     49834     42596     41436     54311     49933    143908    128146     71008     56169    101824    104556     32612     38062     55596     56367
dram[4]:      53721     45185     44978     40520     42993     45250    127204    136446     75695    121291    106556    123664     34714     35537     54546     51633
dram[5]:      48221     50442     45101     47434     50258     49205    121674    155221    102424     75228     89166     79090     35211     35967     44536     51507
dram[6]:      58889     46095     51131     45840     49967     47100    162161    152474     94155    102646     77818     81070     33103     32123     60177     51668
dram[7]:      53355     47940     45148     46773     49034     42486    113921    132086     79962     85623     83151     94794     34991     32035     52527     61374
dram[8]:      62573     55967     50361     50944     48788     51760    118607     98415     52037     80818     89253     89864     38699     34052     57664     53346
dram[9]:      55205     70854     44560     38160     55158     53595    130018    100580     45764     53204     71977     92105     34794     37763     48963     52030
dram[10]:      50899     55600     45634     45658     46977     46326     89127     86544     57739     64042     85647     88246     32652     31290     51839     53908
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     162901    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     162929    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    161047    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511923 n_act=804 n_pre=788 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003299
n_activity=41303 dram_eff=0.3611
bk0: 388a 4517329i bk1: 384a 4516934i bk2: 388a 4517190i bk3: 388a 4516961i bk4: 448a 4517202i bk5: 448a 4517148i bk6: 488a 4517053i bk7: 488a 4517197i bk8: 512a 4516698i bk9: 512a 4516742i bk10: 512a 4516326i bk11: 512a 4516160i bk12: 468a 4516808i bk13: 464a 4516420i bk14: 432a 4516562i bk15: 432a 4516985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0235821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511881 n_act=826 n_pre=810 n_req=2011 n_rd=7260 n_write=196 bw_util=0.003298
n_activity=42089 dram_eff=0.3543
bk0: 384a 4517643i bk1: 384a 4517010i bk2: 388a 4517209i bk3: 388a 4516845i bk4: 448a 4517590i bk5: 448a 4517659i bk6: 488a 4517700i bk7: 488a 4517417i bk8: 512a 4517271i bk9: 512a 4516634i bk10: 512a 4516591i bk11: 512a 4516545i bk12: 468a 4516937i bk13: 468a 4516616i bk14: 428a 4517080i bk15: 432a 4516837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511849 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.0033
n_activity=41924 dram_eff=0.3559
bk0: 384a 4517283i bk1: 384a 4516880i bk2: 388a 4516808i bk3: 388a 4516738i bk4: 448a 4516653i bk5: 448a 4516645i bk6: 488a 4516963i bk7: 488a 4517045i bk8: 512a 4516948i bk9: 512a 4516698i bk10: 512a 4516780i bk11: 512a 4516526i bk12: 468a 4516818i bk13: 468a 4516723i bk14: 432a 4517024i bk15: 432a 4516786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511899 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.003303
n_activity=42327 dram_eff=0.3528
bk0: 384a 4517058i bk1: 384a 4516812i bk2: 388a 4517216i bk3: 388a 4517247i bk4: 448a 4517666i bk5: 448a 4517459i bk6: 488a 4517263i bk7: 488a 4517092i bk8: 512a 4516580i bk9: 512a 4516331i bk10: 512a 4516240i bk11: 512a 4516026i bk12: 468a 4516474i bk13: 468a 4516507i bk14: 432a 4516987i bk15: 432a 4516709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0260209
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511917 n_act=807 n_pre=791 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003299
n_activity=41318 dram_eff=0.361
bk0: 384a 4517036i bk1: 384a 4516774i bk2: 388a 4517004i bk3: 388a 4517044i bk4: 448a 4517212i bk5: 448a 4516971i bk6: 488a 4517306i bk7: 488a 4516989i bk8: 512a 4516924i bk9: 512a 4516797i bk10: 512a 4516417i bk11: 508a 4515865i bk12: 464a 4516632i bk13: 464a 4516487i bk14: 436a 4516536i bk15: 436a 4516353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.025692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511887 n_act=822 n_pre=806 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003299
n_activity=42073 dram_eff=0.3545
bk0: 384a 4517424i bk1: 384a 4517049i bk2: 388a 4516943i bk3: 388a 4516920i bk4: 448a 4517182i bk5: 448a 4516809i bk6: 488a 4517240i bk7: 488a 4517093i bk8: 512a 4517039i bk9: 508a 4516478i bk10: 512a 4516575i bk11: 512a 4516371i bk12: 464a 4516488i bk13: 464a 4516415i bk14: 436a 4516656i bk15: 436a 4516848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0242087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511928 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.003304
n_activity=40801 dram_eff=0.3661
bk0: 384a 4517752i bk1: 384a 4517532i bk2: 392a 4517429i bk3: 392a 4516632i bk4: 448a 4517299i bk5: 448a 4517082i bk6: 488a 4517466i bk7: 488a 4517458i bk8: 512a 4516889i bk9: 512a 4516518i bk10: 512a 4516490i bk11: 512a 4516558i bk12: 464a 4516638i bk13: 464a 4516386i bk14: 436a 4517771i bk15: 436a 4517192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511946 n_act=798 n_pre=782 n_req=2008 n_rd=7252 n_write=195 bw_util=0.003294
n_activity=41821 dram_eff=0.3561
bk0: 384a 4517250i bk1: 384a 4517226i bk2: 392a 4516744i bk3: 392a 4516875i bk4: 444a 4517128i bk5: 448a 4517522i bk6: 488a 4517515i bk7: 488a 4517352i bk8: 512a 4517084i bk9: 512a 4516952i bk10: 512a 4516578i bk11: 512a 4516247i bk12: 464a 4516666i bk13: 464a 4516658i bk14: 428a 4517098i bk15: 428a 4516782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0248281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511914 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.003301
n_activity=41708 dram_eff=0.3578
bk0: 384a 4517296i bk1: 384a 4517488i bk2: 392a 4517645i bk3: 392a 4517364i bk4: 448a 4517536i bk5: 448a 4517308i bk6: 488a 4517448i bk7: 488a 4516940i bk8: 512a 4517269i bk9: 512a 4516473i bk10: 512a 4516487i bk11: 512a 4516463i bk12: 468a 4516795i bk13: 464a 4516520i bk14: 428a 4517038i bk15: 428a 4516912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511903 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.003304
n_activity=42356 dram_eff=0.3526
bk0: 384a 4517478i bk1: 384a 4517125i bk2: 392a 4517060i bk3: 392a 4516742i bk4: 448a 4517529i bk5: 448a 4517157i bk6: 492a 4517419i bk7: 492a 4517702i bk8: 512a 4516780i bk9: 512a 4516950i bk10: 512a 4516941i bk11: 512a 4516298i bk12: 464a 4516604i bk13: 464a 4516680i bk14: 428a 4517363i bk15: 428a 4516654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223992
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4520973 n_nop=4511902 n_act=817 n_pre=801 n_req=2008 n_rd=7260 n_write=193 bw_util=0.003297
n_activity=41396 dram_eff=0.3601
bk0: 384a 4516838i bk1: 384a 4516566i bk2: 392a 4516591i bk3: 392a 4516354i bk4: 448a 4516803i bk5: 448a 4516983i bk6: 492a 4516918i bk7: 492a 4517004i bk8: 512a 4516680i bk9: 512a 4516216i bk10: 512a 4516227i bk11: 512a 4516526i bk12: 464a 4516680i bk13: 460a 4516364i bk14: 428a 4516439i bk15: 428a 4516890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3543
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5368
	minimum = 6
	maximum = 589
Network latency average = 38.2449
	minimum = 6
	maximum = 361
Slowest packet = 1928806
Flit latency average = 47.7845
	minimum = 6
	maximum = 360
Slowest flit = 3325712
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141339
	minimum = 0.0110421 (at node 3)
	maximum = 0.0835059 (at node 44)
Accepted packet rate average = 0.0141339
	minimum = 0.0110421 (at node 3)
	maximum = 0.0835059 (at node 44)
Injected flit rate average = 0.0212008
	minimum = 0.015873 (at node 46)
	maximum = 0.0866805 (at node 44)
Accepted flit rate average= 0.0212008
	minimum = 0.0132505 (at node 3)
	maximum = 0.163837 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1729 (14 samples)
	minimum = 6 (14 samples)
	maximum = 337.071 (14 samples)
Network latency average = 21.0244 (14 samples)
	minimum = 6 (14 samples)
	maximum = 237.214 (14 samples)
Flit latency average = 22.7551 (14 samples)
	minimum = 6 (14 samples)
	maximum = 236.429 (14 samples)
Fragmentation average = 0.00552253 (14 samples)
	minimum = 0 (14 samples)
	maximum = 71.3571 (14 samples)
Injected packet rate average = 0.0108604 (14 samples)
	minimum = 0.00802147 (14 samples)
	maximum = 0.0284152 (14 samples)
Accepted packet rate average = 0.0108604 (14 samples)
	minimum = 0.00802147 (14 samples)
	maximum = 0.0284152 (14 samples)
Injected flit rate average = 0.017228 (14 samples)
	minimum = 0.0098814 (14 samples)
	maximum = 0.0408406 (14 samples)
Accepted flit rate average = 0.017228 (14 samples)
	minimum = 0.0124651 (14 samples)
	maximum = 0.0526987 (14 samples)
Injected packet size average = 1.58631 (14 samples)
Accepted packet size average = 1.58631 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 21 sec (4521 sec)
gpgpu_simulation_rate = 5018 (inst/sec)
gpgpu_simulation_rate = 1233 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 332226
gpu_sim_insn = 2978170
gpu_ipc =       8.9643
gpu_tot_sim_cycle = 6137275
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.1819
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180799
partiton_reqs_in_parallel = 7140074
partiton_reqs_in_parallel_total    = 53075985
partiton_level_parallism =      21.4916
partiton_level_parallism_total  =       9.8115
partiton_reqs_in_parallel_util = 7140074
partiton_reqs_in_parallel_util_total    = 53075985
gpu_sim_cycle_parition_util = 331638
gpu_tot_sim_cycle_parition_util    = 2434220
partiton_level_parallism_util =      21.5297
partiton_level_parallism_util_total  =      21.7712
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      55.3967 GB/Sec
L2_BW_total  =      18.0297 GB/Sec
gpu_total_sim_rate=5005

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1899, 2151, 2023, 1834, 2398, 2291, 2354, 1821, 2072, 1967, 2086, 2055, 1951, 2269, 1903, 2113, 918, 1139, 1537, 1226, 1376, 1486, 1057, 1618, 1403, 981, 1183, 1166, 1359, 1205, 1095, 1388, 1120, 1449, 1347, 1685, 1338, 1309, 1434, 1112, 1141, 1240, 999, 1347, 1280, 1174, 1382, 1221, 1284, 1062, 1337, 1208, 1330, 1274, 1357, 1170, 1456, 875, 1303, 1292, 1369, 1142, 1078, 1193, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2735457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2690368
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40203
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2761453	W0_Idle:68715739	W0_Scoreboard:63281670	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1557 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 6136469 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	920880 	203391 	6775 	5696 	3234 	2883 	6788 	5185 	4239 	3645 	4329 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	426468 	61187 	275874 	154185 	94745 	103039 	13733 	4206 	3796 	3048 	2933 	6647 	5157 	4218 	3649 	4325 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	279233 	218626 	326270 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	184298 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3097 	127 	81 	60 	84 	138 	182 	155 	77 	25 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      65626     59994     58326     65341     67610     66330    124283    120131     80850     74982    117702    117354     51707     45948     62232     64740
dram[1]:      68505     71538     57951     62067     73634     74442    124237    121677     65523     78341    129783    117388     44201     42178     63826     61333
dram[2]:      58893     60342     59686     63314     73569     66347    137692    147099     82902     81403    128079    136499     44115     51013     69876     63837
dram[3]:      61288     65374     54975     54483     74005     68685    158639    142672     79756     66448    114755    117461     39621     46783     63759     67325
dram[4]:      70084     57608     60010     58613     60899     64185    140632    153391     84837    132026    116405    133743     44749     45059     67305     64915
dram[5]:      65494     65046     63298     66552     71969     69114    136608    170070    114632     84315     99979     90701     48089     47654     52562     62071
dram[6]:      73303     57734     73019     62987     73489     71330    178353    166630    106834    115526     88740     91049     47276     44736     72166     63099
dram[7]:      68371     61544     62889     64910     70001     63678    130196    148926     94032     98101     92521    104178     47904     47790     62210     72450
dram[8]:      74935     69468     69653     67456     69378     74180    139020    111840     64207     92084     98418     99354     55320     48583     68851     65518
dram[9]:      69151     87077     60366     52096     75296     72514    149087    118379     59213     65114     83445    103368     46255     54430     59253     60241
dram[10]:      63126     71781     61430     62383     64899     67972    108079    105050     69275     75801     95924    101478     42783     45920     62241     60825
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128811 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002905
n_activity=41355 dram_eff=0.3609
bk0: 388a 5134222i bk1: 384a 5133827i bk2: 388a 5134083i bk3: 388a 5133855i bk4: 448a 5134096i bk5: 448a 5134042i bk6: 488a 5133947i bk7: 488a 5134091i bk8: 512a 5133592i bk9: 512a 5133637i bk10: 512a 5133221i bk11: 512a 5133055i bk12: 468a 5133703i bk13: 468a 5133283i bk14: 432a 5133455i bk15: 432a 5133878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128769 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002904
n_activity=42141 dram_eff=0.354
bk0: 384a 5134536i bk1: 384a 5133903i bk2: 388a 5134102i bk3: 388a 5133738i bk4: 448a 5134483i bk5: 448a 5134553i bk6: 488a 5134594i bk7: 488a 5134311i bk8: 512a 5134165i bk9: 512a 5133529i bk10: 512a 5133486i bk11: 512a 5133440i bk12: 468a 5133832i bk13: 468a 5133511i bk14: 432a 5133943i bk15: 432a 5133730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0184839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128743 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002904
n_activity=41924 dram_eff=0.3559
bk0: 384a 5134177i bk1: 384a 5133774i bk2: 388a 5133702i bk3: 388a 5133632i bk4: 448a 5133547i bk5: 448a 5133539i bk6: 488a 5133857i bk7: 488a 5133939i bk8: 512a 5133842i bk9: 512a 5133592i bk10: 512a 5133674i bk11: 512a 5133420i bk12: 468a 5133712i bk13: 468a 5133617i bk14: 432a 5133918i bk15: 432a 5133680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128793 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002906
n_activity=42327 dram_eff=0.3528
bk0: 384a 5133952i bk1: 384a 5133706i bk2: 388a 5134110i bk3: 388a 5134141i bk4: 448a 5134560i bk5: 448a 5134353i bk6: 488a 5134157i bk7: 488a 5133986i bk8: 512a 5133474i bk9: 512a 5133225i bk10: 512a 5133134i bk11: 512a 5132920i bk12: 468a 5133368i bk13: 468a 5133401i bk14: 432a 5133881i bk15: 432a 5133603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128805 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002905
n_activity=41370 dram_eff=0.3607
bk0: 384a 5133929i bk1: 384a 5133667i bk2: 388a 5133897i bk3: 388a 5133937i bk4: 448a 5134107i bk5: 448a 5133866i bk6: 488a 5134201i bk7: 488a 5133884i bk8: 512a 5133819i bk9: 512a 5133692i bk10: 512a 5133312i bk11: 512a 5132728i bk12: 464a 5133525i bk13: 464a 5133380i bk14: 436a 5133429i bk15: 436a 5133246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128775 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002905
n_activity=42125 dram_eff=0.3543
bk0: 384a 5134317i bk1: 384a 5133943i bk2: 388a 5133837i bk3: 388a 5133815i bk4: 448a 5134077i bk5: 448a 5133704i bk6: 488a 5134135i bk7: 488a 5133988i bk8: 512a 5133934i bk9: 512a 5133341i bk10: 512a 5133468i bk11: 512a 5133264i bk12: 464a 5133381i bk13: 464a 5133308i bk14: 436a 5133549i bk15: 436a 5133741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128822 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002907
n_activity=40801 dram_eff=0.3661
bk0: 384a 5134646i bk1: 384a 5134426i bk2: 392a 5134323i bk3: 392a 5133526i bk4: 448a 5134193i bk5: 448a 5133976i bk6: 488a 5134360i bk7: 488a 5134352i bk8: 512a 5133783i bk9: 512a 5133412i bk10: 512a 5133384i bk11: 512a 5133452i bk12: 464a 5133532i bk13: 464a 5133280i bk14: 436a 5134665i bk15: 436a 5134086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0198705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128834 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.0029
n_activity=41873 dram_eff=0.3559
bk0: 384a 5134144i bk1: 384a 5134120i bk2: 392a 5133638i bk3: 392a 5133770i bk4: 448a 5133991i bk5: 448a 5134415i bk6: 488a 5134408i bk7: 488a 5134246i bk8: 512a 5133978i bk9: 512a 5133846i bk10: 512a 5133472i bk11: 512a 5133141i bk12: 464a 5133560i bk13: 464a 5133552i bk14: 428a 5133992i bk15: 428a 5133676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021847
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128808 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002904
n_activity=41708 dram_eff=0.3578
bk0: 384a 5134190i bk1: 384a 5134382i bk2: 392a 5134539i bk3: 392a 5134258i bk4: 448a 5134430i bk5: 448a 5134202i bk6: 488a 5134342i bk7: 488a 5133834i bk8: 512a 5134163i bk9: 512a 5133367i bk10: 512a 5133381i bk11: 512a 5133357i bk12: 468a 5133689i bk13: 464a 5133414i bk14: 428a 5133932i bk15: 428a 5133806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0189931
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128797 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002907
n_activity=42356 dram_eff=0.3526
bk0: 384a 5134372i bk1: 384a 5134019i bk2: 392a 5133954i bk3: 392a 5133636i bk4: 448a 5134423i bk5: 448a 5134051i bk6: 492a 5134313i bk7: 492a 5134596i bk8: 512a 5133674i bk9: 512a 5133844i bk10: 512a 5133835i bk11: 512a 5133192i bk12: 464a 5133498i bk13: 464a 5133574i bk14: 428a 5134257i bk15: 428a 5133548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5137867 n_nop=5128790 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002903
n_activity=41448 dram_eff=0.3598
bk0: 384a 5133731i bk1: 384a 5133459i bk2: 392a 5133485i bk3: 392a 5133248i bk4: 448a 5133697i bk5: 448a 5133877i bk6: 492a 5133812i bk7: 492a 5133898i bk8: 512a 5133574i bk9: 512a 5133110i bk10: 512a 5133122i bk11: 512a 5133421i bk12: 464a 5133575i bk13: 464a 5133227i bk14: 428a 5133332i bk15: 428a 5133783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0203442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854314
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.9679
	minimum = 6
	maximum = 866
Network latency average = 33.0332
	minimum = 6
	maximum = 687
Slowest packet = 1956315
Flit latency average = 26.5344
	minimum = 6
	maximum = 687
Slowest flit = 3370682
Fragmentation average = 0.0108075
	minimum = 0
	maximum = 386
Injected packet rate average = 0.0116891
	minimum = 0.00852434 (at node 1)
	maximum = 0.0135164 (at node 42)
Accepted packet rate average = 0.0116891
	minimum = 0.00852434 (at node 1)
	maximum = 0.0135164 (at node 42)
Injected flit rate average = 0.0201127
	minimum = 0.00882233 (at node 1)
	maximum = 0.0326751 (at node 38)
Accepted flit rate average= 0.0201127
	minimum = 0.0133494 (at node 35)
	maximum = 0.0293446 (at node 18)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7592 (15 samples)
	minimum = 6 (15 samples)
	maximum = 372.333 (15 samples)
Network latency average = 21.825 (15 samples)
	minimum = 6 (15 samples)
	maximum = 267.2 (15 samples)
Flit latency average = 23.0071 (15 samples)
	minimum = 6 (15 samples)
	maximum = 266.467 (15 samples)
Fragmentation average = 0.00587486 (15 samples)
	minimum = 0 (15 samples)
	maximum = 92.3333 (15 samples)
Injected packet rate average = 0.0109157 (15 samples)
	minimum = 0.008055 (15 samples)
	maximum = 0.027422 (15 samples)
Accepted packet rate average = 0.0109157 (15 samples)
	minimum = 0.008055 (15 samples)
	maximum = 0.027422 (15 samples)
Injected flit rate average = 0.0174203 (15 samples)
	minimum = 0.0098108 (15 samples)
	maximum = 0.0402963 (15 samples)
Accepted flit rate average = 0.0174203 (15 samples)
	minimum = 0.012524 (15 samples)
	maximum = 0.0511417 (15 samples)
Injected packet size average = 1.5959 (15 samples)
Accepted packet size average = 1.5959 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 27 sec (5127 sec)
gpgpu_simulation_rate = 5005 (inst/sec)
gpgpu_simulation_rate = 1197 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 16802
gpu_sim_insn = 1122762
gpu_ipc =      66.8231
gpu_tot_sim_cycle = 6376227
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.2013
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180808
partiton_reqs_in_parallel = 369644
partiton_reqs_in_parallel_total    = 60216059
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5018
partiton_reqs_in_parallel_util = 369644
partiton_reqs_in_parallel_util_total    = 60216059
gpu_sim_cycle_parition_util = 16802
gpu_tot_sim_cycle_parition_util    = 2765858
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7726
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      27.5518 GB/Sec
L2_BW_total  =      17.4266 GB/Sec
gpu_total_sim_rate=5191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1956, 2193, 2065, 1906, 2455, 2348, 2411, 1878, 2114, 2024, 2143, 2097, 1993, 2311, 1960, 2170, 954, 1175, 1573, 1262, 1397, 1507, 1093, 1654, 1424, 1002, 1204, 1187, 1380, 1226, 1116, 1409, 1156, 1470, 1383, 1706, 1359, 1330, 1470, 1133, 1162, 1261, 1020, 1383, 1316, 1195, 1403, 1257, 1320, 1098, 1358, 1229, 1351, 1295, 1378, 1191, 1492, 911, 1324, 1313, 1390, 1163, 1099, 1214, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2755942
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2710249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2788374	W0_Idle:69563263	W0_Scoreboard:63299196	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1554 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 6376226 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	925045 	203762 	6851 	5700 	3279 	2973 	6921 	5185 	4239 	3645 	4329 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	428555 	61329 	276025 	154708 	95956 	103443 	13775 	4262 	3802 	3087 	3023 	6780 	5157 	4218 	3649 	4325 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	280963 	218918 	326296 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	187134 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3102 	127 	81 	60 	86 	140 	184 	155 	77 	25 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      65720     60084     58447     65474     67650     66354    124296    120138     80850     74982    117702    117354     51707     45948     63291     65468
dram[1]:      68598     71635     58094     62209     73677     74471    124243    121688     65523     78341    129783    117388     44201     42178     64520     62314
dram[2]:      58990     60446     59809     63444     73604     66382    137700    147111     82902     81403    128079    136499     44115     51013     70706     64830
dram[3]:      61384     65486     55115     54609     74034     68726    158644    142679     79756     66448    114755    117461     39621     46783     64609     67918
dram[4]:      70190     57716     60154     58750     60934     64218    140645    153402     84837    132026    116405    133743     44749     45059     68151     65615
dram[5]:      65591     65143     63441     66696     71999     69148    136617    170077    114632     84315     99979     90701     48089     47654     53417     62405
dram[6]:      73403     57839     73157     63126     73527     71356    178366    166636    106834    115526     88740     91049     47276     44736     73215     63999
dram[7]:      68467     61663     63027     65035     70036     63716    130208    148938     94032     98101     92521    104178     47904     47790     63296     73466
dram[8]:      75041     69559     69784     67576     69416     74226    139035    111853     64207     92084     98418     99354     56408     48583     69951     66572
dram[9]:      69263     87176     60490     52222     75338     72547    149095    118394     59213     65114     83445    103368     46255     54430     60654     61169
dram[10]:      63224     71876     61552     62513     64936     68002    108089    105058     69275     75801     95924    101478     42783     45920     63336     62277
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5160008 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002887
n_activity=41355 dram_eff=0.3609
bk0: 388a 5165419i bk1: 384a 5165024i bk2: 388a 5165280i bk3: 388a 5165052i bk4: 448a 5165293i bk5: 448a 5165239i bk6: 488a 5165144i bk7: 488a 5165288i bk8: 512a 5164789i bk9: 512a 5164834i bk10: 512a 5164418i bk11: 512a 5164252i bk12: 468a 5164900i bk13: 468a 5164480i bk14: 432a 5164652i bk15: 432a 5165075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0206254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159966 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002886
n_activity=42141 dram_eff=0.354
bk0: 384a 5165733i bk1: 384a 5165100i bk2: 388a 5165299i bk3: 388a 5164935i bk4: 448a 5165680i bk5: 448a 5165750i bk6: 488a 5165791i bk7: 488a 5165508i bk8: 512a 5165362i bk9: 512a 5164726i bk10: 512a 5164683i bk11: 512a 5164637i bk12: 468a 5165029i bk13: 468a 5164708i bk14: 432a 5165140i bk15: 432a 5164927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159940 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002886
n_activity=41924 dram_eff=0.3559
bk0: 384a 5165374i bk1: 384a 5164971i bk2: 388a 5164899i bk3: 388a 5164829i bk4: 448a 5164744i bk5: 448a 5164736i bk6: 488a 5165054i bk7: 488a 5165136i bk8: 512a 5165039i bk9: 512a 5164789i bk10: 512a 5164871i bk11: 512a 5164617i bk12: 468a 5164909i bk13: 468a 5164814i bk14: 432a 5165115i bk15: 432a 5164877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159990 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002889
n_activity=42327 dram_eff=0.3528
bk0: 384a 5165149i bk1: 384a 5164903i bk2: 388a 5165307i bk3: 388a 5165338i bk4: 448a 5165757i bk5: 448a 5165550i bk6: 488a 5165354i bk7: 488a 5165183i bk8: 512a 5164671i bk9: 512a 5164422i bk10: 512a 5164331i bk11: 512a 5164117i bk12: 468a 5164565i bk13: 468a 5164598i bk14: 432a 5165078i bk15: 432a 5164800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0227585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5160002 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002887
n_activity=41370 dram_eff=0.3607
bk0: 384a 5165126i bk1: 384a 5164864i bk2: 388a 5165094i bk3: 388a 5165134i bk4: 448a 5165304i bk5: 448a 5165063i bk6: 488a 5165398i bk7: 488a 5165081i bk8: 512a 5165016i bk9: 512a 5164889i bk10: 512a 5164509i bk11: 512a 5163925i bk12: 464a 5164722i bk13: 464a 5164577i bk14: 436a 5164626i bk15: 436a 5164443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0224708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159972 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002887
n_activity=42125 dram_eff=0.3543
bk0: 384a 5165514i bk1: 384a 5165140i bk2: 388a 5165034i bk3: 388a 5165012i bk4: 448a 5165274i bk5: 448a 5164901i bk6: 488a 5165332i bk7: 488a 5165185i bk8: 512a 5165131i bk9: 512a 5164538i bk10: 512a 5164665i bk11: 512a 5164461i bk12: 464a 5164578i bk13: 464a 5164505i bk14: 436a 5164746i bk15: 436a 5164938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211735
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5160019 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.00289
n_activity=40801 dram_eff=0.3661
bk0: 384a 5165843i bk1: 384a 5165623i bk2: 392a 5165520i bk3: 392a 5164723i bk4: 448a 5165390i bk5: 448a 5165173i bk6: 488a 5165557i bk7: 488a 5165549i bk8: 512a 5164980i bk9: 512a 5164609i bk10: 512a 5164581i bk11: 512a 5164649i bk12: 464a 5164729i bk13: 464a 5164477i bk14: 436a 5165862i bk15: 436a 5165283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0197506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5160031 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002883
n_activity=41873 dram_eff=0.3559
bk0: 384a 5165341i bk1: 384a 5165317i bk2: 392a 5164835i bk3: 392a 5164967i bk4: 448a 5165188i bk5: 448a 5165612i bk6: 488a 5165605i bk7: 488a 5165443i bk8: 512a 5165175i bk9: 512a 5165043i bk10: 512a 5164669i bk11: 512a 5164338i bk12: 464a 5164757i bk13: 464a 5164749i bk14: 428a 5165189i bk15: 428a 5164873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217151
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5160005 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002887
n_activity=41708 dram_eff=0.3578
bk0: 384a 5165387i bk1: 384a 5165579i bk2: 392a 5165736i bk3: 392a 5165455i bk4: 448a 5165627i bk5: 448a 5165399i bk6: 488a 5165539i bk7: 488a 5165031i bk8: 512a 5165360i bk9: 512a 5164564i bk10: 512a 5164578i bk11: 512a 5164554i bk12: 468a 5164886i bk13: 464a 5164611i bk14: 428a 5165129i bk15: 428a 5165003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0188785
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159994 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002889
n_activity=42356 dram_eff=0.3526
bk0: 384a 5165569i bk1: 384a 5165216i bk2: 392a 5165151i bk3: 392a 5164833i bk4: 448a 5165620i bk5: 448a 5165248i bk6: 492a 5165510i bk7: 492a 5165793i bk8: 512a 5164871i bk9: 512a 5165041i bk10: 512a 5165032i bk11: 512a 5164389i bk12: 464a 5164695i bk13: 464a 5164771i bk14: 428a 5165454i bk15: 428a 5164745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0195908
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5169064 n_nop=5159987 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002885
n_activity=41448 dram_eff=0.3598
bk0: 384a 5164928i bk1: 384a 5164656i bk2: 392a 5164682i bk3: 392a 5164445i bk4: 448a 5164894i bk5: 448a 5165074i bk6: 492a 5165009i bk7: 492a 5165095i bk8: 512a 5164771i bk9: 512a 5164307i bk10: 512a 5164319i bk11: 512a 5164618i bk12: 464a 5164772i bk13: 464a 5164424i bk14: 428a 5164529i bk15: 428a 5164980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0202215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.7822
	minimum = 6
	maximum = 503
Network latency average = 27.9254
	minimum = 6
	maximum = 337
Slowest packet = 2337527
Flit latency average = 32.8279
	minimum = 6
	maximum = 336
Slowest flit = 4024513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00581394
	minimum = 0.00392834 (at node 11)
	maximum = 0.026546 (at node 44)
Accepted packet rate average = 0.00581394
	minimum = 0.00392834 (at node 11)
	maximum = 0.026546 (at node 44)
Injected flit rate average = 0.00872091
	minimum = 0.00595203 (at node 11)
	maximum = 0.029284 (at node 44)
Accepted flit rate average= 0.00872091
	minimum = 0.00583299 (at node 11)
	maximum = 0.0503541 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5732 (16 samples)
	minimum = 6 (16 samples)
	maximum = 380.5 (16 samples)
Network latency average = 22.2063 (16 samples)
	minimum = 6 (16 samples)
	maximum = 271.562 (16 samples)
Flit latency average = 23.6209 (16 samples)
	minimum = 6 (16 samples)
	maximum = 270.812 (16 samples)
Fragmentation average = 0.00550768 (16 samples)
	minimum = 0 (16 samples)
	maximum = 86.5625 (16 samples)
Injected packet rate average = 0.0105968 (16 samples)
	minimum = 0.00779708 (16 samples)
	maximum = 0.0273672 (16 samples)
Accepted packet rate average = 0.0105968 (16 samples)
	minimum = 0.00779708 (16 samples)
	maximum = 0.0273672 (16 samples)
Injected flit rate average = 0.0168766 (16 samples)
	minimum = 0.00956963 (16 samples)
	maximum = 0.039608 (16 samples)
Accepted flit rate average = 0.0168766 (16 samples)
	minimum = 0.0121059 (16 samples)
	maximum = 0.0510925 (16 samples)
Injected packet size average = 1.59261 (16 samples)
Accepted packet size average = 1.59261 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 0 sec (5160 sec)
gpgpu_simulation_rate = 5191 (inst/sec)
gpgpu_simulation_rate = 1235 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 223203
gpu_sim_insn = 1288129
gpu_ipc =       5.7711
gpu_tot_sim_cycle = 6826652
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.1128
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180808
partiton_reqs_in_parallel = 4910466
partiton_reqs_in_parallel_total    = 60585703
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5942
partiton_reqs_in_parallel_util = 4910466
partiton_reqs_in_parallel_util_total    = 60585703
gpu_sim_cycle_parition_util = 223203
gpu_tot_sim_cycle_parition_util    = 2782660
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7895
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       3.7246 GB/Sec
L2_BW_total  =      16.3986 GB/Sec
gpu_total_sim_rate=5084

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1979, 2271, 2188, 1929, 2478, 2371, 2504, 1901, 2137, 2047, 2166, 2120, 2071, 2334, 1983, 2193, 977, 1198, 1596, 1340, 1505, 1530, 1116, 1677, 1502, 1025, 1312, 1210, 1458, 1304, 1139, 1432, 1264, 1493, 1476, 1729, 1382, 1353, 1548, 1156, 1185, 1284, 1043, 1446, 1339, 1288, 1526, 1280, 1428, 1191, 1381, 1252, 1374, 1403, 1401, 1214, 1585, 934, 1447, 1406, 1413, 1241, 1122, 1307, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2756631
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2710938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2794910	W0_Idle:74548836	W0_Scoreboard:69647642	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1557 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 6824344 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	933408 	203762 	6851 	5700 	3414 	2994 	6947 	5245 	4317 	3706 	4356 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	435096 	61370 	276025 	154708 	97737 	103443 	13775 	4262 	3802 	3222 	3044 	6806 	5217 	4296 	3710 	4352 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288756 	219170 	326299 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	187857 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3287 	127 	84 	61 	89 	149 	192 	171 	98 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      67701     60382     59419     65501     68194     68474    125061    120846     82352     75519    117816    117688     51782     46011     63626     66644
dram[1]:      69349     73556     58125     63184     74220     75039    124757    124057     65542     78899    131272    119054     44433     42205     64650     63662
dram[2]:      59300     61097     59846     65841     73695     66871    138862    147300     83068     82364    130272    137669     44360     51891     71577     65484
dram[3]:      62007     65678     55157     54638     74517     70608    158687    143317     81017     67638    116591    118392     39645     47008     65068     69586
dram[4]:      72596     58673     60868     59739     61814     64297    140688    153446     87009    132739    121731    133984     44979     45783     69489     66483
dram[5]:      66232     65657     67290     67410     72509     69640    137123    170724    115215     84656    100875     91839     48580     47902     54761     62535
dram[6]:      74872     59298     73986     66868     73998     71449    179627    166683    108283    117034     89942     91168     48161     44771     73352     65057
dram[7]:      68645     63140     64858     65072     70523     63805    130533    150331     94684     98124     93142    104741     49603     48650     64164     74502
dram[8]:      76950     70184     69827     69485     71158     75172    139238    112260     64232     94771     98527    100244     56637     49444     70087     66729
dram[9]:      69575     88143     60527     52246     75442     73765    149528    118914     59354     65130     83459    103499     46327     55513     61849     62727
dram[10]:      66902     72160     61922     64004     66393     68100    109188    105100     69494     76141     95951    101516     43720     47222     63787     63897
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574462 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002673
n_activity=41355 dram_eff=0.3609
bk0: 388a 5579873i bk1: 384a 5579478i bk2: 388a 5579734i bk3: 388a 5579506i bk4: 448a 5579747i bk5: 448a 5579693i bk6: 488a 5579598i bk7: 488a 5579742i bk8: 512a 5579243i bk9: 512a 5579288i bk10: 512a 5578872i bk11: 512a 5578706i bk12: 468a 5579354i bk13: 468a 5578934i bk14: 432a 5579106i bk15: 432a 5579529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0190944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574420 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002672
n_activity=42141 dram_eff=0.354
bk0: 384a 5580187i bk1: 384a 5579554i bk2: 388a 5579753i bk3: 388a 5579389i bk4: 448a 5580134i bk5: 448a 5580204i bk6: 488a 5580245i bk7: 488a 5579962i bk8: 512a 5579816i bk9: 512a 5579180i bk10: 512a 5579137i bk11: 512a 5579091i bk12: 468a 5579483i bk13: 468a 5579162i bk14: 432a 5579594i bk15: 432a 5579381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574394 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002672
n_activity=41924 dram_eff=0.3559
bk0: 384a 5579828i bk1: 384a 5579425i bk2: 388a 5579353i bk3: 388a 5579283i bk4: 448a 5579198i bk5: 448a 5579190i bk6: 488a 5579508i bk7: 488a 5579590i bk8: 512a 5579493i bk9: 512a 5579243i bk10: 512a 5579325i bk11: 512a 5579071i bk12: 468a 5579363i bk13: 468a 5579268i bk14: 432a 5579569i bk15: 432a 5579331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574444 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002674
n_activity=42327 dram_eff=0.3528
bk0: 384a 5579603i bk1: 384a 5579357i bk2: 388a 5579761i bk3: 388a 5579792i bk4: 448a 5580211i bk5: 448a 5580004i bk6: 488a 5579808i bk7: 488a 5579637i bk8: 512a 5579125i bk9: 512a 5578876i bk10: 512a 5578785i bk11: 512a 5578571i bk12: 468a 5579019i bk13: 468a 5579052i bk14: 432a 5579532i bk15: 432a 5579254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210692
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574456 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002673
n_activity=41370 dram_eff=0.3607
bk0: 384a 5579580i bk1: 384a 5579318i bk2: 388a 5579548i bk3: 388a 5579588i bk4: 448a 5579758i bk5: 448a 5579517i bk6: 488a 5579852i bk7: 488a 5579535i bk8: 512a 5579470i bk9: 512a 5579343i bk10: 512a 5578963i bk11: 512a 5578379i bk12: 464a 5579176i bk13: 464a 5579031i bk14: 436a 5579080i bk15: 436a 5578897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574426 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002673
n_activity=42125 dram_eff=0.3543
bk0: 384a 5579968i bk1: 384a 5579594i bk2: 388a 5579488i bk3: 388a 5579466i bk4: 448a 5579728i bk5: 448a 5579355i bk6: 488a 5579786i bk7: 488a 5579639i bk8: 512a 5579585i bk9: 512a 5578992i bk10: 512a 5579119i bk11: 512a 5578915i bk12: 464a 5579032i bk13: 464a 5578959i bk14: 436a 5579200i bk15: 436a 5579392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0196018
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574473 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002675
n_activity=40801 dram_eff=0.3661
bk0: 384a 5580297i bk1: 384a 5580077i bk2: 392a 5579974i bk3: 392a 5579177i bk4: 448a 5579844i bk5: 448a 5579627i bk6: 488a 5580011i bk7: 488a 5580003i bk8: 512a 5579434i bk9: 512a 5579063i bk10: 512a 5579035i bk11: 512a 5579103i bk12: 464a 5579183i bk13: 464a 5578931i bk14: 436a 5580316i bk15: 436a 5579737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574485 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002669
n_activity=41873 dram_eff=0.3559
bk0: 384a 5579795i bk1: 384a 5579771i bk2: 392a 5579289i bk3: 392a 5579421i bk4: 448a 5579642i bk5: 448a 5580066i bk6: 488a 5580059i bk7: 488a 5579897i bk8: 512a 5579629i bk9: 512a 5579497i bk10: 512a 5579123i bk11: 512a 5578792i bk12: 464a 5579211i bk13: 464a 5579203i bk14: 428a 5579643i bk15: 428a 5579327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0201033
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574459 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002673
n_activity=41708 dram_eff=0.3578
bk0: 384a 5579841i bk1: 384a 5580033i bk2: 392a 5580190i bk3: 392a 5579909i bk4: 448a 5580081i bk5: 448a 5579853i bk6: 488a 5579993i bk7: 488a 5579485i bk8: 512a 5579814i bk9: 512a 5579018i bk10: 512a 5579032i bk11: 512a 5579008i bk12: 468a 5579340i bk13: 464a 5579065i bk14: 428a 5579583i bk15: 428a 5579457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0174772
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574448 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002675
n_activity=42356 dram_eff=0.3526
bk0: 384a 5580023i bk1: 384a 5579670i bk2: 392a 5579605i bk3: 392a 5579287i bk4: 448a 5580074i bk5: 448a 5579702i bk6: 492a 5579964i bk7: 492a 5580247i bk8: 512a 5579325i bk9: 512a 5579495i bk10: 512a 5579486i bk11: 512a 5578843i bk12: 464a 5579149i bk13: 464a 5579225i bk14: 428a 5579908i bk15: 428a 5579199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181366
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5583518 n_nop=5574441 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002671
n_activity=41448 dram_eff=0.3598
bk0: 384a 5579382i bk1: 384a 5579110i bk2: 392a 5579136i bk3: 392a 5578899i bk4: 448a 5579348i bk5: 448a 5579528i bk6: 492a 5579463i bk7: 492a 5579549i bk8: 512a 5579225i bk9: 512a 5578761i bk10: 512a 5578773i bk11: 512a 5579072i bk12: 464a 5579226i bk13: 464a 5578878i bk14: 428a 5578983i bk15: 428a 5579434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0187205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21856
	minimum = 6
	maximum = 34
Network latency average = 7.20921
	minimum = 6
	maximum = 31
Slowest packet = 2346980
Flit latency average = 6.78432
	minimum = 6
	maximum = 30
Slowest flit = 4040717
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000785925
	minimum = 0.000504028 (at node 27)
	maximum = 0.00101254 (at node 38)
Accepted packet rate average = 0.000785925
	minimum = 0.000504028 (at node 27)
	maximum = 0.00101254 (at node 38)
Injected flit rate average = 0.00119838
	minimum = 0.00054211 (at node 27)
	maximum = 0.00197803 (at node 38)
Accepted flit rate average= 0.00119838
	minimum = 0.000878128 (at node 42)
	maximum = 0.0018705 (at node 14)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8464 (17 samples)
	minimum = 6 (17 samples)
	maximum = 360.118 (17 samples)
Network latency average = 21.3241 (17 samples)
	minimum = 6 (17 samples)
	maximum = 257.412 (17 samples)
Flit latency average = 22.6305 (17 samples)
	minimum = 6 (17 samples)
	maximum = 256.647 (17 samples)
Fragmentation average = 0.0051837 (17 samples)
	minimum = 0 (17 samples)
	maximum = 81.4706 (17 samples)
Injected packet rate average = 0.0100197 (17 samples)
	minimum = 0.00736808 (17 samples)
	maximum = 0.025817 (17 samples)
Accepted packet rate average = 0.0100197 (17 samples)
	minimum = 0.00736808 (17 samples)
	maximum = 0.025817 (17 samples)
Injected flit rate average = 0.0159544 (17 samples)
	minimum = 0.00903859 (17 samples)
	maximum = 0.0373945 (17 samples)
Accepted flit rate average = 0.0159544 (17 samples)
	minimum = 0.0114454 (17 samples)
	maximum = 0.0481971 (17 samples)
Injected packet size average = 1.5923 (17 samples)
Accepted packet size average = 1.5923 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 2 sec (5522 sec)
gpgpu_simulation_rate = 5084 (inst/sec)
gpgpu_simulation_rate = 1236 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 8521
gpu_sim_insn = 1114172
gpu_ipc =     130.7560
gpu_tot_sim_cycle = 7057323
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.1362
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180808
partiton_reqs_in_parallel = 187462
partiton_reqs_in_parallel_total    = 65496169
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3072
partiton_reqs_in_parallel_util = 187462
partiton_reqs_in_parallel_util_total    = 65496169
gpu_sim_cycle_parition_util = 8521
gpu_tot_sim_cycle_parition_util    = 3005863
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7901
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =      23.0481 GB/Sec
L2_BW_total  =      15.8904 GB/Sec
gpu_total_sim_rate=5269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272483
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2021, 2313, 2230, 1971, 2520, 2413, 2546, 1943, 2179, 2089, 2208, 2162, 2113, 2376, 2025, 2235, 998, 1219, 1617, 1361, 1526, 1551, 1137, 1698, 1523, 1046, 1333, 1231, 1479, 1325, 1160, 1453, 1285, 1514, 1497, 1750, 1403, 1374, 1569, 1177, 1206, 1305, 1064, 1467, 1360, 1309, 1547, 1301, 1449, 1212, 1402, 1273, 1395, 1424, 1422, 1235, 1606, 955, 1468, 1427, 1434, 1262, 1143, 1328, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2756631
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2710938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2799676	W0_Idle:74744179	W0_Scoreboard:69821163	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1556 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 7054837 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	935096 	203762 	6851 	5700 	3670 	3122 	6947 	5245 	4317 	3706 	4356 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	436756 	61394 	276025 	154708 	97741 	103443 	13775 	4262 	3802 	3478 	3172 	6806 	5217 	4296 	3710 	4352 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	290469 	219504 	326300 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	187881 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3290 	127 	84 	61 	92 	149 	192 	171 	98 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      67852     60532     60017     66098     68194     68475    125061    120846     82352     75519    117816    117688     51782     46011     63627     66646
dram[1]:      69501     73709     58837     63894     74220     75039    124758    124057     65542     78899    131272    119054     44433     42205     64650     63662
dram[2]:      59453     61248     60546     66553     73695     66871    138863    147301     83068     82364    130272    137669     44360     51891     71577     65484
dram[3]:      62167     65838     55659     55144     74517     70608    158687    143317     81017     67638    116591    118392     39645     47008     65068     69586
dram[4]:      72755     58830     61377     60248     61814     64297    140688    153446     87009    132739    121731    133984     44979     45783     69489     66483
dram[5]:      66391     65815     67796     67915     72509     69640    137123    170724    115215     84656    100875     91839     48580     47902     54761     62537
dram[6]:      75140     59564     74371     67249     73999     71450    179627    166683    108283    117034     89942     91168     48161     44771     73352     65057
dram[7]:      68911     63408     65239     65452     70523     63805    130533    150331     94684     98124     93142    104741     49603     48650     64164     74502
dram[8]:      77217     70452     70208     69866     71158     75172    139238    112260     64232     94771     98527    100244     56642     49444     70087     66729
dram[9]:      69842     88409     61116     52824     75442     73765    149528    118914     59354     65130     83459    103499     46327     55513     61849     62727
dram[10]:      67167     72426     62507     64587     66393     68100    109188    105100     69494     76141     95951    101516     43720     47222     63787     63897
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590283 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002665
n_activity=41355 dram_eff=0.3609
bk0: 388a 5595694i bk1: 384a 5595299i bk2: 388a 5595555i bk3: 388a 5595327i bk4: 448a 5595568i bk5: 448a 5595514i bk6: 488a 5595419i bk7: 488a 5595563i bk8: 512a 5595064i bk9: 512a 5595109i bk10: 512a 5594693i bk11: 512a 5594527i bk12: 468a 5595175i bk13: 468a 5594755i bk14: 432a 5594927i bk15: 432a 5595350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0190405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590241 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002665
n_activity=42141 dram_eff=0.354
bk0: 384a 5596008i bk1: 384a 5595375i bk2: 388a 5595574i bk3: 388a 5595210i bk4: 448a 5595955i bk5: 448a 5596025i bk6: 488a 5596066i bk7: 488a 5595783i bk8: 512a 5595637i bk9: 512a 5595001i bk10: 512a 5594958i bk11: 512a 5594912i bk12: 468a 5595304i bk13: 468a 5594983i bk14: 432a 5595415i bk15: 432a 5595202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0169606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590215 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002665
n_activity=41924 dram_eff=0.3559
bk0: 384a 5595649i bk1: 384a 5595246i bk2: 388a 5595174i bk3: 388a 5595104i bk4: 448a 5595019i bk5: 448a 5595011i bk6: 488a 5595329i bk7: 488a 5595411i bk8: 512a 5595314i bk9: 512a 5595064i bk10: 512a 5595146i bk11: 512a 5594892i bk12: 468a 5595184i bk13: 468a 5595089i bk14: 432a 5595390i bk15: 432a 5595152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590265 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002667
n_activity=42327 dram_eff=0.3528
bk0: 384a 5595424i bk1: 384a 5595178i bk2: 388a 5595582i bk3: 388a 5595613i bk4: 448a 5596032i bk5: 448a 5595825i bk6: 488a 5595629i bk7: 488a 5595458i bk8: 512a 5594946i bk9: 512a 5594697i bk10: 512a 5594606i bk11: 512a 5594392i bk12: 468a 5594840i bk13: 468a 5594873i bk14: 432a 5595353i bk15: 432a 5595075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0210096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590277 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002665
n_activity=41370 dram_eff=0.3607
bk0: 384a 5595401i bk1: 384a 5595139i bk2: 388a 5595369i bk3: 388a 5595409i bk4: 448a 5595579i bk5: 448a 5595338i bk6: 488a 5595673i bk7: 488a 5595356i bk8: 512a 5595291i bk9: 512a 5595164i bk10: 512a 5594784i bk11: 512a 5594200i bk12: 464a 5594997i bk13: 464a 5594852i bk14: 436a 5594901i bk15: 436a 5594718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0207441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590247 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002665
n_activity=42125 dram_eff=0.3543
bk0: 384a 5595789i bk1: 384a 5595415i bk2: 388a 5595309i bk3: 388a 5595287i bk4: 448a 5595549i bk5: 448a 5595176i bk6: 488a 5595607i bk7: 488a 5595460i bk8: 512a 5595406i bk9: 512a 5594813i bk10: 512a 5594940i bk11: 512a 5594736i bk12: 464a 5594853i bk13: 464a 5594780i bk14: 436a 5595021i bk15: 436a 5595213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0195464
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590294 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002668
n_activity=40801 dram_eff=0.3661
bk0: 384a 5596118i bk1: 384a 5595898i bk2: 392a 5595795i bk3: 392a 5594998i bk4: 448a 5595665i bk5: 448a 5595448i bk6: 488a 5595832i bk7: 488a 5595824i bk8: 512a 5595255i bk9: 512a 5594884i bk10: 512a 5594856i bk11: 512a 5594924i bk12: 464a 5595004i bk13: 464a 5594752i bk14: 436a 5596137i bk15: 436a 5595558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590306 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002661
n_activity=41873 dram_eff=0.3559
bk0: 384a 5595616i bk1: 384a 5595592i bk2: 392a 5595110i bk3: 392a 5595242i bk4: 448a 5595463i bk5: 448a 5595887i bk6: 488a 5595880i bk7: 488a 5595718i bk8: 512a 5595450i bk9: 512a 5595318i bk10: 512a 5594944i bk11: 512a 5594613i bk12: 464a 5595032i bk13: 464a 5595024i bk14: 428a 5595464i bk15: 428a 5595148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0200465
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590280 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002665
n_activity=41708 dram_eff=0.3578
bk0: 384a 5595662i bk1: 384a 5595854i bk2: 392a 5596011i bk3: 392a 5595730i bk4: 448a 5595902i bk5: 448a 5595674i bk6: 488a 5595814i bk7: 488a 5595306i bk8: 512a 5595635i bk9: 512a 5594839i bk10: 512a 5594853i bk11: 512a 5594829i bk12: 468a 5595161i bk13: 464a 5594886i bk14: 428a 5595404i bk15: 428a 5595278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0174278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590269 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002667
n_activity=42356 dram_eff=0.3526
bk0: 384a 5595844i bk1: 384a 5595491i bk2: 392a 5595426i bk3: 392a 5595108i bk4: 448a 5595895i bk5: 448a 5595523i bk6: 492a 5595785i bk7: 492a 5596068i bk8: 512a 5595146i bk9: 512a 5595316i bk10: 512a 5595307i bk11: 512a 5594664i bk12: 464a 5594970i bk13: 464a 5595046i bk14: 428a 5595729i bk15: 428a 5595020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180853
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5599339 n_nop=5590262 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002664
n_activity=41448 dram_eff=0.3598
bk0: 384a 5595203i bk1: 384a 5594931i bk2: 392a 5594957i bk3: 392a 5594720i bk4: 448a 5595169i bk5: 448a 5595349i bk6: 492a 5595284i bk7: 492a 5595370i bk8: 512a 5595046i bk9: 512a 5594582i bk10: 512a 5594594i bk11: 512a 5594893i bk12: 464a 5595047i bk13: 464a 5594699i bk14: 428a 5594804i bk15: 428a 5595255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0186676

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2529
	minimum = 6
	maximum = 30
Network latency average = 8.23769
	minimum = 6
	maximum = 30
Slowest packet = 2363949
Flit latency average = 8.13497
	minimum = 6
	maximum = 29
Slowest flit = 4064366
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00486356
	minimum = 0.00375565 (at node 11)
	maximum = 0.00575084 (at node 44)
Accepted packet rate average = 0.00486356
	minimum = 0.00375565 (at node 11)
	maximum = 0.00575084 (at node 44)
Injected flit rate average = 0.00729535
	minimum = 0.00375565 (at node 11)
	maximum = 0.0113256 (at node 34)
Accepted flit rate average= 0.00729535
	minimum = 0.00539874 (at node 31)
	maximum = 0.00985858 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.369 (18 samples)
	minimum = 6 (18 samples)
	maximum = 341.778 (18 samples)
Network latency average = 20.5971 (18 samples)
	minimum = 6 (18 samples)
	maximum = 244.778 (18 samples)
Flit latency average = 21.8252 (18 samples)
	minimum = 6 (18 samples)
	maximum = 244 (18 samples)
Fragmentation average = 0.00489572 (18 samples)
	minimum = 0 (18 samples)
	maximum = 76.9444 (18 samples)
Injected packet rate average = 0.00973325 (18 samples)
	minimum = 0.00716739 (18 samples)
	maximum = 0.0247022 (18 samples)
Accepted packet rate average = 0.00973325 (18 samples)
	minimum = 0.00716739 (18 samples)
	maximum = 0.0247022 (18 samples)
Injected flit rate average = 0.0154733 (18 samples)
	minimum = 0.0087451 (18 samples)
	maximum = 0.0359462 (18 samples)
Accepted flit rate average = 0.0154733 (18 samples)
	minimum = 0.0111095 (18 samples)
	maximum = 0.0460672 (18 samples)
Injected packet size average = 1.58974 (18 samples)
Accepted packet size average = 1.58974 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 20 sec (5540 sec)
gpgpu_simulation_rate = 5269 (inst/sec)
gpgpu_simulation_rate = 1273 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 9666
gpu_sim_insn = 1245371
gpu_ipc =     128.8404
gpu_tot_sim_cycle = 7294211
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.1726
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180808
partiton_reqs_in_parallel = 212652
partiton_reqs_in_parallel_total    = 65683631
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0341
partiton_reqs_in_parallel_util = 212652
partiton_reqs_in_parallel_util_total    = 65683631
gpu_sim_cycle_parition_util = 9666
gpu_tot_sim_cycle_parition_util    = 3014384
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7907
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      20.3963 GB/Sec
L2_BW_total  =      15.4014 GB/Sec
gpu_total_sim_rate=5475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295115
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2044, 2336, 2253, 1994, 2543, 2436, 2569, 1966, 2202, 2112, 2231, 2185, 2136, 2399, 2048, 2258, 1021, 1242, 1640, 1384, 1549, 1574, 1160, 1721, 1546, 1069, 1356, 1254, 1502, 1348, 1183, 1476, 1308, 1537, 1520, 1773, 1426, 1397, 1592, 1200, 1229, 1328, 1087, 1490, 1383, 1332, 1570, 1324, 1472, 1235, 1425, 1296, 1418, 1447, 1445, 1258, 1629, 978, 1491, 1450, 1457, 1285, 1166, 1351, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2756631
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2710938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2805935	W0_Idle:75117068	W0_Scoreboard:69880366	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1553 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 7293188 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	937047 	203762 	6851 	5700 	3798 	3123 	6947 	5245 	4317 	3706 	4356 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	438400 	61422 	276025 	154708 	98020 	103443 	13775 	4262 	3802 	3606 	3173 	6806 	5217 	4296 	3710 	4352 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	292425 	219622 	326300 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	187887 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3297 	127 	84 	61 	94 	149 	192 	171 	98 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      67902     60579     60017     66098     68194     68475    125061    120847     82352     75519    117818    117688     51782     46011     63792     66810
dram[1]:      69553     73761     58837     63894     74222     75041    124758    124057     65542     78899    131272    119054     44433     42205     64810     63860
dram[2]:      59505     61297     60546     66553     73695     66871    138863    147301     83068     82364    130272    137669     44362     51891     71738     65643
dram[3]:      62209     65880     55659     55144     74517     70608    158687    143317     81017     67638    116593    118392     39648     47008     65315     69828
dram[4]:      72797     58870     61377     60248     61814     64298    140688    153448     87009    132739    121731    133984     44979     45783     69736     66726
dram[5]:      66434     65858     67796     67915     72509     69640    137123    170724    115215     84656    100875     91842     48580     47902     55009     62781
dram[6]:      75188     59610     74371     67249     73999     71450    179627    166683    108283    117034     89942     91168     48161     44771     73600     65302
dram[7]:      68959     63454     65239     65452     70523     63808    130533    150331     94684     98124     93142    104741     49603     48650     64416     74753
dram[8]:      77263     70498     70208     69866     71158     75172    139238    112261     64232     94771     98527    100244     56642     49444     70251     66892
dram[9]:      69884     88449     61116     52824     75442     73765    149528    118914     59354     65130     83459    103499     46327     55513     62018     62894
dram[10]:      67208     72468     62507     64587     66393     68100    109188    105100     69494     76143     95951    101517     43720     47225     63953     64060
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608230 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002657
n_activity=41355 dram_eff=0.3609
bk0: 388a 5613641i bk1: 384a 5613246i bk2: 388a 5613502i bk3: 388a 5613274i bk4: 448a 5613515i bk5: 448a 5613461i bk6: 488a 5613366i bk7: 488a 5613510i bk8: 512a 5613011i bk9: 512a 5613056i bk10: 512a 5612640i bk11: 512a 5612474i bk12: 468a 5613122i bk13: 468a 5612702i bk14: 432a 5612874i bk15: 432a 5613297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0189796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608188 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002656
n_activity=42141 dram_eff=0.354
bk0: 384a 5613955i bk1: 384a 5613322i bk2: 388a 5613521i bk3: 388a 5613157i bk4: 448a 5613902i bk5: 448a 5613972i bk6: 488a 5614013i bk7: 488a 5613730i bk8: 512a 5613584i bk9: 512a 5612948i bk10: 512a 5612905i bk11: 512a 5612859i bk12: 468a 5613251i bk13: 468a 5612930i bk14: 432a 5613362i bk15: 432a 5613149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0169064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608162 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002656
n_activity=41924 dram_eff=0.3559
bk0: 384a 5613596i bk1: 384a 5613193i bk2: 388a 5613121i bk3: 388a 5613051i bk4: 448a 5612966i bk5: 448a 5612958i bk6: 488a 5613276i bk7: 488a 5613358i bk8: 512a 5613261i bk9: 512a 5613011i bk10: 512a 5613093i bk11: 512a 5612839i bk12: 468a 5613131i bk13: 468a 5613036i bk14: 432a 5613337i bk15: 432a 5613099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016756
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608212 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002658
n_activity=42327 dram_eff=0.3528
bk0: 384a 5613371i bk1: 384a 5613125i bk2: 388a 5613529i bk3: 388a 5613560i bk4: 448a 5613979i bk5: 448a 5613772i bk6: 488a 5613576i bk7: 488a 5613405i bk8: 512a 5612893i bk9: 512a 5612644i bk10: 512a 5612553i bk11: 512a 5612339i bk12: 468a 5612787i bk13: 468a 5612820i bk14: 432a 5613300i bk15: 432a 5613022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0209425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608224 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002657
n_activity=41370 dram_eff=0.3607
bk0: 384a 5613348i bk1: 384a 5613086i bk2: 388a 5613316i bk3: 388a 5613356i bk4: 448a 5613526i bk5: 448a 5613285i bk6: 488a 5613620i bk7: 488a 5613303i bk8: 512a 5613238i bk9: 512a 5613111i bk10: 512a 5612731i bk11: 512a 5612147i bk12: 464a 5612944i bk13: 464a 5612799i bk14: 436a 5612848i bk15: 436a 5612665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0206778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608194 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002657
n_activity=42125 dram_eff=0.3543
bk0: 384a 5613736i bk1: 384a 5613362i bk2: 388a 5613256i bk3: 388a 5613234i bk4: 448a 5613496i bk5: 448a 5613123i bk6: 488a 5613554i bk7: 488a 5613407i bk8: 512a 5613353i bk9: 512a 5612760i bk10: 512a 5612887i bk11: 512a 5612683i bk12: 464a 5612800i bk13: 464a 5612727i bk14: 436a 5612968i bk15: 436a 5613160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.019484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608241 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002659
n_activity=40801 dram_eff=0.3661
bk0: 384a 5614065i bk1: 384a 5613845i bk2: 392a 5613742i bk3: 392a 5612945i bk4: 448a 5613612i bk5: 448a 5613395i bk6: 488a 5613779i bk7: 488a 5613771i bk8: 512a 5613202i bk9: 512a 5612831i bk10: 512a 5612803i bk11: 512a 5612871i bk12: 464a 5612951i bk13: 464a 5612699i bk14: 436a 5614084i bk15: 436a 5613505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181746
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608253 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002653
n_activity=41873 dram_eff=0.3559
bk0: 384a 5613563i bk1: 384a 5613539i bk2: 392a 5613057i bk3: 392a 5613189i bk4: 448a 5613410i bk5: 448a 5613834i bk6: 488a 5613827i bk7: 488a 5613665i bk8: 512a 5613397i bk9: 512a 5613265i bk10: 512a 5612891i bk11: 512a 5612560i bk12: 464a 5612979i bk13: 464a 5612971i bk14: 428a 5613411i bk15: 428a 5613095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0199824
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608227 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002656
n_activity=41708 dram_eff=0.3578
bk0: 384a 5613609i bk1: 384a 5613801i bk2: 392a 5613958i bk3: 392a 5613677i bk4: 448a 5613849i bk5: 448a 5613621i bk6: 488a 5613761i bk7: 488a 5613253i bk8: 512a 5613582i bk9: 512a 5612786i bk10: 512a 5612800i bk11: 512a 5612776i bk12: 468a 5613108i bk13: 464a 5612833i bk14: 428a 5613351i bk15: 428a 5613225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0173721
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608216 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002659
n_activity=42356 dram_eff=0.3526
bk0: 384a 5613791i bk1: 384a 5613438i bk2: 392a 5613373i bk3: 392a 5613055i bk4: 448a 5613842i bk5: 448a 5613470i bk6: 492a 5613732i bk7: 492a 5614015i bk8: 512a 5613093i bk9: 512a 5613263i bk10: 512a 5613254i bk11: 512a 5612611i bk12: 464a 5612917i bk13: 464a 5612993i bk14: 428a 5613676i bk15: 428a 5612967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180276
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5617286 n_nop=5608209 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002655
n_activity=41448 dram_eff=0.3598
bk0: 384a 5613150i bk1: 384a 5612878i bk2: 392a 5612904i bk3: 392a 5612667i bk4: 448a 5613116i bk5: 448a 5613296i bk6: 492a 5613231i bk7: 492a 5613317i bk8: 512a 5612993i bk9: 512a 5612529i bk10: 512a 5612541i bk11: 512a 5612840i bk12: 464a 5612994i bk13: 464a 5612646i bk14: 428a 5612751i bk15: 428a 5613202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0186079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56971
	minimum = 6
	maximum = 26
Network latency average = 7.56514
	minimum = 6
	maximum = 26
Slowest packet = 2369905
Flit latency average = 7.21891
	minimum = 6
	maximum = 25
Slowest flit = 4073584
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00430397
	minimum = 0.00331074 (at node 0)
	maximum = 0.00517304 (at node 28)
Accepted packet rate average = 0.00430397
	minimum = 0.00331074 (at node 0)
	maximum = 0.00517304 (at node 28)
Injected flit rate average = 0.00645595
	minimum = 0.00331074 (at node 0)
	maximum = 0.0102943 (at node 28)
Accepted flit rate average= 0.00645595
	minimum = 0.0047592 (at node 35)
	maximum = 0.00920801 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0111 (19 samples)
	minimum = 6 (19 samples)
	maximum = 325.158 (19 samples)
Network latency average = 19.9112 (19 samples)
	minimum = 6 (19 samples)
	maximum = 233.263 (19 samples)
Flit latency average = 21.0564 (19 samples)
	minimum = 6 (19 samples)
	maximum = 232.474 (19 samples)
Fragmentation average = 0.00463805 (19 samples)
	minimum = 0 (19 samples)
	maximum = 72.8947 (19 samples)
Injected packet rate average = 0.0094475 (19 samples)
	minimum = 0.00696441 (19 samples)
	maximum = 0.0236743 (19 samples)
Accepted packet rate average = 0.0094475 (19 samples)
	minimum = 0.00696441 (19 samples)
	maximum = 0.0236743 (19 samples)
Injected flit rate average = 0.0149987 (19 samples)
	minimum = 0.00845908 (19 samples)
	maximum = 0.0345961 (19 samples)
Accepted flit rate average = 0.0149987 (19 samples)
	minimum = 0.0107752 (19 samples)
	maximum = 0.0441272 (19 samples)
Injected packet size average = 1.58758 (19 samples)
Accepted packet size average = 1.58758 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 39 sec (5559 sec)
gpgpu_simulation_rate = 5475 (inst/sec)
gpgpu_simulation_rate = 1312 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1063
gpu_sim_insn = 1114112
gpu_ipc =    1048.0828
gpu_tot_sim_cycle = 7517424
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.1970
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 657611
gpu_stall_icnt2sh    = 2180808
partiton_reqs_in_parallel = 23386
partiton_reqs_in_parallel_total    = 65896283
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7689
partiton_reqs_in_parallel_util = 23386
partiton_reqs_in_parallel_util_total    = 65896283
gpu_sim_cycle_parition_util = 1063
gpu_tot_sim_cycle_parition_util    = 3024050
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7908
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     182.6130 GB/Sec
L2_BW_total  =      14.9699 GB/Sec
gpu_total_sim_rate=5669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2086, 2378, 2295, 2036, 2585, 2478, 2611, 2008, 2244, 2154, 2273, 2227, 2178, 2441, 2090, 2300, 1042, 1263, 1661, 1405, 1570, 1595, 1181, 1742, 1567, 1090, 1377, 1275, 1523, 1369, 1204, 1497, 1329, 1558, 1541, 1794, 1447, 1418, 1613, 1221, 1250, 1349, 1108, 1511, 1404, 1353, 1591, 1345, 1493, 1256, 1446, 1317, 1439, 1468, 1466, 1279, 1650, 999, 1512, 1471, 1478, 1306, 1187, 1372, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2756631
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2710938
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 40807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2810272	W0_Idle:75120077	W0_Scoreboard:69893176	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 971 
maxdqlatency = 0 
maxmflatency = 307208 
averagemflatency = 1551 
max_icnt2mem_latency = 306955 
max_icnt2sh_latency = 7293188 
mrq_lat_table:16231 	311 	441 	1347 	745 	792 	759 	685 	641 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	939095 	203762 	6851 	5700 	3798 	3123 	6947 	5245 	4317 	3706 	4356 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	440276 	61431 	276025 	154708 	98183 	103443 	13775 	4262 	3802 	3606 	3173 	6806 	5217 	4296 	3710 	4352 	212 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	294259 	219835 	326301 	43967 	6982 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	105644 	187887 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3300 	127 	84 	61 	94 	149 	192 	171 	98 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        16         8        13        18        12        13        16        13        11        16        16 
dram[1]:        17        16        15        16        12        10        19        18        14        10        11        12        15        19        16        16 
dram[2]:        16        16        17        15        14        11        12        11        16        12        12         9        14        13        16        16 
dram[3]:        16        16        16        16        13        11         9        11         9        12        12        14        11        16        16        16 
dram[4]:        16        16        15        15        10         7        12        14        13        14        13         8        12        16        16        18 
dram[5]:        16        16        15        15        10         8        14        10         9        16        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10        19         9        12        12         8        12        20        22        16        16        16 
dram[7]:        17        16        15        14        12        14        11        10        12        18        14        14        14        16        16        16 
dram[8]:        16        16        15        14        23         7        16        11        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        10        12        14        13        11        16        14        16        15        16        16 
dram[10]:        17        16        14        14        10        11        12        14        14        14        18        18        18        12        16        16 
maximum service time to same row:
dram[0]:    236266    163131    131644    122430    362289    252687    295753    245360    272963    239660    270331    257873    236715    211515    221421    145887 
dram[1]:    117563    150543    173535    172564    252688    273077    170567    255288    267843    227286    177249    242189    190362    187299    192771    260220 
dram[2]:    151121     91171    119829    173646    227997    280646    332241    246914    187560    167502    230567    252871    236716    246444    171326    203187 
dram[3]:    127671    149724    269200    139381    239662    323214    172958    222017    233376    310713    154551    230524    160996    246454    125039    164443 
dram[4]:    263103     88968    125040    129928    385282    339307    293245    225224    216214    235135    268794    167694    262029    241980    161510    199406 
dram[5]:     89132    161509    185589    176329    245530    324571    289151    297902    209189    270230    268780    195280    170567    171902    191799    249301 
dram[6]:    184956    254338    109162    170510    341909    350693    260502    291341    279461    232468    298380    211474    334815    241941    166719    140680 
dram[7]:    173618    252682    101777    132855    197614    347859    288622    210393    232479    209443    198041    267315    300298    269832    190604    151085 
dram[8]:    184822    134298    132851    156301    231845    176420    203882    182323    312232    246341    224830    177900    206160    269528    127088    180277 
dram[9]:    132869    106832    172569    192666    273519    155678    253446    184416    237638    167483    242613    242302    269705    164119    180060    184559 
dram[10]:    104199    106802    162843    141701    257337    258483    153690    213611    170081    170079    329410    293937    158486    199365    168989    198323 
average row accesses per activate:
dram[0]:  2.063830  2.255814  2.414634  2.357143  2.744681  3.121951  2.555556  2.622642  2.440678  2.526316  2.636364  2.571429  2.791667  2.509434  2.086207  2.400000 
dram[1]:  2.939394  2.181818  2.130435  2.177778  2.480769  2.687500  2.916667  2.509091  2.654546  2.285714  2.181818  2.400000  2.627451  2.596154  2.222222  2.181818 
dram[2]:  2.400000  2.285714  2.325581  2.722222  2.666667  2.415094  2.379310  2.406780  2.338710  2.281250  2.360656  2.215385  2.770833  2.481482  2.105263  2.400000 
dram[3]:  2.461539  2.232558  2.250000  2.450000  2.869565  2.461539  2.438596  2.338983  2.328125  2.500000  2.360656  2.735849  2.755102  2.977778  2.352941  2.352941 
dram[4]:  2.181818  2.461539  2.085106  2.450000  2.909091  2.480769  2.464286  2.603774  2.763636  3.000000  2.666667  2.215385  2.490566  2.588235  2.240741  2.326923 
dram[5]:  2.232558  2.133333  2.000000  2.390244  2.909091  2.560000  2.745098  2.295082  2.533333  2.322581  2.526316  2.666667  2.538461  2.750000  2.574468  2.050848 
dram[6]:  2.400000  2.133333  2.357143  2.222222  2.632653  3.023256  2.725490  2.836735  2.769231  2.276923  2.589286  2.769231  2.538461  2.357143  2.630435  2.283019 
dram[7]:  2.621622  2.666667  2.439024  2.222222  2.612245  2.976744  2.653846  2.421053  2.596491  2.589286  2.618182  2.322581  2.557692  2.557692  2.125000  2.408163 
dram[8]:  2.341463  2.594594  2.272727  2.325581  2.866667  2.370370  2.509091  2.473684  2.526316  2.474576  2.301587  2.735849  2.895833  2.693877  2.203704  2.458333 
dram[9]:  2.181818  2.461539  2.439024  2.404762  2.519231  2.388889  2.937500  2.660377  2.450000  2.596491  3.200000  2.636364  2.640000  2.333333  2.408163  1.873016 
dram[10]:  2.552632  2.181818  2.173913  2.272727  2.612245  2.782609  2.527273  2.316667  2.426229  2.440678  2.618182  2.959184  2.538461  2.490566  2.313725  2.125000 
average row locality = 22150/8943 = 2.476798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        16        16        17        16        16        17        16        17        16        13        12 
dram[1]:         1         0         1         1        17        17        18        16        18        16        16        16        17        18        12        12 
dram[2]:         0         0         3         1        16        16        16        20        17        18        16        16        16        17        12        12 
dram[3]:         0         0         2         1        20        16        17        16        21        17        16        17        18        17        12        12 
dram[4]:         0         0         1         1        16        17        16        16        24        19        16        16        16        16        12        12 
dram[5]:         0         0         1         1        16        16        18        18        24        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        18        17        17        16        20        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        16        16        16        20        17        16        16        17        17        12        11 
dram[8]:         0         0         2         2        17        16        16        19        16        18        17        17        22        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        19        20        16        17        16        17        11        11 
dram[10]:         1         0         2         2        16        16        16        16        20        16        16        17        16        16        11        12 
total reads: 2174
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      67945     60622     60103     66183     68194     68475    125061    120847     82352     75519    117818    117688     51782     46011     63792     66810
dram[1]:      69597     73805     58929     63985     74222     75041    124758    124057     65542     78899    131272    119054     44433     42205     64810     63860
dram[2]:      59549     61341     60635     66644     73695     66871    138863    147301     83068     82364    130272    137669     44362     51891     71738     65643
dram[3]:      62261     65932     55746     55233     74517     70608    158687    143317     81017     67638    116593    118392     39648     47008     65315     69828
dram[4]:      72850     58922     61466     60336     61814     64298    140688    153448     87009    132739    121731    133984     44979     45783     69736     66726
dram[5]:      66485     65909     67885     68004     72509     69640    137123    170724    115215     84656    100875     91842     48580     47902     55009     62781
dram[6]:      75240     59662     74452     67329     73999     71450    179627    166683    108283    117034     89942     91168     48161     44771     73600     65302
dram[7]:      69010     63505     65314     65528     70523     63808    130533    150331     94684     98124     93142    104741     49603     48650     64416     74753
dram[8]:      77315     70549     70284     69941     71158     75172    139238    112261     64232     94771     98527    100244     56642     49444     70251     66892
dram[9]:      69936     88501     61191     52899     75442     73765    149528    118914     59354     65130     83459    103499     46327     55513     62018     62894
dram[10]:      67260     72519     62583     64662     66393     68100    109188    105100     69494     76143     95951    101517     43720     47225     63953     64060
maximum mf latency per bank:
dram[0]:     278108    186162    239107    288956    214918    301966    224791    223475    282869    296798    231345    259887    270344    241777    275548    222880
dram[1]:     186163    185156    249392    207305    301966    301950    307186    307199    282865    307187    301979    259887    226163    226166    246953    246957
dram[2]:     166918    185147    288944    294007    301963    201897    304577    307186    296777    223527    301990    267681    288926    307192    262533    296780
dram[3]:     172696    186317    228729    207054    304599    200371    224519    224777    281584    282988    294174    301987    230026    307178    262465    262479
dram[4]:     296777    186319    294138    239011    181317    201984    304604    307172    283015    281804    226308    304578    288926    270313    223007    262479
dram[5]:     186574    296778    249441    294162    214981    214985    304604    224802    307176    307193    259896    301992    307198    270340    222992    296789
dram[6]:     210436    185934    288947    288950    214976    214973    304605    223707    281365    281320    304586    231351    252150    252154    296790    262465
dram[7]:     189981    278150    239008    288946    304583    214988    305628    304574    282655    288943    294168    296759    283737    215740    275529    294166
dram[8]:     187181    213158    239008    288946    296774    296781    304591    304592    282856    282100    304584    227141    176142    283736    294179    294185
dram[9]:     272944    272940    239009    294136    296774    301956    221351    307176    296780    282712    259855    304571    307208    288914    246953    246963
dram[10]:     186161    272885    228775    228750    214790    214931    224763    299376    296776    296780    299393    299396    241763    213356    262480    246826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610202 n_act=805 n_pre=789 n_req=2011 n_rd=7268 n_write=194 bw_util=0.002656
n_activity=41355 dram_eff=0.3609
bk0: 388a 5615613i bk1: 384a 5615218i bk2: 388a 5615474i bk3: 388a 5615246i bk4: 448a 5615487i bk5: 448a 5615433i bk6: 488a 5615338i bk7: 488a 5615482i bk8: 512a 5614983i bk9: 512a 5615028i bk10: 512a 5614612i bk11: 512a 5614446i bk12: 468a 5615094i bk13: 468a 5614674i bk14: 432a 5614846i bk15: 432a 5615269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.018973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610160 n_act=827 n_pre=811 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002655
n_activity=42141 dram_eff=0.354
bk0: 384a 5615927i bk1: 384a 5615294i bk2: 388a 5615493i bk3: 388a 5615129i bk4: 448a 5615874i bk5: 448a 5615944i bk6: 488a 5615985i bk7: 488a 5615702i bk8: 512a 5615556i bk9: 512a 5614920i bk10: 512a 5614877i bk11: 512a 5614831i bk12: 468a 5615223i bk13: 468a 5614902i bk14: 432a 5615334i bk15: 432a 5615121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0169005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610134 n_act=840 n_pre=824 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002655
n_activity=41924 dram_eff=0.3559
bk0: 384a 5615568i bk1: 384a 5615165i bk2: 388a 5615093i bk3: 388a 5615023i bk4: 448a 5614938i bk5: 448a 5614930i bk6: 488a 5615248i bk7: 488a 5615330i bk8: 512a 5615233i bk9: 512a 5614983i bk10: 512a 5615065i bk11: 512a 5614811i bk12: 468a 5615103i bk13: 468a 5615008i bk14: 432a 5615309i bk15: 432a 5615071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610184 n_act=812 n_pre=796 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002657
n_activity=42327 dram_eff=0.3528
bk0: 384a 5615343i bk1: 384a 5615097i bk2: 388a 5615501i bk3: 388a 5615532i bk4: 448a 5615951i bk5: 448a 5615744i bk6: 488a 5615548i bk7: 488a 5615377i bk8: 512a 5614865i bk9: 512a 5614616i bk10: 512a 5614525i bk11: 512a 5614311i bk12: 468a 5614759i bk13: 468a 5614792i bk14: 432a 5615272i bk15: 432a 5614994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0209351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610196 n_act=808 n_pre=792 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002656
n_activity=41370 dram_eff=0.3607
bk0: 384a 5615320i bk1: 384a 5615058i bk2: 388a 5615288i bk3: 388a 5615328i bk4: 448a 5615498i bk5: 448a 5615257i bk6: 488a 5615592i bk7: 488a 5615275i bk8: 512a 5615210i bk9: 512a 5615083i bk10: 512a 5614703i bk11: 512a 5614119i bk12: 464a 5614916i bk13: 464a 5614771i bk14: 436a 5614820i bk15: 436a 5614637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0206705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610166 n_act=823 n_pre=807 n_req=2014 n_rd=7264 n_write=198 bw_util=0.002656
n_activity=42125 dram_eff=0.3543
bk0: 384a 5615708i bk1: 384a 5615334i bk2: 388a 5615228i bk3: 388a 5615206i bk4: 448a 5615468i bk5: 448a 5615095i bk6: 488a 5615526i bk7: 488a 5615379i bk8: 512a 5615325i bk9: 512a 5614732i bk10: 512a 5614859i bk11: 512a 5614655i bk12: 464a 5614772i bk13: 464a 5614699i bk14: 436a 5614940i bk15: 436a 5615132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0194771
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610213 n_act=796 n_pre=780 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002658
n_activity=40801 dram_eff=0.3661
bk0: 384a 5616037i bk1: 384a 5615817i bk2: 392a 5615714i bk3: 392a 5614917i bk4: 448a 5615584i bk5: 448a 5615367i bk6: 488a 5615751i bk7: 488a 5615743i bk8: 512a 5615174i bk9: 512a 5614803i bk10: 512a 5614775i bk11: 512a 5614843i bk12: 464a 5614923i bk13: 464a 5614671i bk14: 436a 5616056i bk15: 436a 5615477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181682
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610225 n_act=799 n_pre=783 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002652
n_activity=41873 dram_eff=0.3559
bk0: 384a 5615535i bk1: 384a 5615511i bk2: 392a 5615029i bk3: 392a 5615161i bk4: 448a 5615382i bk5: 448a 5615806i bk6: 488a 5615799i bk7: 488a 5615637i bk8: 512a 5615369i bk9: 512a 5615237i bk10: 512a 5614863i bk11: 512a 5614532i bk12: 464a 5614951i bk13: 464a 5614943i bk14: 428a 5615383i bk15: 428a 5615067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0199754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610199 n_act=807 n_pre=791 n_req=2016 n_rd=7260 n_write=201 bw_util=0.002656
n_activity=41708 dram_eff=0.3578
bk0: 384a 5615581i bk1: 384a 5615773i bk2: 392a 5615930i bk3: 392a 5615649i bk4: 448a 5615821i bk5: 448a 5615593i bk6: 488a 5615733i bk7: 488a 5615225i bk8: 512a 5615554i bk9: 512a 5614758i bk10: 512a 5614772i bk11: 512a 5614748i bk12: 468a 5615080i bk13: 464a 5614805i bk14: 428a 5615323i bk15: 428a 5615197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.017366
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610188 n_act=809 n_pre=793 n_req=2020 n_rd=7264 n_write=204 bw_util=0.002658
n_activity=42356 dram_eff=0.3526
bk0: 384a 5615763i bk1: 384a 5615410i bk2: 392a 5615345i bk3: 392a 5615027i bk4: 448a 5615814i bk5: 448a 5615442i bk6: 492a 5615704i bk7: 492a 5615987i bk8: 512a 5615065i bk9: 512a 5615235i bk10: 512a 5615226i bk11: 512a 5614583i bk12: 464a 5614889i bk13: 464a 5614965i bk14: 428a 5615648i bk15: 428a 5614939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619258 n_nop=5610181 n_act=818 n_pre=802 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002654
n_activity=41448 dram_eff=0.3598
bk0: 384a 5615122i bk1: 384a 5614850i bk2: 392a 5614876i bk3: 392a 5614639i bk4: 448a 5615088i bk5: 448a 5615268i bk6: 492a 5615203i bk7: 492a 5615289i bk8: 512a 5614965i bk9: 512a 5614501i bk10: 512a 5614513i bk11: 512a 5614812i bk12: 464a 5614966i bk13: 464a 5614618i bk14: 428a 5614723i bk15: 428a 5615174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0186014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3544
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.86499
	minimum = 6
	maximum = 30
Network latency average = 7.81079
	minimum = 6
	maximum = 27
Slowest packet = 2371503
Flit latency average = 7.59375
	minimum = 6
	maximum = 26
Slowest flit = 4075764
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0385687
	minimum = 0.0301318 (at node 1)
	maximum = 0.0451977 (at node 34)
Accepted packet rate average = 0.0385687
	minimum = 0.0301318 (at node 1)
	maximum = 0.0451977 (at node 34)
Injected flit rate average = 0.0578531
	minimum = 0.0301318 (at node 1)
	maximum = 0.0903955 (at node 34)
Accepted flit rate average= 0.0578531
	minimum = 0.0433145 (at node 28)
	maximum = 0.0753296 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8038 (20 samples)
	minimum = 6 (20 samples)
	maximum = 310.4 (20 samples)
Network latency average = 19.3062 (20 samples)
	minimum = 6 (20 samples)
	maximum = 222.95 (20 samples)
Flit latency average = 20.3833 (20 samples)
	minimum = 6 (20 samples)
	maximum = 222.15 (20 samples)
Fragmentation average = 0.00440614 (20 samples)
	minimum = 0 (20 samples)
	maximum = 69.25 (20 samples)
Injected packet rate average = 0.0109036 (20 samples)
	minimum = 0.00812278 (20 samples)
	maximum = 0.0247505 (20 samples)
Accepted packet rate average = 0.0109036 (20 samples)
	minimum = 0.00812278 (20 samples)
	maximum = 0.0247505 (20 samples)
Injected flit rate average = 0.0171414 (20 samples)
	minimum = 0.00954272 (20 samples)
	maximum = 0.0373861 (20 samples)
Accepted flit rate average = 0.0171414 (20 samples)
	minimum = 0.0124022 (20 samples)
	maximum = 0.0456873 (20 samples)
Injected packet size average = 1.57209 (20 samples)
Accepted packet size average = 1.57209 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 45 sec (5565 sec)
gpgpu_simulation_rate = 5669 (inst/sec)
gpgpu_simulation_rate = 1350 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43770 Tlb_hit: 41421 Tlb_miss: 2349 Tlb_hit_rate: 0.946333
Shader1: Tlb_access: 44245 Tlb_hit: 41963 Tlb_miss: 2282 Tlb_hit_rate: 0.948424
Shader2: Tlb_access: 44936 Tlb_hit: 42562 Tlb_miss: 2374 Tlb_hit_rate: 0.947169
Shader3: Tlb_access: 45231 Tlb_hit: 42846 Tlb_miss: 2385 Tlb_hit_rate: 0.947271
Shader4: Tlb_access: 46930 Tlb_hit: 44514 Tlb_miss: 2416 Tlb_hit_rate: 0.948519
Shader5: Tlb_access: 45544 Tlb_hit: 42920 Tlb_miss: 2624 Tlb_hit_rate: 0.942385
Shader6: Tlb_access: 46882 Tlb_hit: 44414 Tlb_miss: 2468 Tlb_hit_rate: 0.947357
Shader7: Tlb_access: 44925 Tlb_hit: 42310 Tlb_miss: 2615 Tlb_hit_rate: 0.941792
Shader8: Tlb_access: 44850 Tlb_hit: 42383 Tlb_miss: 2467 Tlb_hit_rate: 0.944994
Shader9: Tlb_access: 43472 Tlb_hit: 41103 Tlb_miss: 2369 Tlb_hit_rate: 0.945505
Shader10: Tlb_access: 44261 Tlb_hit: 41714 Tlb_miss: 2547 Tlb_hit_rate: 0.942455
Shader11: Tlb_access: 42400 Tlb_hit: 39949 Tlb_miss: 2451 Tlb_hit_rate: 0.942193
Shader12: Tlb_access: 42002 Tlb_hit: 39576 Tlb_miss: 2426 Tlb_hit_rate: 0.942241
Shader13: Tlb_access: 41878 Tlb_hit: 39510 Tlb_miss: 2368 Tlb_hit_rate: 0.943455
Shader14: Tlb_access: 42406 Tlb_hit: 40027 Tlb_miss: 2379 Tlb_hit_rate: 0.943899
Shader15: Tlb_access: 38236 Tlb_hit: 35987 Tlb_miss: 2249 Tlb_hit_rate: 0.941181
Shader16: Tlb_access: 39062 Tlb_hit: 36771 Tlb_miss: 2291 Tlb_hit_rate: 0.941350
Shader17: Tlb_access: 39602 Tlb_hit: 37267 Tlb_miss: 2335 Tlb_hit_rate: 0.941038
Shader18: Tlb_access: 37846 Tlb_hit: 35615 Tlb_miss: 2231 Tlb_hit_rate: 0.941051
Shader19: Tlb_access: 37613 Tlb_hit: 35434 Tlb_miss: 2179 Tlb_hit_rate: 0.942068
Shader20: Tlb_access: 38431 Tlb_hit: 36402 Tlb_miss: 2029 Tlb_hit_rate: 0.947204
Shader21: Tlb_access: 37882 Tlb_hit: 35636 Tlb_miss: 2246 Tlb_hit_rate: 0.940711
Shader22: Tlb_access: 38089 Tlb_hit: 35862 Tlb_miss: 2227 Tlb_hit_rate: 0.941532
Shader23: Tlb_access: 41493 Tlb_hit: 39234 Tlb_miss: 2259 Tlb_hit_rate: 0.945557
Shader24: Tlb_access: 42047 Tlb_hit: 39744 Tlb_miss: 2303 Tlb_hit_rate: 0.945228
Shader25: Tlb_access: 41095 Tlb_hit: 38748 Tlb_miss: 2347 Tlb_hit_rate: 0.942888
Shader26: Tlb_access: 39806 Tlb_hit: 37500 Tlb_miss: 2306 Tlb_hit_rate: 0.942069
Shader27: Tlb_access: 43793 Tlb_hit: 41484 Tlb_miss: 2309 Tlb_hit_rate: 0.947275
Tlb_tot_access: 1178727 Tlb_tot_hit: 1112896, Tlb_tot_miss: 65831, Tlb_tot_hit_rate: 0.944151
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 280 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader1: Tlb_validate: 274 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader2: Tlb_validate: 280 Tlb_invalidate: 257 Tlb_evict: 0 Tlb_page_evict: 257
Shader3: Tlb_validate: 275 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader4: Tlb_validate: 283 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader5: Tlb_validate: 282 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader6: Tlb_validate: 287 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader7: Tlb_validate: 290 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader8: Tlb_validate: 293 Tlb_invalidate: 258 Tlb_evict: 0 Tlb_page_evict: 258
Shader9: Tlb_validate: 284 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader10: Tlb_validate: 282 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader11: Tlb_validate: 277 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader12: Tlb_validate: 284 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader13: Tlb_validate: 279 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader14: Tlb_validate: 282 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader15: Tlb_validate: 276 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader16: Tlb_validate: 288 Tlb_invalidate: 266 Tlb_evict: 0 Tlb_page_evict: 266
Shader17: Tlb_validate: 281 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader18: Tlb_validate: 272 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader19: Tlb_validate: 275 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader20: Tlb_validate: 275 Tlb_invalidate: 255 Tlb_evict: 0 Tlb_page_evict: 255
Shader21: Tlb_validate: 274 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader22: Tlb_validate: 273 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader23: Tlb_validate: 282 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader24: Tlb_validate: 294 Tlb_invalidate: 268 Tlb_evict: 0 Tlb_page_evict: 268
Shader25: Tlb_validate: 273 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader26: Tlb_validate: 284 Tlb_invalidate: 263 Tlb_evict: 0 Tlb_page_evict: 263
Shader27: Tlb_validate: 276 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Tlb_tot_valiate: 7855 Tlb_invalidate: 7138, Tlb_tot_evict: 0, Tlb_tot_evict page: 7138
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 42
Shader1: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525318 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 43
Shader2: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 45
Shader3: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525613 Trashed: 1 | Total 44
Shader4: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525613 Trashed: 1 | Total 46
Shader5: Page: 524907 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525159 Trashed: 1 | Page: 525160 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 49
Shader6: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525163 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 48
Shader7: Page: 524937 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525250 Trashed: 1 | Page: 525251 Trashed: 1 | Page: 525252 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 52
Shader8: Page: 524938 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525252 Trashed: 1 | Page: 525253 Trashed: 1 | Page: 525255 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 53
Shader9: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 47
Shader10: Page: 524988 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525403 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 52
Shader11: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 48
Shader12: Page: 524962 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 48
Shader13: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 45
Shader14: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525613 Trashed: 1 | Total 48
Shader15: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525613 Trashed: 1 | Total 47
Shader16: Page: 524994 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525422 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525613 Trashed: 1 | Total 51
Shader17: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 46
Shader18: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525356 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525613 Trashed: 1 | Total 48
Shader19: Page: 524925 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 47
Shader20: Page: 524986 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 47
Shader21: Page: 524983 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 46
Shader22: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525620 Trashed: 1 | Total 47
Shader23: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 49
Shader24: Page: 524930 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525143 Trashed: 1 | Page: 525228 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 50
Shader25: Page: 524895 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525125 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525603 Trashed: 1 | Total 50
Shader26: Page: 524984 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525125 Trashed: 1 | Page: 525391 Trashed: 1 | Page: 525393 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 52
Shader27: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Total 42
Tlb_tot_thrash: 1332
========================================Page fault statistics==============================
Shader0: Page_table_access:2349 Page_hit: 1517 Page_miss: 832 Page_hit_rate: 0.645807
Shader1: Page_table_access:2282 Page_hit: 1438 Page_miss: 844 Page_hit_rate: 0.630149
Shader2: Page_table_access:2374 Page_hit: 1608 Page_miss: 766 Page_hit_rate: 0.677338
Shader3: Page_table_access:2385 Page_hit: 1585 Page_miss: 800 Page_hit_rate: 0.664570
Shader4: Page_table_access:2416 Page_hit: 1686 Page_miss: 730 Page_hit_rate: 0.697848
Shader5: Page_table_access:2624 Page_hit: 1697 Page_miss: 927 Page_hit_rate: 0.646723
Shader6: Page_table_access:2468 Page_hit: 1633 Page_miss: 835 Page_hit_rate: 0.661669
Shader7: Page_table_access:2615 Page_hit: 1691 Page_miss: 924 Page_hit_rate: 0.646654
Shader8: Page_table_access:2467 Page_hit: 1549 Page_miss: 918 Page_hit_rate: 0.627888
Shader9: Page_table_access:2369 Page_hit: 1493 Page_miss: 876 Page_hit_rate: 0.630224
Shader10: Page_table_access:2547 Page_hit: 1917 Page_miss: 630 Page_hit_rate: 0.752650
Shader11: Page_table_access:2451 Page_hit: 1642 Page_miss: 809 Page_hit_rate: 0.669931
Shader12: Page_table_access:2426 Page_hit: 1837 Page_miss: 589 Page_hit_rate: 0.757214
Shader13: Page_table_access:2368 Page_hit: 1640 Page_miss: 728 Page_hit_rate: 0.692568
Shader14: Page_table_access:2379 Page_hit: 1581 Page_miss: 798 Page_hit_rate: 0.664565
Shader15: Page_table_access:2249 Page_hit: 1580 Page_miss: 669 Page_hit_rate: 0.702534
Shader16: Page_table_access:2291 Page_hit: 1638 Page_miss: 653 Page_hit_rate: 0.714972
Shader17: Page_table_access:2335 Page_hit: 1741 Page_miss: 594 Page_hit_rate: 0.745610
Shader18: Page_table_access:2231 Page_hit: 1410 Page_miss: 821 Page_hit_rate: 0.632004
Shader19: Page_table_access:2179 Page_hit: 1556 Page_miss: 623 Page_hit_rate: 0.714089
Shader20: Page_table_access:2029 Page_hit: 1370 Page_miss: 659 Page_hit_rate: 0.675209
Shader21: Page_table_access:2246 Page_hit: 1642 Page_miss: 604 Page_hit_rate: 0.731077
Shader22: Page_table_access:2227 Page_hit: 1661 Page_miss: 566 Page_hit_rate: 0.745846
Shader23: Page_table_access:2259 Page_hit: 1554 Page_miss: 705 Page_hit_rate: 0.687915
Shader24: Page_table_access:2303 Page_hit: 1400 Page_miss: 903 Page_hit_rate: 0.607903
Shader25: Page_table_access:2347 Page_hit: 1521 Page_miss: 826 Page_hit_rate: 0.648061
Shader26: Page_table_access:2306 Page_hit: 1586 Page_miss: 720 Page_hit_rate: 0.687771
Shader27: Page_table_access:2309 Page_hit: 1641 Page_miss: 668 Page_hit_rate: 0.710697
Page_table_tot_access: 65831 Page_tot_hit: 44814, Page_tot_miss 21017, Page_tot_hit_rate: 0.680743 Page_tot_fault: 738 Page_tot_pending: 20279
Total_memory_access_page_fault: 738, Average_latency: 4415344.500000
========================================Page thrashing statistics==============================
Page_validate: 1608 Page_evict_dirty: 307 Page_evict_not_dirty: 721
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 2
Page: 524871 Thrashed: 1
Page: 524872 Thrashed: 1
Page: 524873 Thrashed: 1
Page: 524875 Thrashed: 3
Page: 524877 Thrashed: 3
Page: 524878 Thrashed: 2
Page: 524881 Thrashed: 2
Page: 524882 Thrashed: 1
Page: 524883 Thrashed: 2
Page: 524884 Thrashed: 2
Page: 524885 Thrashed: 2
Page: 524886 Thrashed: 2
Page: 524887 Thrashed: 2
Page: 524888 Thrashed: 3
Page: 524889 Thrashed: 2
Page: 524891 Thrashed: 2
Page: 524892 Thrashed: 1
Page: 524894 Thrashed: 2
Page: 524895 Thrashed: 2
Page: 524896 Thrashed: 1
Page: 524897 Thrashed: 1
Page: 524898 Thrashed: 2
Page: 524899 Thrashed: 1
Page: 524900 Thrashed: 1
Page: 524901 Thrashed: 2
Page: 524902 Thrashed: 1
Page: 524904 Thrashed: 2
Page: 524906 Thrashed: 1
Page: 524907 Thrashed: 3
Page: 524908 Thrashed: 1
Page: 524909 Thrashed: 1
Page: 524911 Thrashed: 2
Page: 524913 Thrashed: 3
Page: 524914 Thrashed: 1
Page: 524915 Thrashed: 1
Page: 524916 Thrashed: 2
Page: 524917 Thrashed: 1
Page: 524918 Thrashed: 3
Page: 524920 Thrashed: 1
Page: 524922 Thrashed: 2
Page: 524923 Thrashed: 1
Page: 524924 Thrashed: 2
Page: 524925 Thrashed: 2
Page: 524928 Thrashed: 2
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 2
Page: 524931 Thrashed: 1
Page: 524932 Thrashed: 1
Page: 524934 Thrashed: 2
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 3
Page: 524938 Thrashed: 4
Page: 524939 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 3
Page: 524943 Thrashed: 2
Page: 524944 Thrashed: 3
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524948 Thrashed: 2
Page: 524949 Thrashed: 2
Page: 524950 Thrashed: 1
Page: 524953 Thrashed: 3
Page: 524955 Thrashed: 1
Page: 524956 Thrashed: 1
Page: 524957 Thrashed: 2
Page: 524958 Thrashed: 2
Page: 524959 Thrashed: 2
Page: 524961 Thrashed: 3
Page: 524962 Thrashed: 2
Page: 524963 Thrashed: 1
Page: 524966 Thrashed: 2
Page: 524967 Thrashed: 2
Page: 524968 Thrashed: 1
Page: 524969 Thrashed: 2
Page: 524970 Thrashed: 1
Page: 524971 Thrashed: 1
Page: 524972 Thrashed: 1
Page: 524974 Thrashed: 3
Page: 524975 Thrashed: 1
Page: 524978 Thrashed: 2
Page: 524979 Thrashed: 1
Page: 524980 Thrashed: 2
Page: 524981 Thrashed: 3
Page: 524982 Thrashed: 4
Page: 524983 Thrashed: 4
Page: 524984 Thrashed: 3
Page: 524985 Thrashed: 2
Page: 524986 Thrashed: 4
Page: 524987 Thrashed: 2
Page: 524988 Thrashed: 4
Page: 524989 Thrashed: 2
Page: 524990 Thrashed: 3
Page: 524991 Thrashed: 3
Page: 524992 Thrashed: 3
Page: 524993 Thrashed: 5
Page: 524994 Thrashed: 2
Page: 524995 Thrashed: 2
Page: 524996 Thrashed: 3
Page: 524997 Thrashed: 2
Page: 524998 Thrashed: 3
Page: 524999 Thrashed: 3
Page: 525000 Thrashed: 2
Page: 525001 Thrashed: 6
Page: 525002 Thrashed: 4
Page: 525003 Thrashed: 6
Page: 525004 Thrashed: 4
Page: 525005 Thrashed: 4
Page: 525006 Thrashed: 2
Page: 525007 Thrashed: 3
Page: 525008 Thrashed: 3
Page: 525009 Thrashed: 4
Page: 525010 Thrashed: 3
Page: 525011 Thrashed: 5
Page: 525012 Thrashed: 4
Page: 525018 Thrashed: 1
Page: 525022 Thrashed: 1
Page: 525023 Thrashed: 1
Page: 525028 Thrashed: 1
Page: 525045 Thrashed: 1
Page: 525046 Thrashed: 2
Page: 525047 Thrashed: 2
Page: 525048 Thrashed: 2
Page: 525049 Thrashed: 2
Page: 525050 Thrashed: 1
Page: 525051 Thrashed: 1
Page: 525052 Thrashed: 3
Page: 525053 Thrashed: 1
Page: 525054 Thrashed: 2
Page: 525055 Thrashed: 1
Page: 525056 Thrashed: 2
Page: 525057 Thrashed: 1
Page: 525058 Thrashed: 1
Page: 525059 Thrashed: 1
Page: 525060 Thrashed: 1
Page: 525061 Thrashed: 1
Page: 525062 Thrashed: 2
Page: 525064 Thrashed: 2
Page: 525065 Thrashed: 2
Page: 525067 Thrashed: 1
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 2
Page: 525071 Thrashed: 1
Page: 525072 Thrashed: 1
Page: 525073 Thrashed: 2
Page: 525074 Thrashed: 3
Page: 525077 Thrashed: 3
Page: 525078 Thrashed: 2
Page: 525082 Thrashed: 2
Page: 525083 Thrashed: 1
Page: 525084 Thrashed: 1
Page: 525085 Thrashed: 2
Page: 525086 Thrashed: 2
Page: 525087 Thrashed: 1
Page: 525088 Thrashed: 1
Page: 525089 Thrashed: 1
Page: 525091 Thrashed: 1
Page: 525092 Thrashed: 2
Page: 525093 Thrashed: 1
Page: 525094 Thrashed: 1
Page: 525095 Thrashed: 1
Page: 525097 Thrashed: 1
Page: 525098 Thrashed: 2
Page: 525100 Thrashed: 1
Page: 525101 Thrashed: 1
Page: 525102 Thrashed: 2
Page: 525103 Thrashed: 1
Page: 525104 Thrashed: 2
Page: 525106 Thrashed: 2
Page: 525107 Thrashed: 1
Page: 525108 Thrashed: 1
Page: 525109 Thrashed: 2
Page: 525110 Thrashed: 4
Page: 525112 Thrashed: 2
Page: 525113 Thrashed: 1
Page: 525114 Thrashed: 1
Page: 525115 Thrashed: 1
Page: 525116 Thrashed: 1
Page: 525117 Thrashed: 2
Page: 525118 Thrashed: 2
Page: 525119 Thrashed: 1
Page: 525120 Thrashed: 1
Page: 525121 Thrashed: 1
Page: 525122 Thrashed: 2
Page: 525123 Thrashed: 3
Page: 525124 Thrashed: 1
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 2
Page: 525128 Thrashed: 3
Page: 525130 Thrashed: 1
Page: 525131 Thrashed: 1
Page: 525132 Thrashed: 1
Page: 525133 Thrashed: 3
Page: 525134 Thrashed: 1
Page: 525136 Thrashed: 1
Page: 525137 Thrashed: 1
Page: 525138 Thrashed: 1
Page: 525139 Thrashed: 1
Page: 525140 Thrashed: 2
Page: 525142 Thrashed: 1
Page: 525143 Thrashed: 3
Page: 525144 Thrashed: 2
Page: 525146 Thrashed: 1
Page: 525148 Thrashed: 3
Page: 525149 Thrashed: 2
Page: 525150 Thrashed: 2
Page: 525151 Thrashed: 1
Page: 525152 Thrashed: 3
Page: 525153 Thrashed: 2
Page: 525154 Thrashed: 1
Page: 525155 Thrashed: 2
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 1
Page: 525158 Thrashed: 1
Page: 525159 Thrashed: 3
Page: 525160 Thrashed: 3
Page: 525161 Thrashed: 2
Page: 525162 Thrashed: 1
Page: 525163 Thrashed: 1
Page: 525164 Thrashed: 2
Page: 525165 Thrashed: 2
Page: 525166 Thrashed: 1
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 1
Page: 525169 Thrashed: 1
Page: 525170 Thrashed: 1
Page: 525171 Thrashed: 2
Page: 525172 Thrashed: 1
Page: 525173 Thrashed: 3
Page: 525174 Thrashed: 1
Page: 525175 Thrashed: 3
Page: 525176 Thrashed: 1
Page: 525178 Thrashed: 1
Page: 525179 Thrashed: 1
Page: 525180 Thrashed: 1
Page: 525181 Thrashed: 2
Page: 525182 Thrashed: 2
Page: 525184 Thrashed: 2
Page: 525185 Thrashed: 1
Page: 525186 Thrashed: 1
Page: 525188 Thrashed: 2
Page: 525189 Thrashed: 1
Page: 525190 Thrashed: 1
Page: 525191 Thrashed: 1
Page: 525193 Thrashed: 2
Page: 525195 Thrashed: 2
Page: 525196 Thrashed: 2
Page: 525197 Thrashed: 1
Page: 525198 Thrashed: 3
Page: 525199 Thrashed: 1
Page: 525200 Thrashed: 1
Page: 525201 Thrashed: 1
Page: 525203 Thrashed: 1
Page: 525205 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525209 Thrashed: 1
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 3
Page: 525221 Thrashed: 2
Page: 525222 Thrashed: 1
Page: 525223 Thrashed: 1
Page: 525225 Thrashed: 3
Page: 525226 Thrashed: 2
Page: 525227 Thrashed: 2
Page: 525228 Thrashed: 1
Page: 525230 Thrashed: 1
Page: 525232 Thrashed: 1
Page: 525233 Thrashed: 2
Page: 525234 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525238 Thrashed: 1
Page: 525239 Thrashed: 3
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 1
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 2
Page: 525244 Thrashed: 3
Page: 525245 Thrashed: 1
Page: 525246 Thrashed: 2
Page: 525247 Thrashed: 1
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 1
Page: 525250 Thrashed: 2
Page: 525251 Thrashed: 2
Page: 525252 Thrashed: 1
Page: 525253 Thrashed: 2
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 3
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 1
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 1
Page: 525262 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525264 Thrashed: 1
Page: 525266 Thrashed: 1
Page: 525267 Thrashed: 2
Page: 525268 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525271 Thrashed: 1
Page: 525272 Thrashed: 2
Page: 525273 Thrashed: 4
Page: 525278 Thrashed: 1
Page: 525280 Thrashed: 1
Page: 525281 Thrashed: 1
Page: 525282 Thrashed: 2
Page: 525283 Thrashed: 1
Page: 525284 Thrashed: 1
Page: 525285 Thrashed: 1
Page: 525286 Thrashed: 1
Page: 525288 Thrashed: 1
Page: 525291 Thrashed: 1
Page: 525293 Thrashed: 2
Page: 525295 Thrashed: 1
Page: 525296 Thrashed: 1
Page: 525299 Thrashed: 3
Page: 525301 Thrashed: 1
Page: 525302 Thrashed: 2
Page: 525303 Thrashed: 2
Page: 525304 Thrashed: 1
Page: 525305 Thrashed: 2
Page: 525307 Thrashed: 2
Page: 525311 Thrashed: 1
Page: 525313 Thrashed: 1
Page: 525315 Thrashed: 2
Page: 525316 Thrashed: 1
Page: 525317 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525320 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525323 Thrashed: 1
Page: 525327 Thrashed: 2
Page: 525328 Thrashed: 1
Page: 525329 Thrashed: 2
Page: 525332 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525335 Thrashed: 1
Page: 525336 Thrashed: 1
Page: 525337 Thrashed: 2
Page: 525338 Thrashed: 2
Page: 525343 Thrashed: 1
Page: 525344 Thrashed: 1
Page: 525345 Thrashed: 2
Page: 525346 Thrashed: 1
Page: 525349 Thrashed: 2
Page: 525350 Thrashed: 3
Page: 525352 Thrashed: 1
Page: 525353 Thrashed: 1
Page: 525355 Thrashed: 1
Page: 525356 Thrashed: 4
Page: 525357 Thrashed: 1
Page: 525358 Thrashed: 1
Page: 525359 Thrashed: 1
Page: 525364 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 2
Page: 525370 Thrashed: 2
Page: 525371 Thrashed: 1
Page: 525373 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525375 Thrashed: 1
Page: 525377 Thrashed: 1
Page: 525378 Thrashed: 1
Page: 525379 Thrashed: 1
Page: 525381 Thrashed: 1
Page: 525382 Thrashed: 3
Page: 525383 Thrashed: 3
Page: 525384 Thrashed: 3
Page: 525385 Thrashed: 5
Page: 525386 Thrashed: 4
Page: 525387 Thrashed: 1
Page: 525388 Thrashed: 1
Page: 525389 Thrashed: 2
Page: 525390 Thrashed: 2
Page: 525391 Thrashed: 4
Page: 525392 Thrashed: 2
Page: 525393 Thrashed: 4
Page: 525394 Thrashed: 2
Page: 525395 Thrashed: 3
Page: 525396 Thrashed: 4
Page: 525397 Thrashed: 1
Page: 525398 Thrashed: 3
Page: 525399 Thrashed: 3
Page: 525400 Thrashed: 4
Page: 525402 Thrashed: 3
Page: 525403 Thrashed: 3
Page: 525404 Thrashed: 2
Page: 525405 Thrashed: 4
Page: 525406 Thrashed: 3
Page: 525407 Thrashed: 3
Page: 525408 Thrashed: 3
Page: 525409 Thrashed: 3
Page: 525410 Thrashed: 1
Page: 525411 Thrashed: 2
Page: 525412 Thrashed: 1
Page: 525413 Thrashed: 2
Page: 525414 Thrashed: 2
Page: 525415 Thrashed: 4
Page: 525416 Thrashed: 2
Page: 525417 Thrashed: 2
Page: 525418 Thrashed: 4
Page: 525419 Thrashed: 3
Page: 525420 Thrashed: 2
Page: 525421 Thrashed: 2
Page: 525422 Thrashed: 4
Page: 525423 Thrashed: 5
Page: 525424 Thrashed: 5
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 3
Page: 525427 Thrashed: 5
Page: 525428 Thrashed: 5
Page: 525429 Thrashed: 1
Page: 525431 Thrashed: 1
Page: 525435 Thrashed: 1
Page: 525438 Thrashed: 1
Page: 525440 Thrashed: 1
Page: 525446 Thrashed: 1
Page: 525448 Thrashed: 1
Page: 525452 Thrashed: 1
Page: 525454 Thrashed: 1
Page: 525460 Thrashed: 1
Page: 525461 Thrashed: 1
Page: 525463 Thrashed: 1
Page: 525464 Thrashed: 1
Page: 525467 Thrashed: 1
Page: 525468 Thrashed: 1
Page: 525469 Thrashed: 1
Page: 525471 Thrashed: 2
Page: 525472 Thrashed: 1
Page: 525476 Thrashed: 1
Page: 525479 Thrashed: 1
Page: 525480 Thrashed: 1
Page: 525486 Thrashed: 1
Page: 525489 Thrashed: 1
Page: 525490 Thrashed: 1
Page: 525496 Thrashed: 1
Page: 525498 Thrashed: 1
Page: 525500 Thrashed: 1
Page: 525503 Thrashed: 1
Page: 525506 Thrashed: 1
Page: 525508 Thrashed: 1
Page: 525510 Thrashed: 1
Page: 525511 Thrashed: 2
Page: 525513 Thrashed: 1
Page: 525517 Thrashed: 1
Page: 525520 Thrashed: 1
Page: 525522 Thrashed: 1
Page: 525523 Thrashed: 1
Page: 525526 Thrashed: 1
Page: 525527 Thrashed: 1
Page: 525528 Thrashed: 1
Page: 525529 Thrashed: 2
Page: 525530 Thrashed: 1
Page: 525532 Thrashed: 1
Page: 525533 Thrashed: 1
Page: 525535 Thrashed: 1
Page: 525536 Thrashed: 1
Page: 525537 Thrashed: 1
Page: 525538 Thrashed: 1
Page: 525539 Thrashed: 1
Page: 525540 Thrashed: 1
Page: 525541 Thrashed: 1
Page: 525543 Thrashed: 1
Page: 525544 Thrashed: 2
Page: 525545 Thrashed: 2
Page: 525546 Thrashed: 2
Page: 525548 Thrashed: 1
Page: 525551 Thrashed: 1
Page: 525552 Thrashed: 1
Page: 525554 Thrashed: 1
Page: 525556 Thrashed: 1
Page: 525559 Thrashed: 1
Page: 525570 Thrashed: 1
Page: 525576 Thrashed: 1
Page: 525579 Thrashed: 2
Page: 525583 Thrashed: 1
Page: 525587 Thrashed: 2
Page: 525591 Thrashed: 1
Page: 525592 Thrashed: 1
Page: 525603 Thrashed: 1
Page: 525613 Thrashed: 1
Page: 525620 Thrashed: 1
Page_tot_thrash: 855
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.315441
[0-25]: 0.848659, [26-50]: 0.001059, [51-75]: 0.006634, [76-100]: 0.143648
Pcie_write_utilization: 0.209094
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1870805 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(342.920319)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1366646 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1366646----T:  1369251 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1369251----T:  1371856 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1371856----T:  1374461 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1374461----T:  1377066 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1377066----T:  1379671 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1379671----T:  1382276 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1382276----T:  1384881 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1384881----T:  1387486 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1387486----T:  1390091 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1390091----T:  1392696 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1392696----T:  1395301 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1395301----T:  1397906 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1397906----T:  1400511 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1400511----T:  1403116 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1403116----T:  1405721 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1405721----T:  1408326 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1408326----T:  1410931 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1410931----T:  1413536 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1413536----T:  1416141 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1416141----T:  1418746 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1418746----T:  1421351 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1421351----T:  1423956 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423956----T:  1426561 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1426561----T:  1429166 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1429166----T:  1431771 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1431771----T:  1434376 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1434376----T:  1436981 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436981----T:  1439586 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1439586----T:  1442191 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1442191----T:  1444796 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1444796----T:  1447401 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1447401----T:  1450006 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1450006----T:  1452611 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1452611----T:  1455216 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1455216----T:  1457821 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1457821----T:  1460426 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1460426----T:  1463031 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1463031----T:  1465636 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1465636----T:  1468241 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1468241----T:  1470846 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1470846----T:  1473451 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1473451----T:  1476056 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1476056----T:  1537363 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1476056----T:  1478661 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1478661----T:  1481266 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1481266----T:  1483871 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1483871----T:  1486476 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1486476----T:  1489081 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1489081----T:  1491686 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1491686----T:  1494291 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1494291----T:  1496896 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1496896----T:  1499501 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1499501----T:  1502106 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1502106----T:  1504711 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1504711----T:  1507316 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1507316----T:  1509921 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1509921----T:  1512526 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1512526----T:  1515131 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1515131----T:  1517736 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1517736----T:  1520341 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1520341----T:  1522946 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1522946----T:  1525551 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1525551----T:  1528156 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1528156----T:  1530761 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1530761----T:  1533366 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1533366----T:  1535971 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535971----T:  1538576 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1538576----T:  1541181 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1541181----T:  1543786 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1543786----T:  1546391 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1546391----T:  1548996 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548996----T:  1551601 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1551601----T:  1554206 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1554206----T:  1556811 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1556811----T:  1559416 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1559416----T:  1562021 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1562021----T:  1564626 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1564626----T:  1567231 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1567231----T:  1569836 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1569836----T:  1572441 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1572441----T:  1575046 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1575046----T:  1577651 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1577651----T:  1580256 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1580256----T:  1582861 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1582861----T:  1585466 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1585466----T:  1588071 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1588071----T:  1590676 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1590676----T:  1593281 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1593281----T:  1595886 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1595886----T:  1598491 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1598491----T:  1601096 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1601096----T:  1603701 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1603701----T:  1606306 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1606306----T:  1608911 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1608911----T:  1611516 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1611516----T:  1614121 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1614121----T:  1616726 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1616726----T:  1619331 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1619331----T:  1621936 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1621936----T:  1624541 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1624541----T:  1627146 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1627146----T:  1629751 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1629751----T:  1632356 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1632356----T:  1634961 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634961----T:  1637566 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1637566----T:  1640171 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1640171----T:  1642776 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1642776----T:  1645381 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1645381----T:  1647986 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647986----T:  1650591 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1650591----T:  1653196 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1653196----T:  1655801 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1655801----T:  1658406 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1658406----T:  1661011 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1661011----T:  1663616 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1663616----T:  1666221 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1666221----T:  1668826 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1668826----T:  1671431 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1671431----T:  1674036 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1674036----T:  1676641 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1676641----T:  1679246 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1679246----T:  1681851 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1681851----T:  1684456 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1684456----T:  1687061 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1687061----T:  1689666 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1689666----T:  1692271 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1692271----T:  1694876 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1694876----T:  1697481 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1697481----T:  1700086 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1700086----T:  1702691 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1702691----T:  1705296 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1705296----T:  1707901 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1707901----T:  1710506 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1710506----T:  1713111 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1713111----T:  1715716 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1715716----T:  1718321 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1718321----T:  1720926 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1720926----T:  1723531 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1723531----T:  1726136 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1726136----T:  1728741 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1728741----T:  1731346 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1731346----T:  1733951 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733951----T:  1736556 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1736556----T:  1739161 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1739161----T:  1741766 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1741766----T:  1744371 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1744371----T:  1746976 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746976----T:  1749581 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1749581----T:  1752186 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1752186----T:  1754791 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1754791----T:  1757396 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1757396----T:  1760001 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1760001----T:  1762606 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1762606----T:  1765211 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1765211----T:  1767816 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1767816----T:  1770421 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1770421----T:  1773026 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1773026----T:  1775631 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1775631----T:  1778236 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1778236----T:  1780841 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1780841----T:  1783446 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1783446----T:  1786051 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1786051----T:  1788656 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1788656----T:  1791261 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1791261----T:  1793866 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1793866----T:  1796471 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1796471----T:  1799076 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1799076----T:  1801681 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1801681----T:  1804286 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1804286----T:  1806891 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1806891----T:  1809496 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1809497----T:  1870804 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1809497----T:  1812102 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2092955----T:  2125463 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(21.950033)
F:  2093550----T:  2096155 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093550----T:  2096155 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2096155----T:  2098760 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096155----T:  2098760 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2098760----T:  2101365 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098760----T:  2101365 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2101365----T:  2103970 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101365----T:  2103970 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2103970----T:  2106575 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103970----T:  2106575 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2106575----T:  2109180 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106575----T:  2109180 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2109180----T:  2111785 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109180----T:  2111785 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2111785----T:  2114390 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111785----T:  2114390 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2114390----T:  2116995 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114390----T:  2116995 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2116995----T:  2119600 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116995----T:  2119600 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2119600----T:  2122205 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119600----T:  2122205 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2122206----T:  2124811 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122206----T:  2124811 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2125463----T:  2127998 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2127999----T:  2130534 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2352685----T:  2695213 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(231.281570)
F:  2353200----T:  2355805 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353200----T:  2355805 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2355805----T:  2358410 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2355805----T:  2358410 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2358410----T:  2361015 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358410----T:  2361015 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2361015----T:  2363620 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2361015----T:  2363620 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2363620----T:  2366225 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363620----T:  2366225 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2366225----T:  2368830 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366225----T:  2368830 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2368830----T:  2371435 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2368830----T:  2371435 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2371435----T:  2374040 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371435----T:  2374040 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2374040----T:  2376645 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2374040----T:  2376645 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2376645----T:  2379250 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376645----T:  2379250 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2379250----T:  2381855 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379250----T:  2381855 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2381855----T:  2384460 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2381855----T:  2384460 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2384460----T:  2387065 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384460----T:  2387065 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2387065----T:  2389670 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2387065----T:  2389670 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2389670----T:  2392275 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389670----T:  2392275 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2392275----T:  2394880 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392275----T:  2394880 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2394880----T:  2397485 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394880----T:  2397485 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2397485----T:  2400090 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397485----T:  2400090 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2400090----T:  2402695 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2400090----T:  2402695 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2402695----T:  2405300 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402695----T:  2405300 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2405300----T:  2407905 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405300----T:  2407905 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2407905----T:  2410510 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407905----T:  2410510 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2410510----T:  2413115 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410510----T:  2413115 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2413115----T:  2415720 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2413115----T:  2415720 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2415720----T:  2418325 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415720----T:  2418325 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2418325----T:  2420930 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418325----T:  2420930 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2420930----T:  2423535 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420930----T:  2423535 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2423535----T:  2426140 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423535----T:  2426140 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2426140----T:  2428745 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426140----T:  2428745 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2428745----T:  2431350 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428745----T:  2431350 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2431350----T:  2433955 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431350----T:  2433955 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2433955----T:  2436560 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433955----T:  2436560 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2436560----T:  2439165 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436560----T:  2439165 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2439165----T:  2441770 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439165----T:  2441770 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2441770----T:  2444375 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441770----T:  2444375 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2444375----T:  2446980 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444375----T:  2446980 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2446980----T:  2449585 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446980----T:  2449585 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2449585----T:  2452190 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449585----T:  2452190 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2452190----T:  2454795 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452190----T:  2454795 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2454795----T:  2457400 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454795----T:  2457400 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2457400----T:  2460005 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457400----T:  2460005 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2460005----T:  2462610 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460005----T:  2462610 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2462610----T:  2465215 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462610----T:  2465215 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2465215----T:  2467820 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465215----T:  2467820 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2467820----T:  2470425 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467820----T:  2470425 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2470425----T:  2473030 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470425----T:  2473030 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2473030----T:  2475635 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473030----T:  2475635 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2475635----T:  2478240 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475635----T:  2478240 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2478240----T:  2480845 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478240----T:  2480845 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2480845----T:  2483450 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480845----T:  2483450 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2483450----T:  2486055 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483450----T:  2486055 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2486055----T:  2488660 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486055----T:  2488660 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2488660----T:  2491265 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488660----T:  2491265 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2491265----T:  2493870 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491265----T:  2493870 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2493870----T:  2496475 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493870----T:  2496475 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2496475----T:  2499080 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496475----T:  2499080 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2499080----T:  2501685 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499080----T:  2501685 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2501685----T:  2504290 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501685----T:  2504290 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2504290----T:  2506895 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504290----T:  2506895 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2506895----T:  2509500 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506895----T:  2509500 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2509500----T:  2512105 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509500----T:  2512105 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2512105----T:  2514710 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512105----T:  2514710 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2514710----T:  2517315 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514710----T:  2517315 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2517315----T:  2519920 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517315----T:  2519920 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2519920----T:  2522525 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519920----T:  2522525 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2522525----T:  2525130 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522525----T:  2525130 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2525130----T:  2527735 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525130----T:  2527735 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2527735----T:  2530340 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527735----T:  2530340 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2530340----T:  2532945 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530340----T:  2532945 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2532945----T:  2535550 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2532945----T:  2535550 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2535550----T:  2538155 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535550----T:  2538155 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2538155----T:  2540760 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538155----T:  2540760 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2540760----T:  2543365 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540760----T:  2543365 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2543365----T:  2545970 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543365----T:  2545970 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2545970----T:  2548575 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545970----T:  2548575 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2548575----T:  2551180 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548575----T:  2551180 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2551180----T:  2553785 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551180----T:  2553785 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2553785----T:  2556390 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2553785----T:  2556390 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2556390----T:  2558995 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556390----T:  2558995 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2558995----T:  2561600 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2558995----T:  2561600 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2561600----T:  2564205 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561600----T:  2564205 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2564205----T:  2566810 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564205----T:  2566810 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2566810----T:  2569415 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566810----T:  2569415 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2569415----T:  2572020 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569415----T:  2572020 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2572020----T:  2574625 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572020----T:  2574625 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2574625----T:  2577230 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2574625----T:  2577230 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2577230----T:  2579835 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577230----T:  2579835 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2579835----T:  2582440 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2579835----T:  2582440 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2582440----T:  2585045 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582440----T:  2585045 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2585045----T:  2587650 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585045----T:  2587650 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2587650----T:  2590255 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2587650----T:  2590255 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2590255----T:  2592860 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590255----T:  2592860 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2592860----T:  2595465 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2592860----T:  2595465 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2595465----T:  2598070 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595465----T:  2598070 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2598070----T:  2600675 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598070----T:  2600675 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2600675----T:  2603280 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2600675----T:  2603280 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2603280----T:  2605885 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603280----T:  2605885 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2605885----T:  2608490 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2605885----T:  2608490 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2608490----T:  2611095 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608490----T:  2611095 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2611095----T:  2613700 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611095----T:  2613700 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2613700----T:  2616305 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2613700----T:  2616305 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2616305----T:  2618910 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616305----T:  2618910 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2618910----T:  2621515 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2618910----T:  2621515 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2621516----T:  2624121 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621516----T:  2624121 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2624313----T:  2626918 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624313----T:  2626918 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2626918----T:  2629523 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2626918----T:  2629523 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2629523----T:  2632128 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629523----T:  2632128 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2632128----T:  2634733 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632128----T:  2634733 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2634733----T:  2637338 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634733----T:  2637338 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2637338----T:  2639943 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637338----T:  2639943 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2639943----T:  2642548 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2639943----T:  2642548 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2642548----T:  2645153 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642548----T:  2645153 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2645153----T:  2647758 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645153----T:  2647758 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2647758----T:  2650363 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647758----T:  2650363 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2650363----T:  2652968 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650363----T:  2652968 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2652968----T:  2655573 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2652968----T:  2655573 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2655573----T:  2658178 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655573----T:  2658178 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2658178----T:  2660783 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658178----T:  2660783 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2660783----T:  2663388 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2660783----T:  2663388 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2663388----T:  2665993 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663388----T:  2665993 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2665993----T:  2668598 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2665993----T:  2668598 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2668598----T:  2671203 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668598----T:  2671203 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2671203----T:  2673808 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671203----T:  2673808 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2673808----T:  2676413 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2673808----T:  2676413 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2676413----T:  2679018 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676413----T:  2679018 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2679018----T:  2681623 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679018----T:  2681623 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2681623----T:  2684228 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2681623----T:  2684228 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2684228----T:  2686833 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684228----T:  2686833 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2686833----T:  2689438 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2686833----T:  2689438 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2689439----T:  2692044 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689439----T:  2692044 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2917363----T:  2929088 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(7.916948)
F:  2917973----T:  2920578 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2917973----T:  2920578 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2920578----T:  2923183 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2920578----T:  2923183 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2923183----T:  2925788 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2923183----T:  2925788 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2925789----T:  2928394 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2925789----T:  2928394 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2929088----T:  2931623 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2931624----T:  2934159 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3156310----T:  3654896 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(336.654968)
F:  3156841----T:  3159446 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3156841----T:  3159446 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3159446----T:  3162051 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3159446----T:  3162051 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3162051----T:  3164656 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3162051----T:  3164656 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3164656----T:  3167261 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3164656----T:  3167261 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3167261----T:  3169866 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3167261----T:  3169866 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169866----T:  3172471 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3169866----T:  3172471 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3172471----T:  3175076 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3172471----T:  3175076 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3175076----T:  3177681 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3175076----T:  3177681 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3177681----T:  3180286 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3177681----T:  3180286 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3180286----T:  3182891 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3180286----T:  3182891 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182891----T:  3185496 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3182891----T:  3185496 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3185496----T:  3188101 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3185496----T:  3188101 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3188101----T:  3190706 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3188101----T:  3190706 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3190706----T:  3193311 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3190706----T:  3193311 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3193311----T:  3195916 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3193311----T:  3195916 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195916----T:  3198521 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3195916----T:  3198521 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3198521----T:  3201126 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3198521----T:  3201126 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3201126----T:  3203731 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3201126----T:  3203731 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3203731----T:  3206336 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3203731----T:  3206336 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3206336----T:  3208941 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3206336----T:  3208941 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3208941----T:  3211546 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3208941----T:  3211546 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3211546----T:  3214151 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3211546----T:  3214151 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3214151----T:  3216756 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3214151----T:  3216756 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216756----T:  3219361 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3216756----T:  3219361 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3219361----T:  3221966 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3219361----T:  3221966 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3221966----T:  3224571 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3221966----T:  3224571 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3224571----T:  3227176 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3224571----T:  3227176 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3227176----T:  3229781 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3227176----T:  3229781 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229781----T:  3232386 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3229781----T:  3232386 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3232386----T:  3234991 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232386----T:  3234991 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3234991----T:  3237596 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3234991----T:  3237596 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3237596----T:  3240201 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237596----T:  3240201 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3240201----T:  3242806 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3240201----T:  3242806 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242806----T:  3245411 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3242806----T:  3245411 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3245411----T:  3248016 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245411----T:  3248016 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3248016----T:  3250621 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248016----T:  3250621 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3250621----T:  3253226 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250621----T:  3253226 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3253226----T:  3255831 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3253226----T:  3255831 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255831----T:  3258436 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255831----T:  3258436 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3258436----T:  3261041 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258436----T:  3261041 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3261041----T:  3263646 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3261041----T:  3263646 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3263646----T:  3266251 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263646----T:  3266251 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3266251----T:  3268856 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3266251----T:  3268856 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268856----T:  3271461 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3268856----T:  3271461 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3271461----T:  3274066 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271461----T:  3274066 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3274066----T:  3276671 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3274066----T:  3276671 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3276671----T:  3279276 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3276671----T:  3279276 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3279276----T:  3281881 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3279276----T:  3281881 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281881----T:  3284486 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3281881----T:  3284486 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3284486----T:  3287091 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284486----T:  3287091 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3287091----T:  3289696 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3287091----T:  3289696 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3289696----T:  3292301 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3289696----T:  3292301 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3292301----T:  3294906 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292301----T:  3294906 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294906----T:  3297511 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294906----T:  3297511 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3297511----T:  3300116 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297511----T:  3300116 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3300116----T:  3302721 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3300116----T:  3302721 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3302721----T:  3305326 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3302721----T:  3305326 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3305326----T:  3307931 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305326----T:  3307931 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307931----T:  3310536 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307931----T:  3310536 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3310536----T:  3313141 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310536----T:  3313141 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3313141----T:  3315746 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3313141----T:  3315746 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3315746----T:  3318351 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3315746----T:  3318351 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3318351----T:  3320956 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318351----T:  3320956 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3320956----T:  3323561 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3320956----T:  3323561 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3323561----T:  3326166 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323561----T:  3326166 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3326166----T:  3328771 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326166----T:  3328771 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328771----T:  3331376 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3328771----T:  3331376 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3331376----T:  3333981 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331376----T:  3333981 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3333981----T:  3336586 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3333981----T:  3336586 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3336586----T:  3339191 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336586----T:  3339191 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3339191----T:  3341796 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339191----T:  3341796 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3341796----T:  3344401 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3341796----T:  3344401 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3344401----T:  3347006 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344401----T:  3347006 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3347006----T:  3349611 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347006----T:  3349611 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3349611----T:  3352216 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349611----T:  3352216 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3352216----T:  3354821 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352216----T:  3354821 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3354821----T:  3357426 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3354821----T:  3357426 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3357426----T:  3360031 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357426----T:  3360031 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3360031----T:  3362636 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360031----T:  3362636 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3362636----T:  3365241 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362636----T:  3365241 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3365241----T:  3367846 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365241----T:  3367846 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3367846----T:  3370451 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3367846----T:  3370451 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3370451----T:  3373056 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370451----T:  3373056 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373056----T:  3375661 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373056----T:  3375661 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3375661----T:  3378266 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375661----T:  3378266 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3378266----T:  3380871 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378266----T:  3380871 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3380871----T:  3383476 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3380871----T:  3383476 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3383476----T:  3386081 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383476----T:  3386081 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3386081----T:  3388686 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386081----T:  3388686 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3388686----T:  3391291 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3388686----T:  3391291 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3391291----T:  3393896 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391291----T:  3393896 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3393896----T:  3396501 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3393896----T:  3396501 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3396501----T:  3399106 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396501----T:  3399106 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3399106----T:  3401711 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399106----T:  3401711 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3401711----T:  3404316 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3401711----T:  3404316 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404316----T:  3406921 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404316----T:  3406921 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3406921----T:  3409526 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3406921----T:  3409526 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3409526----T:  3412131 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409526----T:  3412131 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412131----T:  3414736 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412131----T:  3414736 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3414736----T:  3417341 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3414736----T:  3417341 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417341----T:  3419946 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417341----T:  3419946 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3419946----T:  3422551 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3419946----T:  3422551 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3422551----T:  3425156 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422551----T:  3425156 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425156----T:  3427761 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425156----T:  3427761 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3427761----T:  3430366 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3427761----T:  3430366 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3430366----T:  3432971 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430366----T:  3432971 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3432971----T:  3435576 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3432971----T:  3435576 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3435576----T:  3438181 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435576----T:  3438181 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438181----T:  3440786 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438181----T:  3440786 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3440786----T:  3443391 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3440786----T:  3443391 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3443391----T:  3445996 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443391----T:  3445996 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3445996----T:  3448601 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3445996----T:  3448601 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3448601----T:  3451206 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448601----T:  3451206 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3451206----T:  3453811 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451206----T:  3453811 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3453811----T:  3456416 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3453811----T:  3456416 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3456416----T:  3459021 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456416----T:  3459021 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3459021----T:  3461626 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459021----T:  3461626 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3461626----T:  3464231 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461626----T:  3464231 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3464231----T:  3466836 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464231----T:  3466836 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3466836----T:  3469441 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3466836----T:  3469441 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3469441----T:  3472046 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469441----T:  3472046 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3472046----T:  3474651 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472046----T:  3474651 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3474651----T:  3477256 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474651----T:  3477256 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3477256----T:  3479861 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477256----T:  3479861 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3479861----T:  3482466 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3479861----T:  3482466 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3482466----T:  3485071 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482466----T:  3485071 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3485071----T:  3487676 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485071----T:  3487676 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3487676----T:  3490281 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3487676----T:  3490281 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3490281----T:  3492886 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490281----T:  3492886 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3492886----T:  3495491 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3492886----T:  3495491 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3495491----T:  3498096 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495491----T:  3498096 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3498096----T:  3500701 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498096----T:  3500701 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3500701----T:  3503306 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3500701----T:  3503306 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3503306----T:  3505911 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503306----T:  3505911 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3505911----T:  3508516 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3505911----T:  3508516 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3508516----T:  3511121 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508516----T:  3511121 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3511121----T:  3513726 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511121----T:  3513726 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3513726----T:  3516331 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3513726----T:  3516331 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3516331----T:  3518936 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516331----T:  3518936 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3518936----T:  3521541 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3518936----T:  3521541 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3521542----T:  3524147 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521542----T:  3524147 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3524339----T:  3526944 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524339----T:  3526944 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3526944----T:  3529549 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3526944----T:  3529549 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3529549----T:  3532154 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529549----T:  3532154 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3532154----T:  3534759 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532154----T:  3534759 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3534759----T:  3537364 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534759----T:  3537364 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3537364----T:  3539969 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537364----T:  3539969 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3539969----T:  3542574 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3539969----T:  3542574 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3542574----T:  3545179 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542574----T:  3545179 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3545179----T:  3547784 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545179----T:  3547784 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3547784----T:  3550389 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547784----T:  3550389 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3550389----T:  3552994 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550389----T:  3552994 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3552994----T:  3555599 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3552994----T:  3555599 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3555599----T:  3558204 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555599----T:  3558204 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3558204----T:  3560809 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558204----T:  3560809 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3560809----T:  3563414 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560809----T:  3563414 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3563414----T:  3566019 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563414----T:  3566019 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3566019----T:  3568624 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566019----T:  3568624 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3568624----T:  3571229 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568624----T:  3571229 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3571229----T:  3573834 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571229----T:  3573834 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3573834----T:  3576439 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573834----T:  3576439 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3576439----T:  3579044 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576439----T:  3579044 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3579044----T:  3581649 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579044----T:  3581649 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3581649----T:  3584254 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581649----T:  3584254 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3584254----T:  3586859 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584254----T:  3586859 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3586859----T:  3589464 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3586859----T:  3589464 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3589464----T:  3592069 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589464----T:  3592069 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3592069----T:  3594674 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592069----T:  3594674 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3594674----T:  3597279 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594674----T:  3597279 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3597279----T:  3599884 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597279----T:  3599884 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3599884----T:  3602489 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599884----T:  3602489 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3602489----T:  3605094 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602489----T:  3605094 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3605094----T:  3607699 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605094----T:  3607699 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3607699----T:  3610304 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607699----T:  3610304 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3610304----T:  3612909 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610304----T:  3612909 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3612909----T:  3615514 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612909----T:  3615514 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3615514----T:  3618119 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615514----T:  3618119 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3618119----T:  3620724 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618119----T:  3620724 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3620724----T:  3623329 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620724----T:  3623329 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3623329----T:  3625934 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623329----T:  3625934 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3625934----T:  3628539 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625934----T:  3628539 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3628539----T:  3631144 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628539----T:  3631144 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3631144----T:  3633749 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631144----T:  3633749 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3633749----T:  3636354 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633749----T:  3636354 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3636354----T:  3638959 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636354----T:  3638959 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3638959----T:  3641564 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638959----T:  3641564 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3641564----T:  3644169 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641564----T:  3644169 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3644170----T:  3646775 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644170----T:  3646775 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3877046----T:  3899351 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(15.060770)
F:  3877660----T:  3880265 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3877660----T:  3880265 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3880265----T:  3882870 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3880265----T:  3882870 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3882870----T:  3885475 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3882870----T:  3885475 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3885475----T:  3888080 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885475----T:  3888080 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3888080----T:  3890685 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888080----T:  3890685 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3890685----T:  3893290 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3890685----T:  3893290 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3893290----T:  3895895 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893290----T:  3895895 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3895896----T:  3898501 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3895896----T:  3898501 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3899351----T:  3901886 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3901887----T:  3904422 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4126573----T:  4532846 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(274.323425)
F:  4127115----T:  4129720 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127115----T:  4129720 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4129720----T:  4132325 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4129720----T:  4132325 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4132325----T:  4134930 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4132325----T:  4134930 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4134930----T:  4137535 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4134930----T:  4137535 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4137535----T:  4140140 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4137535----T:  4140140 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4140140----T:  4142745 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4140140----T:  4142745 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4142745----T:  4145350 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142745----T:  4145350 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4145350----T:  4147955 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4145350----T:  4147955 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4147955----T:  4150560 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4147955----T:  4150560 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4150560----T:  4153165 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4150560----T:  4153165 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4153165----T:  4155770 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4153165----T:  4155770 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4155770----T:  4158375 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4155770----T:  4158375 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4158375----T:  4160980 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4158375----T:  4160980 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4160980----T:  4163585 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4160980----T:  4163585 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4163585----T:  4166190 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4163585----T:  4166190 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4166190----T:  4168795 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4166190----T:  4168795 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4168795----T:  4171400 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4168795----T:  4171400 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4171400----T:  4174005 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4171400----T:  4174005 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4174005----T:  4176610 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4174005----T:  4176610 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4176610----T:  4179215 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4176610----T:  4179215 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4179215----T:  4181820 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4179215----T:  4181820 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4181820----T:  4184425 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4181820----T:  4184425 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4184425----T:  4187030 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4184425----T:  4187030 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4187030----T:  4189635 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187030----T:  4189635 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4189635----T:  4192240 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189635----T:  4192240 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4192240----T:  4194845 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4192240----T:  4194845 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4194845----T:  4197450 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4194845----T:  4197450 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4197450----T:  4200055 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197450----T:  4200055 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200055----T:  4202660 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200055----T:  4202660 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4202660----T:  4205265 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202660----T:  4205265 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4205265----T:  4207870 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205265----T:  4207870 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4207870----T:  4210475 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4207870----T:  4210475 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4210475----T:  4213080 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210475----T:  4213080 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4213080----T:  4215685 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213080----T:  4215685 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4215685----T:  4218290 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215685----T:  4218290 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4218290----T:  4220895 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218290----T:  4220895 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4220895----T:  4223500 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4220895----T:  4223500 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4223500----T:  4226105 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223500----T:  4226105 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4226105----T:  4228710 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226105----T:  4228710 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4228710----T:  4231315 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228710----T:  4231315 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4231315----T:  4233920 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231315----T:  4233920 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4233920----T:  4236525 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233920----T:  4236525 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4236525----T:  4239130 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236525----T:  4239130 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4239130----T:  4241735 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239130----T:  4241735 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4241735----T:  4244340 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241735----T:  4244340 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4244340----T:  4246945 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244340----T:  4246945 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4246945----T:  4249550 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4246945----T:  4249550 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4249550----T:  4252155 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249550----T:  4252155 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4252155----T:  4254760 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252155----T:  4254760 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4254760----T:  4257365 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254760----T:  4257365 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4257365----T:  4259970 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257365----T:  4259970 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4259970----T:  4262575 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4259970----T:  4262575 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4262575----T:  4265180 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262575----T:  4265180 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4265180----T:  4267785 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265180----T:  4267785 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4267785----T:  4270390 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4267785----T:  4270390 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4270390----T:  4272995 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270390----T:  4272995 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4272995----T:  4275600 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4272995----T:  4275600 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4275600----T:  4278205 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275600----T:  4278205 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4278205----T:  4280810 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278205----T:  4280810 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4280810----T:  4283415 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4280810----T:  4283415 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4283415----T:  4286020 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283415----T:  4286020 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4286020----T:  4288625 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286020----T:  4288625 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4288625----T:  4291230 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288625----T:  4291230 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4291230----T:  4293835 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291230----T:  4293835 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4293835----T:  4296440 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4293835----T:  4296440 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4296440----T:  4299045 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296440----T:  4299045 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4299045----T:  4301650 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299045----T:  4301650 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4301650----T:  4304255 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301650----T:  4304255 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4304255----T:  4306860 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304255----T:  4306860 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4306860----T:  4309465 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4306860----T:  4309465 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4309465----T:  4312070 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309465----T:  4312070 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4312070----T:  4314675 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312070----T:  4314675 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4314675----T:  4317280 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314675----T:  4317280 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4317280----T:  4319885 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317280----T:  4319885 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4319885----T:  4322490 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4319885----T:  4322490 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4322490----T:  4325095 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322490----T:  4325095 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4325095----T:  4327700 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325095----T:  4327700 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4327700----T:  4330305 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327700----T:  4330305 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4330305----T:  4332910 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330305----T:  4332910 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4332910----T:  4335515 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4332910----T:  4335515 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4335515----T:  4338120 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335515----T:  4338120 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4338120----T:  4340725 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338120----T:  4340725 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4340725----T:  4343330 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340725----T:  4343330 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4343330----T:  4345935 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343330----T:  4345935 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4345935----T:  4348540 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4345935----T:  4348540 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4348540----T:  4351145 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348540----T:  4351145 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4351145----T:  4353750 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351145----T:  4353750 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4353750----T:  4356355 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353750----T:  4356355 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4356355----T:  4358960 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356355----T:  4358960 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4358960----T:  4361565 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4358960----T:  4361565 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4361565----T:  4364170 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361565----T:  4364170 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4364170----T:  4366775 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364170----T:  4366775 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4366775----T:  4369380 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4366775----T:  4369380 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4369380----T:  4371985 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369380----T:  4371985 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4371985----T:  4374590 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4371985----T:  4374590 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4374590----T:  4377195 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4374590----T:  4377195 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4377195----T:  4379800 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377195----T:  4379800 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4379800----T:  4382405 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4379800----T:  4382405 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4382405----T:  4385010 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382405----T:  4385010 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4385010----T:  4387615 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385010----T:  4387615 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4387615----T:  4390220 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4387615----T:  4390220 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4390220----T:  4392825 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390220----T:  4392825 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4392825----T:  4395430 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4392825----T:  4395430 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4395430----T:  4398035 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395430----T:  4398035 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4398035----T:  4400640 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398035----T:  4400640 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4400641----T:  4403246 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4400641----T:  4403246 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4403438----T:  4406043 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403438----T:  4406043 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4406043----T:  4408648 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406043----T:  4408648 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4408648----T:  4411253 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408648----T:  4411253 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4411253----T:  4413858 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411253----T:  4413858 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4413858----T:  4416463 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4413858----T:  4416463 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4416463----T:  4419068 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416463----T:  4419068 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4419068----T:  4421673 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419068----T:  4421673 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4421673----T:  4424278 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421673----T:  4424278 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4424278----T:  4426883 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424278----T:  4426883 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4426883----T:  4429488 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4426883----T:  4429488 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4429488----T:  4432093 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429488----T:  4432093 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4432093----T:  4434698 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432093----T:  4434698 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4434698----T:  4437303 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434698----T:  4437303 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4437303----T:  4439908 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437303----T:  4439908 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4439908----T:  4442513 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4439908----T:  4442513 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4442513----T:  4445118 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442513----T:  4445118 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4445118----T:  4447723 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445118----T:  4447723 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4447723----T:  4450328 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4447723----T:  4450328 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4450328----T:  4452933 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450328----T:  4452933 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4452933----T:  4455538 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4452933----T:  4455538 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4455538----T:  4458143 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4455538----T:  4458143 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4458143----T:  4460748 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458143----T:  4460748 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4460748----T:  4463353 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4460748----T:  4463353 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4463353----T:  4465958 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4463353----T:  4465958 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4465958----T:  4468563 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4465958----T:  4468563 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4468563----T:  4471168 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468563----T:  4471168 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4471168----T:  4473773 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471168----T:  4473773 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4473773----T:  4476378 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4473773----T:  4476378 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4476378----T:  4478983 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4476378----T:  4478983 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4478983----T:  4481588 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4478983----T:  4481588 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4481588----T:  4484193 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481588----T:  4484193 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4484193----T:  4486798 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484193----T:  4486798 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4486798----T:  4489403 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4486798----T:  4489403 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4489403----T:  4492008 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4489403----T:  4492008 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4492008----T:  4494613 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492008----T:  4494613 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4494613----T:  4497218 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494613----T:  4497218 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4497218----T:  4499823 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497218----T:  4499823 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4499823----T:  4502428 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4499823----T:  4502428 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4502428----T:  4505033 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4502428----T:  4505033 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4505033----T:  4507638 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505033----T:  4507638 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4507638----T:  4510243 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4507638----T:  4510243 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4510243----T:  4512848 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510243----T:  4512848 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4512848----T:  4515453 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4512848----T:  4515453 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4515453----T:  4518058 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4515453----T:  4518058 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4518058----T:  4520663 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518058----T:  4520663 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4520664----T:  4523269 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4520664----T:  4523269 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4754996----T:  4782521 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(18.585415)
F:  4755608----T:  4758213 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755608----T:  4758213 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4758213----T:  4760818 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758213----T:  4760818 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4760818----T:  4763423 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760818----T:  4763423 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4763423----T:  4766028 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763423----T:  4766028 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4766028----T:  4768633 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766028----T:  4768633 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4768633----T:  4771238 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4768633----T:  4771238 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4771238----T:  4773843 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771238----T:  4773843 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4773843----T:  4776448 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773843----T:  4776448 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4776448----T:  4779053 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776448----T:  4779053 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4779054----T:  4781659 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779054----T:  4781659 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4782521----T:  4785056 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4785057----T:  4787592 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5009743----T:  5341186 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(223.796753)
F:  5010363----T:  5012968 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010363----T:  5012968 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5012968----T:  5015573 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5012968----T:  5015573 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5015573----T:  5018178 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5015573----T:  5018178 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5018178----T:  5020783 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5018178----T:  5020783 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5020783----T:  5023388 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5020783----T:  5023388 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5023388----T:  5025993 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5023388----T:  5025993 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5025993----T:  5028598 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025993----T:  5028598 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5028598----T:  5031203 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5028598----T:  5031203 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5031203----T:  5033808 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031203----T:  5033808 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5033808----T:  5036413 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5033808----T:  5036413 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5036413----T:  5039018 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036413----T:  5039018 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5039018----T:  5041623 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039018----T:  5041623 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5041623----T:  5044228 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5041623----T:  5044228 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5044228----T:  5046833 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044228----T:  5046833 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5046833----T:  5049438 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5046833----T:  5049438 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5049438----T:  5052043 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049438----T:  5052043 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5052043----T:  5054648 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052043----T:  5054648 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5054648----T:  5057253 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5054648----T:  5057253 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5057253----T:  5059858 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057253----T:  5059858 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5059858----T:  5062463 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5059858----T:  5062463 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5062463----T:  5065068 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062463----T:  5065068 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5065068----T:  5067673 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065068----T:  5067673 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5067673----T:  5070278 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5067673----T:  5070278 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5070278----T:  5072883 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070278----T:  5072883 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5072883----T:  5075488 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5072883----T:  5075488 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5075488----T:  5078093 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5075488----T:  5078093 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5078093----T:  5080698 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078093----T:  5080698 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5080698----T:  5083303 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5080698----T:  5083303 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5083303----T:  5085908 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083303----T:  5085908 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5085908----T:  5088513 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5085908----T:  5088513 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5088513----T:  5091118 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088513----T:  5091118 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5091118----T:  5093723 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5091118----T:  5093723 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5093723----T:  5096328 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5093723----T:  5096328 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5096328----T:  5098933 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096328----T:  5098933 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5098933----T:  5101538 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5098933----T:  5101538 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5101538----T:  5104143 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5101538----T:  5104143 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5104143----T:  5106748 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5104143----T:  5106748 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5106748----T:  5109353 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5106748----T:  5109353 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5109353----T:  5111958 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109353----T:  5111958 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5111958----T:  5114563 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5111958----T:  5114563 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5114563----T:  5117168 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5114563----T:  5117168 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5117168----T:  5119773 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5117168----T:  5119773 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5119773----T:  5122378 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5119773----T:  5122378 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5122378----T:  5124983 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122378----T:  5124983 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5124983----T:  5127588 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5124983----T:  5127588 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5127588----T:  5130193 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5127588----T:  5130193 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5130193----T:  5132798 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5130193----T:  5132798 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5132798----T:  5135403 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132798----T:  5135403 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5135403----T:  5138008 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135403----T:  5138008 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5138008----T:  5140613 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5138008----T:  5140613 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5140613----T:  5143218 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140613----T:  5143218 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5143218----T:  5145823 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143218----T:  5145823 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5145823----T:  5148428 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145823----T:  5148428 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5148428----T:  5151033 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148428----T:  5151033 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5151033----T:  5153638 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151033----T:  5153638 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5153638----T:  5156243 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153638----T:  5156243 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5156243----T:  5158848 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156243----T:  5158848 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5158848----T:  5161453 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5158848----T:  5161453 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5161453----T:  5164058 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161453----T:  5164058 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5164058----T:  5166663 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164058----T:  5166663 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5166663----T:  5169268 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166663----T:  5169268 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5169268----T:  5171873 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169268----T:  5171873 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5171873----T:  5174478 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5171873----T:  5174478 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5174478----T:  5177083 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174478----T:  5177083 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5177083----T:  5179688 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177083----T:  5179688 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5179688----T:  5182293 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179688----T:  5182293 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5182293----T:  5184898 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182293----T:  5184898 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5184898----T:  5187503 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5184898----T:  5187503 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5187503----T:  5190108 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187503----T:  5190108 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5190108----T:  5192713 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5190108----T:  5192713 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5192713----T:  5195318 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192713----T:  5195318 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5195318----T:  5197923 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5195318----T:  5197923 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5197923----T:  5200528 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5197923----T:  5200528 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5200528----T:  5203133 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200528----T:  5203133 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5203133----T:  5205738 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203133----T:  5205738 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5205738----T:  5208343 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205738----T:  5208343 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5208343----T:  5210948 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5208343----T:  5210948 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5210948----T:  5213553 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5210948----T:  5213553 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5213554----T:  5216159 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213554----T:  5216159 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5216352----T:  5218957 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216352----T:  5218957 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5218957----T:  5221562 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218957----T:  5221562 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5221562----T:  5224167 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221562----T:  5224167 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5224167----T:  5226772 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224167----T:  5226772 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5226772----T:  5229377 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226772----T:  5229377 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5229377----T:  5231982 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5229377----T:  5231982 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5231982----T:  5234587 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5231982----T:  5234587 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5234587----T:  5237192 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234587----T:  5237192 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5237192----T:  5239797 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5237192----T:  5239797 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5239797----T:  5242402 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239797----T:  5242402 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5242402----T:  5245007 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5242402----T:  5245007 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5245007----T:  5247612 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245007----T:  5247612 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5247612----T:  5250217 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247612----T:  5250217 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5250217----T:  5252822 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5250217----T:  5252822 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5252822----T:  5255427 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252822----T:  5255427 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5255427----T:  5258032 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5255427----T:  5258032 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5258032----T:  5260637 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5258032----T:  5260637 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5260637----T:  5263242 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260637----T:  5263242 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5263242----T:  5265847 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5263242----T:  5265847 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5265847----T:  5268452 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265847----T:  5268452 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5268452----T:  5271057 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5268452----T:  5271057 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5271057----T:  5273662 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5271057----T:  5273662 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5273662----T:  5276267 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273662----T:  5276267 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5276267----T:  5278872 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5276267----T:  5278872 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5278872----T:  5281477 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278872----T:  5281477 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5281477----T:  5284082 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5281477----T:  5284082 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5284082----T:  5286687 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5284082----T:  5286687 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5286687----T:  5289292 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286687----T:  5289292 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5289292----T:  5291897 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5289292----T:  5291897 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5291897----T:  5294502 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291897----T:  5294502 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5294502----T:  5297107 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5294502----T:  5297107 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5297107----T:  5299712 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5297107----T:  5299712 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5299712----T:  5302317 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299712----T:  5302317 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5302317----T:  5304922 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5302317----T:  5304922 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5304922----T:  5307527 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304922----T:  5307527 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5307527----T:  5310132 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5307527----T:  5310132 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5310132----T:  5312737 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310132----T:  5312737 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5312737----T:  5315342 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312737----T:  5315342 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5315342----T:  5317947 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315342----T:  5317947 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5317947----T:  5320552 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317947----T:  5320552 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5320552----T:  5323157 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5320552----T:  5323157 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5323157----T:  5325762 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323157----T:  5325762 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5325762----T:  5328367 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325762----T:  5328367 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5328367----T:  5330972 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5328367----T:  5330972 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5330973----T:  5333578 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5330973----T:  5333578 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5563336----T:  5577827 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(9.784605)
F:  5563948----T:  5566553 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563948----T:  5566553 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5566553----T:  5569158 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566553----T:  5569158 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5569158----T:  5571763 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5569158----T:  5571763 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5571763----T:  5574368 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571763----T:  5574368 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5574369----T:  5576974 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574369----T:  5576974 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577827----T:  5580362 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5580363----T:  5582898 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5805049----T:  6137275 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(224.325455)
F:  5805654----T:  5808259 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805654----T:  5808259 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5808259----T:  5810864 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808259----T:  5810864 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5810864----T:  5813469 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810864----T:  5813469 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5813469----T:  5816074 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813469----T:  5816074 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5816074----T:  5818679 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816074----T:  5818679 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5818679----T:  5821284 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818679----T:  5821284 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5821284----T:  5823889 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821284----T:  5823889 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5823889----T:  5826494 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823889----T:  5826494 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5826494----T:  5829099 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5826494----T:  5829099 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5829099----T:  5831704 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829099----T:  5831704 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5831704----T:  5834309 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831704----T:  5834309 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5834309----T:  5836914 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834309----T:  5836914 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5836914----T:  5839519 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836914----T:  5839519 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5839519----T:  5842124 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5839519----T:  5842124 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5842124----T:  5844729 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842124----T:  5844729 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5844729----T:  5847334 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844729----T:  5847334 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5847334----T:  5849939 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847334----T:  5849939 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5849939----T:  5852544 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849939----T:  5852544 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5852544----T:  5855149 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5852544----T:  5855149 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5855149----T:  5857754 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855149----T:  5857754 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5857754----T:  5860359 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857754----T:  5860359 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5860359----T:  5862964 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860359----T:  5862964 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5862964----T:  5865569 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862964----T:  5865569 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5865569----T:  5868174 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5865569----T:  5868174 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5868174----T:  5870779 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868174----T:  5870779 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5870779----T:  5873384 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870779----T:  5873384 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5873384----T:  5875989 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5873384----T:  5875989 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5875989----T:  5878594 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875989----T:  5878594 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5878594----T:  5881199 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5878594----T:  5881199 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5881199----T:  5883804 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881199----T:  5883804 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5883804----T:  5886409 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5883804----T:  5886409 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5886409----T:  5889014 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886409----T:  5889014 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5889014----T:  5891619 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5889014----T:  5891619 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5891619----T:  5894224 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891619----T:  5894224 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5894224----T:  5896829 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894224----T:  5896829 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5896829----T:  5899434 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896829----T:  5899434 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5899434----T:  5902039 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899434----T:  5902039 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5902039----T:  5904644 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902039----T:  5904644 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5904644----T:  5907249 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904644----T:  5907249 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5907249----T:  5909854 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907249----T:  5909854 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5909854----T:  5912459 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5909854----T:  5912459 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5912459----T:  5915064 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912459----T:  5915064 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5915064----T:  5917669 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915064----T:  5917669 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5917669----T:  5920274 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917669----T:  5920274 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5920274----T:  5922879 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920274----T:  5922879 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5922879----T:  5925484 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5922879----T:  5925484 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5925484----T:  5928089 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925484----T:  5928089 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5928089----T:  5930694 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928089----T:  5930694 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5930694----T:  5933299 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5930694----T:  5933299 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5933299----T:  5935904 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933299----T:  5935904 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5935904----T:  5938509 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5935904----T:  5938509 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5938509----T:  5941114 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5938509----T:  5941114 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5941114----T:  5943719 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941114----T:  5943719 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5943719----T:  5946324 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5943719----T:  5946324 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5946324----T:  5948929 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946324----T:  5948929 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5948929----T:  5951534 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5948929----T:  5951534 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5951534----T:  5954139 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5951534----T:  5954139 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5954139----T:  5956744 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954139----T:  5956744 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5956744----T:  5959349 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5956744----T:  5959349 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5959349----T:  5961954 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959349----T:  5961954 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5961954----T:  5964559 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5961954----T:  5964559 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5964559----T:  5967164 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964559----T:  5967164 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5967164----T:  5969769 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967164----T:  5969769 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5969769----T:  5972374 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5969769----T:  5972374 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5972374----T:  5974979 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972374----T:  5974979 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5974979----T:  5977584 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5974979----T:  5977584 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5977584----T:  5980189 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977584----T:  5980189 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5980189----T:  5982794 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980189----T:  5982794 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5982794----T:  5985399 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5982794----T:  5985399 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5985399----T:  5988004 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985399----T:  5988004 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5988004----T:  5990609 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988004----T:  5990609 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5990609----T:  5993214 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990609----T:  5993214 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5993214----T:  5995819 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993214----T:  5995819 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5995819----T:  5998424 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5995819----T:  5998424 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5998424----T:  6001029 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998424----T:  6001029 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6001029----T:  6003634 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001029----T:  6003634 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6003634----T:  6006239 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003634----T:  6006239 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6006240----T:  6008845 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006240----T:  6008845 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6009037----T:  6011642 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009037----T:  6011642 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6011642----T:  6014247 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011642----T:  6014247 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6014247----T:  6016852 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014247----T:  6016852 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6016852----T:  6019457 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6016852----T:  6019457 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6019457----T:  6022062 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019457----T:  6022062 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6022062----T:  6024667 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022062----T:  6024667 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6024667----T:  6027272 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024667----T:  6027272 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6027272----T:  6029877 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027272----T:  6029877 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6029877----T:  6032482 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029877----T:  6032482 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6032482----T:  6035087 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032482----T:  6035087 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6035087----T:  6037692 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035087----T:  6037692 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6037692----T:  6040297 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037692----T:  6040297 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6040297----T:  6042902 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040297----T:  6042902 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6042902----T:  6045507 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042902----T:  6045507 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6045507----T:  6048112 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045507----T:  6048112 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6048112----T:  6050717 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048112----T:  6050717 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6050717----T:  6053322 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050717----T:  6053322 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6053322----T:  6055927 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053322----T:  6055927 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6055927----T:  6058532 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6055927----T:  6058532 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6058532----T:  6061137 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058532----T:  6061137 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6061137----T:  6063742 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061137----T:  6063742 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6063742----T:  6066347 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063742----T:  6066347 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6066347----T:  6068952 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066347----T:  6068952 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6068952----T:  6071557 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068952----T:  6071557 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6071557----T:  6074162 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6071557----T:  6074162 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6074162----T:  6076767 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074162----T:  6076767 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6076767----T:  6079372 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076767----T:  6079372 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6079372----T:  6081977 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079372----T:  6081977 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6081977----T:  6084582 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081977----T:  6084582 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6084582----T:  6087187 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084582----T:  6087187 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6087187----T:  6089792 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087187----T:  6089792 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089792----T:  6092397 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089792----T:  6092397 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6092397----T:  6095002 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092397----T:  6095002 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6095002----T:  6097607 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095002----T:  6097607 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6097607----T:  6100212 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6097607----T:  6100212 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6100212----T:  6102817 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100212----T:  6102817 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102817----T:  6105422 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102817----T:  6105422 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6105422----T:  6108027 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105422----T:  6108027 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6108027----T:  6110632 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108027----T:  6110632 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6110632----T:  6113237 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6110632----T:  6113237 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6113237----T:  6115842 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113237----T:  6115842 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6115842----T:  6118447 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115842----T:  6118447 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6118447----T:  6121052 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118447----T:  6121052 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6121052----T:  6123657 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121052----T:  6123657 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6123657----T:  6126262 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6123657----T:  6126262 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6126262----T:  6128867 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126262----T:  6128867 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6128867----T:  6131472 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6128867----T:  6131472 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6131473----T:  6134078 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6131473----T:  6134078 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6359425----T:  6376227 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(11.345037)
F:  6360031----T:  6362636 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360031----T:  6362636 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6362636----T:  6365241 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362636----T:  6365241 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365241----T:  6367846 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365241----T:  6367846 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6367846----T:  6370451 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367846----T:  6370451 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6370451----T:  6373056 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370451----T:  6373056 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6373057----T:  6375662 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373057----T:  6375662 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6376227----T:  6378762 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6378763----T:  6381298 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6603449----T:  6826652 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(150.710999)
F:  6603973----T:  6606578 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603973----T:  6606578 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606578----T:  6609183 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606578----T:  6609183 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6609183----T:  6611788 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609183----T:  6611788 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6611788----T:  6614393 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611788----T:  6614393 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6614393----T:  6616998 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6614393----T:  6616998 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6616998----T:  6619603 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616998----T:  6619603 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6619603----T:  6622208 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619603----T:  6622208 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6622208----T:  6624813 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622208----T:  6624813 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6624813----T:  6627418 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624813----T:  6627418 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6627418----T:  6630023 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627418----T:  6630023 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630023----T:  6632628 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630023----T:  6632628 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6632628----T:  6635233 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632628----T:  6635233 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6635233----T:  6637838 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635233----T:  6637838 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6637838----T:  6640443 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637838----T:  6640443 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6640443----T:  6643048 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640443----T:  6643048 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643048----T:  6645653 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643048----T:  6645653 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645653----T:  6648258 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645653----T:  6648258 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648258----T:  6650863 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648258----T:  6650863 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650863----T:  6653468 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650863----T:  6653468 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6653468----T:  6656073 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653468----T:  6656073 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656073----T:  6658678 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656073----T:  6658678 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658678----T:  6661283 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658678----T:  6661283 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661283----T:  6663888 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661283----T:  6663888 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663888----T:  6666493 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663888----T:  6666493 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666493----T:  6669098 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666493----T:  6669098 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669098----T:  6671703 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669098----T:  6671703 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671703----T:  6674308 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671703----T:  6674308 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674308----T:  6676913 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674308----T:  6676913 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6676913----T:  6679518 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676913----T:  6679518 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679518----T:  6682123 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679518----T:  6682123 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682123----T:  6684728 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682123----T:  6684728 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6684728----T:  6687333 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684728----T:  6687333 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6687333----T:  6689938 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6687333----T:  6689938 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6689938----T:  6692543 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689938----T:  6692543 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6692543----T:  6695148 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692543----T:  6695148 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695148----T:  6697753 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695148----T:  6697753 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6697753----T:  6700358 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697753----T:  6700358 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6700358----T:  6702963 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6700358----T:  6702963 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6702963----T:  6705568 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702963----T:  6705568 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6705568----T:  6708173 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705568----T:  6708173 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6708173----T:  6710778 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708173----T:  6710778 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6710778----T:  6713383 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6710778----T:  6713383 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6713383----T:  6715988 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713383----T:  6715988 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6715988----T:  6718593 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6715988----T:  6718593 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6718593----T:  6721198 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6718593----T:  6721198 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6721198----T:  6723803 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721198----T:  6723803 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6723803----T:  6726408 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6723803----T:  6726408 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6726408----T:  6729013 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726408----T:  6729013 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729013----T:  6731618 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729013----T:  6731618 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6731618----T:  6734223 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6731618----T:  6734223 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6734223----T:  6736828 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734223----T:  6736828 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6736828----T:  6739433 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6736828----T:  6739433 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6739433----T:  6742038 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739433----T:  6742038 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742038----T:  6744643 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742038----T:  6744643 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6744643----T:  6747248 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6744643----T:  6747248 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6747248----T:  6749853 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747248----T:  6749853 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6749853----T:  6752458 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749853----T:  6752458 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6752458----T:  6755063 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752458----T:  6755063 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755063----T:  6757668 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755063----T:  6757668 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6757668----T:  6760273 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757668----T:  6760273 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6760273----T:  6762878 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760273----T:  6762878 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6762878----T:  6765483 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6762878----T:  6765483 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6765483----T:  6768088 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765483----T:  6768088 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768088----T:  6770693 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768088----T:  6770693 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6770693----T:  6773298 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770693----T:  6773298 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6773298----T:  6775903 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773298----T:  6775903 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6775903----T:  6778508 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6775903----T:  6778508 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6778508----T:  6781113 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778508----T:  6781113 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781113----T:  6783718 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781113----T:  6783718 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6783718----T:  6786323 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783718----T:  6786323 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6786324----T:  6788929 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786324----T:  6788929 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6789121----T:  6791726 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789121----T:  6791726 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6791726----T:  6794331 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791726----T:  6794331 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6794331----T:  6796936 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794331----T:  6796936 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6796936----T:  6799541 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6796936----T:  6799541 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6799541----T:  6802146 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799541----T:  6802146 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6802146----T:  6804751 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802146----T:  6804751 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6804751----T:  6807356 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804751----T:  6807356 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6807356----T:  6809961 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807356----T:  6809961 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6809961----T:  6812566 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6809961----T:  6812566 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6812566----T:  6815171 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6812566----T:  6815171 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6815171----T:  6817776 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815171----T:  6817776 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6817777----T:  6820382 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817777----T:  6820382 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6821440----T:  6824045 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6821440----T:  6824045 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6824046----T:  6826651 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6824046----T:  6826651 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7048802----T:  7057323 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(5.753545)
F:  7049138----T:  7051743 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7049138----T:  7051743 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7051744----T:  7054349 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051744----T:  7054349 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7054540----T:  7057145 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7054540----T:  7057145 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7057323----T:  7059858 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7059859----T:  7062394 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7284545----T:  7294211 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(6.526671)
F:  7284885----T:  7287490 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7284885----T:  7287490 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7287490----T:  7290095 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7287490----T:  7290095 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7290096----T:  7292701 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7290096----T:  7292701 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7516361----T:  7517424 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.717758)
F:  7517424----T:  7519959 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7519960----T:  7522565 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7519960----T:  7528200 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7530805----T:  7533410 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7530805----T:  7539045 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7541650----T:  7544255 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7541650----T:  7557345 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7559950----T:  7562555 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7559950----T:  7590673 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7593278----T:  7595883 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7593278----T:  7654114 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7656719----T:  7659324 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7656719----T:  7681331 	 St: 0 Sz: 204800 	 Sm: 0 	 T: device_sync(16.618502)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3026240(cycle), 2043.376099(us)
Tot_kernel_exec_time_and_fault_time: 52210250(cycle), 35253.375000(us)
Tot_memcpy_h2d_time: 2668231(cycle), 1801.641479(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 2693581(cycle), 1818.758301(us)
Tot_devicesync_time: 163976(cycle), 110.719788(us)
Tot_writeback_time: 2677940(cycle), 1808.197144(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 2867266(cycle), 1936.033813(us)
GPGPU-Sim: *** exit detected ***
