<!DOCTYPE html>
<html lang="en">
<head>
  
    <title>RISC-V: Fast Scalar strlen() in Assembly :: Terminal</title>
  
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="description" content="In this article, we will go into detail about writting a performance optimized strlen() in RISC-V assembly" />
<meta name="keywords" content="RISC-V, Assembly, strlen" />

  <meta name="robots" content="noodp" />

<link rel="canonical" href="https://strajabot.com/posts/fast-scalar-strlen-riscv/" />


  






  
  
  
  
  
  <link rel="stylesheet" href="https://strajabot.com/styles.css">







  <link rel="shortcut icon" href="https://strajabot.com/img/theme-colors/pink.png">
  <link rel="apple-touch-icon" href="https://strajabot.com/img/theme-colors/pink.png">



<meta name="twitter:card" content="summary" />



<meta property="og:locale" content="en" />
<meta property="og:type" content="article" />
<meta property="og:title" content="RISC-V: Fast Scalar strlen() in Assembly">
<meta property="og:description" content="In this article, we will go into detail about writting a performance optimized strlen() in RISC-V assembly" />
<meta property="og:url" content="https://strajabot.com/posts/fast-scalar-strlen-riscv/" />
<meta property="og:site_name" content="Terminal" />

  
  
  <meta property="og:image" content="https://strajabot.com/">

<meta property="og:image:width" content="1200">
<meta property="og:image:height" content="627">


  <meta property="article:published_time" content="2024-06-21 18:08:40 &#43;0200 CEST" />












</head>
<body class="pink">


<div class="container center headings--one-size">

  <header class="header">
  <div class="header__inner">
    <div class="header__logo">
      <a href="/">
  <div class="logo">
    Strajabot
  </div>
</a>

    </div>
    
      <ul class="menu menu--mobile">
  <li class="menu__trigger">Menu&nbsp;▾</li>
  <li>
    <ul class="menu__dropdown">
      
        
          <li><a href="/about">About</a></li>
        
      
        
          <li><a href="/showcase">Showcase</a></li>
        
      
      
    </ul>
  </li>
</ul>

    
    
  </div>
  
    <nav class="navigation-menu">
  <ul class="navigation-menu__inner menu--desktop">
    
      
        
          <li><a href="/about" >About</a></li>
        
      
        
          <li><a href="/showcase" >Showcase</a></li>
        
      
      
    
  </ul>
</nav>

  
</header>


  <div class="content">
    
<article class="post">
  <h1 class="post-title">
    <a href="https://strajabot.com/posts/fast-scalar-strlen-riscv/">RISC-V: Fast Scalar strlen() in Assembly</a>
  </h1>
  <div class="post-meta"><time class="post-date">2024-06-21</time><span class="post-author">strajabot</span><span class="post-reading-time">9 min read (1884 words)</span></div>

  
    <span class="post-tags">
      
      #<a href="https://strajabot.com/tags/risc-v/">RISC-V</a>&nbsp;
      
      #<a href="https://strajabot.com/tags/assembly/">Assembly</a>&nbsp;
      
      #<a href="https://strajabot.com/tags/gsoc2024/">GSoC2024</a>&nbsp;
      
    </span>
  
  


  

  <div class="post-content"><div>
        <h2 id="introduction">Introduction<a href="#introduction" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>This is the first part of the series of articles I will be doing during my <a href="https://wiki.freebsd.org/SummerOfCode2024Projects/PortAmd64SIMDLibcOptimizationsToRiscv64">Google Summer of Code Project</a>. This project constitutes of writing optimized assembly routines for FreeBSD&rsquo;s libc string functions in RISC-V assembly.</p>
<h2 id="hardware-limitations">Hardware Limitations<a href="#hardware-limitations" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>String functions are commonly used to demonstrate SIMD techinques. Most of the time, these examples use SIMD instructions to achieve a performance improvement. This would be the case for my project too, if it weren&rsquo;t for one problem: Hardware support for the V (Vector operations) extension. Because of this limitation, a decision was made not to use the V extension for the optimizations, so that the improvements can be noticed on a broader spectrum of hardware. The decision was also made to have multiple implementations based on which extensions are supported by the core. This post will only consider instructions that are a part of RV64G (IMA, Zicsr, Zifencei).</p>
<h2 id="swar">SWAR<a href="#swar" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>To mitigate the lack of SIMD instructions we will be using SWAR (SIMD Within A Register) techinques to process more data at a time inside of general purpose registers.</p>
<h2 id="trivial-strlen">Trivial strlen()<a href="#trivial-strlen" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#66d9ef">size_t</span> <span style="color:#a6e22e">strlen</span>(<span style="color:#66d9ef">const</span> <span style="color:#66d9ef">char</span> <span style="color:#f92672">*</span>str) {
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">const</span> <span style="color:#66d9ef">char</span> <span style="color:#f92672">*</span>s;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">for</span> (s <span style="color:#f92672">=</span> str; <span style="color:#f92672">*</span>s; <span style="color:#f92672">++</span>s);
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">return</span> (s <span style="color:#f92672">-</span> str);
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div><p>And, when compiled, this code emits roughly the following assembly</p>
<pre tabindex="0"><code class="language-riscvasm" data-lang="riscvasm">strlen:
        lbu     a5,0(a0)
        beq     a5,zero,.L4
        mv      a5,a0
.L3:
        lbu     a4,1(a5)
        addi    a5,a5,1
        bne     a4,zero,.L3
        sub     a0,a5,a0
        ret
.L4:
        li      a0,0
        ret
</code></pre><p>The example code loads 1 byte (one character) into <code>a5</code> using the <code>lbu</code> (load byte unsigend) instruction. We can increase performance by using the The RISC-V <code>ld</code> (load double word) instruction which can load 8 bytes (eight characters) at at time into a register. However we need to take one thing into consideration:</p>
<h2 id="memory-access-alignment">Memory access alignment<a href="#memory-access-alignment" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>We say that a memory access operation is naturally aligned when the address of the data being accessed is an integer multiple of the size of data being accessed.</p>
<p>Example:</p>
<ul>
<li><code>lb</code> access is always naturally aligned, because <code>address % 1 == 0</code></li>
<li><code>lw</code> access for address <code>0x1004</code> is naturally aligned, because the size of data being accessed is 4 bytes and <code>0x1004 % 4 == 0</code></li>
<li><code>ld</code> access for address <code>0x1004</code> isn&rsquo;t naturally aligned, because the size of data being accessed is 8 bytes and <code>0x1004 % 8 != 0</code></li>
</ul>
<p>Naturally aligned loads and stores are guaranteed to not raise a address-missaligned exception.</p>
<p>Depending on the execution environment, missaligned loads and stores may be implemented in hardware, or emulated in software using an exception handler, or cause a fatal exception. (<a href="https://five-embeddev.com/riscv-user-isa-manual/latest-latex/rv32.html#sec:rv32:ldst">More precise info</a>). Because they might be emulated in software, missaligned accesses may lead to orders of magnitude worse performance then aligned ones.</p>
<p>For the reasons above, we want all loads and stores in our code to be naturally aligned. Because <code>void* str</code> may not be eightbyte aligned, when loading the first eightbyte we first want to align the address. This can easily be done by <code>str_ptr = str &amp; ~0b111</code>. In case  that <code>str_ptr != str</code> the first load is going to load <code>str - str_ptr</code> extra bytes that are before the start of the string. We fill these extra bytes with <code>0xFF</code> to avoid handling the case where they contained a zerobyte. All the following loads are guaranteed to be aligned because the load address will be <code>str_ptr + 8*i</code>.</p>
<p>Now we can start implementing this in assembly:</p>
<pre tabindex="0"><code class="language-riscvasm" data-lang="riscvasm">/*
 * register a0 - void* str
 */
.globl strlen
.type strlen, @function
strlen:
	/* 
	 * register a0 - char* str_start
	 * register a1 - char* str_ptr
	 * register a2 - char[8] iter
	 */

	/* check alignment of str_start */
	andi a1, a0, ~0b111
	ld a2, (a1)
	beq a1, a0, .Lhas_zero

    /* 
     * fill bytes before str_start with 0xFF 
     * to avoid finding zero before str_start
     */
	slli t2, a0, 3
	li t3, -1			# load 0xFFFFFFFFFFFFFFFF
	sll t3, t3, t2		# shift mask by unaligned bytes		
	not t3, t3			# mask bytes before str_start
	or a2, a2, t3		# fill with 0xFF

	/*
     * iteration of has_zero
     */

.Lloop_has_zero:
	ld a2, 8(a1)
	addi a1, a1, 8	# move str_ptr to next eightbyte
.Lhas_zero:
    /*
     * check if a2 contains a zerobyte
     * if no zerobyte found, continue loop
     */

.Lfind_zero:
    /*
     * Find the byte index of first zerobyte in a2
	 */
    ret
</code></pre><p>Now that we have loaded 8 consecutive characters into a register we need to search them for a zero byte. For reasons that will become clear later, we will split this process into two steps:</p>
<ul>
<li>Determining if the register contains a zero byte</li>
<li>Finding the index of the zero byte</li>
</ul>
<h2 id="determining-if-the-register-contains-a-zero-byte">Determining if the register contains a zero byte<a href="#determining-if-the-register-contains-a-zero-byte" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>There is one obvious approach to checking if the register contains a zero byte:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#66d9ef">int</span> <span style="color:#a6e22e">has_zero</span>(<span style="color:#66d9ef">uint64_t</span> value) {
</span></span><span style="display:flex;"><span>    
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">for</span>(<span style="color:#66d9ef">int</span> i<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; i<span style="color:#f92672">&lt;</span><span style="color:#ae81ff">8</span>; i<span style="color:#f92672">++</span>) {
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">if</span>((value <span style="color:#f92672">&amp;</span> <span style="color:#ae81ff">0xFF</span>) <span style="color:#f92672">==</span> <span style="color:#ae81ff">0x00</span>)
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">return</span> true;
</span></span><span style="display:flex;"><span>        value <span style="color:#f92672">&gt;&gt;=</span> <span style="color:#ae81ff">8</span>;
</span></span><span style="display:flex;"><span>    }
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">return</span> false;
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div><p>However we can do much better than this, in fact we can even avoid the for loop and if entirely using the following technique:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#66d9ef">uint64_t</span> <span style="color:#a6e22e">has_zero</span>(<span style="color:#66d9ef">uint64_t</span> value) {
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">return</span> (value <span style="color:#f92672">-</span> <span style="color:#ae81ff">0x0101010101010101ull</span>) <span style="color:#f92672">&amp;</span> <span style="color:#f92672">~</span>value <span style="color:#f92672">&amp;</span> <span style="color:#ae81ff">0x8080808080808080ull</span>;
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div><p>For every byte equal to zero, this function will return the highest bit of that byte equal to 1.
This approach works beacuse of the following:</p>
<ol>
<li>The expression <code>value - 0x0101010101010101ull</code> will set the highest bit for every byte that is either <code>0x00</code> or greater than <code>0x80</code></li>
<li>The expression <code>~value &amp; 0x8080808080808080ull</code> will set the highest bit for every byte whose highest bit was <code>0</code></li>
<li>By and-ing (1) and (2) the return value will have the highest bit of each byte set only when that byte is equal to <code>0x00</code></li>
</ol>
<p>We can check if the eightbyte contains a zero by passing it to <code>has_zero</code> and checking if the return value is non-zero. This can be implemented in assembly like so:</p>
<pre tabindex="0"><code class="language-riscvasm" data-lang="riscvasm">/*
 * register a0 - void* str
 */
.globl strlen
.type strlen, @function
strlen:
	/* 
	 * register a0 - char* str_start
	 * register a1 - char* str_ptr
	 * register a2 - char[8] iter
	 */

    /* load constants for has_zero */
	li t0, 0x0101010101010101
	slli t1, t0, 7				# 0x8080808080808080, avoid li

	/* check alignment of str_start */
	andi a1, a0, ~0b111
	ld a2, (a1)
	beq a1, a0, .Lhas_zero

    /* 
     * fill bytes before str_start with 0xFF 
     * to avoid finding zero before str_start
     */
	slli t2, a0, 3
	li t3, -1			# load 0xFFFFFFFFFFFFFFFF
	sll t3, t3, t2		# shift mask by unaligned bytes		
	not t3, t3			# mask bytes before str_start
	or a2, a2, t3		# fill with 0xFF

    /* iteration of has_zero */
	not t2, a2
	sub a2, a2, t0
	and a2, a2, t2
	and a2, a2, t1

	bnez a2, .Lfind_zero

.Lloop_has_zero:
	ld a2, 8(a1)
	addi a1, a1, 8	# move str_ptr to next eightbyte
.Lhas_zero:
    not t2, a2
	sub a2, a2, t0
	and a2, a2, t2
	and a2, a2, t1

	beqz a2, .Lloop_has_zero

.Lfind_zero:
    /*
     * Find the byte index of first zerobyte in a2
     */
    ret
</code></pre><h2 id="finding-the-index-of-the-zero-byte">Finding the index of the zero byte<a href="#finding-the-index-of-the-zero-byte" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>Now that we have figured out how to check if the eightbyte contains a zero, we need to get the index of that zero byte because that&rsquo;s the end of the string.</p>
<p>The best solution would be to use a instruction that does a <a href="https://en.wikipedia.org/wiki/Find_first_set">bitscan forward</a> so that we can get the index on the first 1 bit and convert that into a byte index. However RV64G doesn&rsquo;t contain such bit manipulation instructions (The B extension does). This means we need to implement this in software.</p>
<p>First we are going to isolate the least significant 1 bit (LS1B). The standard way to isolate it is <code>ls1b = value &amp; -value</code>. After doing this, our register will be left with only one bit set, and that is the highest bit of the first zerobyte. Now we need to map all of the possibilities into the correct byte indexes.</p>
<table>
<thead>
<tr>
<th>VALUE</th>
<th>BYTE INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000000000<strong>8</strong>0</td>
<td>0</td>
</tr>
<tr>
<td>0x000000000000<strong>8</strong>000</td>
<td>1</td>
</tr>
<tr>
<td>0x0000000000<strong>8</strong>00000</td>
<td>2</td>
</tr>
<tr>
<td>0x00000000<strong>8</strong>0000000</td>
<td>3</td>
</tr>
<tr>
<td>0x000000<strong>8</strong>000000000</td>
<td>4</td>
</tr>
<tr>
<td>0x0000<strong>8</strong>00000000000</td>
<td>5</td>
</tr>
<tr>
<td>0x00<strong>8</strong>0000000000000</td>
<td>6</td>
</tr>
<tr>
<td>0x<strong>8</strong>000000000000000</td>
<td>7</td>
</tr>
</tbody>
</table>
<p>There are only 8 posibliites for the values that we need to map into 8 byte indicies. We can make use of the mathematical property of base 2 numbers: <code>number * 2^exp = number &lt;&lt; exp</code> to calculate the byte index.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-c" data-lang="c"><span style="display:flex;"><span><span style="color:#66d9ef">uint64_t</span> <span style="color:#a6e22e">find_zero</span>(<span style="color:#66d9ef">uint64_t</span> value) {
</span></span><span style="display:flex;"><span>    value <span style="color:#f92672">&amp;=</span> <span style="color:#f92672">-</span>value;
</span></span><span style="display:flex;"><span>    value <span style="color:#f92672">&gt;&gt;=</span> <span style="color:#ae81ff">7</span>;
</span></span><span style="display:flex;"><span>    value <span style="color:#f92672">=</span> value <span style="color:#f92672">*</span> <span style="color:#ae81ff">0x0001020304050607ull</span>;
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">return</span> value <span style="color:#f92672">&gt;&gt;</span> <span style="color:#ae81ff">56</span>;
</span></span><span style="display:flex;"><span>}
</span></span></code></pre></div><p>Explanation of the code line by line.</p>
<table>
<thead>
<tr>
<th>Line</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>value &amp;= -value;</td>
<td>Isolate the LS1B to only consider the first zero.</td>
</tr>
<tr>
<td>value &raquo;= 7;</td>
<td>Shift LS1B from <code>8 * byte_idx + 7</code> to <code>8 * byte_idx</code></td>
</tr>
<tr>
<td>value = value * 0x0001020304050607ull;</td>
<td>Multiply with constant to get the byte index in the highest byte utilising the property above.</td>
</tr>
<tr>
<td>return value &raquo; 56;</td>
<td>Return the highest byte.</td>
</tr>
</tbody>
</table>
<p>Now that we understand the algorithm we can complete the implementation.</p>
<h2 id="final-code">Final code<a href="#final-code" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<pre tabindex="0"><code class="language-riscvasm" data-lang="riscvasm">/*
 * register a0 - void* str
 */
.globl strlen
.type strlen, @function
strlen:
	/* 
	 * register a0 - char* str_start
	 * register a1 - char* str_ptr
	 * register a2 - char[8] iter
	 */

    /* load constants for has_zero */
	li t0, 0x0101010101010101
	slli t1, t0, 7				# 0x8080808080808080, avoid li

	/* check alignment of str_start */
	andi a1, a0, ~0b111
	ld a2, (a1)
	beq a1, a0, .Lhas_zero

    /* 
     * fill bytes before str_start with 0xFF 
     * to avoid finding zero before str_start
     */
	slli t2, a0, 3
	li t3, -1			# load 0xFFFFFFFFFFFFFFFF
	sll t3, t3, t2		# shift mask by unaligned bytes		
	not t3, t3			# mask bytes before str_start
	or a2, a2, t3		# fill with 0xFF

    /* iteration of has_zero */
	not t2, a2
	sub a2, a2, t0
	and a2, a2, t2
	and a2, a2, t1

	bnez a2, .Lfind_zero

.Lloop_has_zero:
	ld a2, 8(a1)
	addi a1, a1, 8	# move str_ptr to next eightbyte
.Lhas_zero:
    not t2, a2
	sub a2, a2, t0
	and a2, a2, t2
	and a2, a2, t1

	beqz a2, .Lloop_has_zero

.Lfind_zero:
	neg a3, a2	#a3 = -iter
	and t1, a2, a3		#t1 = (iter &amp; -iter)

	li t0, 0x0001020304050607
	srli t1, t1, 7
	mul	t1, t1, t0
	srli t1, t1, 56

	add a1, a1, t1
	sub a0, a1, a0
    ret
</code></pre><h2 id="performance-metrics">Performance metrics<a href="#performance-metrics" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>Performance was measured on a SiFive Unmatched development board using <a href="https://github.com/clausecker/strperf">strperf</a>.</p>
<ul>
<li>The Trivial implementation was the code from the start of the article compiled using <code>clang</code> with <code>-O2</code></li>
<li>The FreeBSD C base implementation is the <a href="https://github.com/freebsd/freebsd-src/blob/main/lib/libc/string/strlen.c">multiplatfrom implementation</a>. It&rsquo;s used for the kernel, and when a machine dependent implementation doesn&rsquo;t exist.</li>
<li>RISC-V optimized implementation is the one from this article.</li>
</ul>
<pre tabindex="0"><code>| In B/s  | Trivial impl                    | FreeBSD base impl                         | RISC-V optimized impl                  |
|---------|---------------------------------|-------------------------------------------|----------------------------------------|
| Short   |                    216.5Mi ± 0% | 220.3Mi ± 14%         ~ (p=0.446 n=20+21) |  296.8Mi ± 0%   +37.12% (p=0.000 n=20) |
| Mid     |                    284.8Mi ± 0% | 477.6Mi ±  3%   +67.67% (p=0.000 n=20+21) |  621.3Mi ± 0%  +118.11% (p=0.000 n=20) |
| Long    |                    318.6Mi ± 1% | 956.9Mi ±  0%  +200.38% (p=0.000 n=20+21) | 1076.7Mi ± 0%  +237.99% (p=0.000 n=20) |
| geomean |                    269.8Mi      | 465.2Mi         +72.42%                   |  583.4Mi       +116.22%                |
</code></pre><h2 id="further-optimizations">Further optimizations<a href="#further-optimizations" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<p>For further optimization, the main loop can possibly be unrolled. Also in the current implementation there is at least one istruction to be saved for anyone that can find it ;)</p>
<h2 id="further-reading">Further Reading<a href="#further-reading" class="hanchor" ariaLabel="Anchor">&#8983;</a> </h2>
<ul>
<li><a href="https://summerofcode.withgoogle.com/">Google Summer of Code</a></li>
<li><a href="https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf">RISC-V User ISA</a></li>
<li><a href="https://five-embeddev.com/quickref/instructions.html#-rv64">RISC-V Instruction Quick Reference</a></li>
<li><a href="https://mcyoung.xyz/2023/11/27/simd-base64/">Designing a SIMD Algorithm from Scratch</a></li>
</ul>

      </div></div>

  
    
<div class="pagination">
    <div class="pagination__title">
        <span class="pagination__title-h">Read other posts</span>
        <hr />
    </div>
    <div class="pagination__buttons">
        
        
        <span class="button next">
            <a href="https://strajabot.com/posts/kernel-concurrency-riscv/">
                <span class="button__text">RISC-V: Managing concurrency using spinlocks</span>
                <span class="button__icon">→</span>
            </a>
        </span>
        
    </div>
</div>

  

  
    

  
</article>

  </div>

  
    <footer class="footer">
  <div class="footer__inner">
    
      <div class="copyright">
        <span>© 2024 Powered by <a href="https://gohugo.io">Hugo</a></span>
    
      <span>:: <a href="https://github.com/panr/hugo-theme-terminal" target="_blank">Theme</a> made by <a href="https://github.com/panr" target="_blank">panr</a></span>
      </div>
  </div>
</footer>






<script type="text/javascript" src="/bundle.min.js"></script>





  
</div>

</body>
</html>
