FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"JTAG_TMS";
2"JTAG_TCK";
3"GND\G";
4"EXT_TRIG<8>";
5"V3P3\G";
6"V3P3\G";
7"GND\G";
8"VCC\G";
9"READ_CNTRL_REG_BIT";
10"GPIO2";
11"I2C_SCL";
12"FPGA_DONE";
13"JX1_SE_1";
14"GENERIC_DELAY_IN";
15"JTAG_TDI";
16"GPIO0";
17"PWR_GOOD";
18"GENERIC_DELAY_OUT";
19"CAEN_DATA_RDY";
20"JX2_SE_0";
21"LE<0>";
22"DATA";
23"CLK";
24"TELLIE_PULSE";
25"GT";
26"MTCA_MIMIC_TRIG2";
27"MTCA_MIMIC_TRIG1";
28"MTCA_MIMIC_DATA_RDY";
29"SYNC";
30"SYNC24";
31"CNTRL_RDY";
32"VCC\G";
33"I2C_SDA";
34"LE<1>";
35"LE<2>";
36"VBAT";
37"PWR_EN";
38"JTAG_TDO";
39"EXT_TRIG<6>";
40"EXT_TRIG<5>";
41"EXT_TRIG<3>";
42"EXT_TRIG<2>";
43"JX1_GUIDE_PIN2";
44"EXT_TRIG<15>";
45"EXT_TRIG<12>";
46"V3P3\G";
47"EXT_TRIG<10>";
48"EXT_TRIG<11>";
49"EXT_TRIG<9>";
50"EXT_TRIG<13>";
51"EXT_TRIG<14>";
52"JX1_SE_)";
53"TELLIE_PRE_DELAY";
54"JX1_GUIDE_PIN1";
55"JX2_GUIDE_PIN2";
56"JX2_GUIDE_PIN1";
57"SMELLIE_PRE_DELAY";
58"EXT_TRIG<1>";
59"CLK100_IN";
60"EXT_TRIG<0>";
61"VCC\G";
62"VCC\G";
63"RESET_CLK";
64"EXT_TRIG<7>";
65"EXT_TRIG<4>";
66"VCC\G";
67"TUBII_RT_OUT";
68"GPIO5";
69"GPIO1";
70"CNTRL_REG_CHK";
71"VCCIO_EN_O";
72"GPIO3";
73"V3P3\G";
74"SPKR";
75"SMELLIE_DELAY";
76"TELLIE_DELAY";
77"SMELLIE_PULSE";
78"CARRIER_SRST#";
79"CLOCKS_DATA_RDY";
80"GENERIC_PULSE";
81"GPIO4";
82"INIT#";
83"BCKP_CLK_IN_USE";
84"JX2_SE_1";
85"SCALER<4>";
86"SCALER<5>";
87"SCALER<6>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"54;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"73;
"76"
$PN"76"0;
"78"
$PN"78"73;
"74"
$PN"74"0;
"72"
$PN"72"3;
"70"
$PN"70"0;
"66"
$PN"66"3;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"62;
"58"
$PN"58"62;
"56"
$PN"56"0;
"52"
$PN"52"3;
"50"
$PN"50"76;
"54"
$PN"54"75;
"48"
$PN"48"77;
"46"
$PN"46"3;
"42"
$PN"42"74;
"40"
$PN"40"3;
"44"
$PN"44"24;
"38"
$PN"38"23;
"36"
$PN"36"22;
"34"
$PN"34"3;
"32"
$PN"32"28;
"30"
$PN"30"27;
"28"
$PN"28"3;
"26"
$PN"26"26;
"24"
$PN"24"25;
"22"
$PN"22"3;
"20"
$PN"20"29;
"18"
$PN"18"30;
"16"
$PN"16"3;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"13;
"8"
$PN"8"12;
"6"
$PN"6"78;
"4"
$PN"4"15;
"2"
$PN"2"1;
"101"
$PN"101"43;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"44;
"81"
$PN"81"45;
"79"
$PN"79"46;
"75"
$PN"75"50;
"77"
$PN"77"3;
"73"
$PN"73"51;
"71"
$PN"71"3;
"69"
$PN"69"48;
"65"
$PN"65"3;
"67"
$PN"67"4;
"63"
$PN"63"49;
"61"
$PN"61"47;
"59"
$PN"59"61;
"57"
$PN"57"61;
"55"
$PN"55"35;
"51"
$PN"51"3;
"49"
$PN"49"21;
"53"
$PN"53"34;
"47"
$PN"47"0;
"45"
$PN"45"3;
"41"
$PN"41"0;
"39"
$PN"39"3;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"3;
"31"
$PN"31"14;
"29"
$PN"29"0;
"27"
$PN"27"3;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"3;
"19"
$PN"19"53;
"15"
$PN"15"3;
"17"
$PN"17"57;
"13"
$PN"13"0;
"9"
$PN"9"52;
"11"
$PN"11"0;
"5"
$PN"5"37;
"7"
$PN"7"36;
"3"
$PN"3"38;
"1"
$PN"1"2;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"74;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"56;
"100"
$PN"100"0;
"96"
$PN"96"7;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"7;
"88"
$PN"88"0;
"84"
$PN"84"58;
"82"
$PN"82"42;
"80"
$PN"80"5;
"76"
$PN"76"41;
"78"
$PN"78"5;
"74"
$PN"74"60;
"72"
$PN"72"7;
"70"
$PN"70"40;
"66"
$PN"66"7;
"68"
$PN"68"39;
"64"
$PN"64"64;
"62"
$PN"62"65;
"60"
$PN"60"66;
"58"
$PN"58"66;
"56"
$PN"56"0;
"52"
$PN"52"7;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"7;
"42"
$PN"42"0;
"40"
$PN"40"7;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"31;
"34"
$PN"34"7;
"32"
$PN"32"9;
"30"
$PN"30"70;
"28"
$PN"28"7;
"26"
$PN"26"86;
"24"
$PN"24"87;
"22"
$PN"22"7;
"20"
$PN"20"85;
"18"
$PN"18"67;
"16"
$PN"16"7;
"14"
$PN"14"84;
"12"
$PN"12"32;
"10"
$PN"10"71;
"8"
$PN"8"68;
"6"
$PN"6"72;
"4"
$PN"4"69;
"2"
$PN"2"33;
"101"
$PN"101"55;
"99"
$PN"99"0;
"95"
$PN"95"7;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"7;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"6;
"75"
$PN"75"0;
"77"
$PN"77"7;
"73"
$PN"73"0;
"71"
$PN"71"7;
"69"
$PN"69"0;
"65"
$PN"65"7;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"8;
"57"
$PN"57"8;
"55"
$PN"55"0;
"51"
$PN"51"7;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"63;
"45"
$PN"45"7;
"41"
$PN"41"59;
"39"
$PN"39"7;
"43"
$PN"43"83;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"7;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"7;
"25"
$PN"25"79;
"23"
$PN"23"18;
"21"
$PN"21"7;
"19"
$PN"19"80;
"15"
$PN"15"7;
"17"
$PN"17"19;
"13"
$PN"13"20;
"9"
$PN"9"82;
"11"
$PN"11"17;
"5"
$PN"5"10;
"7"
$PN"7"81;
"3"
$PN"3"16;
"1"
$PN"1"11;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"85;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"58;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"83;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"87;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"INPORT"
"1","(700,3175)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(700,3125)","2","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
END.
