// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _deconvolution_HH_
#define _deconvolution_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct deconvolution : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > kernel_V_address0;
    sc_out< sc_logic > kernel_V_ce0;
    sc_in< sc_lv<8> > kernel_V_q0;
    sc_out< sc_lv<11> > kernel_V_address1;
    sc_out< sc_logic > kernel_V_ce1;
    sc_in< sc_lv<8> > kernel_V_q1;
    sc_out< sc_lv<11> > ifeat_V_address0;
    sc_out< sc_logic > ifeat_V_ce0;
    sc_in< sc_lv<8> > ifeat_V_q0;
    sc_out< sc_lv<13> > ofeat_V_address0;
    sc_out< sc_logic > ofeat_V_ce0;
    sc_out< sc_logic > ofeat_V_we0;
    sc_out< sc_lv<8> > ofeat_V_d0;
    sc_out< sc_lv<13> > ofeat_V_address1;
    sc_out< sc_logic > ofeat_V_ce1;
    sc_out< sc_logic > ofeat_V_we1;
    sc_out< sc_lv<8> > ofeat_V_d1;


    // Module declarations
    deconvolution(sc_module_name name);
    SC_HAS_PROCESS(deconvolution);

    ~deconvolution();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > oc_reg_307;
    sc_signal< sc_lv<8> > grp_fu_318_p2;
    sc_signal< sc_lv<8> > reg_329;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_5_reg_892;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > grp_fu_324_p2;
    sc_signal< sc_lv<8> > reg_335;
    sc_signal< sc_lv<8> > indvar_flatten_next_fu_347_p2;
    sc_signal< sc_lv<8> > indvar_flatten_next_reg_817;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > id_cast4_mid2_v_fu_373_p3;
    sc_signal< sc_lv<4> > id_cast4_mid2_v_reg_822;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_341_p2;
    sc_signal< sc_lv<9> > id_cast4_mid2_cast_fu_381_p1;
    sc_signal< sc_lv<9> > id_cast4_mid2_cast_reg_827;
    sc_signal< sc_lv<10> > ir_cast3_cast1_fu_397_p1;
    sc_signal< sc_lv<10> > ir_cast3_cast1_reg_832;
    sc_signal< sc_lv<13> > tmp_10_cast_fu_411_p3;
    sc_signal< sc_lv<13> > tmp_10_cast_reg_837;
    sc_signal< sc_lv<5> > ir_1_fu_419_p2;
    sc_signal< sc_lv<5> > ir_1_reg_842;
    sc_signal< sc_lv<10> > p_or_1_cast_cast_fu_425_p1;
    sc_signal< sc_lv<10> > p_or_1_cast_cast_reg_847;
    sc_signal< sc_lv<10> > p_or_2_cast_cast_fu_435_p1;
    sc_signal< sc_lv<10> > p_or_2_cast_cast_reg_852;
    sc_signal< sc_lv<1> > tmp_3_fu_439_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > ic_1_fu_445_p2;
    sc_signal< sc_lv<5> > ic_1_reg_861;
    sc_signal< sc_lv<14> > ic_cast2_cast1_fu_451_p1;
    sc_signal< sc_lv<14> > ic_cast2_cast1_reg_866;
    sc_signal< sc_lv<11> > ifeat_V_addr_reg_873;
    sc_signal< sc_lv<14> > p_oc_0_1_cast_cast_fu_469_p1;
    sc_signal< sc_lv<14> > p_oc_0_1_cast_cast_reg_878;
    sc_signal< sc_lv<14> > p_oc_0_2_cast_cast_fu_479_p1;
    sc_signal< sc_lv<14> > p_oc_0_2_cast_cast_reg_885;
    sc_signal< sc_lv<1> > tmp_5_fu_483_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_5_reg_892;
    sc_signal< sc_lv<5> > oc_1_fu_489_p2;
    sc_signal< sc_lv<5> > oc_1_reg_896;
    sc_signal< sc_lv<12> > tmp_11_fu_524_p2;
    sc_signal< sc_lv<12> > tmp_11_reg_901;
    sc_signal< sc_lv<10> > tmp_22_fu_559_p2;
    sc_signal< sc_lv<10> > tmp_22_reg_918;
    sc_signal< sc_lv<10> > tmp_23_fu_585_p2;
    sc_signal< sc_lv<10> > tmp_23_reg_935;
    sc_signal< sc_lv<8> > ifeat_V_load_reg_941;
    sc_signal< sc_lv<14> > tmp_25_fu_627_p2;
    sc_signal< sc_lv<14> > tmp_25_reg_957;
    sc_signal< sc_lv<10> > tmp_29_fu_681_p2;
    sc_signal< sc_lv<10> > tmp_29_reg_973;
    sc_signal< sc_lv<10> > tmp_35_fu_685_p2;
    sc_signal< sc_lv<10> > tmp_35_reg_979;
    sc_signal< sc_lv<14> > tmp_31_fu_727_p2;
    sc_signal< sc_lv<14> > tmp_31_reg_995;
    sc_signal< sc_lv<14> > tmp_37_fu_780_p2;
    sc_signal< sc_lv<14> > tmp_37_reg_1000;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<8> > indvar_flatten_reg_263;
    sc_signal< sc_lv<4> > id_reg_274;
    sc_signal< sc_lv<5> > ir_reg_285;
    sc_signal< sc_lv<5> > ic_reg_296;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<5> > oc_phi_fu_311_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > tmp_11_cast_fu_464_p1;
    sc_signal< sc_lv<32> > tmp_16_cast_fu_530_p1;
    sc_signal< sc_lv<32> > tmp_17_cast_fu_570_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > tmp_18_cast_fu_580_p1;
    sc_signal< sc_lv<32> > tmp_19_cast_fu_594_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > tmp_20_cast_fu_604_p1;
    sc_signal< sc_lv<32> > tmp_32_cast_fu_638_p1;
    sc_signal< sc_lv<32> > tmp_21_cast_fu_648_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > tmp_22_cast_fu_658_p1;
    sc_signal< sc_lv<32> > tmp_33_cast_fu_667_p1;
    sc_signal< sc_lv<32> > tmp_34_cast_fu_676_p1;
    sc_signal< sc_lv<32> > tmp_23_cast_fu_694_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<32> > tmp_24_cast_fu_704_p1;
    sc_signal< sc_lv<32> > tmp_39_cast_fu_738_p1;
    sc_signal< sc_lv<32> > tmp_40_cast_fu_748_p1;
    sc_signal< sc_lv<32> > tmp_41_cast_fu_757_p1;
    sc_signal< sc_lv<32> > tmp_46_cast_fu_791_p1;
    sc_signal< sc_lv<32> > tmp_47_cast_fu_800_p1;
    sc_signal< sc_lv<32> > tmp_48_cast_fu_809_p1;
    sc_signal< sc_lv<8> > grp_fu_318_p0;
    sc_signal< sc_lv<8> > grp_fu_318_p1;
    sc_signal< sc_lv<8> > grp_fu_324_p0;
    sc_signal< sc_lv<1> > tmp_1_8_fu_359_p2;
    sc_signal< sc_lv<4> > id_1_fu_353_p2;
    sc_signal< sc_lv<8> > tmp_fu_385_p3;
    sc_signal< sc_lv<5> > ir_mid2_fu_365_p3;
    sc_signal< sc_lv<9> > ir_cast3_cast_fu_401_p1;
    sc_signal< sc_lv<9> > tmp_2_cast_fu_393_p1;
    sc_signal< sc_lv<9> > tmp_8_fu_405_p2;
    sc_signal< sc_lv<5> > p_or_2_fu_429_p2;
    sc_signal< sc_lv<13> > ic_cast2_cast_fu_455_p1;
    sc_signal< sc_lv<13> > tmp_2_fu_459_p2;
    sc_signal< sc_lv<5> > p_oc_0_2_fu_473_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_495_p3;
    sc_signal< sc_lv<9> > tmp_13_cast_fu_503_p1;
    sc_signal< sc_lv<9> > tmp_10_fu_507_p2;
    sc_signal< sc_lv<12> > p_shl8_cast_fu_516_p3;
    sc_signal< sc_lv<12> > tmp_14_cast_fu_512_p1;
    sc_signal< sc_lv<9> > tmp_20_fu_535_p3;
    sc_signal< sc_lv<6> > tmp_21_fu_547_p3;
    sc_signal< sc_lv<10> > p_shl6_cast_fu_543_p1;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_555_p1;
    sc_signal< sc_lv<12> > tmp_12_fu_565_p2;
    sc_signal< sc_lv<12> > tmp_13_fu_575_p2;
    sc_signal< sc_lv<12> > tmp_14_fu_589_p2;
    sc_signal< sc_lv<12> > tmp_15_fu_599_p2;
    sc_signal< sc_lv<11> > tmp_24_fu_616_p3;
    sc_signal< sc_lv<14> > p_shl4_cast_fu_609_p3;
    sc_signal< sc_lv<14> > p_shl5_cast_fu_623_p1;
    sc_signal< sc_lv<14> > tmp_26_fu_633_p2;
    sc_signal< sc_lv<12> > tmp_16_fu_643_p2;
    sc_signal< sc_lv<12> > tmp_17_fu_653_p2;
    sc_signal< sc_lv<14> > tmp_27_fu_663_p2;
    sc_signal< sc_lv<14> > tmp_28_fu_672_p2;
    sc_signal< sc_lv<12> > tmp_18_fu_689_p2;
    sc_signal< sc_lv<12> > tmp_19_fu_699_p2;
    sc_signal< sc_lv<11> > tmp_30_fu_716_p3;
    sc_signal< sc_lv<14> > p_shl2_cast_fu_709_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_723_p1;
    sc_signal< sc_lv<14> > tmp_32_fu_733_p2;
    sc_signal< sc_lv<14> > tmp_33_fu_743_p2;
    sc_signal< sc_lv<14> > tmp_34_fu_753_p2;
    sc_signal< sc_lv<11> > tmp_36_fu_769_p3;
    sc_signal< sc_lv<14> > p_shl_cast_fu_762_p3;
    sc_signal< sc_lv<14> > p_shl1_cast_fu_776_p1;
    sc_signal< sc_lv<14> > tmp_38_fu_786_p2;
    sc_signal< sc_lv<14> > tmp_39_fu_796_p2;
    sc_signal< sc_lv<14> > tmp_40_fu_805_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage4;
    static const sc_lv<9> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<12> ap_const_lv12_3;
    static const sc_lv<12> ap_const_lv12_4;
    static const sc_lv<12> ap_const_lv12_5;
    static const sc_lv<12> ap_const_lv12_6;
    static const sc_lv<12> ap_const_lv12_7;
    static const sc_lv<12> ap_const_lv12_8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage1_iter1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_341_p2();
    void thread_grp_fu_318_p0();
    void thread_grp_fu_318_p1();
    void thread_grp_fu_318_p2();
    void thread_grp_fu_324_p0();
    void thread_grp_fu_324_p2();
    void thread_ic_1_fu_445_p2();
    void thread_ic_cast2_cast1_fu_451_p1();
    void thread_ic_cast2_cast_fu_455_p1();
    void thread_id_1_fu_353_p2();
    void thread_id_cast4_mid2_cast_fu_381_p1();
    void thread_id_cast4_mid2_v_fu_373_p3();
    void thread_ifeat_V_address0();
    void thread_ifeat_V_ce0();
    void thread_indvar_flatten_next_fu_347_p2();
    void thread_ir_1_fu_419_p2();
    void thread_ir_cast3_cast1_fu_397_p1();
    void thread_ir_cast3_cast_fu_401_p1();
    void thread_ir_mid2_fu_365_p3();
    void thread_kernel_V_address0();
    void thread_kernel_V_address1();
    void thread_kernel_V_ce0();
    void thread_kernel_V_ce1();
    void thread_oc_1_fu_489_p2();
    void thread_oc_phi_fu_311_p4();
    void thread_ofeat_V_address0();
    void thread_ofeat_V_address1();
    void thread_ofeat_V_ce0();
    void thread_ofeat_V_ce1();
    void thread_ofeat_V_d0();
    void thread_ofeat_V_d1();
    void thread_ofeat_V_we0();
    void thread_ofeat_V_we1();
    void thread_p_oc_0_1_cast_cast_fu_469_p1();
    void thread_p_oc_0_2_cast_cast_fu_479_p1();
    void thread_p_oc_0_2_fu_473_p2();
    void thread_p_or_1_cast_cast_fu_425_p1();
    void thread_p_or_2_cast_cast_fu_435_p1();
    void thread_p_or_2_fu_429_p2();
    void thread_p_shl1_cast_fu_776_p1();
    void thread_p_shl2_cast_fu_709_p3();
    void thread_p_shl3_cast_fu_723_p1();
    void thread_p_shl4_cast_fu_609_p3();
    void thread_p_shl5_cast_fu_623_p1();
    void thread_p_shl6_cast_fu_543_p1();
    void thread_p_shl7_cast_fu_555_p1();
    void thread_p_shl8_cast_fu_516_p3();
    void thread_p_shl_cast_fu_762_p3();
    void thread_tmp_10_cast_fu_411_p3();
    void thread_tmp_10_fu_507_p2();
    void thread_tmp_11_cast_fu_464_p1();
    void thread_tmp_11_fu_524_p2();
    void thread_tmp_12_fu_565_p2();
    void thread_tmp_13_cast_fu_503_p1();
    void thread_tmp_13_fu_575_p2();
    void thread_tmp_14_cast_fu_512_p1();
    void thread_tmp_14_fu_589_p2();
    void thread_tmp_15_fu_599_p2();
    void thread_tmp_16_cast_fu_530_p1();
    void thread_tmp_16_fu_643_p2();
    void thread_tmp_17_cast_fu_570_p1();
    void thread_tmp_17_fu_653_p2();
    void thread_tmp_18_cast_fu_580_p1();
    void thread_tmp_18_fu_689_p2();
    void thread_tmp_19_cast_fu_594_p1();
    void thread_tmp_19_fu_699_p2();
    void thread_tmp_1_8_fu_359_p2();
    void thread_tmp_20_cast_fu_604_p1();
    void thread_tmp_20_fu_535_p3();
    void thread_tmp_21_cast_fu_648_p1();
    void thread_tmp_21_fu_547_p3();
    void thread_tmp_22_cast_fu_658_p1();
    void thread_tmp_22_fu_559_p2();
    void thread_tmp_23_cast_fu_694_p1();
    void thread_tmp_23_fu_585_p2();
    void thread_tmp_24_cast_fu_704_p1();
    void thread_tmp_24_fu_616_p3();
    void thread_tmp_25_fu_627_p2();
    void thread_tmp_26_fu_633_p2();
    void thread_tmp_27_fu_663_p2();
    void thread_tmp_28_fu_672_p2();
    void thread_tmp_29_fu_681_p2();
    void thread_tmp_2_cast_fu_393_p1();
    void thread_tmp_2_fu_459_p2();
    void thread_tmp_30_fu_716_p3();
    void thread_tmp_31_fu_727_p2();
    void thread_tmp_32_cast_fu_638_p1();
    void thread_tmp_32_fu_733_p2();
    void thread_tmp_33_cast_fu_667_p1();
    void thread_tmp_33_fu_743_p2();
    void thread_tmp_34_cast_fu_676_p1();
    void thread_tmp_34_fu_753_p2();
    void thread_tmp_35_fu_685_p2();
    void thread_tmp_36_fu_769_p3();
    void thread_tmp_37_fu_780_p2();
    void thread_tmp_38_fu_786_p2();
    void thread_tmp_39_cast_fu_738_p1();
    void thread_tmp_39_fu_796_p2();
    void thread_tmp_3_fu_439_p2();
    void thread_tmp_40_cast_fu_748_p1();
    void thread_tmp_40_fu_805_p2();
    void thread_tmp_41_cast_fu_757_p1();
    void thread_tmp_46_cast_fu_791_p1();
    void thread_tmp_47_cast_fu_800_p1();
    void thread_tmp_48_cast_fu_809_p1();
    void thread_tmp_5_fu_483_p2();
    void thread_tmp_8_fu_405_p2();
    void thread_tmp_9_fu_495_p3();
    void thread_tmp_fu_385_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
