// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _classify_HH_
#define _classify_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "load_data55.h"
#include "compute_class.h"
#include "Block_proc.h"
#include "classify_x_local_0iy.h"
#include "fifo_w24_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "classify_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct classify : public sc_module {
    // Port declarations 29
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_in< sc_lv<1> > in_stream_TID;
    sc_in< sc_lv<1> > in_stream_TDEST;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;


    // Module declarations
    classify(sc_module_name name);
    SC_HAS_PROCESS(classify);

    ~classify();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    classify_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* classify_control_s_axi_U;
    classify_x_local_0iy* x_local_0_V_U;
    classify_x_local_0iy* x_local_1_V_U;
    classify_x_local_0iy* x_local_2_V_U;
    classify_x_local_0iy* x_local_3_V_U;
    classify_x_local_0iy* x_local_4_V_U;
    classify_x_local_0iy* x_local_5_V_U;
    classify_x_local_0iy* x_local_6_V_U;
    classify_x_local_0iy* x_local_7_V_U;
    classify_x_local_0iy* x_local_8_V_U;
    classify_x_local_0iy* x_local_9_V_U;
    classify_x_local_0iy* x_local_10_V_U;
    classify_x_local_0iy* x_local_11_V_U;
    classify_x_local_0iy* x_local_12_V_U;
    classify_x_local_0iy* x_local_13_V_U;
    classify_x_local_0iy* x_local_14_V_U;
    classify_x_local_0iy* x_local_15_V_U;
    load_data55* load_data55_U0;
    compute_class* compute_class_U0;
    Block_proc* Block_proc_U0;
    fifo_w24_d2_A* x_norm_in_V_c_U;
    fifo_w32_d2_A* res_internal_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<24> > x_norm_in_V;
    sc_signal< sc_lv<8> > x_local_0_V_i_q0;
    sc_signal< sc_lv<8> > x_local_0_V_t_q0;
    sc_signal< sc_lv<8> > x_local_1_V_i_q0;
    sc_signal< sc_lv<8> > x_local_1_V_t_q0;
    sc_signal< sc_lv<8> > x_local_2_V_i_q0;
    sc_signal< sc_lv<8> > x_local_2_V_t_q0;
    sc_signal< sc_lv<8> > x_local_3_V_i_q0;
    sc_signal< sc_lv<8> > x_local_3_V_t_q0;
    sc_signal< sc_lv<8> > x_local_4_V_i_q0;
    sc_signal< sc_lv<8> > x_local_4_V_t_q0;
    sc_signal< sc_lv<8> > x_local_5_V_i_q0;
    sc_signal< sc_lv<8> > x_local_5_V_t_q0;
    sc_signal< sc_lv<8> > x_local_6_V_i_q0;
    sc_signal< sc_lv<8> > x_local_6_V_t_q0;
    sc_signal< sc_lv<8> > x_local_7_V_i_q0;
    sc_signal< sc_lv<8> > x_local_7_V_t_q0;
    sc_signal< sc_lv<8> > x_local_8_V_i_q0;
    sc_signal< sc_lv<8> > x_local_8_V_t_q0;
    sc_signal< sc_lv<8> > x_local_9_V_i_q0;
    sc_signal< sc_lv<8> > x_local_9_V_t_q0;
    sc_signal< sc_lv<8> > x_local_10_V_i_q0;
    sc_signal< sc_lv<8> > x_local_10_V_t_q0;
    sc_signal< sc_lv<8> > x_local_11_V_i_q0;
    sc_signal< sc_lv<8> > x_local_11_V_t_q0;
    sc_signal< sc_lv<8> > x_local_12_V_i_q0;
    sc_signal< sc_lv<8> > x_local_12_V_t_q0;
    sc_signal< sc_lv<8> > x_local_13_V_i_q0;
    sc_signal< sc_lv<8> > x_local_13_V_t_q0;
    sc_signal< sc_lv<8> > x_local_14_V_i_q0;
    sc_signal< sc_lv<8> > x_local_14_V_t_q0;
    sc_signal< sc_lv<8> > x_local_15_V_i_q0;
    sc_signal< sc_lv<8> > x_local_15_V_t_q0;
    sc_signal< sc_logic > load_data55_U0_ap_start;
    sc_signal< sc_logic > load_data55_U0_ap_done;
    sc_signal< sc_logic > load_data55_U0_ap_continue;
    sc_signal< sc_logic > load_data55_U0_ap_idle;
    sc_signal< sc_logic > load_data55_U0_ap_ready;
    sc_signal< sc_logic > load_data55_U0_in_stream_TREADY;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_0_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_0_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_0_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_0_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_1_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_1_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_1_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_1_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_2_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_2_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_2_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_2_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_3_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_3_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_3_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_3_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_4_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_4_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_4_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_4_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_5_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_5_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_5_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_5_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_6_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_6_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_6_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_6_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_7_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_7_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_7_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_7_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_8_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_8_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_8_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_8_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_9_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_9_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_9_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_9_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_10_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_10_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_10_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_10_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_11_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_11_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_11_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_11_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_12_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_12_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_12_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_12_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_13_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_13_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_13_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_13_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_14_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_14_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_14_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_14_V_d0;
    sc_signal< sc_lv<6> > load_data55_U0_x_local_15_V_address0;
    sc_signal< sc_logic > load_data55_U0_x_local_15_V_ce0;
    sc_signal< sc_logic > load_data55_U0_x_local_15_V_we0;
    sc_signal< sc_lv<8> > load_data55_U0_x_local_15_V_d0;
    sc_signal< sc_lv<24> > load_data55_U0_x_norm_in_V_out_din;
    sc_signal< sc_logic > load_data55_U0_x_norm_in_V_out_write;
    sc_signal< sc_logic > ap_channel_done_x_local_15_V;
    sc_signal< sc_logic > load_data55_U0_x_local_15_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_15_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_15_V;
    sc_signal< sc_logic > ap_channel_done_x_local_14_V;
    sc_signal< sc_logic > load_data55_U0_x_local_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_14_V;
    sc_signal< sc_logic > ap_channel_done_x_local_13_V;
    sc_signal< sc_logic > load_data55_U0_x_local_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_13_V;
    sc_signal< sc_logic > ap_channel_done_x_local_12_V;
    sc_signal< sc_logic > load_data55_U0_x_local_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_12_V;
    sc_signal< sc_logic > ap_channel_done_x_local_11_V;
    sc_signal< sc_logic > load_data55_U0_x_local_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_11_V;
    sc_signal< sc_logic > ap_channel_done_x_local_10_V;
    sc_signal< sc_logic > load_data55_U0_x_local_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_10_V;
    sc_signal< sc_logic > ap_channel_done_x_local_9_V;
    sc_signal< sc_logic > load_data55_U0_x_local_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_9_V;
    sc_signal< sc_logic > ap_channel_done_x_local_8_V;
    sc_signal< sc_logic > load_data55_U0_x_local_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_8_V;
    sc_signal< sc_logic > ap_channel_done_x_local_7_V;
    sc_signal< sc_logic > load_data55_U0_x_local_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_7_V;
    sc_signal< sc_logic > ap_channel_done_x_local_6_V;
    sc_signal< sc_logic > load_data55_U0_x_local_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_6_V;
    sc_signal< sc_logic > ap_channel_done_x_local_5_V;
    sc_signal< sc_logic > load_data55_U0_x_local_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_5_V;
    sc_signal< sc_logic > ap_channel_done_x_local_4_V;
    sc_signal< sc_logic > load_data55_U0_x_local_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_4_V;
    sc_signal< sc_logic > ap_channel_done_x_local_3_V;
    sc_signal< sc_logic > load_data55_U0_x_local_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_3_V;
    sc_signal< sc_logic > ap_channel_done_x_local_2_V;
    sc_signal< sc_logic > load_data55_U0_x_local_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_2_V;
    sc_signal< sc_logic > ap_channel_done_x_local_1_V;
    sc_signal< sc_logic > load_data55_U0_x_local_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_1_V;
    sc_signal< sc_logic > ap_channel_done_x_local_0_V;
    sc_signal< sc_logic > load_data55_U0_x_local_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_x_local_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_x_local_0_V;
    sc_signal< sc_logic > compute_class_U0_ap_start;
    sc_signal< sc_logic > compute_class_U0_ap_done;
    sc_signal< sc_logic > compute_class_U0_ap_continue;
    sc_signal< sc_logic > compute_class_U0_ap_idle;
    sc_signal< sc_logic > compute_class_U0_ap_ready;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_0_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_0_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_1_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_1_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_2_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_2_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_3_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_3_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_4_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_4_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_5_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_5_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_6_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_6_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_7_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_7_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_8_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_8_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_9_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_9_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_10_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_10_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_11_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_11_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_12_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_12_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_13_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_13_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_14_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_14_V_ce0;
    sc_signal< sc_lv<6> > compute_class_U0_x_local_15_V_address0;
    sc_signal< sc_logic > compute_class_U0_x_local_15_V_ce0;
    sc_signal< sc_logic > compute_class_U0_x_norm_in_V_read;
    sc_signal< sc_lv<32> > compute_class_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_res_internal_V;
    sc_signal< sc_logic > res_internal_V_full_n;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > Block_proc_U0_result_out_V;
    sc_signal< sc_logic > Block_proc_U0_result_out_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > x_local_0_V_i_full_n;
    sc_signal< sc_logic > x_local_0_V_t_empty_n;
    sc_signal< sc_logic > x_local_1_V_i_full_n;
    sc_signal< sc_logic > x_local_1_V_t_empty_n;
    sc_signal< sc_logic > x_local_2_V_i_full_n;
    sc_signal< sc_logic > x_local_2_V_t_empty_n;
    sc_signal< sc_logic > x_local_3_V_i_full_n;
    sc_signal< sc_logic > x_local_3_V_t_empty_n;
    sc_signal< sc_logic > x_local_4_V_i_full_n;
    sc_signal< sc_logic > x_local_4_V_t_empty_n;
    sc_signal< sc_logic > x_local_5_V_i_full_n;
    sc_signal< sc_logic > x_local_5_V_t_empty_n;
    sc_signal< sc_logic > x_local_6_V_i_full_n;
    sc_signal< sc_logic > x_local_6_V_t_empty_n;
    sc_signal< sc_logic > x_local_7_V_i_full_n;
    sc_signal< sc_logic > x_local_7_V_t_empty_n;
    sc_signal< sc_logic > x_local_8_V_i_full_n;
    sc_signal< sc_logic > x_local_8_V_t_empty_n;
    sc_signal< sc_logic > x_local_9_V_i_full_n;
    sc_signal< sc_logic > x_local_9_V_t_empty_n;
    sc_signal< sc_logic > x_local_10_V_i_full_n;
    sc_signal< sc_logic > x_local_10_V_t_empty_n;
    sc_signal< sc_logic > x_local_11_V_i_full_n;
    sc_signal< sc_logic > x_local_11_V_t_empty_n;
    sc_signal< sc_logic > x_local_12_V_i_full_n;
    sc_signal< sc_logic > x_local_12_V_t_empty_n;
    sc_signal< sc_logic > x_local_13_V_i_full_n;
    sc_signal< sc_logic > x_local_13_V_t_empty_n;
    sc_signal< sc_logic > x_local_14_V_i_full_n;
    sc_signal< sc_logic > x_local_14_V_t_empty_n;
    sc_signal< sc_logic > x_local_15_V_i_full_n;
    sc_signal< sc_logic > x_local_15_V_t_empty_n;
    sc_signal< sc_logic > x_norm_in_V_c_full_n;
    sc_signal< sc_lv<24> > x_norm_in_V_c_dout;
    sc_signal< sc_logic > x_norm_in_V_c_empty_n;
    sc_signal< sc_lv<32> > res_internal_V_dout;
    sc_signal< sc_logic > res_internal_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > load_data55_U0_start_full_n;
    sc_signal< sc_logic > load_data55_U0_start_write;
    sc_signal< sc_logic > compute_class_U0_start_full_n;
    sc_signal< sc_logic > compute_class_U0_start_write;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_ap_channel_done_res_internal_V();
    void thread_ap_channel_done_x_local_0_V();
    void thread_ap_channel_done_x_local_10_V();
    void thread_ap_channel_done_x_local_11_V();
    void thread_ap_channel_done_x_local_12_V();
    void thread_ap_channel_done_x_local_13_V();
    void thread_ap_channel_done_x_local_14_V();
    void thread_ap_channel_done_x_local_15_V();
    void thread_ap_channel_done_x_local_1_V();
    void thread_ap_channel_done_x_local_2_V();
    void thread_ap_channel_done_x_local_3_V();
    void thread_ap_channel_done_x_local_4_V();
    void thread_ap_channel_done_x_local_5_V();
    void thread_ap_channel_done_x_local_6_V();
    void thread_ap_channel_done_x_local_7_V();
    void thread_ap_channel_done_x_local_8_V();
    void thread_ap_channel_done_x_local_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_channel_write_x_local_0_V();
    void thread_ap_sync_channel_write_x_local_10_V();
    void thread_ap_sync_channel_write_x_local_11_V();
    void thread_ap_sync_channel_write_x_local_12_V();
    void thread_ap_sync_channel_write_x_local_13_V();
    void thread_ap_sync_channel_write_x_local_14_V();
    void thread_ap_sync_channel_write_x_local_15_V();
    void thread_ap_sync_channel_write_x_local_1_V();
    void thread_ap_sync_channel_write_x_local_2_V();
    void thread_ap_sync_channel_write_x_local_3_V();
    void thread_ap_sync_channel_write_x_local_4_V();
    void thread_ap_sync_channel_write_x_local_5_V();
    void thread_ap_sync_channel_write_x_local_6_V();
    void thread_ap_sync_channel_write_x_local_7_V();
    void thread_ap_sync_channel_write_x_local_8_V();
    void thread_ap_sync_channel_write_x_local_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_compute_class_U0_ap_continue();
    void thread_compute_class_U0_ap_start();
    void thread_compute_class_U0_start_full_n();
    void thread_compute_class_U0_start_write();
    void thread_in_stream_TREADY();
    void thread_load_data55_U0_ap_continue();
    void thread_load_data55_U0_ap_start();
    void thread_load_data55_U0_start_full_n();
    void thread_load_data55_U0_start_write();
    void thread_load_data55_U0_x_local_0_V_full_n();
    void thread_load_data55_U0_x_local_10_V_full_n();
    void thread_load_data55_U0_x_local_11_V_full_n();
    void thread_load_data55_U0_x_local_12_V_full_n();
    void thread_load_data55_U0_x_local_13_V_full_n();
    void thread_load_data55_U0_x_local_14_V_full_n();
    void thread_load_data55_U0_x_local_15_V_full_n();
    void thread_load_data55_U0_x_local_1_V_full_n();
    void thread_load_data55_U0_x_local_2_V_full_n();
    void thread_load_data55_U0_x_local_3_V_full_n();
    void thread_load_data55_U0_x_local_4_V_full_n();
    void thread_load_data55_U0_x_local_5_V_full_n();
    void thread_load_data55_U0_x_local_6_V_full_n();
    void thread_load_data55_U0_x_local_7_V_full_n();
    void thread_load_data55_U0_x_local_8_V_full_n();
    void thread_load_data55_U0_x_local_9_V_full_n();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
