{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 16:58:16 2017 " "Info: Processing started: Fri May 19 16:58:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Block_Disp_Ctrl -c LCD_Block_Disp_Ctrl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Block_Disp_Ctrl -c LCD_Block_Disp_Ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_Block_Disp_Ctrl.v(79) " "Warning (10268): Verilog HDL information at LCD_Block_Disp_Ctrl.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl copy/LCD_Block_Disp_Ctrl.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_Block_Disp_Ctrl.v(110) " "Warning (10268): Verilog HDL information at LCD_Block_Disp_Ctrl.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl copy/LCD_Block_Disp_Ctrl.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_block_disp_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_block_disp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Block_Disp_Ctrl " "Info: Found entity 1: LCD_Block_Disp_Ctrl" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl copy/LCD_Block_Disp_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "move_x_pre LCD_Block_Disp_Ctrl.v(134) " "Error (10161): Verilog HDL error at LCD_Block_Disp_Ctrl.v(134): object \"move_x_pre\" is not declared" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl copy/LCD_Block_Disp_Ctrl.v" 134 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "move_y_pre LCD_Block_Disp_Ctrl.v(135) " "Error (10161): Verilog HDL error at LCD_Block_Disp_Ctrl.v(135): object \"move_y_pre\" is not declared" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl copy/LCD_Block_Disp_Ctrl.v" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Error: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 19 16:58:17 2017 " "Error: Processing ended: Fri May 19 16:58:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
