/*
 * Copyright 2019 Technexion Ltd.
 * Copyright 2018 NXP
 *
 * Author: Richard Hu <richard.hu@technexion.com>
 *         John Weber <john.weber@technexion.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mm.dtsi"

/* Define GPIO for all I/O on module that may be used as regular GPIO */

#define AXON_EXT_GPIO_X1_P66            &gpio4 13 /* SAI1_TXD1 */
#define AXON_EXT_GPIO_X1_P68            &gpio4 14 /* SAI1_TXD2 */
#define AXON_EXT_GPIO_X1_P70            &gpio4 15 /* SAI1_TXD3 */
#define AXON_EXT_GPIO_X1_P72            &gpio4 16 /* SAI1_TXD4 */
#define AXON_EXT_GPIO_X1_P74            &gpio4 18 /* SAI1_TXD6 */
#define AXON_EXT_GPIO_X1_P76            &gpio4 19 /* SAI1_TXD7 */
#define AXON_EXT_GPIO_X1_P78            &gpio4  3 /* SAI1_RXD1 */
#define AXON_EXT_GPIO_X1_P80            &gpio4  4 /* SAI1_RXD2 */

#define AXON_EXT_GPIO_X2_P18            &gpio4  5 /* SAI1_RXD3 */
#define AXON_EXT_GPIO_X2_P20            &gpio4  9 /* SAI1_RXD7 */
#define AXON_EXT_GPIO_X2_P22            &gpio4 27 /* SAI2_MCLK */
#define AXON_EXT_GPIO_X2_P24            &gpio4 25 /* SAI2_TXC */

#define AXON_EXT_GPIO_X3_P65            &gpio4 26 /* SAI2_TXD0 */
#define AXON_EXT_GPIO_X3_P67            &gpio5  1 /* SAI3_TXD */
#define AXON_EXT_GPIO_X3_P69            &gpio1 14 /* GPIO1_IO14 */
#define AXON_EXT_GPIO_X3_P71            &gpio4 28 /* SAI3_RXFS */

#define AXON_EXT_GPIO_SPI_A_CS0         &gpio5 9  /* ECSPI1_SS0 */
#define AXON_EXT_GPIO_SPI_A_CS1         &gpio1 8  /* GPIO1_IO08 */

#define AXON_EXT_GPIO_SPI_B_CS0         &gpio5 25 /* UART2_TXD */
#define AXON_EXT_GPIO_SPI_B_CS1         &gpio1  9 /* GPIO1_IO09 */
#define AXON_EXT_GPIO_SPI_B_FABRIC_CS_N &gpio1 11 /* GPIO1_IO11 */
#define AXON_EXT_GPIO_SPI_B_CORE_CS_N   &gpio1 10 /* GPIO1_IO10 */

#define AXON_EXT_SD_RESET_B   			&gpio2 19 /* SD_RESET_B */

#define AXON_EXT_GPIO_SPARE1            &gpio4 20 /* SAI1_MCLK */

/* Internal I/O definitions to make life easier */
#define AXON_I2C_BRD_CONF_SCL           &gpio4 0  /* SAI1_RXFS */
#define AXON_I2C_BRD_CONF_SDA           &gpio4 1  /* SAI1_RXC */

#define AXON_INT_GPIO_WL_REG_ON         &gpio3  6 /* NAND_DATA00 */
#define AXON_INT_GPIO_BT_REG_ON         &gpio3  7 /* NAND_DATA01 */
#define AXON_INT_GPIO_BT_HOST_WAKE      &gpio3 16 /* NAND_READY_B */
#define AXON_INT_GPIO_SOC_STATUS_LED    &gpio3  9 /* NAND_DATA03 */
#define AXON_INT_GPIO_FABRIC_RESET_N    &gpio1  1 /* GPIO1_IO01 */
#define AXON_INT_GPIO_ENET_PWR_EN       &gpio3  1 /* NAND_CE0_B */
#define AXON_INT_FABRIC_GPIO_INT0_N     &gpio1  5 /* GPIO1_IO05  */
#define AXON_INT_FABRIC_GPIO_INT1_N     &gpio1  6 /* GPIO1_IO06  */
#define AXON_INT_FABRIC_GPIO_INT2_N     &gpio1  7 /* GPIO1_IO07  */

#define AXON_PCIE_A pcie
#define AXON_EXT_GPIO_PCIE_A_RESET      &gpio5 29 /* UART4_TXD */
#define AXON_EXT_GPIO_PCIE_A_WAKE       &gpio5 28 /* UART4_RXD */

/* audio codec */
#define AXON_AUD_A_I2S_CHANNEL          sai1
#define AXON_AUD_B_I2S_CHANNEL          sai5
#define AXON_AUD_BT_I2S_CHANNEL         sai6

/* I2C bus */
#define AXON_I2C_A                      i2c1
#define AXON_I2C_B                      i2c2
#define AXON_I2C_C                      i2c3
#define AXON_I2C_D                      i2c4
#define AXON_I2C_BRD_CONF               i2c_gpio_brd_conf

/* UARTs */
#define AXON_UART_A 	                uart1
#define AXON_UART_B 	                uart2
#define AXON_UART_C 	                uart3
#define AXON_UART_BT 	                uart4

/* SPI */
#define AXON_SPI_A                      ecspi1
#define AXON_SPI_B                      ecspi3

/ {
	chosen {
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
		stdout-path = &AXON_UART_A;
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_led>;

		status {
			label = "status";
			gpios = <AXON_INT_GPIO_SOC_STATUS_LED GPIO_ACTIVE_HIGH>;
			default-state = "on";
		};
	};

	bt_reg_on: btreg_on {
		compatible = "gpio-reset";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_bt_ctrl>;
		reset-gpios = <AXON_INT_GPIO_BT_REG_ON GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		reset-post-delay-ms = <40>;
		#reset-cells = <0>;
	};

	fabric_reset: fabric_reset {
		compatible = "gpio-reset";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_fabric_reset>;
		reset-gpios = <AXON_INT_GPIO_FABRIC_RESET_N GPIO_ACTIVE_LOW>;
		reset-delay-us = <2000>;
		//reset-post-delay-ms = <40>;
		#reset-cells = <0>;
		status="disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		wl_reg_on: wlreg_on {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_wifi_ctrl>;
			regulator-name = "WL_REG_ON";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <AXON_INT_GPIO_WL_REG_ON GPIO_ACTIVE_HIGH>;
			off-on-delay = <20000>;
			startup-delay-us = <100>;
			enable-active-high;
		};

		enet_power_en: enet_power_en {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_enet_pwr>;
			compatible = "regulator-fixed";
			regulator-name = "enet_pwr";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <AXON_INT_GPIO_ENET_PWR_EN GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};
	};

	i2c_gpio_brd_conf: i2c@0 {
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_axon_i2c_brd_conf>;
		gpios = <
			AXON_I2C_BRD_CONF_SDA GPIO_ACTIVE_HIGH /* SDA */
			AXON_I2C_BRD_CONF_SCL GPIO_ACTIVE_HIGH /* SCL */
		>;
		clock-frequency = <100000>;
		status = "okay";
	};

};

&iomuxc {
	pinctrl-names = "default";

	imx8mm-axon {

		pinctrl_axon_i2c_brd_conf: i2cbrdconfgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0	0x1c3  /* BRD_CONF_SCL, bitbang */
				MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1 	0x1c3  /* BRD_CONF_SDA, bitbang */
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2	0x19  /* ENET_nRST */
			>;
		};

		pinctrl_spi_a: spi_a_grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK		0x1c2  /* SPI_A_SCLK */
				MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO		0x80   /* SPI_A_MISO */
				MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI		0x82   /* SPI_A_MOSI */
				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9		    0x82   /* SPI_A_CS0 */
				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8           0x82   /* SPI_A_CS1 */
			>;
		};

		pinctrl_spi_b: spi_b_grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK		    0x1c2   /* SPI_B_SCLK */
				MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO		    0x80    /* SPI_B_MISO */
				MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI		    0x82    /* SPI_B_MOSI */
				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25		    0x82    /* SPI_B_CS0 */
				MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9           0x82    /* SPI_B_CS1 */
				MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10          0x82    /* SPI_B_CORE_CS_n */
				MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11			0x82    /* SPI_B_FABRIC_CS_n */
			>;
		};

		pinctrl_gpio_led: gpioledgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9		0x11
			>;
		};

		pinctrl_fabric_reset: fabricresetgrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x11
			>;
		};

		pinctrl_enet_pwr: enetpwrgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1		0x11
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x40000153
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x40000153
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x40000153
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x40000153
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x40000153
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x40000153
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x40000153
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x40000153
			>;
		};

		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B	0x61 /* open drain, pull up */
			>;
		};

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI1_TXFS_SAI1_TX_SYNC	    0xd6
				MX8MM_IOMUXC_SAI1_TXC_SAI1_TX_BCLK	    0xd6
				MX8MM_IOMUXC_SAI1_TXD0_SAI1_TX_DATA0	0xd6
				MX8MM_IOMUXC_SAI1_RXD0_SAI1_RX_DATA0    0xd6
			>;
		};

		pinctrl_sai5_4wire: sai5grp {
			fsl,pins = <

				MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0	0xd6
				MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC		0xd6
				MX8MM_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK		0xd6
				MX8MM_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0	0xd6
			>;
		};

		pinctrl_sai5_mclk: sai5mclkgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_MCLK_SAI5_MCLK		0xd6
			>;
		};

		pinctrl_sai5_rxasync: sai5rxasyncgrp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_RXC_SAI5_RX_BCLK		0xd6
				MX8MM_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC		0xd6
			>;
		};

		/* Bluetooth audio */
		pinctrl_sai6: sai6grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI1_RXD4_SAI6_TX_BCLK     0xd6
				MX8MM_IOMUXC_SAI1_RXD6_SAI6_TX_SYNC		0xd6
				MX8MM_IOMUXC_SAI1_RXD5_SAI6_TX_DATA0	0xd6
				MX8MM_IOMUXC_SAI1_TXD5_SAI6_RX_DATA0    0xd6
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX	    0x140
				MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX	    0x140
			>;
		};

		// Requires changes to pins_imx8mm.h to add SAI3 UART2 configurations
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX	    0x140
				MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX	    0x140
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX			0x140
				MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX			0x140
			>;
		};

		pinctrl_uart4_2wire: uart4grp_2wire {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX		0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX		0x140
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX		0x140
				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DTE_RTS_B	0x140
				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX		0x140
				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DTE_CTS_B		0x140
			>;
		};

		pinctrl_wifi_ctrl: wifi_ctrlgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6	0x41 /* WL_REG_ON */
			>;
		};

		pinctrl_bt_ctrl: bt_ctrlgrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7	0x41 /* BT_REG_ON */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x1d0
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x1d0
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x1d0
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x1d0
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x190
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x194
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d4
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d4
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d4
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d4
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d4
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x1d4
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x1d4
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x1d4
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x1d4
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x194
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x1d6
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x1d6
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x1d6
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x1d6
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x196
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CD_B_USDHC2_CD_B	0x1c4
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};
	};
};

&gpio1 {
	gpio-line-names =
		"", "FABRIC_RESET_N", "", "", "", "FABRIC_GPIO_INT0_N", "FABRIC_GPIO_INT1_N", "FABRIC_GPIO_INT2_N",
		"SPI_A_CS1", "SPI_B_CS1", "SPI_B_CORE_CS_N", "SPI_B_FABRIC_CS_N", "", "", "GPIO_X3_P69", "",
		"", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "";
};

&gpio3 {
	gpio-line-names =
		"", "ENET_PWR_EN", "", "", "", "", "WL_REG_ON", "BT_REG_ON",
		"", "SOC_STATUS_LED", "", "", "", "", "", "",
		"BT_HOST_WAKE", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "";
};

&gpio4 {
	gpio-line-names =
		"BRD_CONF_SCL", "BRD_CONF_SDA", "", "GPIO_X1_P78", "GPIO_X1_P80", "GPIO_X2_P18", "", "",
		"", "GPIO_X2_P20", "", "", "", "GPIO_X1_P66", "GPIO_X1_P68", "GPIO_X1_P70",
		"GPIO_X1_P72", "", "GPIO_X1_P74", "GPIO_X1_P76", "GPIO_SPARE1", "", "", "",
		"", "GPIO_X2_P24", "GPIO_X3_P65", "GPIO_X2_P22", "GPIO_X3_P71", "", "", "";
};

&gpio5 {
	gpio-line-names =
		"", "GPIO_X3_P67", "", "", "", "", "", "",
		"", "SPI_A_CS0", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "",
		"", "SPI_B_CS0", "", "", "PCIE_A_WAKE", "PCIE_A_RESET", "", "";
};

&AXON_I2C_A {  // I2C_A
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "disabled";
};

&AXON_I2C_B {  // I2C_B
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "disabled";
};

&AXON_I2C_C {  // I2C_C
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "disabled";
};

&AXON_I2C_D {  // I2C_D
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	axonfabric: axonfabric@41 {
		reg = <0x41>;
		pinctrl-names = "default";
		compatible = "technexion,axon-imx8mm-f01";
		pinctrl-0 = <&pinctrl_fabric_reset>;
		reset-gpios = <AXON_INT_GPIO_FABRIC_RESET_N GPIO_ACTIVE_LOW>;
		iob-enable =      /bits/ 8 <0xFF 0xFF 0x00 0xFF 0x1F 0x00 0x00 0xF0 0xFF 0xEF 0xEF 0xFF 0x0F>;
		iob-pushpull =    /bits/ 8 <0xFF 0xFE 0x00 0xFC 0x07 0x00 0x00 0x3F 0xFF 0x67 0x67 0xFF 0x0F>;
		iob-direction =   /bits/ 8 <0x00 0x02 0x00 0x03 0x18 0x00 0x00 0xE0 0xE6 0x01 0x01 0x06 0x0E>;
		iob-selection-0 = /bits/ 8 <0x00 0x80 0x00 0x0C 0x10 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		iob-selection-1 = /bits/ 8 <0x00 0x00 0x00 0x00 0x10 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
		"F_GPIO_X1_P66", "F_GPIO_X1_P68", "F_GPIO_X1_P70", "F_GPIO_X1_P72", // Bank 0
		"F_GPIO_X1_P74", "F_GPIO_X1_P76", "F_GPIO_X1_P78", "F_GPIO_X1_P80", // Bank 0
		"F_GPIO_X2_P18", "F_GPIO_X2_P20", "F_GPIO_X2_P22", "F_GPIO_X2_P24", // Bank 1
		"F_GPIO_X3_P65", "F_GPIO_X3_P67", "F_GPIO_X3_P69", "F_GPIO_X3_P71", // Bank 1
		"", "", "", "", "", "", "", "",                                     // Bank 2 - unused
		"F_DISP_DAT00", "F_DISP_DAT01", "F_DIST_DAT02", "F_DISP_DAT03",     // Bank 3
		"F_DISP_DAT04", "F_DISP_DAT05", "F_DIST_DAT06", "F_DISP_DAT07",     // Bank 3
		"F_DISP_DAT08", "F_DISP_DAT09", "F_DIST_DAT10", "F_DISP_DAT11",     // Bank 4
		"F_DISP_DAT12", "F_DISP_DAT13", "F_DIST_DAT14", "F_DISP_DAT15",     // Bank 4
		"F_DISP_DAT16", "F_DISP_DAT17", "F_DIST_DAT18", "F_DISP_DAT19",     // Bank 5
		"F_DISP_DAT20", "F_DISP_DAT21", "F_DIST_DAT22", "F_DISP_DAT23",     // Bank 5
		"F_DISP_HSYNC", "F_DISP_VSYNC", "F_DISP_CLK", "F_DISP_BKLEN",       // Bank 6
		"F_DISP_DRDY", "", "", "",                                          // Bank 6
		"F_UART_A_TXD", "F_UART_A_RXD", "F_UART_A_RTS", "F_UART_A_CTS",     // Bank 7
		"F_UART_B_TXD", "F_UART_B_RXD", "F_UART_B_RTS", "F_UART_B_CTS",     // Bank 7
		"F_UART_C_TXD", "F_UART_C_RXD", "F_UART_C_RTS", "F_UART_C_CTS",     // Bank 8
		"F_AUD_A_TXD", "F_AUD_A_TXFS", "F_AUD_A_TXCLK", "F_AUD_A_RXD",      // Bank 8
		"F_SPI_A_MISO", "F_SPI_A_MOSI", "F_SPI_A_SCLK", "F_SPI_A_CS0",      // Bank 9
		"F_SPI_A_CS1", "F_PWM_X1_P39", "F_PWM_X2_P79", "",                  // Bank 9
		"F_SPI_B_MISO", "F_SPI_B_MOSI", "F_SPI_B_SCLK", "F_SPI_B_CS0",      // Bank 10
		"F_SPI_B_CS1", "", "", "",                                          // Bank 10
		"", "", "", "",                                                     // Bank 11
		"F_CAN_A_TX", "F_CAN_A_RX", "F_CAN_B_TX", "F_CAN_B_RX",             // Bank 11
		"F_AUD_B_TXD", "F_AUD_B_TXFS", "F_AUD_B_TXCLK", "F_AUD_B_RXD",      // Bank 12
		"F_AUD_B_RXFS", "F_AUD_B_RXCLK", "F_AUD_B_MCLK", "";                // Bank 12
		status="okay";
	};

	pmic: bd71837@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71840", "rohm,bd71837";
		/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
		pinctrl-0 = <&pinctrl_pmic>;
		gpio_intr = <&gpio1 3 GPIO_ACTIVE_HIGH>; /* rev 0.1 HW the interrupt is inverted by FET */

		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
		};

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			bd71837,pmic-buck2-uses-i2c-dvs;
			bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */

			buck1_reg: regulator@0 {
				reg = <0>;
				regulator-compatible = "buck1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 {
				reg = <1>;
				regulator-compatible = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck3_reg: regulator@2 {
				reg = <2>;
				regulator-compatible = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck4_reg: regulator@3 {
				reg = <3>;
				regulator-compatible = "buck4";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
			};

			buck5_reg: regulator@4 {
				reg = <4>;
				regulator-compatible = "buck5";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: regulator@5 {
				reg = <5>;
				regulator-compatible = "buck6";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: regulator@6 {
				reg = <6>;
				regulator-compatible = "buck7";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: regulator@7 {
				reg = <7>;
				regulator-compatible = "buck8";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@8 {
				reg = <8>;
				regulator-compatible = "ldo1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@9 {
				reg = <9>;
				regulator-compatible = "ldo2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@10 {
				reg = <10>;
				regulator-compatible = "ldo3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@11 {
				reg = <11>;
				regulator-compatible = "ldo4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo6_reg: regulator@13 {
				reg = <13>;
				regulator-compatible = "ldo6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&AXON_I2C_BRD_CONF {

	eeprom_module: eeprom@53 {
		compatible = "at,24c02";
		reg = <0x53>;
	};
};


&lcdif {
	status = "disabled";
};

&mu {
	status = "okay";
};

&rpmsg{
	/*
	 * 64K for one rpmsg instance:
	 * --0xb8000000~0xb800ffff: pingpong
	 */
	vdev-nums = <1>;
	reg = <0x0 0xb8000000 0x0 0x10000>;
	status = "okay";
};

&AXON_AUD_A_I2S_CHANNEL {  // AUD_A
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI1_SRC>,
			<&clk IMX8MM_CLK_SAI1_DIV>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <0>, <24576000>;
	clocks = <&clk IMX8MM_CLK_SAI1_IPG>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_SAI1_ROOT>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_AUDIO_PLL1_OUT>,
		<&clk IMX8MM_AUDIO_PLL2_OUT>;
	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	#sound-dai-cells = <0>;
	status = "disabled";
};

&AXON_AUD_B_I2S_CHANNEL {  // AUD_B
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai5_4wire>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI5_SRC>,
			<&clk IMX8MM_CLK_SAI5_DIV>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <0>, <24576000>;
	clocks = <&clk IMX8MM_CLK_SAI5_IPG>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_SAI5_ROOT>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_AUDIO_PLL1_OUT>,
		<&clk IMX8MM_AUDIO_PLL2_OUT>;
	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	status = "disabled";
};

&AXON_AUD_BT_I2S_CHANNEL {  // AUD_BT
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai6>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI6_SRC>,
			<&clk IMX8MM_CLK_SAI6_DIV>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <0>, <24576000>;
	clocks = <&clk IMX8MM_CLK_SAI6_IPG>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_SAI6_ROOT>, <&clk IMX8MM_CLK_DUMMY>,
		<&clk IMX8MM_CLK_DUMMY>, <&clk IMX8MM_AUDIO_PLL1_OUT>,
		<&clk IMX8MM_AUDIO_PLL2_OUT>;
	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
	status = "disabled";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-supply = <&enet_power_en>;
	phy-reset-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			at803x,led-act-blind-workaround;
			at803x,eee-disabled;
		};
	};
};

&pcie0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	disable-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
	reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
	ext_osc = <0>;
	status = "disabled";
};

&AXON_UART_A { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MM_CLK_UART1_SRC>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	status = "okay";
};

&AXON_UART_B {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clk IMX8MM_CLK_UART2_SRC>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	status = "okay";
};

&AXON_UART_C {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MM_CLK_UART3_SRC>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	status = "okay";
};

&AXON_UART_BT { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_2wire>;
	assigned-clocks = <&clk IMX8MM_CLK_UART4_SRC>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	resets = <&bt_reg_on>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	extcon = <0>, <&typec_tusb320>;
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};

/* eMMC on SOM */
&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

/* SD card on CLIX connector or baseboard */
&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	status = "okay";
};

/* WIFI SDIO */
&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	vmmc-supply = <&wl_reg_on>;
	bus-width = <4>;
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_dsi_pwm>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&AXON_SPI_A {
	cs-gpios = <AXON_EXT_GPIO_SPI_A_CS0   GPIO_ACTIVE_LOW>,
			   <AXON_EXT_GPIO_SPI_A_CS1   GPIO_ACTIVE_LOW>;
	fsl,spi-num-chipselects = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi_a>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	spidevA_0: spidev@0 {
		compatible = "spidev", "rohm,dh2228fv";
		spi-max-frequency = <523000000>;
		reg = <0>;
		status = "okay";
		};
	spidevA_1: spidev@1 {
		compatible = "spidev", "rohm,dh2228fv";
		spi-max-frequency = <52000000>;
		reg = <1>;
		status = "okay";
		};
};

&AXON_SPI_B {
	cs-gpios =  <AXON_EXT_GPIO_SPI_B_CS0         GPIO_ACTIVE_LOW>,
				<AXON_EXT_GPIO_SPI_B_CS1         GPIO_ACTIVE_LOW>,
				<AXON_EXT_GPIO_SPI_B_FABRIC_CS_N GPIO_ACTIVE_LOW>,
				<AXON_EXT_GPIO_SPI_B_CORE_CS_N   GPIO_ACTIVE_LOW>;
	fsl,spi-num-chipselects = <4>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi_b>;
	status = "okay";

	spidevB_0: spidev@0 {
		compatible = "spidev","rohm,dh2228fv";
		spi-max-frequency = <52000000>;
		reg = <0>;
		status = "okay";
		};
	spidevB_1: spidev@1 {
		compatible = "spidev","rohm,dh2228fv";
		spi-max-frequency = <52000000>;
		reg = <1>;
		status = "okay";
		};
	spidevB_2: spidev@2 {
		compatible = "spidev","rohm,dh2228fv";
		spi-max-frequency = <52000000>;
		reg = <2>;
		status = "okay";
		};
	spidevB_3: spidev@3 {
		compatible = "spidev","rohm,dh2228fv";
		spi-max-frequency = <52000000>;
		reg = <3>;
		status = "okay";
		};
};

&A53_0 {
	arm-supply = <&buck2_reg>;
};

&gpu {
	status = "okay";
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_h1 {
	status = "okay";
};
