// Seed: 1736251580
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2#(.id_2(1)) = id_2;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  task id_3;
    begin
      if (1) id_3 = id_1;
    end
  endtask
  always @(posedge 1'b0 or posedge 1'h0)
    if (id_1) id_3 <= 1;
    else begin
      id_3 = id_0;
      id_3 <= id_3;
    end
  wire id_4;
  logic [7:0] id_5;
  string id_6 = "";
  assign id_5[1'b0!=1'd0] = 1;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  wire id_7 = id_7;
endmodule
