// Seed: 4263273778
`define pp_7 0
`define pp_8 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  type_13(
      id_0, 1 + 1, 1'b0
  );
  reg   id_7;
  logic id_8;
  logic id_9 = 1 - id_4;
  type_16(
      1
  );
  initial id_7 <= 1;
endmodule
`define pp_9 0
`define pp_10 0
`default_nettype wire
`define pp_11 0
