// Seed: 2854449171
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output reg id_7
);
  initial begin
    id_7 <= 1;
    id_7 = id_5;
  end
  logic id_8 = 1;
  always @(id_1 or negedge id_2 >> 1'h0) begin
    id_7 = id_5;
  end
endmodule
