# Phase-Locked Loop
This repository shows the design of conventional PLL using Synopsys Custom Compiler at 28nm CMOS technology.

# Table of Contents  
* [Abstract](url)  
* [Introduction](url)  
* [Circuit Details](url)  
* [Circuit Design and Simulation](url)  
* [References](url)  

# 
