
*** Running vivado
    with args -log design_1_reg_bank_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_reg_bank_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_reg_bank_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1840.555 ; gain = 89.984 ; free physical = 14406 ; free virtual = 16328
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_reg_bank_0_0
Command: synth_design -top design_1_reg_bank_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14927
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3057.316 ; gain = 235.754 ; free physical = 11210 ; free virtual = 13138
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 142.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.117; parent = 3063.258; children = 1017.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_reg_bank_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/synth/design_1_reg_bank_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_bank' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/reg_bank.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_bank' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/reg_bank.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg_bank_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/synth/design_1_reg_bank_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3130.223 ; gain = 308.660 ; free physical = 11852 ; free virtual = 13780
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4148.086; parent = 3130.227; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.066 ; gain = 323.504 ; free physical = 11806 ; free virtual = 13734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4162.930; parent = 3145.070; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3145.066 ; gain = 323.504 ; free physical = 11757 ; free virtual = 13685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4162.930; parent = 3145.070; children = 1017.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.066 ; gain = 0.000 ; free physical = 11799 ; free virtual = 13727
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3229.973 ; gain = 0.000 ; free physical = 11426 ; free virtual = 13354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3253.785 ; gain = 23.812 ; free physical = 11423 ; free virtual = 13351
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.785 ; gain = 432.223 ; free physical = 10526 ; free virtual = 12456
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.633; parent = 3221.773; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.785 ; gain = 432.223 ; free physical = 10522 ; free virtual = 12452
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.633; parent = 3221.773; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.785 ; gain = 432.223 ; free physical = 10520 ; free virtual = 12449
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.633; parent = 3221.773; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.785 ; gain = 432.223 ; free physical = 10518 ; free virtual = 12449
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.633; parent = 3221.773; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.785 ; gain = 432.223 ; free physical = 10498 ; free virtual = 12432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.954; parent = 2120.796; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.633; parent = 3221.773; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3678.332 ; gain = 856.770 ; free physical = 12925 ; free virtual = 14862
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.478; parent = 2657.577; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.195; parent = 3678.336; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3678.332 ; gain = 856.770 ; free physical = 12827 ; free virtual = 14764
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.478; parent = 2657.577; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.195; parent = 3678.336; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.363 ; gain = 875.801 ; free physical = 12831 ; free virtual = 14769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4715.227; parent = 3697.367; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11764 ; free virtual = 13704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11754 ; free virtual = 13694
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11742 ; free virtual = 13682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11760 ; free virtual = 13699
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11751 ; free virtual = 13691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11745 ; free virtual = 13685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |FDRE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.301 ; gain = 881.738 ; free physical = 11741 ; free virtual = 13681
Synthesis current peak Physical Memory [PSS] (MB): peak = 2800.588; parent = 2657.793; children = 143.303
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4721.164; parent = 3703.305; children = 1017.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3703.301 ; gain = 773.020 ; free physical = 11770 ; free virtual = 13710
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3703.309 ; gain = 881.738 ; free physical = 11766 ; free virtual = 13706
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.238 ; gain = 0.000 ; free physical = 11856 ; free virtual = 13796
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3737.051 ; gain = 0.000 ; free physical = 11747 ; free virtual = 13702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 931e382e
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3737.051 ; gain = 1829.262 ; free physical = 11937 ; free virtual = 13892
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_reg_bank_0_0_synth_1/design_1_reg_bank_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_reg_bank_0_0, cache-ID = 7aeeffc4b38a5dc8
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_reg_bank_0_0_synth_1/design_1_reg_bank_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_reg_bank_0_0_utilization_synth.rpt -pb design_1_reg_bank_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:49:39 2023...
