

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_590_1'
================================================================
* Date:           Mon Aug 12 18:56:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131083|   131083|  0.827 ms|  0.827 ms|  131083|  131083|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_rand_fu_274  |p_rand  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_590_1  |   131081|   131081|        25|         16|          1|  8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      17|      6|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    216|    -|
|Register         |        -|    -|     111|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     128|    261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------+---------------------------+---------+----+----+----+-----+
    |grp_p_rand_fu_274             |p_rand                     |        0|   0|  17|   6|    0|
    |uitofp_32ns_32_7_no_dsp_1_U1  |uitofp_32ns_32_7_no_dsp_1  |        0|   0|   0|   0|    0|
    +------------------------------+---------------------------+---------+----+----+----+-----+
    |Total                         |                           |        0|   0|  17|   6|    0|
    +------------------------------+---------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln590_fu_356_p2   |         +|   0|  0|  17|          14|           1|
    |icmp_ln590_fu_315_p2  |      icmp|   0|  0|  20|          14|          15|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          29|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_16        |   9|          2|   14|         28|
    |grp_fu_280_p0                |  81|         17|   32|        544|
    |i_fu_62                      |   9|          2|   14|         28|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 216|         46|   65|        625|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  16|   0|   16|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |grp_p_rand_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |i_16_reg_422                    |  14|   0|   14|          0|
    |i_fu_62                         |  14|   0|   14|          0|
    |icmp_ln590_reg_428              |   1|   0|    1|          0|
    |reg_283                         |  16|   0|   16|          0|
    |reg_287                         |  32|   0|   32|          0|
    |zext_ln590_reg_467              |  14|   0|   64|         50|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 111|   0|  161|         50|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_590_1|  return value|
|A_0_address0  |  out|   13|   ap_memory|                             A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                             A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                             A_0|         array|
|A_0_d0        |  out|   32|   ap_memory|                             A_0|         array|
|A_1_address0  |  out|   13|   ap_memory|                             A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                             A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                             A_1|         array|
|A_1_d0        |  out|   32|   ap_memory|                             A_1|         array|
|A_2_address0  |  out|   13|   ap_memory|                             A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                             A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                             A_2|         array|
|A_2_d0        |  out|   32|   ap_memory|                             A_2|         array|
|A_3_address0  |  out|   13|   ap_memory|                             A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                             A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                             A_3|         array|
|A_3_d0        |  out|   32|   ap_memory|                             A_3|         array|
|A_4_address0  |  out|   13|   ap_memory|                             A_4|         array|
|A_4_ce0       |  out|    1|   ap_memory|                             A_4|         array|
|A_4_we0       |  out|    1|   ap_memory|                             A_4|         array|
|A_4_d0        |  out|   32|   ap_memory|                             A_4|         array|
|A_5_address0  |  out|   13|   ap_memory|                             A_5|         array|
|A_5_ce0       |  out|    1|   ap_memory|                             A_5|         array|
|A_5_we0       |  out|    1|   ap_memory|                             A_5|         array|
|A_5_d0        |  out|   32|   ap_memory|                             A_5|         array|
|A_6_address0  |  out|   13|   ap_memory|                             A_6|         array|
|A_6_ce0       |  out|    1|   ap_memory|                             A_6|         array|
|A_6_we0       |  out|    1|   ap_memory|                             A_6|         array|
|A_6_d0        |  out|   32|   ap_memory|                             A_6|         array|
|A_7_address0  |  out|   13|   ap_memory|                             A_7|         array|
|A_7_ce0       |  out|    1|   ap_memory|                             A_7|         array|
|A_7_we0       |  out|    1|   ap_memory|                             A_7|         array|
|A_7_d0        |  out|   32|   ap_memory|                             A_7|         array|
|B_0_address0  |  out|   13|   ap_memory|                             B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                             B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                             B_0|         array|
|B_0_d0        |  out|   32|   ap_memory|                             B_0|         array|
|B_1_address0  |  out|   13|   ap_memory|                             B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                             B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                             B_1|         array|
|B_1_d0        |  out|   32|   ap_memory|                             B_1|         array|
|B_2_address0  |  out|   13|   ap_memory|                             B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                             B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                             B_2|         array|
|B_2_d0        |  out|   32|   ap_memory|                             B_2|         array|
|B_3_address0  |  out|   13|   ap_memory|                             B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                             B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                             B_3|         array|
|B_3_d0        |  out|   32|   ap_memory|                             B_3|         array|
|B_4_address0  |  out|   13|   ap_memory|                             B_4|         array|
|B_4_ce0       |  out|    1|   ap_memory|                             B_4|         array|
|B_4_we0       |  out|    1|   ap_memory|                             B_4|         array|
|B_4_d0        |  out|   32|   ap_memory|                             B_4|         array|
|B_5_address0  |  out|   13|   ap_memory|                             B_5|         array|
|B_5_ce0       |  out|    1|   ap_memory|                             B_5|         array|
|B_5_we0       |  out|    1|   ap_memory|                             B_5|         array|
|B_5_d0        |  out|   32|   ap_memory|                             B_5|         array|
|B_6_address0  |  out|   13|   ap_memory|                             B_6|         array|
|B_6_ce0       |  out|    1|   ap_memory|                             B_6|         array|
|B_6_we0       |  out|    1|   ap_memory|                             B_6|         array|
|B_6_d0        |  out|   32|   ap_memory|                             B_6|         array|
|B_7_address0  |  out|   13|   ap_memory|                             B_7|         array|
|B_7_ce0       |  out|    1|   ap_memory|                             B_7|         array|
|B_7_we0       |  out|    1|   ap_memory|                             B_7|         array|
|B_7_d0        |  out|   32|   ap_memory|                             B_7|         array|
+--------------+-----+-----+------------+--------------------------------+--------------+

