
CAMERA_OV7670_F407VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080e4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800826c  0800826c  0001826c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082e8  080082e8  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  080082e8  080082e8  000182e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082f0  080082f0  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082f0  080082f0  000182f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082f4  080082f4  000182f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  080082f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a0  2**0
                  CONTENTS
 10 .bss          0000981c  200000a0  200000a0  000200a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200098bc  200098bc  000200a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014897  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b97  00000000  00000000  00034967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001078  00000000  00000000  00037500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f58  00000000  00000000  00038578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022592  00000000  00000000  000394d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000154ac  00000000  00000000  0005ba62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d001b  00000000  00000000  00070f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00140f29  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000044fc  00000000  00000000  00140f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008254 	.word	0x08008254

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a4 	.word	0x200000a4
 80001c4:	08008254 	.word	0x08008254

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <lcd_ILI_init>:
static uint16_t read_data();
static uint16_t rgb565_swap_rb(uint16_t c);

/*** External Function Defines ***/
void lcd_ILI_init()
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af02      	add	r7, sp, #8

	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004cc:	4868      	ldr	r0, [pc, #416]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004ce:	f003 ffbb 	bl	8004448 <HAL_GPIO_WritePin>
 80004d2:	200a      	movs	r0, #10
 80004d4:	f001 fc9c 	bl	8001e10 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);HAL_Delay(10);
 80004d8:	2200      	movs	r2, #0
 80004da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004de:	4864      	ldr	r0, [pc, #400]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004e0:	f003 ffb2 	bl	8004448 <HAL_GPIO_WritePin>
 80004e4:	200a      	movs	r0, #10
 80004e6:	f001 fc93 	bl	8001e10 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80004ea:	2201      	movs	r2, #1
 80004ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f0:	485f      	ldr	r0, [pc, #380]	; (8000670 <lcd_ILI_init+0x1b0>)
 80004f2:	f003 ffa9 	bl	8004448 <HAL_GPIO_WritePin>
 80004f6:	200a      	movs	r0, #10
 80004f8:	f001 fc8a 	bl	8001e10 <HAL_Delay>

	write_cmd(0x01); //software reset
 80004fc:	2001      	movs	r0, #1
 80004fe:	f000 fa78 	bl	80009f2 <write_cmd>
	HAL_Delay(50);
 8000502:	2032      	movs	r0, #50	; 0x32
 8000504:	f001 fc84 	bl	8001e10 <HAL_Delay>
	write_cmd(0x11); //exit sleep
 8000508:	2011      	movs	r0, #17
 800050a:	f000 fa72 	bl	80009f2 <write_cmd>
	HAL_Delay(50);
 800050e:	2032      	movs	r0, #50	; 0x32
 8000510:	f001 fc7e 	bl	8001e10 <HAL_Delay>

	write_cmd(0xB6);
 8000514:	20b6      	movs	r0, #182	; 0xb6
 8000516:	f000 fa6c 	bl	80009f2 <write_cmd>
	write_data(0x0A);
 800051a:	200a      	movs	r0, #10
 800051c:	f000 fa78 	bl	8000a10 <write_data>
	write_data(0xC2);
 8000520:	20c2      	movs	r0, #194	; 0xc2
 8000522:	f000 fa75 	bl	8000a10 <write_data>

	write_cmd(0x36);   // memory access control
 8000526:	2036      	movs	r0, #54	; 0x36
 8000528:	f000 fa63 	bl	80009f2 <write_cmd>
	write_data(0x68);     // BGR -> seems RGB
 800052c:	2068      	movs	r0, #104	; 0x68
 800052e:	f000 fa6f 	bl	8000a10 <write_data>
	//  write_data(0x60);     // RGB -> seems BGR

	write_cmd(0x3A); // pixel format
 8000532:	203a      	movs	r0, #58	; 0x3a
 8000534:	f000 fa5d 	bl	80009f2 <write_cmd>
	write_data(0x55); //RGB565 (16bit)
 8000538:	2055      	movs	r0, #85	; 0x55
 800053a:	f000 fa69 	bl	8000a10 <write_data>

	write_cmd(0xE0); //gamma
 800053e:	20e0      	movs	r0, #224	; 0xe0
 8000540:	f000 fa57 	bl	80009f2 <write_cmd>
	write_data(0x10);
 8000544:	2010      	movs	r0, #16
 8000546:	f000 fa63 	bl	8000a10 <write_data>
	write_data(0x10);
 800054a:	2010      	movs	r0, #16
 800054c:	f000 fa60 	bl	8000a10 <write_data>
	write_data(0x10);
 8000550:	2010      	movs	r0, #16
 8000552:	f000 fa5d 	bl	8000a10 <write_data>
	write_data(0x08);
 8000556:	2008      	movs	r0, #8
 8000558:	f000 fa5a 	bl	8000a10 <write_data>
	write_data(0x0E);
 800055c:	200e      	movs	r0, #14
 800055e:	f000 fa57 	bl	8000a10 <write_data>
	write_data(0x06);
 8000562:	2006      	movs	r0, #6
 8000564:	f000 fa54 	bl	8000a10 <write_data>
	write_data(0x42);
 8000568:	2042      	movs	r0, #66	; 0x42
 800056a:	f000 fa51 	bl	8000a10 <write_data>
	write_data(0x28);
 800056e:	2028      	movs	r0, #40	; 0x28
 8000570:	f000 fa4e 	bl	8000a10 <write_data>
	write_data(0x36);
 8000574:	2036      	movs	r0, #54	; 0x36
 8000576:	f000 fa4b 	bl	8000a10 <write_data>
	write_data(0x03);
 800057a:	2003      	movs	r0, #3
 800057c:	f000 fa48 	bl	8000a10 <write_data>
	write_data(0x0E);
 8000580:	200e      	movs	r0, #14
 8000582:	f000 fa45 	bl	8000a10 <write_data>
	write_data(0x04);
 8000586:	2004      	movs	r0, #4
 8000588:	f000 fa42 	bl	8000a10 <write_data>
	write_data(0x13);
 800058c:	2013      	movs	r0, #19
 800058e:	f000 fa3f 	bl	8000a10 <write_data>
	write_data(0x0E);
 8000592:	200e      	movs	r0, #14
 8000594:	f000 fa3c 	bl	8000a10 <write_data>
	write_data(0x0C);
 8000598:	200c      	movs	r0, #12
 800059a:	f000 fa39 	bl	8000a10 <write_data>

	write_cmd(0XE1); //gamma
 800059e:	20e1      	movs	r0, #225	; 0xe1
 80005a0:	f000 fa27 	bl	80009f2 <write_cmd>
	write_data(0x0C);
 80005a4:	200c      	movs	r0, #12
 80005a6:	f000 fa33 	bl	8000a10 <write_data>
	write_data(0x23);
 80005aa:	2023      	movs	r0, #35	; 0x23
 80005ac:	f000 fa30 	bl	8000a10 <write_data>
	write_data(0x26);
 80005b0:	2026      	movs	r0, #38	; 0x26
 80005b2:	f000 fa2d 	bl	8000a10 <write_data>
	write_data(0x04);
 80005b6:	2004      	movs	r0, #4
 80005b8:	f000 fa2a 	bl	8000a10 <write_data>
	write_data(0x0C);
 80005bc:	200c      	movs	r0, #12
 80005be:	f000 fa27 	bl	8000a10 <write_data>
	write_data(0x04);
 80005c2:	2004      	movs	r0, #4
 80005c4:	f000 fa24 	bl	8000a10 <write_data>
	write_data(0x39);
 80005c8:	2039      	movs	r0, #57	; 0x39
 80005ca:	f000 fa21 	bl	8000a10 <write_data>
	write_data(0x24);
 80005ce:	2024      	movs	r0, #36	; 0x24
 80005d0:	f000 fa1e 	bl	8000a10 <write_data>
	write_data(0x4B);
 80005d4:	204b      	movs	r0, #75	; 0x4b
 80005d6:	f000 fa1b 	bl	8000a10 <write_data>
	write_data(0x03);
 80005da:	2003      	movs	r0, #3
 80005dc:	f000 fa18 	bl	8000a10 <write_data>
	write_data(0x0B);
 80005e0:	200b      	movs	r0, #11
 80005e2:	f000 fa15 	bl	8000a10 <write_data>
	write_data(0x0B);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f000 fa12 	bl	8000a10 <write_data>
	write_data(0x33);
 80005ec:	2033      	movs	r0, #51	; 0x33
 80005ee:	f000 fa0f 	bl	8000a10 <write_data>
	write_data(0x37);
 80005f2:	2037      	movs	r0, #55	; 0x37
 80005f4:	f000 fa0c 	bl	8000a10 <write_data>
	write_data(0x0F);
 80005f8:	200f      	movs	r0, #15
 80005fa:	f000 fa09 	bl	8000a10 <write_data>

	write_cmd(0x2a);//
 80005fe:	202a      	movs	r0, #42	; 0x2a
 8000600:	f000 f9f7 	bl	80009f2 <write_cmd>
	write_data(0x00);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 fa03 	bl	8000a10 <write_data>
	write_data(0x00);
 800060a:	2000      	movs	r0, #0
 800060c:	f000 fa00 	bl	8000a10 <write_data>
	write_data(0x00);
 8000610:	2000      	movs	r0, #0
 8000612:	f000 f9fd 	bl	8000a10 <write_data>
	write_data(0xef);
 8000616:	20ef      	movs	r0, #239	; 0xef
 8000618:	f000 f9fa 	bl	8000a10 <write_data>

	write_cmd(0x2b); //
 800061c:	202b      	movs	r0, #43	; 0x2b
 800061e:	f000 f9e8 	bl	80009f2 <write_cmd>
	write_data(0x00);
 8000622:	2000      	movs	r0, #0
 8000624:	f000 f9f4 	bl	8000a10 <write_data>
	write_data(0x00);
 8000628:	2000      	movs	r0, #0
 800062a:	f000 f9f1 	bl	8000a10 <write_data>
	write_data(0x01);
 800062e:	2001      	movs	r0, #1
 8000630:	f000 f9ee 	bl	8000a10 <write_data>
	write_data(0x3f);
 8000634:	203f      	movs	r0, #63	; 0x3f
 8000636:	f000 f9eb 	bl	8000a10 <write_data>

	write_cmd(0x29);
 800063a:	2029      	movs	r0, #41	; 0x29
 800063c:	f000 f9d9 	bl	80009f2 <write_cmd>
	HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f001 fbe5 	bl	8001e10 <HAL_Delay>
	write_cmd(0x2C);
 8000646:	202c      	movs	r0, #44	; 0x2c
 8000648:	f000 f9d3 	bl	80009f2 <write_cmd>

	lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_BLACK);
 800064c:	2300      	movs	r3, #0
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	2378      	movs	r3, #120	; 0x78
 8000652:	22a0      	movs	r2, #160	; 0xa0
 8000654:	2100      	movs	r1, #0
 8000656:	2000      	movs	r0, #0
 8000658:	f000 f8a6 	bl	80007a8 <lcd_ILI_draw_rect>
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 800065c:	2377      	movs	r3, #119	; 0x77
 800065e:	229f      	movs	r2, #159	; 0x9f
 8000660:	2100      	movs	r1, #0
 8000662:	2000      	movs	r0, #0
 8000664:	f000 f806 	bl	8000674 <lcd_ILI_set_write_area>

}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40020800 	.word	0x40020800

08000674 <lcd_ILI_set_write_area>:

void lcd_ILI_set_write_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4604      	mov	r4, r0
 800067c:	4608      	mov	r0, r1
 800067e:	4611      	mov	r1, r2
 8000680:	461a      	mov	r2, r3
 8000682:	4623      	mov	r3, r4
 8000684:	80fb      	strh	r3, [r7, #6]
 8000686:	4603      	mov	r3, r0
 8000688:	80bb      	strh	r3, [r7, #4]
 800068a:	460b      	mov	r3, r1
 800068c:	807b      	strh	r3, [r7, #2]
 800068e:	4613      	mov	r3, r2
 8000690:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 8000692:	202a      	movs	r0, #42	; 0x2a
 8000694:	f000 f9ad 	bl	80009f2 <write_cmd>
	write_data(xStart >> 8);
 8000698:	88fb      	ldrh	r3, [r7, #6]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b29b      	uxth	r3, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f9b6 	bl	8000a10 <write_data>
	write_data(xStart & 0xff);
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f9b0 	bl	8000a10 <write_data>
	write_data(xEnd >> 8);
 80006b0:	887b      	ldrh	r3, [r7, #2]
 80006b2:	0a1b      	lsrs	r3, r3, #8
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	4618      	mov	r0, r3
 80006b8:	f000 f9aa 	bl	8000a10 <write_data>
	write_data(xEnd & 0xff);
 80006bc:	887b      	ldrh	r3, [r7, #2]
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f9a4 	bl	8000a10 <write_data>

	write_cmd(0x2b);
 80006c8:	202b      	movs	r0, #43	; 0x2b
 80006ca:	f000 f992 	bl	80009f2 <write_cmd>
	write_data(yStart >> 8);
 80006ce:	88bb      	ldrh	r3, [r7, #4]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 f99b 	bl	8000a10 <write_data>
	write_data(yStart & 0xff);
 80006da:	88bb      	ldrh	r3, [r7, #4]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	b29b      	uxth	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f995 	bl	8000a10 <write_data>
	write_data(yEnd >> 8);
 80006e6:	883b      	ldrh	r3, [r7, #0]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 f98f 	bl	8000a10 <write_data>
	write_data(yEnd & 0xff);
 80006f2:	883b      	ldrh	r3, [r7, #0]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 f989 	bl	8000a10 <write_data>

	write_cmd(0x2c); // set cmd for writing
 80006fe:	202c      	movs	r0, #44	; 0x2c
 8000700:	f000 f977 	bl	80009f2 <write_cmd>
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	bd90      	pop	{r4, r7, pc}

0800070c <lcd_ILI_set_read_area>:

void lcd_ILI_set_read_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4604      	mov	r4, r0
 8000714:	4608      	mov	r0, r1
 8000716:	4611      	mov	r1, r2
 8000718:	461a      	mov	r2, r3
 800071a:	4623      	mov	r3, r4
 800071c:	80fb      	strh	r3, [r7, #6]
 800071e:	4603      	mov	r3, r0
 8000720:	80bb      	strh	r3, [r7, #4]
 8000722:	460b      	mov	r3, r1
 8000724:	807b      	strh	r3, [r7, #2]
 8000726:	4613      	mov	r3, r2
 8000728:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 800072a:	202a      	movs	r0, #42	; 0x2a
 800072c:	f000 f961 	bl	80009f2 <write_cmd>
	write_data(xStart >> 8);
 8000730:	88fb      	ldrh	r3, [r7, #6]
 8000732:	0a1b      	lsrs	r3, r3, #8
 8000734:	b29b      	uxth	r3, r3
 8000736:	4618      	mov	r0, r3
 8000738:	f000 f96a 	bl	8000a10 <write_data>
	write_data(xStart & 0xff);
 800073c:	88fb      	ldrh	r3, [r7, #6]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	b29b      	uxth	r3, r3
 8000742:	4618      	mov	r0, r3
 8000744:	f000 f964 	bl	8000a10 <write_data>
	write_data(xEnd >> 8);
 8000748:	887b      	ldrh	r3, [r7, #2]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f95e 	bl	8000a10 <write_data>
	write_data(xEnd & 0xff);
 8000754:	887b      	ldrh	r3, [r7, #2]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	b29b      	uxth	r3, r3
 800075a:	4618      	mov	r0, r3
 800075c:	f000 f958 	bl	8000a10 <write_data>

	write_cmd(0x2b);
 8000760:	202b      	movs	r0, #43	; 0x2b
 8000762:	f000 f946 	bl	80009f2 <write_cmd>
	write_data(yStart >> 8);
 8000766:	88bb      	ldrh	r3, [r7, #4]
 8000768:	0a1b      	lsrs	r3, r3, #8
 800076a:	b29b      	uxth	r3, r3
 800076c:	4618      	mov	r0, r3
 800076e:	f000 f94f 	bl	8000a10 <write_data>
	write_data(yStart & 0xff);
 8000772:	88bb      	ldrh	r3, [r7, #4]
 8000774:	b2db      	uxtb	r3, r3
 8000776:	b29b      	uxth	r3, r3
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f949 	bl	8000a10 <write_data>
	write_data(yEnd >> 8);
 800077e:	883b      	ldrh	r3, [r7, #0]
 8000780:	0a1b      	lsrs	r3, r3, #8
 8000782:	b29b      	uxth	r3, r3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f943 	bl	8000a10 <write_data>
	write_data(yEnd & 0xff);
 800078a:	883b      	ldrh	r3, [r7, #0]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b29b      	uxth	r3, r3
 8000790:	4618      	mov	r0, r3
 8000792:	f000 f93d 	bl	8000a10 <write_data>

	write_cmd(0x2e); // set cmd for reading
 8000796:	202e      	movs	r0, #46	; 0x2e
 8000798:	f000 f92b 	bl	80009f2 <write_cmd>

	// the first read is invalid
	read_data();
 800079c:	f000 f948 	bl	8000a30 <read_data>
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd90      	pop	{r4, r7, pc}

080007a8 <lcd_ILI_draw_rect>:

void lcd_ILI_draw_rect(uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height, uint16_t color)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4604      	mov	r4, r0
 80007b0:	4608      	mov	r0, r1
 80007b2:	4611      	mov	r1, r2
 80007b4:	461a      	mov	r2, r3
 80007b6:	4623      	mov	r3, r4
 80007b8:	80fb      	strh	r3, [r7, #6]
 80007ba:	4603      	mov	r3, r0
 80007bc:	80bb      	strh	r3, [r7, #4]
 80007be:	460b      	mov	r3, r1
 80007c0:	807b      	strh	r3, [r7, #2]
 80007c2:	4613      	mov	r3, r2
 80007c4:	803b      	strh	r3, [r7, #0]
	lcd_ILI_set_write_area(xStart, yStart, xStart + width - 1, yStart + height - 1);
 80007c6:	88fa      	ldrh	r2, [r7, #6]
 80007c8:	887b      	ldrh	r3, [r7, #2]
 80007ca:	4413      	add	r3, r2
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	3b01      	subs	r3, #1
 80007d0:	b29c      	uxth	r4, r3
 80007d2:	88ba      	ldrh	r2, [r7, #4]
 80007d4:	883b      	ldrh	r3, [r7, #0]
 80007d6:	4413      	add	r3, r2
 80007d8:	b29b      	uxth	r3, r3
 80007da:	3b01      	subs	r3, #1
 80007dc:	b29b      	uxth	r3, r3
 80007de:	88b9      	ldrh	r1, [r7, #4]
 80007e0:	88f8      	ldrh	r0, [r7, #6]
 80007e2:	4622      	mov	r2, r4
 80007e4:	f7ff ff46 	bl	8000674 <lcd_ILI_set_write_area>
	for( uint16_t y = 0; y < height; y++ ){
 80007e8:	2300      	movs	r3, #0
 80007ea:	81fb      	strh	r3, [r7, #14]
 80007ec:	e00f      	b.n	800080e <lcd_ILI_draw_rect+0x66>
		for( uint16_t x = 0; x < width; x++ ){
 80007ee:	2300      	movs	r3, #0
 80007f0:	81bb      	strh	r3, [r7, #12]
 80007f2:	e005      	b.n	8000800 <lcd_ILI_draw_rect+0x58>
		//      write_data(color >> 8);
		//      write_data(color);
		  LCD_DATA = color;
 80007f4:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <lcd_ILI_draw_rect+0x78>)
 80007f6:	8c3b      	ldrh	r3, [r7, #32]
 80007f8:	8013      	strh	r3, [r2, #0]
		for( uint16_t x = 0; x < width; x++ ){
 80007fa:	89bb      	ldrh	r3, [r7, #12]
 80007fc:	3301      	adds	r3, #1
 80007fe:	81bb      	strh	r3, [r7, #12]
 8000800:	89ba      	ldrh	r2, [r7, #12]
 8000802:	887b      	ldrh	r3, [r7, #2]
 8000804:	429a      	cmp	r2, r3
 8000806:	d3f5      	bcc.n	80007f4 <lcd_ILI_draw_rect+0x4c>
	for( uint16_t y = 0; y < height; y++ ){
 8000808:	89fb      	ldrh	r3, [r7, #14]
 800080a:	3301      	adds	r3, #1
 800080c:	81fb      	strh	r3, [r7, #14]
 800080e:	89fa      	ldrh	r2, [r7, #14]
 8000810:	883b      	ldrh	r3, [r7, #0]
 8000812:	429a      	cmp	r2, r3
 8000814:	d3eb      	bcc.n	80007ee <lcd_ILI_draw_rect+0x46>
		}
	}
}
 8000816:	bf00      	nop
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bd90      	pop	{r4, r7, pc}
 8000820:	60100000 	.word	0x60100000

08000824 <lcd_ILI_display_frame>:
}


/* frame display at the center of lcd */
void lcd_ILI_display_frame(uint16_t *buf, uint16_t buf_width, uint16_t buf_height)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	460b      	mov	r3, r1
 800082e:	807b      	strh	r3, [r7, #2]
 8000830:	4613      	mov	r3, r2
 8000832:	803b      	strh	r3, [r7, #0]
    // Center the frame on the LCD
    uint16_t xStart = (LCD_ILI_WIDTH - buf_width) / 2;
 8000834:	887b      	ldrh	r3, [r7, #2]
 8000836:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800083a:	0fda      	lsrs	r2, r3, #31
 800083c:	4413      	add	r3, r2
 800083e:	105b      	asrs	r3, r3, #1
 8000840:	827b      	strh	r3, [r7, #18]
    uint16_t yStart = (LCD_ILI_HEIGHT - buf_height) / 2;
 8000842:	883b      	ldrh	r3, [r7, #0]
 8000844:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000848:	0fda      	lsrs	r2, r3, #31
 800084a:	4413      	add	r3, r2
 800084c:	105b      	asrs	r3, r3, #1
 800084e:	823b      	strh	r3, [r7, #16]
    uint16_t xEnd   = xStart + buf_width - 1;
 8000850:	8a7a      	ldrh	r2, [r7, #18]
 8000852:	887b      	ldrh	r3, [r7, #2]
 8000854:	4413      	add	r3, r2
 8000856:	b29b      	uxth	r3, r3
 8000858:	3b01      	subs	r3, #1
 800085a:	81fb      	strh	r3, [r7, #14]
    uint16_t yEnd   = yStart + buf_height - 1;
 800085c:	8a3a      	ldrh	r2, [r7, #16]
 800085e:	883b      	ldrh	r3, [r7, #0]
 8000860:	4413      	add	r3, r2
 8000862:	b29b      	uxth	r3, r3
 8000864:	3b01      	subs	r3, #1
 8000866:	81bb      	strh	r3, [r7, #12]

    // Set write window
    lcd_ILI_set_write_area(xStart, yStart, xEnd, yEnd);
 8000868:	89bb      	ldrh	r3, [r7, #12]
 800086a:	89fa      	ldrh	r2, [r7, #14]
 800086c:	8a39      	ldrh	r1, [r7, #16]
 800086e:	8a78      	ldrh	r0, [r7, #18]
 8000870:	f7ff ff00 	bl	8000674 <lcd_ILI_set_write_area>

    // Copy the buffer to LCD GRAM
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	e009      	b.n	800088e <lcd_ILI_display_frame+0x6a>
    {
        LCD_DATA = buf[i];
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	4413      	add	r3, r2
 8000882:	4a09      	ldr	r2, [pc, #36]	; (80008a8 <lcd_ILI_display_frame+0x84>)
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	8013      	strh	r3, [r2, #0]
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3301      	adds	r3, #1
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	887b      	ldrh	r3, [r7, #2]
 8000890:	883a      	ldrh	r2, [r7, #0]
 8000892:	fb02 f303 	mul.w	r3, r2, r3
 8000896:	461a      	mov	r2, r3
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	4293      	cmp	r3, r2
 800089c:	d3ed      	bcc.n	800087a <lcd_ILI_display_frame+0x56>
    }
}
 800089e:	bf00      	nop
 80008a0:	bf00      	nop
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	60100000 	.word	0x60100000

080008ac <lcd_ILI_get_draw_addr>:


// fpga comm side
uint16_t* lcd_ILI_get_draw_addr()
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 80008b0:	2377      	movs	r3, #119	; 0x77
 80008b2:	229f      	movs	r2, #159	; 0x9f
 80008b4:	2100      	movs	r1, #0
 80008b6:	2000      	movs	r0, #0
 80008b8:	f7ff fedc 	bl	8000674 <lcd_ILI_set_write_area>
	return (uint16_t*)LCD_DATA_ADDR;
 80008bc:	4b01      	ldr	r3, [pc, #4]	; (80008c4 <lcd_ILI_get_draw_addr+0x18>)
}
 80008be:	4618      	mov	r0, r3
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	60100000 	.word	0x60100000

080008c8 <lcd_ILI_get_subframe>:

void lcd_ILI_get_subframe(uint16_t *buf, uint16_t w, uint16_t h)
{
 80008c8:	b590      	push	{r4, r7, lr}
 80008ca:	b089      	sub	sp, #36	; 0x24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	460b      	mov	r3, r1
 80008d2:	807b      	strh	r3, [r7, #2]
 80008d4:	4613      	mov	r3, r2
 80008d6:	803b      	strh	r3, [r7, #0]
    uint16_t x0 = (LCD_ILI_WIDTH  - w) / 2;
 80008d8:	887b      	ldrh	r3, [r7, #2]
 80008da:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80008de:	0fda      	lsrs	r2, r3, #31
 80008e0:	4413      	add	r3, r2
 80008e2:	105b      	asrs	r3, r3, #1
 80008e4:	833b      	strh	r3, [r7, #24]
    uint16_t y0 = (LCD_ILI_HEIGHT - h) / 2;
 80008e6:	883b      	ldrh	r3, [r7, #0]
 80008e8:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 80008ec:	0fda      	lsrs	r2, r3, #31
 80008ee:	4413      	add	r3, r2
 80008f0:	105b      	asrs	r3, r3, #1
 80008f2:	82fb      	strh	r3, [r7, #22]

    uint32_t idx = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]

        lcd_ILI_set_read_area(
            x0, y0,
             x0 + w - 1, y0 + h - 1
 80008f8:	8b3a      	ldrh	r2, [r7, #24]
 80008fa:	887b      	ldrh	r3, [r7, #2]
 80008fc:	4413      	add	r3, r2
 80008fe:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 8000900:	3b01      	subs	r3, #1
 8000902:	b29c      	uxth	r4, r3
             x0 + w - 1, y0 + h - 1
 8000904:	8afa      	ldrh	r2, [r7, #22]
 8000906:	883b      	ldrh	r3, [r7, #0]
 8000908:	4413      	add	r3, r2
 800090a:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 800090c:	3b01      	subs	r3, #1
 800090e:	b29b      	uxth	r3, r3
 8000910:	8af9      	ldrh	r1, [r7, #22]
 8000912:	8b38      	ldrh	r0, [r7, #24]
 8000914:	4622      	mov	r2, r4
 8000916:	f7ff fef9 	bl	800070c <lcd_ILI_set_read_area>
        );


        for (uint16_t i = 0; i < w*h; i++)
 800091a:	2300      	movs	r3, #0
 800091c:	837b      	strh	r3, [r7, #26]
 800091e:	e05c      	b.n	80009da <lcd_ILI_get_subframe+0x112>
        {
            /* RGB666 read (3 reads per pixel) */
            uint16_t d0 = read_data();
 8000920:	f000 f886 	bl	8000a30 <read_data>
 8000924:	4603      	mov	r3, r0
 8000926:	82bb      	strh	r3, [r7, #20]
            uint16_t d1 = read_data();
 8000928:	f000 f882 	bl	8000a30 <read_data>
 800092c:	4603      	mov	r3, r0
 800092e:	827b      	strh	r3, [r7, #18]
            uint16_t d2 = read_data();
 8000930:	f000 f87e 	bl	8000a30 <read_data>
 8000934:	4603      	mov	r3, r0
 8000936:	823b      	strh	r3, [r7, #16]

            uint8_t r1 = d0 >> 8;
 8000938:	8abb      	ldrh	r3, [r7, #20]
 800093a:	0a1b      	lsrs	r3, r3, #8
 800093c:	b29b      	uxth	r3, r3
 800093e:	73fb      	strb	r3, [r7, #15]
            uint8_t g1 = d0 & 0xFF;
 8000940:	8abb      	ldrh	r3, [r7, #20]
 8000942:	73bb      	strb	r3, [r7, #14]
            uint8_t b1 = d1 >> 8;
 8000944:	8a7b      	ldrh	r3, [r7, #18]
 8000946:	0a1b      	lsrs	r3, r3, #8
 8000948:	b29b      	uxth	r3, r3
 800094a:	737b      	strb	r3, [r7, #13]

            uint8_t r2 = d1 & 0xFF;
 800094c:	8a7b      	ldrh	r3, [r7, #18]
 800094e:	733b      	strb	r3, [r7, #12]
            uint8_t g2 = d2 >> 8;
 8000950:	8a3b      	ldrh	r3, [r7, #16]
 8000952:	0a1b      	lsrs	r3, r3, #8
 8000954:	b29b      	uxth	r3, r3
 8000956:	72fb      	strb	r3, [r7, #11]
            uint8_t b2 = d2 & 0xFF;
 8000958:	8a3b      	ldrh	r3, [r7, #16]
 800095a:	72bb      	strb	r3, [r7, #10]


            buf[idx++] =
                ((r1 & 0xF8) << 8) |
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	021b      	lsls	r3, r3, #8
 8000960:	b21b      	sxth	r3, r3
 8000962:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000966:	f023 0307 	bic.w	r3, r3, #7
 800096a:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 800096c:	7bbb      	ldrb	r3, [r7, #14]
 800096e:	00db      	lsls	r3, r3, #3
 8000970:	b21b      	sxth	r3, r3
 8000972:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000976:	b21b      	sxth	r3, r3
                ((r1 & 0xF8) << 8) |
 8000978:	4313      	orrs	r3, r2
 800097a:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 800097c:	7b7b      	ldrb	r3, [r7, #13]
 800097e:	08db      	lsrs	r3, r3, #3
 8000980:	b2db      	uxtb	r3, r3
 8000982:	b21b      	sxth	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	b219      	sxth	r1, r3
            buf[idx++] =
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	61fa      	str	r2, [r7, #28]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	4413      	add	r3, r2
                ((g1 & 0xFC) << 3) |
 8000994:	b28a      	uxth	r2, r1
            buf[idx++] =
 8000996:	801a      	strh	r2, [r3, #0]
                (b1 >> 3);

            buf[idx++] =
                ((r2 & 0xF8) << 8) |
 8000998:	7b3b      	ldrb	r3, [r7, #12]
 800099a:	021b      	lsls	r3, r3, #8
 800099c:	b21b      	sxth	r3, r3
 800099e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80009a2:	f023 0307 	bic.w	r3, r3, #7
 80009a6:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 80009a8:	7afb      	ldrb	r3, [r7, #11]
 80009aa:	00db      	lsls	r3, r3, #3
 80009ac:	b21b      	sxth	r3, r3
 80009ae:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80009b2:	b21b      	sxth	r3, r3
                ((r2 & 0xF8) << 8) |
 80009b4:	4313      	orrs	r3, r2
 80009b6:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 80009b8:	7abb      	ldrb	r3, [r7, #10]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b219      	sxth	r1, r3
            buf[idx++] =
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	1c5a      	adds	r2, r3, #1
 80009c8:	61fa      	str	r2, [r7, #28]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	4413      	add	r3, r2
                ((g2 & 0xFC) << 3) |
 80009d0:	b28a      	uxth	r2, r1
            buf[idx++] =
 80009d2:	801a      	strh	r2, [r3, #0]
        for (uint16_t i = 0; i < w*h; i++)
 80009d4:	8b7b      	ldrh	r3, [r7, #26]
 80009d6:	3301      	adds	r3, #1
 80009d8:	837b      	strh	r3, [r7, #26]
 80009da:	8b7a      	ldrh	r2, [r7, #26]
 80009dc:	887b      	ldrh	r3, [r7, #2]
 80009de:	8839      	ldrh	r1, [r7, #0]
 80009e0:	fb01 f303 	mul.w	r3, r1, r3
 80009e4:	429a      	cmp	r2, r3
 80009e6:	db9b      	blt.n	8000920 <lcd_ILI_get_subframe+0x58>
                (b2 >> 3);
        }
}
 80009e8:	bf00      	nop
 80009ea:	bf00      	nop
 80009ec:	3724      	adds	r7, #36	; 0x24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd90      	pop	{r4, r7, pc}

080009f2 <write_cmd>:



/*** Internal Function Defines ***/
inline static void write_cmd(uint16_t cmd)
{
 80009f2:	b480      	push	{r7}
 80009f4:	b083      	sub	sp, #12
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	4603      	mov	r3, r0
 80009fa:	80fb      	strh	r3, [r7, #6]
	LCD_CMD = cmd;
 80009fc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000a00:	88fb      	ldrh	r3, [r7, #6]
 8000a02:	8013      	strh	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <write_data>:

inline static void write_data(uint16_t data)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	80fb      	strh	r3, [r7, #6]
	LCD_DATA = data;
 8000a1a:	4a04      	ldr	r2, [pc, #16]	; (8000a2c <write_data+0x1c>)
 8000a1c:	88fb      	ldrh	r3, [r7, #6]
 8000a1e:	8013      	strh	r3, [r2, #0]
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	60100000 	.word	0x60100000

08000a30 <read_data>:

inline static uint16_t read_data()
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
	uint16_t data = LCD_DATA;
 8000a36:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <read_data+0x1c>)
 8000a38:	881b      	ldrh	r3, [r3, #0]
 8000a3a:	80fb      	strh	r3, [r7, #6]
	return data;
 8000a3c:	88fb      	ldrh	r3, [r7, #6]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	60100000 	.word	0x60100000

08000a50 <ov7670_init>:
static void ov7670_write(uint8_t regAddr, uint8_t data);
static void ov7670_read(uint8_t regAddr, uint8_t *data);

/*** External Function Defines ***/
void ov7670_init(DCMI_HandleTypeDef *p_hdcmi, DMA_HandleTypeDef *p_hdma_dcmi, I2C_HandleTypeDef *p_hi2c)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	sp_hdcmi     = p_hdcmi;
 8000a5c:	4a14      	ldr	r2, [pc, #80]	; (8000ab0 <ov7670_init+0x60>)
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	6013      	str	r3, [r2, #0]
	sp_hdma_dcmi = p_hdma_dcmi;
 8000a62:	4a14      	ldr	r2, [pc, #80]	; (8000ab4 <ov7670_init+0x64>)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	6013      	str	r3, [r2, #0]
	sp_hi2c      = p_hi2c;
 8000a68:	4a13      	ldr	r2, [pc, #76]	; (8000ab8 <ov7670_init+0x68>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6013      	str	r3, [r2, #0]
	s_destAddressForContiuousMode = 0;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	; (8000abc <ov7670_init+0x6c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);  // Hold reset
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a7a:	4811      	ldr	r0, [pc, #68]	; (8000ac0 <ov7670_init+0x70>)
 8000a7c:	f003 fce4 	bl	8004448 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000a80:	200a      	movs	r0, #10
 8000a82:	f001 f9c5 	bl	8001e10 <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);    // Release
 8000a86:	2201      	movs	r2, #1
 8000a88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a8c:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <ov7670_init+0x70>)
 8000a8e:	f003 fcdb 	bl	8004448 <HAL_GPIO_WritePin>
	HAL_Delay(100);  // wait
 8000a92:	2064      	movs	r0, #100	; 0x64
 8000a94:	f001 f9bc 	bl	8001e10 <HAL_Delay>


	ov7670_write(0x12, 0x80);  // RESET
 8000a98:	2180      	movs	r1, #128	; 0x80
 8000a9a:	2012      	movs	r0, #18
 8000a9c:	f000 f8bc 	bl	8000c18 <ov7670_write>
	HAL_Delay(30);
 8000aa0:	201e      	movs	r0, #30
 8000aa2:	f001 f9b5 	bl	8001e10 <HAL_Delay>

}
 8000aa6:	bf00      	nop
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	200000bc 	.word	0x200000bc
 8000ab4:	200000c0 	.word	0x200000c0
 8000ab8:	200000c4 	.word	0x200000c4
 8000abc:	200000c8 	.word	0x200000c8
 8000ac0:	40020c00 	.word	0x40020c00

08000ac4 <ov7670_config>:

void ov7670_config()
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
	ov7670_stopCap();
 8000aca:	f000 f849 	bl	8000b60 <ov7670_stopCap>
	HAL_Delay(200);
 8000ace:	20c8      	movs	r0, #200	; 0xc8
 8000ad0:	f001 f99e 	bl	8001e10 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	e012      	b.n	8000b00 <ov7670_config+0x3c>
	{
		ov7670_write(OV7670_reg[i][0], OV7670_reg[i][1]);
 8000ada:	4a0f      	ldr	r2, [pc, #60]	; (8000b18 <ov7670_config+0x54>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8000ae2:	490d      	ldr	r1, [pc, #52]	; (8000b18 <ov7670_config+0x54>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	440b      	add	r3, r1
 8000aea:	785b      	ldrb	r3, [r3, #1]
 8000aec:	4619      	mov	r1, r3
 8000aee:	4610      	mov	r0, r2
 8000af0:	f000 f892 	bl	8000c18 <ov7670_write>
		HAL_Delay(1);
 8000af4:	2001      	movs	r0, #1
 8000af6:	f001 f98b 	bl	8001e10 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3301      	adds	r3, #1
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <ov7670_config+0x54>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000b08:	2bff      	cmp	r3, #255	; 0xff
 8000b0a:	d1e6      	bne.n	8000ada <ov7670_config+0x16>
	}
}
 8000b0c:	bf00      	nop
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	0800826c 	.word	0x0800826c

08000b1c <ov7670_startCap>:

void ov7670_startCap(uint32_t capMode, uint32_t destAddress)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
	//ov7670_stopCap();
	sp_hdcmi->State = HAL_DCMI_STATE_READY;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <ov7670_startCap+0x40>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	sp_hdcmi->DMA_Handle->State = HAL_DMA_STATE_READY;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <ov7670_startCap+0x40>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b36:	2201      	movs	r2, #1
 8000b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	if (capMode == OV7670_CAP_SINGLE_FRAME) {
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d107      	bne.n	8000b52 <ov7670_startCap+0x36>
		//s_destAddressForContiuousMode = 0;
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 8000b42:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <ov7670_startCap+0x40>)
 8000b44:	6818      	ldr	r0, [r3, #0]
 8000b46:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000b4a:	683a      	ldr	r2, [r7, #0]
 8000b4c:	2102      	movs	r1, #2
 8000b4e:	f001 fa95 	bl	800207c <HAL_DCMI_Start_DMA>
	}

}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200000bc 	.word	0x200000bc

08000b60 <ov7670_stopCap>:

void ov7670_stopCap()
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
//	HAL_DCMI_Stop(sp_hdcmi);
	//  HAL_Delay(30);
	if (sp_hdcmi->State != HAL_DCMI_STATE_READY)
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d004      	beq.n	8000b7c <ov7670_stopCap+0x1c>
	    {
	        HAL_DCMI_Stop(sp_hdcmi);
 8000b72:	4b0f      	ldr	r3, [pc, #60]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 fb20 	bl	80021bc <HAL_DCMI_Stop>
	    }

	    if (sp_hdcmi->DMA_Handle->State != HAL_DMA_STATE_READY)
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d005      	beq.n	8000b98 <ov7670_stopCap+0x38>
	    {
	        HAL_DMA_Abort(sp_hdcmi->DMA_Handle);
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b92:	4618      	mov	r0, r3
 8000b94:	f001 fe2a 	bl	80027ec <HAL_DMA_Abort>
	    }

	    __HAL_DCMI_DISABLE(sp_hdcmi);
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <ov7670_stopCap+0x50>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000baa:	601a      	str	r2, [r3, #0]
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	200000bc 	.word	0x200000bc

08000bb4 <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	frame_captured = 1;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_DCMI_FrameEventCallback+0x54>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	601a      	str	r2, [r3, #0]
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1); // set the address of lcd back to starting address
 8000bc2:	2377      	movs	r3, #119	; 0x77
 8000bc4:	229f      	movs	r2, #159	; 0x9f
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f7ff fd53 	bl	8000674 <lcd_ILI_set_write_area>

	if(s_destAddressForContiuousMode != 0) {
 8000bce:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <HAL_DCMI_FrameEventCallback+0x58>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d00b      	beq.n	8000bee <HAL_DCMI_FrameEventCallback+0x3a>
	HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_WIDTH * OV7670_HEIGHT/2);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	3328      	adds	r3, #40	; 0x28
 8000be0:	4619      	mov	r1, r3
 8000be2:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <HAL_DCMI_FrameEventCallback+0x58>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000bea:	f001 fda7 	bl	800273c <HAL_DMA_Start_IT>
	}
	s_currentV++;
 8000bee:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	4a06      	ldr	r2, [pc, #24]	; (8000c10 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000bf6:	6013      	str	r3, [r2, #0]
	s_currentH = 0;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_DCMI_FrameEventCallback+0x60>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
}
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200000d4 	.word	0x200000d4
 8000c0c:	200000c8 	.word	0x200000c8
 8000c10:	200000d0 	.word	0x200000d0
 8000c14:	200000cc 	.word	0x200000cc

08000c18 <ov7670_write>:
    if(row == 240) row = 0;
}
*/
/* internal functions */
static void ov7670_write(uint8_t reg, uint8_t val)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af02      	add	r7, sp, #8
 8000c1e:	4603      	mov	r3, r0
 8000c20:	460a      	mov	r2, r1
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	4613      	mov	r3, r2
 8000c26:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2] = {reg, val};
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	733b      	strb	r3, [r7, #12]
 8000c2c:	79bb      	ldrb	r3, [r7, #6]
 8000c2e:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(sp_hi2c, SLAVE_ADDR, buffer, 2, 100);
 8000c30:	4b0a      	ldr	r3, [pc, #40]	; (8000c5c <ov7670_write+0x44>)
 8000c32:	6818      	ldr	r0, [r3, #0]
 8000c34:	f107 020c 	add.w	r2, r7, #12
 8000c38:	2364      	movs	r3, #100	; 0x64
 8000c3a:	9300      	str	r3, [sp, #0]
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	2142      	movs	r1, #66	; 0x42
 8000c40:	f003 fd7a 	bl	8004738 <HAL_I2C_Master_Transmit>
 8000c44:	4603      	mov	r3, r0
 8000c46:	73fb      	strb	r3, [r7, #15]

    // SCCB needs ACK after reg, before data
    if(status == HAL_OK) HAL_Delay(1);  // Critical timing
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d102      	bne.n	8000c54 <ov7670_write+0x3c>
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f001 f8de 	bl	8001e10 <HAL_Delay>

}
 8000c54:	bf00      	nop
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200000c4 	.word	0x200000c4

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c66:	f001 f861 	bl	8001d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6a:	f000 f8a7 	bl	8000dbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6e:	f000 fa2b 	bl	80010c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c72:	f000 fa09 	bl	8001088 <MX_DMA_Init>
  MX_DCMI_Init();
 8000c76:	f000 f90f 	bl	8000e98 <MX_DCMI_Init>
  MX_FSMC_Init();
 8000c7a:	f000 fb09 	bl	8001290 <MX_FSMC_Init>
  MX_I2C2_Init();
 8000c7e:	f000 f933 	bl	8000ee8 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000c82:	f000 f95f 	bl	8000f44 <MX_TIM2_Init>
  MX_TIM8_Init();
 8000c86:	f000 f9a9 	bl	8000fdc <MX_TIM8_Init>
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4842      	ldr	r0, [pc, #264]	; (8000d98 <main+0x138>)
 8000c8e:	f006 fad5 	bl	800723c <HAL_TIM_IC_Start_IT>
  /* USER CODE BEGIN 2 */

  uint16_t* pData;
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET); //LCD Backlight to 3V3
 8000c92:	2201      	movs	r2, #1
 8000c94:	2140      	movs	r1, #64	; 0x40
 8000c96:	4841      	ldr	r0, [pc, #260]	; (8000d9c <main+0x13c>)
 8000c98:	f003 fbd6 	bl	8004448 <HAL_GPIO_WritePin>
  lcd_ILI_init();
 8000c9c:	f7ff fc10 	bl	80004c0 <lcd_ILI_init>
  lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_RED);
 8000ca0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000ca4:	9300      	str	r3, [sp, #0]
 8000ca6:	2378      	movs	r3, #120	; 0x78
 8000ca8:	22a0      	movs	r2, #160	; 0xa0
 8000caa:	2100      	movs	r1, #0
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff fd7b 	bl	80007a8 <lcd_ILI_draw_rect>
  HAL_Delay(1000);
 8000cb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cb6:	f001 f8ab 	bl	8001e10 <HAL_Delay>
  ov7670_init(&hdcmi, &hdma_dcmi, &hi2c2);
 8000cba:	4a39      	ldr	r2, [pc, #228]	; (8000da0 <main+0x140>)
 8000cbc:	4939      	ldr	r1, [pc, #228]	; (8000da4 <main+0x144>)
 8000cbe:	483a      	ldr	r0, [pc, #232]	; (8000da8 <main+0x148>)
 8000cc0:	f7ff fec6 	bl	8000a50 <ov7670_init>
  ov7670_config();
 8000cc4:	f7ff fefe 	bl	8000ac4 <ov7670_config>

  for(int i = 0; i<160*120; i++)
 8000cc8:	2300      	movs	r3, #0
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	e008      	b.n	8000ce0 <main+0x80>
  {
	  fpga_buf[i] = COLOR_YELLOW;
 8000cce:	4a37      	ldr	r2, [pc, #220]	; (8000dac <main+0x14c>)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8000cd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i = 0; i<160*120; i++)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 8000ce6:	dbf2      	blt.n	8000cce <main+0x6e>
  }
	lcd_ILI_display_frame(fpga_buf, 160, 120);
 8000ce8:	2278      	movs	r2, #120	; 0x78
 8000cea:	21a0      	movs	r1, #160	; 0xa0
 8000cec:	482f      	ldr	r0, [pc, #188]	; (8000dac <main+0x14c>)
 8000cee:	f7ff fd99 	bl	8000824 <lcd_ILI_display_frame>
	HAL_Delay(1000);
 8000cf2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cf6:	f001 f88b 	bl	8001e10 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

    while (1)
    {

  	  dis1 = HCSR04_GetDis(0);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 fd0e 	bl	800171c <HCSR04_GetDis>
 8000d00:	4603      	mov	r3, r0
 8000d02:	ee07 3a90 	vmov	s15, r3
 8000d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d0a:	4b29      	ldr	r3, [pc, #164]	; (8000db0 <main+0x150>)
 8000d0c:	edc3 7a00 	vstr	s15, [r3]
  	  HAL_Delay(200);
 8000d10:	20c8      	movs	r0, #200	; 0xc8
 8000d12:	f001 f87d 	bl	8001e10 <HAL_Delay>
  	  if(dis1 < 5 && can_capture){
 8000d16:	4b26      	ldr	r3, [pc, #152]	; (8000db0 <main+0x150>)
 8000d18:	edd3 7a00 	vldr	s15, [r3]
 8000d1c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d28:	d512      	bpl.n	8000d50 <main+0xf0>
 8000d2a:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <main+0x154>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d00e      	beq.n	8000d50 <main+0xf0>
  		  pData = lcd_ILI_get_draw_addr();
 8000d32:	f7ff fdbb 	bl	80008ac <lcd_ILI_get_draw_addr>
 8000d36:	6038      	str	r0, [r7, #0]
  		  ov7670_startCap(OV7670_CAP_SINGLE_FRAME, (uint32_t)pData);
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	f7ff feed 	bl	8000b1c <ov7670_startCap>
  		HAL_GPIO_TogglePin(HEART_GPIO_Port, HEART_Pin);
 8000d42:	2102      	movs	r1, #2
 8000d44:	4815      	ldr	r0, [pc, #84]	; (8000d9c <main+0x13c>)
 8000d46:	f003 fb98 	bl	800447a <HAL_GPIO_TogglePin>

  		can_capture = 0;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <main+0x154>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
  	  }

  	  if(frame_captured)
 8000d50:	4b19      	ldr	r3, [pc, #100]	; (8000db8 <main+0x158>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d011      	beq.n	8000d7c <main+0x11c>
  	  	  {

  	  		    		ov7670_stopCap();
 8000d58:	f7ff ff02 	bl	8000b60 <ov7670_stopCap>
  	  		    		HAL_Delay(5);
 8000d5c:	2005      	movs	r0, #5
 8000d5e:	f001 f857 	bl	8001e10 <HAL_Delay>
  	  		    		//memset(fpga_buf, 0, sizeof(fpga_buf)); // optional before reading

  	  		    		lcd_ILI_get_subframe(fpga_buf, 160, 120);
 8000d62:	2278      	movs	r2, #120	; 0x78
 8000d64:	21a0      	movs	r1, #160	; 0xa0
 8000d66:	4811      	ldr	r0, [pc, #68]	; (8000dac <main+0x14c>)
 8000d68:	f7ff fdae 	bl	80008c8 <lcd_ILI_get_subframe>

  	  		    		lcd_ILI_display_frame(fpga_buf, 160, 120);
 8000d6c:	2278      	movs	r2, #120	; 0x78
 8000d6e:	21a0      	movs	r1, #160	; 0xa0
 8000d70:	480e      	ldr	r0, [pc, #56]	; (8000dac <main+0x14c>)
 8000d72:	f7ff fd57 	bl	8000824 <lcd_ILI_display_frame>

  	  		    		frame_captured = 0;
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <main+0x158>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
  	  	  }

  	if (dis1 >= 5)
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <main+0x150>)
 8000d7e:	edd3 7a00 	vldr	s15, [r3]
 8000d82:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000d86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d8e:	db02      	blt.n	8000d96 <main+0x136>
  	{
  	    can_capture = 1;
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <main+0x154>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
  	  dis1 = HCSR04_GetDis(0);
 8000d96:	e7b0      	b.n	8000cfa <main+0x9a>
 8000d98:	200000e4 	.word	0x200000e4
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	2000972c 	.word	0x2000972c
 8000da4:	20009780 	.word	0x20009780
 8000da8:	20009830 	.word	0x20009830
 8000dac:	2000012c 	.word	0x2000012c
 8000db0:	200000d8 	.word	0x200000d8
 8000db4:	20000000 	.word	0x20000000
 8000db8:	200000d4 	.word	0x200000d4

08000dbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b094      	sub	sp, #80	; 0x50
 8000dc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc2:	f107 0320 	add.w	r3, r7, #32
 8000dc6:	2230      	movs	r2, #48	; 0x30
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f007 fa3a 	bl	8008244 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de0:	2300      	movs	r3, #0
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <SystemClock_Config+0xd4>)
 8000de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de8:	4a29      	ldr	r2, [pc, #164]	; (8000e90 <SystemClock_Config+0xd4>)
 8000dea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dee:	6413      	str	r3, [r2, #64]	; 0x40
 8000df0:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <SystemClock_Config+0xd4>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	4b24      	ldr	r3, [pc, #144]	; (8000e94 <SystemClock_Config+0xd8>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a23      	ldr	r2, [pc, #140]	; (8000e94 <SystemClock_Config+0xd8>)
 8000e06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <SystemClock_Config+0xd8>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e20:	2310      	movs	r3, #16
 8000e22:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e24:	2302      	movs	r3, #2
 8000e26:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e2c:	2308      	movs	r3, #8
 8000e2e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e30:	23a8      	movs	r3, #168	; 0xa8
 8000e32:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e38:	2307      	movs	r3, #7
 8000e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e3c:	f107 0320 	add.w	r3, r7, #32
 8000e40:	4618      	mov	r0, r3
 8000e42:	f005 fc51 	bl	80066e8 <HAL_RCC_OscConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e4c:	f000 fabc 	bl	80013c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e50:	230f      	movs	r3, #15
 8000e52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e54:	2302      	movs	r3, #2
 8000e56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e5c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e60:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e66:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2105      	movs	r1, #5
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f005 feb2 	bl	8006bd8 <HAL_RCC_ClockConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e7a:	f000 faa5 	bl	80013c8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	2000      	movs	r0, #0
 8000e84:	f005 ff8e 	bl	8006da4 <HAL_RCC_MCOConfig>
}
 8000e88:	bf00      	nop
 8000e8a:	3750      	adds	r7, #80	; 0x50
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40007000 	.word	0x40007000

08000e98 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000e9c:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000e9e:	4a11      	ldr	r2, [pc, #68]	; (8000ee4 <MX_DCMI_Init+0x4c>)
 8000ea0:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000eaa:	2220      	movs	r2, #32
 8000eac:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000eae:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000eba:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <MX_DCMI_Init+0x48>)
 8000ece:	f001 fb19 	bl	8002504 <HAL_DCMI_Init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 8000ed8:	f000 fa76 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20009830 	.word	0x20009830
 8000ee4:	50050000 	.word	0x50050000

08000ee8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000eee:	4a13      	ldr	r2, [pc, #76]	; (8000f3c <MX_I2C2_Init+0x54>)
 8000ef0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000ef4:	4a12      	ldr	r2, [pc, #72]	; (8000f40 <MX_I2C2_Init+0x58>)
 8000ef6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f0a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f0c:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <MX_I2C2_Init+0x50>)
 8000f26:	f003 fac3 	bl	80044b0 <HAL_I2C_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000f30:	f000 fa4a 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	2000972c 	.word	0x2000972c
 8000f3c:	40005800 	.word	0x40005800
 8000f40:	000186a0 	.word	0x000186a0

08000f44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f4a:	f107 0308 	add.w	r3, r7, #8
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f58:	463b      	mov	r3, r7
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f60:	4b1d      	ldr	r3, [pc, #116]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6e:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16;
 8000f74:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f76:	2210      	movs	r2, #16
 8000f78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7a:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f80:	4b15      	ldr	r3, [pc, #84]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f86:	4814      	ldr	r0, [pc, #80]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000f88:	f006 f8ba 	bl	8007100 <HAL_TIM_Base_Init>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8000f92:	f000 fa19 	bl	80013c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f9c:	f107 0308 	add.w	r3, r7, #8
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000fa4:	f006 fc16 	bl	80077d4 <HAL_TIM_ConfigClockSource>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8000fae:	f000 fa0b 	bl	80013c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4806      	ldr	r0, [pc, #24]	; (8000fd8 <MX_TIM2_Init+0x94>)
 8000fc0:	f006 ffbc 	bl	8007f3c <HAL_TIMEx_MasterConfigSynchronization>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8000fca:	f000 f9fd 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20009870 	.word	0x20009870

08000fdc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe2:	f107 0310 	add.w	r3, r7, #16
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000fec:	463b      	mov	r3, r7
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ff8:	4b21      	ldr	r3, [pc, #132]	; (8001080 <MX_TIM8_Init+0xa4>)
 8000ffa:	4a22      	ldr	r2, [pc, #136]	; (8001084 <MX_TIM8_Init+0xa8>)
 8000ffc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 8000ffe:	4b20      	ldr	r3, [pc, #128]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001000:	22a7      	movs	r2, #167	; 0xa7
 8001002:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001004:	4b1e      	ldr	r3, [pc, #120]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff;
 800100a:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <MX_TIM8_Init+0xa4>)
 800100c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001010:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001012:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001018:	4b19      	ldr	r3, [pc, #100]	; (8001080 <MX_TIM8_Init+0xa4>)
 800101a:	2200      	movs	r2, #0
 800101c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800101e:	4b18      	ldr	r3, [pc, #96]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001020:	2200      	movs	r2, #0
 8001022:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001026:	f006 f8ba 	bl	800719e <HAL_TIM_IC_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001030:	f000 f9ca 	bl	80013c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	4619      	mov	r1, r3
 8001042:	480f      	ldr	r0, [pc, #60]	; (8001080 <MX_TIM8_Init+0xa4>)
 8001044:	f006 ff7a 	bl	8007f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800104e:	f000 f9bb 	bl	80013c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001056:	2301      	movs	r3, #1
 8001058:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	4619      	mov	r1, r3
 8001068:	4805      	ldr	r0, [pc, #20]	; (8001080 <MX_TIM8_Init+0xa4>)
 800106a:	f006 fb17 	bl	800769c <HAL_TIM_IC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8001074:	f000 f9a8 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001078:	bf00      	nop
 800107a:	3718      	adds	r7, #24
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200000e4 	.word	0x200000e4
 8001084:	40010400 	.word	0x40010400

08001088 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_DMA_Init+0x3c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <MX_DMA_Init+0x3c>)
 8001098:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_DMA_Init+0x3c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2100      	movs	r1, #0
 80010ae:	2039      	movs	r0, #57	; 0x39
 80010b0:	f000 ffad 	bl	800200e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010b4:	2039      	movs	r0, #57	; 0x39
 80010b6:	f000 ffc6 	bl	8002046 <HAL_NVIC_EnableIRQ>

}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800

080010c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08c      	sub	sp, #48	; 0x30
 80010cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ce:	f107 031c 	add.w	r3, r7, #28
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	61bb      	str	r3, [r7, #24]
 80010e2:	4b65      	ldr	r3, [pc, #404]	; (8001278 <MX_GPIO_Init+0x1b0>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a64      	ldr	r2, [pc, #400]	; (8001278 <MX_GPIO_Init+0x1b0>)
 80010e8:	f043 0310 	orr.w	r3, r3, #16
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b62      	ldr	r3, [pc, #392]	; (8001278 <MX_GPIO_Init+0x1b0>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0310 	and.w	r3, r3, #16
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	4b5e      	ldr	r3, [pc, #376]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a5d      	ldr	r2, [pc, #372]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b5b      	ldr	r3, [pc, #364]	; (8001278 <MX_GPIO_Init+0x1b0>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0304 	and.w	r3, r3, #4
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	4b57      	ldr	r3, [pc, #348]	; (8001278 <MX_GPIO_Init+0x1b0>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a56      	ldr	r2, [pc, #344]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b54      	ldr	r3, [pc, #336]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b50      	ldr	r3, [pc, #320]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a4f      	ldr	r2, [pc, #316]	; (8001278 <MX_GPIO_Init+0x1b0>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b4d      	ldr	r3, [pc, #308]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	4b49      	ldr	r3, [pc, #292]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a48      	ldr	r2, [pc, #288]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b46      	ldr	r3, [pc, #280]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	4b42      	ldr	r3, [pc, #264]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a41      	ldr	r2, [pc, #260]	; (8001278 <MX_GPIO_Init+0x1b0>)
 8001174:	f043 0308 	orr.w	r3, r3, #8
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <MX_GPIO_Init+0x1b0>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FSMC_BLK_Pin|HEART_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2142      	movs	r1, #66	; 0x42
 800118a:	483c      	ldr	r0, [pc, #240]	; (800127c <MX_GPIO_Init+0x1b4>)
 800118c:	f003 f95c 	bl	8004448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	483a      	ldr	r0, [pc, #232]	; (8001280 <MX_GPIO_Init+0x1b8>)
 8001198:	f003 f956 	bl	8004448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	2102      	movs	r1, #2
 80011a0:	4838      	ldr	r0, [pc, #224]	; (8001284 <MX_GPIO_Init+0x1bc>)
 80011a2:	f003 f951 	bl	8004448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_BL_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2103      	movs	r1, #3
 80011aa:	4837      	ldr	r0, [pc, #220]	; (8001288 <MX_GPIO_Init+0x1c0>)
 80011ac:	f003 f94c 	bl	8004448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CAMERA_RESET_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80011b6:	4835      	ldr	r0, [pc, #212]	; (800128c <MX_GPIO_Init+0x1c4>)
 80011b8:	f003 f946 	bl	8004448 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FSMC_BLK_Pin HEART_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|HEART_Pin;
 80011bc:	2342      	movs	r3, #66	; 0x42
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	482a      	ldr	r0, [pc, #168]	; (800127c <MX_GPIO_Init+0x1b4>)
 80011d4:	f002 ff9c 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80011d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011de:	2301      	movs	r3, #1
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	4619      	mov	r1, r3
 80011f0:	4823      	ldr	r0, [pc, #140]	; (8001280 <MX_GPIO_Init+0x1b8>)
 80011f2:	f002 ff8d 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 031c 	add.w	r3, r7, #28
 800120a:	4619      	mov	r1, r3
 800120c:	481d      	ldr	r0, [pc, #116]	; (8001284 <MX_GPIO_Init+0x1bc>)
 800120e:	f002 ff7f 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_BL_Pin;
 8001212:	2303      	movs	r3, #3
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4619      	mov	r1, r3
 8001228:	4817      	ldr	r0, [pc, #92]	; (8001288 <MX_GPIO_Init+0x1c0>)
 800122a:	f002 ff71 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAMERA_RESET_Pin PD12 */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin|GPIO_PIN_12;
 800122e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001234:	2301      	movs	r3, #1
 8001236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123c:	2300      	movs	r3, #0
 800123e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	4619      	mov	r1, r3
 8001246:	4811      	ldr	r0, [pc, #68]	; (800128c <MX_GPIO_Init+0x1c4>)
 8001248:	f002 ff62 	bl	8004110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800124c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001256:	2301      	movs	r3, #1
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f107 031c 	add.w	r3, r7, #28
 8001266:	4619      	mov	r1, r3
 8001268:	4806      	ldr	r0, [pc, #24]	; (8001284 <MX_GPIO_Init+0x1bc>)
 800126a:	f002 ff51 	bl	8004110 <HAL_GPIO_Init>

}
 800126e:	bf00      	nop
 8001270:	3730      	adds	r7, #48	; 0x30
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40021000 	.word	0x40021000
 8001280:	40020800 	.word	0x40020800
 8001284:	40020000 	.word	0x40020000
 8001288:	40020400 	.word	0x40020400
 800128c:	40020c00 	.word	0x40020c00

08001290 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08e      	sub	sp, #56	; 0x38
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001296:	f107 031c 	add.w	r3, r7, #28
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]
 80012a6:	615a      	str	r2, [r3, #20]
 80012a8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80012aa:	463b      	mov	r3, r7
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
 80012b8:	615a      	str	r2, [r3, #20]
 80012ba:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <MX_FSMC_Init+0xec>)
 80012be:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80012c2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80012c4:	4b2d      	ldr	r3, [pc, #180]	; (800137c <MX_FSMC_Init+0xec>)
 80012c6:	4a2e      	ldr	r2, [pc, #184]	; (8001380 <MX_FSMC_Init+0xf0>)
 80012c8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80012ca:	4b2c      	ldr	r3, [pc, #176]	; (800137c <MX_FSMC_Init+0xec>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80012d0:	4b2a      	ldr	r3, [pc, #168]	; (800137c <MX_FSMC_Init+0xec>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <MX_FSMC_Init+0xec>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80012dc:	4b27      	ldr	r3, [pc, #156]	; (800137c <MX_FSMC_Init+0xec>)
 80012de:	2210      	movs	r2, #16
 80012e0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80012e2:	4b26      	ldr	r3, [pc, #152]	; (800137c <MX_FSMC_Init+0xec>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012e8:	4b24      	ldr	r3, [pc, #144]	; (800137c <MX_FSMC_Init+0xec>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012ee:	4b23      	ldr	r3, [pc, #140]	; (800137c <MX_FSMC_Init+0xec>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012f4:	4b21      	ldr	r3, [pc, #132]	; (800137c <MX_FSMC_Init+0xec>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012fa:	4b20      	ldr	r3, [pc, #128]	; (800137c <MX_FSMC_Init+0xec>)
 80012fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001300:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001302:	4b1e      	ldr	r3, [pc, #120]	; (800137c <MX_FSMC_Init+0xec>)
 8001304:	2200      	movs	r2, #0
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001308:	4b1c      	ldr	r3, [pc, #112]	; (800137c <MX_FSMC_Init+0xec>)
 800130a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001310:	4b1a      	ldr	r3, [pc, #104]	; (800137c <MX_FSMC_Init+0xec>)
 8001312:	2200      	movs	r2, #0
 8001314:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001316:	4b19      	ldr	r3, [pc, #100]	; (800137c <MX_FSMC_Init+0xec>)
 8001318:	2200      	movs	r2, #0
 800131a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800131c:	4b17      	ldr	r3, [pc, #92]	; (800137c <MX_FSMC_Init+0xec>)
 800131e:	2200      	movs	r2, #0
 8001320:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001322:	230f      	movs	r3, #15
 8001324:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001326:	230f      	movs	r3, #15
 8001328:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800132a:	233c      	movs	r3, #60	; 0x3c
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001332:	2310      	movs	r3, #16
 8001334:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001336:	2311      	movs	r3, #17
 8001338:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800133a:	2300      	movs	r3, #0
 800133c:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800133e:	2308      	movs	r3, #8
 8001340:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001342:	230f      	movs	r3, #15
 8001344:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001346:	2309      	movs	r3, #9
 8001348:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800134e:	2310      	movs	r3, #16
 8001350:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001352:	2311      	movs	r3, #17
 8001354:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800135a:	463a      	mov	r2, r7
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	4806      	ldr	r0, [pc, #24]	; (800137c <MX_FSMC_Init+0xec>)
 8001364:	f005 fe88 	bl	8007078 <HAL_SRAM_Init>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800136e:	f000 f82b 	bl	80013c8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001372:	bf00      	nop
 8001374:	3738      	adds	r7, #56	; 0x38
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	200097e0 	.word	0x200097e0
 8001380:	a0000104 	.word	0xa0000104

08001384 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
static int count = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2){
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001394:	d10f      	bne.n	80013b6 <HAL_TIM_PeriodElapsedCallback+0x32>
    	count++;
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	4a08      	ldr	r2, [pc, #32]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800139e:	6013      	str	r3, [r2, #0]
    	if(count >= 100)
 80013a0:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b63      	cmp	r3, #99	; 0x63
 80013a6:	dd06      	ble.n	80013b6 <HAL_TIM_PeriodElapsedCallback+0x32>
    	{
    		HAL_GPIO_TogglePin(HEART_GPIO_Port, HEART_Pin);
 80013a8:	2102      	movs	r1, #2
 80013aa:	4806      	ldr	r0, [pc, #24]	; (80013c4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80013ac:	f003 f865 	bl	800447a <HAL_GPIO_TogglePin>
    		count = 0;
 80013b0:	4b03      	ldr	r3, [pc, #12]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
    	}
    }

}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200000dc 	.word	0x200000dc
 80013c4:	40021000 	.word	0x40021000

080013c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013cc:	b672      	cpsid	i
}
 80013ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <Error_Handler+0x8>
	...

080013d4 <HAL_TIM_IC_CaptureCallback>:
//    {GPIOE, GPIO_PIN_12, &htim1, TIM_CHANNEL_4}
};

// ======================= CALLBACK ===========================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    // 1) Map htim->Channel (HAL_TIM_ACTIVE_CHANNEL_x)  TIM_CHANNEL_x
    uint32_t active_channel = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]

    switch(htim->Channel)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7f1b      	ldrb	r3, [r3, #28]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	2b07      	cmp	r3, #7
 80013e8:	f200 817a 	bhi.w	80016e0 <HAL_TIM_IC_CaptureCallback+0x30c>
 80013ec:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <HAL_TIM_IC_CaptureCallback+0x20>)
 80013ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f2:	bf00      	nop
 80013f4:	08001415 	.word	0x08001415
 80013f8:	0800141b 	.word	0x0800141b
 80013fc:	080016e1 	.word	0x080016e1
 8001400:	08001421 	.word	0x08001421
 8001404:	080016e1 	.word	0x080016e1
 8001408:	080016e1 	.word	0x080016e1
 800140c:	080016e1 	.word	0x080016e1
 8001410:	08001427 	.word	0x08001427
    {
        case HAL_TIM_ACTIVE_CHANNEL_1: active_channel = TIM_CHANNEL_1; break;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	e008      	b.n	800142c <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_2: active_channel = TIM_CHANNEL_2; break;
 800141a:	2304      	movs	r3, #4
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	e005      	b.n	800142c <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_3: active_channel = TIM_CHANNEL_3; break;
 8001420:	2308      	movs	r3, #8
 8001422:	617b      	str	r3, [r7, #20]
 8001424:	e002      	b.n	800142c <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_4: active_channel = TIM_CHANNEL_4; break;
 8001426:	230c      	movs	r3, #12
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	bf00      	nop
        default: return;    // Khng khp th thot
    }

    // 2) Tm sensor tng ng
    for(int i = 0; i < 4; i++)
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	e151      	b.n	80016d6 <HAL_TIM_IC_CaptureCallback+0x302>
    {
        Sensor_t *s = &sensors[i];
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4613      	mov	r3, r2
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4413      	add	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4a99      	ldr	r2, [pc, #612]	; (80016a4 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800143e:	4413      	add	r3, r2
 8001440:	60bb      	str	r3, [r7, #8]

        // so snh timer v channel
        if(htim == s->htim && active_channel == s->TIM_Channel)
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	429a      	cmp	r2, r3
 800144a:	f040 8141 	bne.w	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	429a      	cmp	r2, r3
 8001456:	f040 813b 	bne.w	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
        {
            if(s->Is_First_Captured == 0)
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	7f1b      	ldrb	r3, [r3, #28]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d16a      	bne.n	8001538 <HAL_TIM_IC_CaptureCallback+0x164>
            {
                s->IC_Value1 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	4619      	mov	r1, r3
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f006 fa7b 	bl	8007964 <HAL_TIM_ReadCapturedValue>
 800146e:	4602      	mov	r2, r0
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	611a      	str	r2, [r3, #16]
                s->Is_First_Captured = 1;
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2201      	movs	r2, #1
 8001478:	771a      	strb	r2, [r3, #28]

                // i sang bt FALLING
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d108      	bne.n	8001494 <HAL_TIM_IC_CaptureCallback+0xc0>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f022 020a 	bic.w	r2, r2, #10
 8001490:	621a      	str	r2, [r3, #32]
 8001492:	e021      	b.n	80014d8 <HAL_TIM_IC_CaptureCallback+0x104>
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	2b04      	cmp	r3, #4
 800149a:	d108      	bne.n	80014ae <HAL_TIM_IC_CaptureCallback+0xda>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6a1b      	ldr	r3, [r3, #32]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	6812      	ldr	r2, [r2, #0]
 80014a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80014aa:	6213      	str	r3, [r2, #32]
 80014ac:	e014      	b.n	80014d8 <HAL_TIM_IC_CaptureCallback+0x104>
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d108      	bne.n	80014c8 <HAL_TIM_IC_CaptureCallback+0xf4>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6a1b      	ldr	r3, [r3, #32]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80014c4:	6213      	str	r3, [r2, #32]
 80014c6:	e007      	b.n	80014d8 <HAL_TIM_IC_CaptureCallback+0x104>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80014d6:	6213      	str	r3, [r2, #32]
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d108      	bne.n	80014f2 <HAL_TIM_IC_CaptureCallback+0x11e>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6a1a      	ldr	r2, [r3, #32]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0202 	orr.w	r2, r2, #2
 80014ee:	621a      	str	r2, [r3, #32]
 80014f0:	e0ee      	b.n	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d108      	bne.n	800150c <HAL_TIM_IC_CaptureCallback+0x138>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	f043 0320 	orr.w	r3, r3, #32
 8001508:	6213      	str	r3, [r2, #32]
 800150a:	e0e1      	b.n	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	2b08      	cmp	r3, #8
 8001512:	d108      	bne.n	8001526 <HAL_TIM_IC_CaptureCallback+0x152>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001522:	6213      	str	r3, [r2, #32]
 8001524:	e0d4      	b.n	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6812      	ldr	r2, [r2, #0]
 8001530:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001534:	6213      	str	r3, [r2, #32]
 8001536:	e0cb      	b.n	80016d0 <HAL_TIM_IC_CaptureCallback+0x2fc>
            }
            else
            {
                s->IC_Value2 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	4619      	mov	r1, r3
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f006 fa10 	bl	8007964 <HAL_TIM_ReadCapturedValue>
 8001544:	4602      	mov	r2, r0
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	615a      	str	r2, [r3, #20]
                __HAL_TIM_SET_COUNTER(htim, 0);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2200      	movs	r2, #0
 8001550:	625a      	str	r2, [r3, #36]	; 0x24

                if(s->IC_Value2 >= s->IC_Value1)
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	695a      	ldr	r2, [r3, #20]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	429a      	cmp	r2, r3
 800155c:	d307      	bcc.n	800156e <HAL_TIM_IC_CaptureCallback+0x19a>
                    s->Difference = s->IC_Value2 - s->IC_Value1;
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	695a      	ldr	r2, [r3, #20]
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	1ad2      	subs	r2, r2, r3
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	619a      	str	r2, [r3, #24]
 800156c:	e009      	b.n	8001582 <HAL_TIM_IC_CaptureCallback+0x1ae>
                else
                    s->Difference = (0xFFFF - s->IC_Value1) + s->IC_Value2;
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	695a      	ldr	r2, [r3, #20]
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800157c:	33ff      	adds	r3, #255	; 0xff
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	6193      	str	r3, [r2, #24]

                s->Distance = s->Difference * 0.034f / 2.0f;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80016a8 <HAL_TIM_IC_CaptureCallback+0x2d4>
 8001592:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001596:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800159a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	edc3 7a08 	vstr	s15, [r3, #32]
                s->Is_First_Captured = 0;
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	2200      	movs	r2, #0
 80015a8:	771a      	strb	r2, [r3, #28]

                // Reset polarity v RISING  chun b cho ln o mi
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d108      	bne.n	80015c4 <HAL_TIM_IC_CaptureCallback+0x1f0>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6a1a      	ldr	r2, [r3, #32]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f022 020a 	bic.w	r2, r2, #10
 80015c0:	621a      	str	r2, [r3, #32]
 80015c2:	e021      	b.n	8001608 <HAL_TIM_IC_CaptureCallback+0x234>
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	2b04      	cmp	r3, #4
 80015ca:	d108      	bne.n	80015de <HAL_TIM_IC_CaptureCallback+0x20a>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6a1b      	ldr	r3, [r3, #32]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80015da:	6213      	str	r3, [r2, #32]
 80015dc:	e014      	b.n	8001608 <HAL_TIM_IC_CaptureCallback+0x234>
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d108      	bne.n	80015f8 <HAL_TIM_IC_CaptureCallback+0x224>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6a1b      	ldr	r3, [r3, #32]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80015f4:	6213      	str	r3, [r2, #32]
 80015f6:	e007      	b.n	8001608 <HAL_TIM_IC_CaptureCallback+0x234>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8001606:	6213      	str	r3, [r2, #32]
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d106      	bne.n	800161e <HAL_TIM_IC_CaptureCallback+0x24a>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	6a12      	ldr	r2, [r2, #32]
 800161a:	621a      	str	r2, [r3, #32]
 800161c:	e01b      	b.n	8001656 <HAL_TIM_IC_CaptureCallback+0x282>
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	2b04      	cmp	r3, #4
 8001624:	d106      	bne.n	8001634 <HAL_TIM_IC_CaptureCallback+0x260>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6812      	ldr	r2, [r2, #0]
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	6213      	str	r3, [r2, #32]
 8001632:	e010      	b.n	8001656 <HAL_TIM_IC_CaptureCallback+0x282>
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	2b08      	cmp	r3, #8
 800163a:	d106      	bne.n	800164a <HAL_TIM_IC_CaptureCallback+0x276>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	6213      	str	r3, [r2, #32]
 8001648:	e005      	b.n	8001656 <HAL_TIM_IC_CaptureCallback+0x282>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	6812      	ldr	r2, [r2, #0]
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	6213      	str	r3, [r2, #32]

                // disable interrupt (logic gc ca bn)
                uint32_t it = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
                switch(s->TIM_Channel)
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b0c      	cmp	r3, #12
 8001660:	d82d      	bhi.n	80016be <HAL_TIM_IC_CaptureCallback+0x2ea>
 8001662:	a201      	add	r2, pc, #4	; (adr r2, 8001668 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001668:	0800169d 	.word	0x0800169d
 800166c:	080016bf 	.word	0x080016bf
 8001670:	080016bf 	.word	0x080016bf
 8001674:	080016bf 	.word	0x080016bf
 8001678:	080016ad 	.word	0x080016ad
 800167c:	080016bf 	.word	0x080016bf
 8001680:	080016bf 	.word	0x080016bf
 8001684:	080016bf 	.word	0x080016bf
 8001688:	080016b3 	.word	0x080016b3
 800168c:	080016bf 	.word	0x080016bf
 8001690:	080016bf 	.word	0x080016bf
 8001694:	080016bf 	.word	0x080016bf
 8001698:	080016b9 	.word	0x080016b9
                {
                    case TIM_CHANNEL_1: it = TIM_IT_CC1; break;
 800169c:	2302      	movs	r3, #2
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	e00d      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x2ea>
 80016a2:	bf00      	nop
 80016a4:	20000004 	.word	0x20000004
 80016a8:	3d0b4396 	.word	0x3d0b4396
                    case TIM_CHANNEL_2: it = TIM_IT_CC2; break;
 80016ac:	2304      	movs	r3, #4
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	e005      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_3: it = TIM_IT_CC3; break;
 80016b2:	2308      	movs	r3, #8
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e002      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_4: it = TIM_IT_CC4; break;
 80016b8:	2310      	movs	r3, #16
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	bf00      	nop
                }
                __HAL_TIM_DISABLE_IT(htim, it);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	68d9      	ldr	r1, [r3, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	43da      	mvns	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	400a      	ands	r2, r1
 80016ce:	60da      	str	r2, [r3, #12]
    for(int i = 0; i < 4; i++)
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	3301      	adds	r3, #1
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	2b03      	cmp	r3, #3
 80016da:	f77f aeaa 	ble.w	8001432 <HAL_TIM_IC_CaptureCallback+0x5e>
 80016de:	e000      	b.n	80016e2 <HAL_TIM_IC_CaptureCallback+0x30e>
        default: return;    // Khng khp th thot
 80016e0:	bf00      	nop
            }
        }
    }
}
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <delay>:




void delay(uint16_t time){
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 80016f2:	4b09      	ldr	r3, [pc, #36]	; (8001718 <delay+0x30>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2200      	movs	r2, #0
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < time);
 80016fa:	bf00      	nop
 80016fc:	4b06      	ldr	r3, [pc, #24]	; (8001718 <delay+0x30>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	429a      	cmp	r2, r3
 8001706:	d3f9      	bcc.n	80016fc <delay+0x14>
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	200000e4 	.word	0x200000e4

0800171c <HCSR04_GetDis>:

uint8_t HCSR04_GetDis(uint8_t id)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	Sensor_t *s = &sensors[id];
 8001726:	79fa      	ldrb	r2, [r7, #7]
 8001728:	4613      	mov	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4a23      	ldr	r2, [pc, #140]	; (80017c0 <HCSR04_GetDis+0xa4>)
 8001732:	4413      	add	r3, r2
 8001734:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_SET); // pull trig pin high
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	6818      	ldr	r0, [r3, #0]
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	889b      	ldrh	r3, [r3, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	4619      	mov	r1, r3
 8001742:	f002 fe81 	bl	8004448 <HAL_GPIO_WritePin>
	delay(10); //delay
 8001746:	200a      	movs	r0, #10
 8001748:	f7ff ffce 	bl	80016e8 <delay>
	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_RESET); // pull trig pin low
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	6818      	ldr	r0, [r3, #0]
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	889b      	ldrh	r3, [r3, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	4619      	mov	r1, r3
 8001758:	f002 fe76 	bl	8004448 <HAL_GPIO_WritePin>

	//__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
	//HAL_Delay(60);
	uint32_t it = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_1) it = TIM_IT_CC1;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HCSR04_GetDis+0x50>
 8001768:	2302      	movs	r3, #2
 800176a:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_2) it = TIM_IT_CC2;
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d101      	bne.n	8001778 <HCSR04_GetDis+0x5c>
 8001774:	2304      	movs	r3, #4
 8001776:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_3) it = TIM_IT_CC3;
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b08      	cmp	r3, #8
 800177e:	d101      	bne.n	8001784 <HCSR04_GetDis+0x68>
 8001780:	2308      	movs	r3, #8
 8001782:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_4) it = TIM_IT_CC4;
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	2b0c      	cmp	r3, #12
 800178a:	d101      	bne.n	8001790 <HCSR04_GetDis+0x74>
 800178c:	2310      	movs	r3, #16
 800178e:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_ENABLE_IT(s->htim, it);
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	68d9      	ldr	r1, [r3, #12]
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	430a      	orrs	r2, r1
 80017a2:	60da      	str	r2, [r3, #12]
	return (uint8_t)s->Distance;
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	edd3 7a08 	vldr	s15, [r3, #32]
 80017aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ae:	edc7 7a00 	vstr	s15, [r7]
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2db      	uxtb	r3, r3
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000004 	.word	0x20000004

080017c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <HAL_MspInit+0x4c>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	; 0x44
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <HAL_MspInit+0x4c>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_MspInit+0x4c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <HAL_MspInit+0x4c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f4:	6413      	str	r3, [r2, #64]	; 0x40
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_MspInit+0x4c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800

08001814 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08c      	sub	sp, #48	; 0x30
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a54      	ldr	r2, [pc, #336]	; (8001984 <HAL_DCMI_MspInit+0x170>)
 8001832:	4293      	cmp	r3, r2
 8001834:	f040 80a2 	bne.w	800197c <HAL_DCMI_MspInit+0x168>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001838:	2300      	movs	r3, #0
 800183a:	61bb      	str	r3, [r7, #24]
 800183c:	4b52      	ldr	r3, [pc, #328]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800183e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001840:	4a51      	ldr	r2, [pc, #324]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6353      	str	r3, [r2, #52]	; 0x34
 8001848:	4b4f      	ldr	r3, [pc, #316]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800184a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
 8001852:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	4b4b      	ldr	r3, [pc, #300]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	4a4a      	ldr	r2, [pc, #296]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6313      	str	r3, [r2, #48]	; 0x30
 8001864:	4b48      	ldr	r3, [pc, #288]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001870:	2300      	movs	r3, #0
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	4b44      	ldr	r3, [pc, #272]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4a43      	ldr	r2, [pc, #268]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	6313      	str	r3, [r2, #48]	; 0x30
 8001880:	4b41      	ldr	r3, [pc, #260]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4b3d      	ldr	r3, [pc, #244]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001894:	4a3c      	ldr	r2, [pc, #240]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 8001896:	f043 0302 	orr.w	r3, r3, #2
 800189a:	6313      	str	r3, [r2, #48]	; 0x30
 800189c:	4b3a      	ldr	r3, [pc, #232]	; (8001988 <HAL_DCMI_MspInit+0x174>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
 80018a8:	f44f 7314 	mov.w	r3, #592	; 0x250
 80018ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b2:	2302      	movs	r3, #2
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80018ba:	230d      	movs	r3, #13
 80018bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4831      	ldr	r0, [pc, #196]	; (800198c <HAL_DCMI_MspInit+0x178>)
 80018c6:	f002 fc23 	bl	8004110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 80018ca:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 80018ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d0:	2302      	movs	r3, #2
 80018d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018d4:	2302      	movs	r3, #2
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80018dc:	230d      	movs	r3, #13
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e0:	f107 031c 	add.w	r3, r7, #28
 80018e4:	4619      	mov	r1, r3
 80018e6:	482a      	ldr	r0, [pc, #168]	; (8001990 <HAL_DCMI_MspInit+0x17c>)
 80018e8:	f002 fc12 	bl	8004110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80018ec:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80018f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	2302      	movs	r3, #2
 80018f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018f6:	2302      	movs	r3, #2
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fa:	2303      	movs	r3, #3
 80018fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80018fe:	230d      	movs	r3, #13
 8001900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	4619      	mov	r1, r3
 8001908:	4822      	ldr	r0, [pc, #136]	; (8001994 <HAL_DCMI_MspInit+0x180>)
 800190a:	f002 fc01 	bl	8004110 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001910:	4a22      	ldr	r2, [pc, #136]	; (800199c <HAL_DCMI_MspInit+0x188>)
 8001912:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8001914:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001916:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800191a:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800191c:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001922:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 8001928:	4b1b      	ldr	r3, [pc, #108]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800192e:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001930:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001934:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001936:	4b18      	ldr	r3, [pc, #96]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001938:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800193c:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001940:	2200      	movs	r2, #0
 8001942:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8001944:	4b14      	ldr	r3, [pc, #80]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001946:	2200      	movs	r2, #0
 8001948:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800194a:	4b13      	ldr	r3, [pc, #76]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 800194c:	2200      	movs	r2, #0
 800194e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001950:	4811      	ldr	r0, [pc, #68]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001952:	f000 fe45 	bl	80025e0 <HAL_DMA_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <HAL_DCMI_MspInit+0x14c>
    {
      Error_Handler();
 800195c:	f7ff fd34 	bl	80013c8 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a0d      	ldr	r2, [pc, #52]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001964:	639a      	str	r2, [r3, #56]	; 0x38
 8001966:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <HAL_DCMI_MspInit+0x184>)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	204e      	movs	r0, #78	; 0x4e
 8001972:	f000 fb4c 	bl	800200e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001976:	204e      	movs	r0, #78	; 0x4e
 8001978:	f000 fb65 	bl	8002046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 800197c:	bf00      	nop
 800197e:	3730      	adds	r7, #48	; 0x30
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	50050000 	.word	0x50050000
 8001988:	40023800 	.word	0x40023800
 800198c:	40020000 	.word	0x40020000
 8001990:	40020800 	.word	0x40020800
 8001994:	40020400 	.word	0x40020400
 8001998:	20009780 	.word	0x20009780
 800199c:	40026428 	.word	0x40026428

080019a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	; 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a21      	ldr	r2, [pc, #132]	; (8001a44 <HAL_I2C_MspInit+0xa4>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d13c      	bne.n	8001a3c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a1f      	ldr	r2, [pc, #124]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 80019cc:	f043 0302 	orr.w	r3, r3, #2
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b1d      	ldr	r3, [pc, #116]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019de:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e4:	2312      	movs	r3, #18
 80019e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e8:	2301      	movs	r3, #1
 80019ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ec:	2303      	movs	r3, #3
 80019ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80019f0:	2304      	movs	r3, #4
 80019f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	4619      	mov	r1, r3
 80019fa:	4814      	ldr	r0, [pc, #80]	; (8001a4c <HAL_I2C_MspInit+0xac>)
 80019fc:	f002 fb88 	bl	8004110 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	4a0f      	ldr	r2, [pc, #60]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 8001a0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a10:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <HAL_I2C_MspInit+0xa8>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2021      	movs	r0, #33	; 0x21
 8001a22:	f000 faf4 	bl	800200e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001a26:	2021      	movs	r0, #33	; 0x21
 8001a28:	f000 fb0d 	bl	8002046 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2022      	movs	r0, #34	; 0x22
 8001a32:	f000 faec 	bl	800200e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001a36:	2022      	movs	r0, #34	; 0x22
 8001a38:	f000 fb05 	bl	8002046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3728      	adds	r7, #40	; 0x28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40005800 	.word	0x40005800
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020400 	.word	0x40020400

08001a50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a60:	d115      	bne.n	8001a8e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <HAL_TIM_Base_MspInit+0x48>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	4a0b      	ldr	r2, [pc, #44]	; (8001a98 <HAL_TIM_Base_MspInit+0x48>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6413      	str	r3, [r2, #64]	; 0x40
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <HAL_TIM_Base_MspInit+0x48>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	201c      	movs	r0, #28
 8001a84:	f000 fac3 	bl	800200e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a88:	201c      	movs	r0, #28
 8001a8a:	f000 fadc 	bl	8002046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800

08001a9c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a1d      	ldr	r2, [pc, #116]	; (8001b30 <HAL_TIM_IC_MspInit+0x94>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d133      	bne.n	8001b26 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	4b1c      	ldr	r3, [pc, #112]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac6:	4a1b      	ldr	r2, [pc, #108]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ace:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	4b15      	ldr	r3, [pc, #84]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	4a14      	ldr	r2, [pc, #80]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aea:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <HAL_TIM_IC_MspInit+0x98>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001af6:	2340      	movs	r3, #64	; 0x40
 8001af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afa:	2302      	movs	r3, #2
 8001afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001b06:	2303      	movs	r3, #3
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4809      	ldr	r0, [pc, #36]	; (8001b38 <HAL_TIM_IC_MspInit+0x9c>)
 8001b12:	f002 fafd 	bl	8004110 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2100      	movs	r1, #0
 8001b1a:	202e      	movs	r0, #46	; 0x2e
 8001b1c:	f000 fa77 	bl	800200e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001b20:	202e      	movs	r0, #46	; 0x2e
 8001b22:	f000 fa90 	bl	8002046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b26:	bf00      	nop
 8001b28:	3728      	adds	r7, #40	; 0x28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40010400 	.word	0x40010400
 8001b34:	40023800 	.word	0x40023800
 8001b38:	40020800 	.word	0x40020800

08001b3c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <HAL_FSMC_MspInit+0x88>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d131      	bne.n	8001bbc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001b58:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <HAL_FSMC_MspInit+0x88>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <HAL_FSMC_MspInit+0x8c>)
 8001b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b66:	4a18      	ldr	r2, [pc, #96]	; (8001bc8 <HAL_FSMC_MspInit+0x8c>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6393      	str	r3, [r2, #56]	; 0x38
 8001b6e:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <HAL_FSMC_MspInit+0x8c>)
 8001b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001b7a:	f64f 7388 	movw	r3, #65416	; 0xff88
 8001b7e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001b8c:	230c      	movs	r3, #12
 8001b8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	4619      	mov	r1, r3
 8001b94:	480d      	ldr	r0, [pc, #52]	; (8001bcc <HAL_FSMC_MspInit+0x90>)
 8001b96:	f002 fabb 	bl	8004110 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001b9a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001b9e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001bac:	230c      	movs	r3, #12
 8001bae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <HAL_FSMC_MspInit+0x94>)
 8001bb6:	f002 faab 	bl	8004110 <HAL_GPIO_Init>
 8001bba:	e000      	b.n	8001bbe <HAL_FSMC_MspInit+0x82>
    return;
 8001bbc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200000e0 	.word	0x200000e0
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40020c00 	.word	0x40020c00

08001bd4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001bdc:	f7ff ffae 	bl	8001b3c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bec:	e7fe      	b.n	8001bec <NMI_Handler+0x4>

08001bee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf2:	e7fe      	b.n	8001bf2 <HardFault_Handler+0x4>

08001bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <MemManage_Handler+0x4>

08001bfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bfe:	e7fe      	b.n	8001bfe <BusFault_Handler+0x4>

08001c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <UsageFault_Handler+0x4>

08001c06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c34:	f000 f8cc 	bl	8001dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <TIM2_IRQHandler+0x10>)
 8001c42:	f005 fc23 	bl	800748c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20009870 	.word	0x20009870

08001c50 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <I2C2_EV_IRQHandler+0x10>)
 8001c56:	f002 fe6d 	bl	8004934 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2000972c 	.word	0x2000972c

08001c64 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <I2C2_ER_IRQHandler+0x10>)
 8001c6a:	f002 ffd4 	bl	8004c16 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	2000972c 	.word	0x2000972c

08001c78 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM8_CC_IRQHandler+0x10>)
 8001c7e:	f005 fc05 	bl	800748c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200000e4 	.word	0x200000e4

08001c8c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <DMA2_Stream1_IRQHandler+0x10>)
 8001c92:	f000 fe3d 	bl	8002910 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20009780 	.word	0x20009780

08001ca0 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DCMI_IRQHandler+0x10>)
 8001ca6:	f000 fae5 	bl	8002274 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20009830 	.word	0x20009830

08001cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <SystemInit+0x20>)
 8001cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cbe:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <SystemInit+0x20>)
 8001cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cdc:	480d      	ldr	r0, [pc, #52]	; (8001d14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cde:	490e      	ldr	r1, [pc, #56]	; (8001d18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ce0:	4a0e      	ldr	r2, [pc, #56]	; (8001d1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce4:	e002      	b.n	8001cec <LoopCopyDataInit>

08001ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cea:	3304      	adds	r3, #4

08001cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf0:	d3f9      	bcc.n	8001ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf2:	4a0b      	ldr	r2, [pc, #44]	; (8001d20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cf4:	4c0b      	ldr	r4, [pc, #44]	; (8001d24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf8:	e001      	b.n	8001cfe <LoopFillZerobss>

08001cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cfc:	3204      	adds	r2, #4

08001cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d00:	d3fb      	bcc.n	8001cfa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d02:	f7ff ffd7 	bl	8001cb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d06:	f006 fa79 	bl	80081fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d0a:	f7fe ffa9 	bl	8000c60 <main>
  bx  lr    
 8001d0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d18:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001d1c:	080082f8 	.word	0x080082f8
  ldr r2, =_sbss
 8001d20:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001d24:	200098bc 	.word	0x200098bc

08001d28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d28:	e7fe      	b.n	8001d28 <ADC_IRQHandler>
	...

08001d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d30:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <HAL_Init+0x40>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a0d      	ldr	r2, [pc, #52]	; (8001d6c <HAL_Init+0x40>)
 8001d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <HAL_Init+0x40>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <HAL_Init+0x40>)
 8001d42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <HAL_Init+0x40>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a07      	ldr	r2, [pc, #28]	; (8001d6c <HAL_Init+0x40>)
 8001d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d54:	2003      	movs	r0, #3
 8001d56:	f000 f94f 	bl	8001ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d5a:	200f      	movs	r0, #15
 8001d5c:	f000 f808 	bl	8001d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d60:	f7ff fd30 	bl	80017c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023c00 	.word	0x40023c00

08001d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_InitTick+0x54>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_InitTick+0x58>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	4619      	mov	r1, r3
 8001d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f000 f967 	bl	8002062 <HAL_SYSTICK_Config>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e00e      	b.n	8001dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b0f      	cmp	r3, #15
 8001da2:	d80a      	bhi.n	8001dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da4:	2200      	movs	r2, #0
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dac:	f000 f92f 	bl	800200e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001db0:	4a06      	ldr	r2, [pc, #24]	; (8001dcc <HAL_InitTick+0x5c>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
 8001db8:	e000      	b.n	8001dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000094 	.word	0x20000094
 8001dc8:	2000009c 	.word	0x2000009c
 8001dcc:	20000098 	.word	0x20000098

08001dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd4:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <HAL_IncTick+0x20>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <HAL_IncTick+0x24>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4413      	add	r3, r2
 8001de0:	4a04      	ldr	r2, [pc, #16]	; (8001df4 <HAL_IncTick+0x24>)
 8001de2:	6013      	str	r3, [r2, #0]
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	2000009c 	.word	0x2000009c
 8001df4:	200098b8 	.word	0x200098b8

08001df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <HAL_GetTick+0x14>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	200098b8 	.word	0x200098b8

08001e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff ffee 	bl	8001df8 <HAL_GetTick>
 8001e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e28:	d005      	beq.n	8001e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <HAL_Delay+0x44>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4413      	add	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e36:	bf00      	nop
 8001e38:	f7ff ffde 	bl	8001df8 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d8f7      	bhi.n	8001e38 <HAL_Delay+0x28>
  {
  }
}
 8001e48:	bf00      	nop
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	2000009c 	.word	0x2000009c

08001e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <__NVIC_SetPriorityGrouping+0x44>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e74:	4013      	ands	r3, r2
 8001e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e8a:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <__NVIC_SetPriorityGrouping+0x44>)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	60d3      	str	r3, [r2, #12]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea4:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	f003 0307 	and.w	r3, r3, #7
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	db0b      	blt.n	8001ee6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	f003 021f 	and.w	r2, r3, #31
 8001ed4:	4907      	ldr	r1, [pc, #28]	; (8001ef4 <__NVIC_EnableIRQ+0x38>)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	095b      	lsrs	r3, r3, #5
 8001edc:	2001      	movs	r0, #1
 8001ede:	fa00 f202 	lsl.w	r2, r0, r2
 8001ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000e100 	.word	0xe000e100

08001ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	6039      	str	r1, [r7, #0]
 8001f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	db0a      	blt.n	8001f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	490c      	ldr	r1, [pc, #48]	; (8001f44 <__NVIC_SetPriority+0x4c>)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	0112      	lsls	r2, r2, #4
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f20:	e00a      	b.n	8001f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	4908      	ldr	r1, [pc, #32]	; (8001f48 <__NVIC_SetPriority+0x50>)
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	3b04      	subs	r3, #4
 8001f30:	0112      	lsls	r2, r2, #4
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	440b      	add	r3, r1
 8001f36:	761a      	strb	r2, [r3, #24]
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000e100 	.word	0xe000e100
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b089      	sub	sp, #36	; 0x24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f1c3 0307 	rsb	r3, r3, #7
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	bf28      	it	cs
 8001f6a:	2304      	movcs	r3, #4
 8001f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3304      	adds	r3, #4
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d902      	bls.n	8001f7c <NVIC_EncodePriority+0x30>
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3b03      	subs	r3, #3
 8001f7a:	e000      	b.n	8001f7e <NVIC_EncodePriority+0x32>
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	f04f 32ff 	mov.w	r2, #4294967295
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	401a      	ands	r2, r3
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f94:	f04f 31ff 	mov.w	r1, #4294967295
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	43d9      	mvns	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa4:	4313      	orrs	r3, r2
         );
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3724      	adds	r7, #36	; 0x24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fc4:	d301      	bcc.n	8001fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e00f      	b.n	8001fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fca:	4a0a      	ldr	r2, [pc, #40]	; (8001ff4 <SysTick_Config+0x40>)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fd2:	210f      	movs	r1, #15
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd8:	f7ff ff8e 	bl	8001ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fdc:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <SysTick_Config+0x40>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe2:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <SysTick_Config+0x40>)
 8001fe4:	2207      	movs	r2, #7
 8001fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	e000e010 	.word	0xe000e010

08001ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ff29 	bl	8001e58 <__NVIC_SetPriorityGrouping>
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200e:	b580      	push	{r7, lr}
 8002010:	b086      	sub	sp, #24
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	60b9      	str	r1, [r7, #8]
 8002018:	607a      	str	r2, [r7, #4]
 800201a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002020:	f7ff ff3e 	bl	8001ea0 <__NVIC_GetPriorityGrouping>
 8002024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	6978      	ldr	r0, [r7, #20]
 800202c:	f7ff ff8e 	bl	8001f4c <NVIC_EncodePriority>
 8002030:	4602      	mov	r2, r0
 8002032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002036:	4611      	mov	r1, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ff5d 	bl	8001ef8 <__NVIC_SetPriority>
}
 800203e:	bf00      	nop
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	4603      	mov	r3, r0
 800204e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff ff31 	bl	8001ebc <__NVIC_EnableIRQ>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ffa2 	bl	8001fb4 <SysTick_Config>
 8002070:	4603      	mov	r3, r0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af02      	add	r7, sp, #8
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_DCMI_Start_DMA+0x20>
 8002098:	2302      	movs	r3, #2
 800209a:	e086      	b.n	80021aa <HAL_DCMI_Start_DMA+0x12e>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020ba:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0202 	bic.w	r2, r2, #2
 80020ca:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6819      	ldr	r1, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68ba      	ldr	r2, [r7, #8]
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e0:	4a34      	ldr	r2, [pc, #208]	; (80021b4 <HAL_DCMI_Start_DMA+0x138>)
 80020e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e8:	4a33      	ldr	r2, [pc, #204]	; (80021b8 <HAL_DCMI_Start_DMA+0x13c>)
 80020ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f0:	2200      	movs	r2, #0
 80020f2:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002106:	d20a      	bcs.n	800211e <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	3328      	adds	r3, #40	; 0x28
 8002112:	4619      	mov	r1, r3
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	f000 fb10 	bl	800273c <HAL_DMA_Start_IT>
 800211c:	e038      	b.n	8002190 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002122:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <HAL_DCMI_Start_DMA+0x138>)
 8002124:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8002138:	e009      	b.n	800214e <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213e:	085a      	lsrs	r2, r3, #1
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002148:	005a      	lsls	r2, r3, #1
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002156:	d2f0      	bcs.n	800213a <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215c:	1e9a      	subs	r2, r3, #2
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4413      	add	r3, r2
 8002174:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	3328      	adds	r3, #40	; 0x28
 8002180:	4619      	mov	r1, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	f000 fe38 	bl	8002e00 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f042 0201 	orr.w	r2, r2, #1
 800219e:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	080023ad 	.word	0x080023ad
 80021b8:	080024d7 	.word	0x080024d7

080021bc <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 80021c4:	4b29      	ldr	r3, [pc, #164]	; (800226c <HAL_DCMI_Stop+0xb0>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	085b      	lsrs	r3, r3, #1
 80021ca:	4a29      	ldr	r2, [pc, #164]	; (8002270 <HAL_DCMI_Stop+0xb4>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_DCMI_Stop+0x2a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e03e      	b.n	8002264 <HAL_DCMI_Stop+0xa8>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2202      	movs	r2, #2
 80021f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0201 	bic.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	1e5a      	subs	r2, r3, #1
 800220a:	60ba      	str	r2, [r7, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d108      	bne.n	8002222 <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002214:	f043 0220 	orr.w	r2, r3, #32
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	73fb      	strb	r3, [r7, #15]
      break;
 8002220:	e006      	b.n	8002230 <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1ea      	bne.n	8002206 <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800223e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002244:	4618      	mov	r0, r3
 8002246:	f000 fad1 	bl	80027ec <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 8002262:	7bfb      	ldrb	r3, [r7, #15]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20000094 	.word	0x20000094
 8002270:	92492493 	.word	0x92492493

08002274 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f003 0304 	and.w	r3, r3, #4
 800228a:	2b00      	cmp	r3, #0
 800228c:	d016      	beq.n	80022bc <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2204      	movs	r2, #4
 8002294:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229a:	f043 0202 	orr.w	r2, r3, #2
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2204      	movs	r2, #4
 80022a6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ae:	4a2f      	ldr	r2, [pc, #188]	; (800236c <HAL_DCMI_IRQHandler+0xf8>)
 80022b0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b6:	4618      	mov	r0, r3
 80022b8:	f000 fb08 	bl	80028cc <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d016      	beq.n	80022f4 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2202      	movs	r2, #2
 80022cc:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d2:	f043 0201 	orr.w	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2204      	movs	r2, #4
 80022de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e6:	4a21      	ldr	r2, [pc, #132]	; (800236c <HAL_DCMI_IRQHandler+0xf8>)
 80022e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 faec 	bl	80028cc <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 0310 	and.w	r3, r3, #16
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d006      	beq.n	800230c <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2210      	movs	r2, #16
 8002304:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f83c 	bl	8002384 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d006      	beq.n	8002324 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2208      	movs	r2, #8
 800231c:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 f83a 	bl	8002398 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d019      	beq.n	8002362 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b02      	cmp	r3, #2
 800233a:	d107      	bne.n	800234c <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 021e 	bic.w	r2, r2, #30
 800234a:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 0201 	bic.w	r2, r2, #1
 800235a:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7fe fc29 	bl	8000bb4 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	080024d7 	.word	0x080024d7

08002370 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023bc:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d043      	beq.n	800244e <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023d2:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d118      	bne.n	8002412 <DCMI_DMAXferCplt+0x66>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d015      	beq.n	8002412 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f8:	00da      	lsls	r2, r3, #3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	4413      	add	r3, r2
 80023fe:	2200      	movs	r2, #0
 8002400:	4619      	mov	r1, r3
 8002402:	f001 fe45 	bl	8004090 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240a:	1e5a      	subs	r2, r3, #1
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	629a      	str	r2, [r3, #40]	; 0x28
 8002410:	e044      	b.n	800249c <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d13c      	bne.n	800249c <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002434:	00da      	lsls	r2, r3, #3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4413      	add	r3, r2
 800243a:	2201      	movs	r2, #1
 800243c:	4619      	mov	r1, r3
 800243e:	f001 fe27 	bl	8004090 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002446:	1e5a      	subs	r2, r3, #1
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	629a      	str	r2, [r3, #40]	; 0x28
 800244c:	e026      	b.n	800249c <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d006      	beq.n	800246c <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	e017      	b.n	800249c <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10f      	bne.n	800249c <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002480:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002486:	0099      	lsls	r1, r3, #2
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	440a      	add	r2, r1
 8002492:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d112      	bne.n	80024ce <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0201 	orr.w	r2, r2, #1
 80024b6:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d103      	bne.n	80024ce <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b084      	sub	sp, #16
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d003      	beq.n	80024f6 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f7ff ff3a 	bl	8002370 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 80024fc:	bf00      	nop
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e05f      	b.n	80025d6 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff f972 	bl	8001814 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f7ff f96f 	bl	8001814 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2202      	movs	r2, #2
 800253a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800254c:	f023 0308 	bic.w	r3, r3, #8
 8002550:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6819      	ldr	r1, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002566:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002572:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800257e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b10      	cmp	r3, #16
 800258e:	d112      	bne.n	80025b6 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	7f1b      	ldrb	r3, [r3, #28]
 8002594:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	7f5b      	ldrb	r3, [r3, #29]
 800259a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800259c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	7f9b      	ldrb	r3, [r3, #30]
 80025a2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80025a4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	7fdb      	ldrb	r3, [r3, #31]
 80025ac:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80025b2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80025b4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 021e 	orr.w	r2, r2, #30
 80025c4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025ec:	f7ff fc04 	bl	8001df8 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e099      	b.n	8002730 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800261c:	e00f      	b.n	800263e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800261e:	f7ff fbeb 	bl	8001df8 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b05      	cmp	r3, #5
 800262a:	d908      	bls.n	800263e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2220      	movs	r2, #32
 8002630:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2203      	movs	r2, #3
 8002636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e078      	b.n	8002730 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1e8      	bne.n	800261e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	4b38      	ldr	r3, [pc, #224]	; (8002738 <HAL_DMA_Init+0x158>)
 8002658:	4013      	ands	r3, r2
 800265a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800266a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002676:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002682:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	4313      	orrs	r3, r2
 800268e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002694:	2b04      	cmp	r3, #4
 8002696:	d107      	bne.n	80026a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a0:	4313      	orrs	r3, r2
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	697a      	ldr	r2, [r7, #20]
 80026ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f023 0307 	bic.w	r3, r3, #7
 80026be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d117      	bne.n	8002702 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	4313      	orrs	r3, r2
 80026da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00e      	beq.n	8002702 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 fb0f 	bl	8002d08 <DMA_CheckFifoParam>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2240      	movs	r2, #64	; 0x40
 80026f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80026fe:	2301      	movs	r3, #1
 8002700:	e016      	b.n	8002730 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 fac6 	bl	8002c9c <DMA_CalcBaseAndBitshift>
 8002710:	4603      	mov	r3, r0
 8002712:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002718:	223f      	movs	r2, #63	; 0x3f
 800271a:	409a      	lsls	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	f010803f 	.word	0xf010803f

0800273c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002752:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800275a:	2b01      	cmp	r3, #1
 800275c:	d101      	bne.n	8002762 <HAL_DMA_Start_IT+0x26>
 800275e:	2302      	movs	r3, #2
 8002760:	e040      	b.n	80027e4 <HAL_DMA_Start_IT+0xa8>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b01      	cmp	r3, #1
 8002774:	d12f      	bne.n	80027d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2202      	movs	r2, #2
 800277a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 fa58 	bl	8002c40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002794:	223f      	movs	r2, #63	; 0x3f
 8002796:	409a      	lsls	r2, r3
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0216 	orr.w	r2, r2, #22
 80027aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d007      	beq.n	80027c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f042 0208 	orr.w	r2, r2, #8
 80027c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0201 	orr.w	r2, r2, #1
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	e005      	b.n	80027e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027de:	2302      	movs	r3, #2
 80027e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027fa:	f7ff fafd 	bl	8001df8 <HAL_GetTick>
 80027fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d008      	beq.n	800281e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e052      	b.n	80028c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0216 	bic.w	r2, r2, #22
 800282c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	695a      	ldr	r2, [r3, #20]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800283c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	2b00      	cmp	r3, #0
 8002844:	d103      	bne.n	800284e <HAL_DMA_Abort+0x62>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800284a:	2b00      	cmp	r3, #0
 800284c:	d007      	beq.n	800285e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0208 	bic.w	r2, r2, #8
 800285c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0201 	bic.w	r2, r2, #1
 800286c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800286e:	e013      	b.n	8002898 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002870:	f7ff fac2 	bl	8001df8 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b05      	cmp	r3, #5
 800287c:	d90c      	bls.n	8002898 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2220      	movs	r2, #32
 8002882:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2203      	movs	r2, #3
 8002888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e015      	b.n	80028c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1e4      	bne.n	8002870 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028aa:	223f      	movs	r2, #63	; 0x3f
 80028ac:	409a      	lsls	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d004      	beq.n	80028ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2280      	movs	r2, #128	; 0x80
 80028e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e00c      	b.n	8002904 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2205      	movs	r2, #5
 80028ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800291c:	4b92      	ldr	r3, [pc, #584]	; (8002b68 <HAL_DMA_IRQHandler+0x258>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a92      	ldr	r2, [pc, #584]	; (8002b6c <HAL_DMA_IRQHandler+0x25c>)
 8002922:	fba2 2303 	umull	r2, r3, r2, r3
 8002926:	0a9b      	lsrs	r3, r3, #10
 8002928:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800293a:	2208      	movs	r2, #8
 800293c:	409a      	lsls	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d01a      	beq.n	800297c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	2b00      	cmp	r3, #0
 8002952:	d013      	beq.n	800297c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0204 	bic.w	r2, r2, #4
 8002962:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002968:	2208      	movs	r2, #8
 800296a:	409a      	lsls	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002974:	f043 0201 	orr.w	r2, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002980:	2201      	movs	r2, #1
 8002982:	409a      	lsls	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d012      	beq.n	80029b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00b      	beq.n	80029b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299e:	2201      	movs	r2, #1
 80029a0:	409a      	lsls	r2, r3
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029aa:	f043 0202 	orr.w	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b6:	2204      	movs	r2, #4
 80029b8:	409a      	lsls	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d012      	beq.n	80029e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00b      	beq.n	80029e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d4:	2204      	movs	r2, #4
 80029d6:	409a      	lsls	r2, r3
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e0:	f043 0204 	orr.w	r2, r3, #4
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ec:	2210      	movs	r2, #16
 80029ee:	409a      	lsls	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d043      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d03c      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0a:	2210      	movs	r2, #16
 8002a0c:	409a      	lsls	r2, r3
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d018      	beq.n	8002a52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d108      	bne.n	8002a40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d024      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	4798      	blx	r3
 8002a3e:	e01f      	b.n	8002a80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d01b      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	4798      	blx	r3
 8002a50:	e016      	b.n	8002a80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d107      	bne.n	8002a70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0208 	bic.w	r2, r2, #8
 8002a6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a84:	2220      	movs	r2, #32
 8002a86:	409a      	lsls	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f000 808e 	beq.w	8002bae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 8086 	beq.w	8002bae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b05      	cmp	r3, #5
 8002ab8:	d136      	bne.n	8002b28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0216 	bic.w	r2, r2, #22
 8002ac8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d103      	bne.n	8002aea <HAL_DMA_IRQHandler+0x1da>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d007      	beq.n	8002afa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0208 	bic.w	r2, r2, #8
 8002af8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afe:	223f      	movs	r2, #63	; 0x3f
 8002b00:	409a      	lsls	r2, r3
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d07d      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	4798      	blx	r3
        }
        return;
 8002b26:	e078      	b.n	8002c1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d01c      	beq.n	8002b70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d108      	bne.n	8002b56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d030      	beq.n	8002bae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	4798      	blx	r3
 8002b54:	e02b      	b.n	8002bae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d027      	beq.n	8002bae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	4798      	blx	r3
 8002b66:	e022      	b.n	8002bae <HAL_DMA_IRQHandler+0x29e>
 8002b68:	20000094 	.word	0x20000094
 8002b6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10f      	bne.n	8002b9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0210 	bic.w	r2, r2, #16
 8002b8c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d032      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d022      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2205      	movs	r2, #5
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0201 	bic.w	r2, r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	60bb      	str	r3, [r7, #8]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d307      	bcc.n	8002bf6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f2      	bne.n	8002bda <HAL_DMA_IRQHandler+0x2ca>
 8002bf4:	e000      	b.n	8002bf8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002bf6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d005      	beq.n	8002c1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	4798      	blx	r3
 8002c18:	e000      	b.n	8002c1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c1a:	bf00      	nop
    }
  }
}
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop

08002c24 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c32:	b2db      	uxtb	r3, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
 8002c4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b40      	cmp	r3, #64	; 0x40
 8002c6c:	d108      	bne.n	8002c80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c7e:	e007      	b.n	8002c90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	60da      	str	r2, [r3, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	3b10      	subs	r3, #16
 8002cac:	4a14      	ldr	r2, [pc, #80]	; (8002d00 <DMA_CalcBaseAndBitshift+0x64>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	091b      	lsrs	r3, r3, #4
 8002cb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cb6:	4a13      	ldr	r2, [pc, #76]	; (8002d04 <DMA_CalcBaseAndBitshift+0x68>)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4413      	add	r3, r2
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d909      	bls.n	8002cde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cd2:	f023 0303 	bic.w	r3, r3, #3
 8002cd6:	1d1a      	adds	r2, r3, #4
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	659a      	str	r2, [r3, #88]	; 0x58
 8002cdc:	e007      	b.n	8002cee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ce6:	f023 0303 	bic.w	r3, r3, #3
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	aaaaaaab 	.word	0xaaaaaaab
 8002d04:	080082e0 	.word	0x080082e0

08002d08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d11f      	bne.n	8002d62 <DMA_CheckFifoParam+0x5a>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	d856      	bhi.n	8002dd6 <DMA_CheckFifoParam+0xce>
 8002d28:	a201      	add	r2, pc, #4	; (adr r2, 8002d30 <DMA_CheckFifoParam+0x28>)
 8002d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d2e:	bf00      	nop
 8002d30:	08002d41 	.word	0x08002d41
 8002d34:	08002d53 	.word	0x08002d53
 8002d38:	08002d41 	.word	0x08002d41
 8002d3c:	08002dd7 	.word	0x08002dd7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d046      	beq.n	8002dda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d50:	e043      	b.n	8002dda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d5a:	d140      	bne.n	8002dde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d60:	e03d      	b.n	8002dde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d6a:	d121      	bne.n	8002db0 <DMA_CheckFifoParam+0xa8>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d837      	bhi.n	8002de2 <DMA_CheckFifoParam+0xda>
 8002d72:	a201      	add	r2, pc, #4	; (adr r2, 8002d78 <DMA_CheckFifoParam+0x70>)
 8002d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d78:	08002d89 	.word	0x08002d89
 8002d7c:	08002d8f 	.word	0x08002d8f
 8002d80:	08002d89 	.word	0x08002d89
 8002d84:	08002da1 	.word	0x08002da1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d8c:	e030      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d025      	beq.n	8002de6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d9e:	e022      	b.n	8002de6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002da8:	d11f      	bne.n	8002dea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dae:	e01c      	b.n	8002dea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d903      	bls.n	8002dbe <DMA_CheckFifoParam+0xb6>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d003      	beq.n	8002dc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dbc:	e018      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc2:	e015      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00e      	beq.n	8002dee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
      break;
 8002dd4:	e00b      	b.n	8002dee <DMA_CheckFifoParam+0xe6>
      break;
 8002dd6:	bf00      	nop
 8002dd8:	e00a      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dda:	bf00      	nop
 8002ddc:	e008      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dde:	bf00      	nop
 8002de0:	e006      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;
 8002de2:	bf00      	nop
 8002de4:	e004      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;
 8002de6:	bf00      	nop
 8002de8:	e002      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dea:	bf00      	nop
 8002dec:	e000      	b.n	8002df0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dee:	bf00      	nop
    }
  } 
  
  return status; 
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop

08002e00 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b80      	cmp	r3, #128	; 0x80
 8002e18:	d106      	bne.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	f001 b913 	b.w	800404e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d007      	beq.n	8002e40 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2240      	movs	r2, #64	; 0x40
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	f001 b901 	b.w	800404e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d102      	bne.n	8002e5c <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8002e56:	2302      	movs	r3, #2
 8002e58:	f001 b8f9 	b.w	800404e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	f041 80e7 	bne.w	8004040 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2202      	movs	r2, #2
 8002e76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e8e:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002e98:	6a3b      	ldr	r3, [r7, #32]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f001 f910 	bl	80040c4 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4b99      	ldr	r3, [pc, #612]	; (8003110 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d960      	bls.n	8002f72 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a97      	ldr	r2, [pc, #604]	; (8003114 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d057      	beq.n	8002f6a <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a96      	ldr	r2, [pc, #600]	; (8003118 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d050      	beq.n	8002f66 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a94      	ldr	r2, [pc, #592]	; (800311c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d049      	beq.n	8002f62 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a93      	ldr	r2, [pc, #588]	; (8003120 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d042      	beq.n	8002f5e <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a91      	ldr	r2, [pc, #580]	; (8003124 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d03a      	beq.n	8002f58 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a90      	ldr	r2, [pc, #576]	; (8003128 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d032      	beq.n	8002f52 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a8e      	ldr	r2, [pc, #568]	; (800312c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d02a      	beq.n	8002f4c <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a8d      	ldr	r2, [pc, #564]	; (8003130 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d022      	beq.n	8002f46 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a8b      	ldr	r2, [pc, #556]	; (8003134 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d01a      	beq.n	8002f40 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a8a      	ldr	r2, [pc, #552]	; (8003138 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d012      	beq.n	8002f3a <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a88      	ldr	r2, [pc, #544]	; (800313c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d00a      	beq.n	8002f34 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a87      	ldr	r2, [pc, #540]	; (8003140 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d102      	bne.n	8002f2e <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8002f28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f2c:	e01e      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f2e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002f32:	e01b      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f34:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f38:	e018      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f3a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f3e:	e015      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f44:	e012      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f4a:	e00f      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f50:	e00c      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f56:	e009      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f5c:	e006      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f5e:	2320      	movs	r3, #32
 8002f60:	e004      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f62:	2320      	movs	r3, #32
 8002f64:	e002      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f66:	2320      	movs	r3, #32
 8002f68:	e000      	b.n	8002f6c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002f6a:	2320      	movs	r3, #32
 8002f6c:	4a75      	ldr	r2, [pc, #468]	; (8003144 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 8002f6e:	60d3      	str	r3, [r2, #12]
 8002f70:	e150      	b.n	8003214 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	4b73      	ldr	r3, [pc, #460]	; (8003148 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d960      	bls.n	8003040 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a64      	ldr	r2, [pc, #400]	; (8003114 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d057      	beq.n	8003038 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a62      	ldr	r2, [pc, #392]	; (8003118 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d050      	beq.n	8003034 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a61      	ldr	r2, [pc, #388]	; (800311c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d049      	beq.n	8003030 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a5f      	ldr	r2, [pc, #380]	; (8003120 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d042      	beq.n	800302c <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a5e      	ldr	r2, [pc, #376]	; (8003124 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d03a      	beq.n	8003026 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a5c      	ldr	r2, [pc, #368]	; (8003128 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d032      	beq.n	8003020 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a5b      	ldr	r2, [pc, #364]	; (800312c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d02a      	beq.n	800301a <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a59      	ldr	r2, [pc, #356]	; (8003130 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d022      	beq.n	8003014 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a58      	ldr	r2, [pc, #352]	; (8003134 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d01a      	beq.n	800300e <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a56      	ldr	r2, [pc, #344]	; (8003138 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d012      	beq.n	8003008 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a55      	ldr	r2, [pc, #340]	; (800313c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00a      	beq.n	8003002 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a53      	ldr	r2, [pc, #332]	; (8003140 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d102      	bne.n	8002ffc <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8002ff6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ffa:	e01e      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002ffc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003000:	e01b      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003002:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003006:	e018      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003008:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800300c:	e015      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800300e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003012:	e012      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003014:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003018:	e00f      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800301a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800301e:	e00c      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003020:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003024:	e009      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003026:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800302a:	e006      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800302c:	2320      	movs	r3, #32
 800302e:	e004      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003030:	2320      	movs	r3, #32
 8003032:	e002      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003034:	2320      	movs	r3, #32
 8003036:	e000      	b.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003038:	2320      	movs	r3, #32
 800303a:	4a42      	ldr	r2, [pc, #264]	; (8003144 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 800303c:	6093      	str	r3, [r2, #8]
 800303e:	e0e9      	b.n	8003214 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b41      	ldr	r3, [pc, #260]	; (800314c <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003048:	429a      	cmp	r2, r3
 800304a:	f240 8083 	bls.w	8003154 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a30      	ldr	r2, [pc, #192]	; (8003114 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d057      	beq.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a2e      	ldr	r2, [pc, #184]	; (8003118 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d050      	beq.n	8003104 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a2d      	ldr	r2, [pc, #180]	; (800311c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d049      	beq.n	8003100 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a2b      	ldr	r2, [pc, #172]	; (8003120 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d042      	beq.n	80030fc <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a2a      	ldr	r2, [pc, #168]	; (8003124 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d03a      	beq.n	80030f6 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a28      	ldr	r2, [pc, #160]	; (8003128 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d032      	beq.n	80030f0 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a27      	ldr	r2, [pc, #156]	; (800312c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d02a      	beq.n	80030ea <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a25      	ldr	r2, [pc, #148]	; (8003130 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d022      	beq.n	80030e4 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a24      	ldr	r2, [pc, #144]	; (8003134 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d01a      	beq.n	80030de <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a22      	ldr	r2, [pc, #136]	; (8003138 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d012      	beq.n	80030d8 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a21      	ldr	r2, [pc, #132]	; (800313c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00a      	beq.n	80030d2 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a1f      	ldr	r2, [pc, #124]	; (8003140 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d102      	bne.n	80030cc <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80030c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030ca:	e01e      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80030d0:	e01b      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030d6:	e018      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030dc:	e015      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030e2:	e012      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030e8:	e00f      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030ee:	e00c      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030f4:	e009      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030fa:	e006      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80030fc:	2320      	movs	r3, #32
 80030fe:	e004      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003100:	2320      	movs	r3, #32
 8003102:	e002      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003104:	2320      	movs	r3, #32
 8003106:	e000      	b.n	800310a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003108:	2320      	movs	r3, #32
 800310a:	4a11      	ldr	r2, [pc, #68]	; (8003150 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 800310c:	60d3      	str	r3, [r2, #12]
 800310e:	e081      	b.n	8003214 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003110:	40026458 	.word	0x40026458
 8003114:	40026010 	.word	0x40026010
 8003118:	40026410 	.word	0x40026410
 800311c:	40026070 	.word	0x40026070
 8003120:	40026470 	.word	0x40026470
 8003124:	40026028 	.word	0x40026028
 8003128:	40026428 	.word	0x40026428
 800312c:	40026088 	.word	0x40026088
 8003130:	40026488 	.word	0x40026488
 8003134:	40026040 	.word	0x40026040
 8003138:	40026440 	.word	0x40026440
 800313c:	400260a0 	.word	0x400260a0
 8003140:	400264a0 	.word	0x400264a0
 8003144:	40026400 	.word	0x40026400
 8003148:	400260b8 	.word	0x400260b8
 800314c:	40026058 	.word	0x40026058
 8003150:	40026000 	.word	0x40026000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a96      	ldr	r2, [pc, #600]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d057      	beq.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a95      	ldr	r2, [pc, #596]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d050      	beq.n	800320a <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a93      	ldr	r2, [pc, #588]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d049      	beq.n	8003206 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a92      	ldr	r2, [pc, #584]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d042      	beq.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a90      	ldr	r2, [pc, #576]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d03a      	beq.n	80031fc <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a8f      	ldr	r2, [pc, #572]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d032      	beq.n	80031f6 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a8d      	ldr	r2, [pc, #564]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d02a      	beq.n	80031f0 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a8c      	ldr	r2, [pc, #560]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d022      	beq.n	80031ea <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a8a      	ldr	r2, [pc, #552]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d01a      	beq.n	80031e4 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a89      	ldr	r2, [pc, #548]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d012      	beq.n	80031de <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a87      	ldr	r2, [pc, #540]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00a      	beq.n	80031d8 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a86      	ldr	r2, [pc, #536]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d102      	bne.n	80031d2 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80031cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031d0:	e01e      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80031d6:	e01b      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031dc:	e018      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031e2:	e015      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031e8:	e012      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031ee:	e00f      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031f4:	e00c      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031fa:	e009      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 80031fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003200:	e006      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003202:	2320      	movs	r3, #32
 8003204:	e004      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003206:	2320      	movs	r3, #32
 8003208:	e002      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800320a:	2320      	movs	r3, #32
 800320c:	e000      	b.n	8003210 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800320e:	2320      	movs	r3, #32
 8003210:	4a74      	ldr	r2, [pc, #464]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003212:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	4b73      	ldr	r3, [pc, #460]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 800321c:	429a      	cmp	r2, r3
 800321e:	d960      	bls.n	80032e2 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a63      	ldr	r2, [pc, #396]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d057      	beq.n	80032da <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a62      	ldr	r2, [pc, #392]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d050      	beq.n	80032d6 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a60      	ldr	r2, [pc, #384]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d049      	beq.n	80032d2 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a5f      	ldr	r2, [pc, #380]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d042      	beq.n	80032ce <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a5d      	ldr	r2, [pc, #372]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d03a      	beq.n	80032c8 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a5c      	ldr	r2, [pc, #368]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d032      	beq.n	80032c2 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a5a      	ldr	r2, [pc, #360]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d02a      	beq.n	80032bc <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a59      	ldr	r2, [pc, #356]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d022      	beq.n	80032b6 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a57      	ldr	r2, [pc, #348]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01a      	beq.n	80032b0 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a56      	ldr	r2, [pc, #344]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d012      	beq.n	80032aa <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a54      	ldr	r2, [pc, #336]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00a      	beq.n	80032a4 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a53      	ldr	r2, [pc, #332]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d102      	bne.n	800329e <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8003298:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800329c:	e01e      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800329e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80032a2:	e01b      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032a8:	e018      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032ae:	e015      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032b4:	e012      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032ba:	e00f      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032c0:	e00c      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032c6:	e009      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032cc:	e006      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032ce:	2310      	movs	r3, #16
 80032d0:	e004      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032d2:	2310      	movs	r3, #16
 80032d4:	e002      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032d6:	2310      	movs	r3, #16
 80032d8:	e000      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80032da:	2310      	movs	r3, #16
 80032dc:	4a43      	ldr	r2, [pc, #268]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80032de:	60d3      	str	r3, [r2, #12]
 80032e0:	e14f      	b.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b41      	ldr	r3, [pc, #260]	; (80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 80032ea:	429a      	cmp	r2, r3
 80032ec:	f240 8082 	bls.w	80033f4 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a2f      	ldr	r2, [pc, #188]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d057      	beq.n	80033aa <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a2e      	ldr	r2, [pc, #184]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d050      	beq.n	80033a6 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a2c      	ldr	r2, [pc, #176]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d049      	beq.n	80033a2 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a2b      	ldr	r2, [pc, #172]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d042      	beq.n	800339e <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a29      	ldr	r2, [pc, #164]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d03a      	beq.n	8003398 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a28      	ldr	r2, [pc, #160]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d032      	beq.n	8003392 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d02a      	beq.n	800338c <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a25      	ldr	r2, [pc, #148]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d022      	beq.n	8003386 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a23      	ldr	r2, [pc, #140]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d01a      	beq.n	8003380 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a22      	ldr	r2, [pc, #136]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d012      	beq.n	800337a <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a20      	ldr	r2, [pc, #128]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d00a      	beq.n	8003374 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1f      	ldr	r2, [pc, #124]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d102      	bne.n	800336e <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003368:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800336c:	e01e      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800336e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003372:	e01b      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003374:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003378:	e018      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800337a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800337e:	e015      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003380:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003384:	e012      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800338a:	e00f      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800338c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003390:	e00c      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003396:	e009      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8003398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800339c:	e006      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800339e:	2310      	movs	r3, #16
 80033a0:	e004      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80033a2:	2310      	movs	r3, #16
 80033a4:	e002      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80033a6:	2310      	movs	r3, #16
 80033a8:	e000      	b.n	80033ac <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80033aa:	2310      	movs	r3, #16
 80033ac:	4a0f      	ldr	r2, [pc, #60]	; (80033ec <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80033ae:	6093      	str	r3, [r2, #8]
 80033b0:	e0e7      	b.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80033b2:	bf00      	nop
 80033b4:	40026010 	.word	0x40026010
 80033b8:	40026410 	.word	0x40026410
 80033bc:	40026070 	.word	0x40026070
 80033c0:	40026470 	.word	0x40026470
 80033c4:	40026028 	.word	0x40026028
 80033c8:	40026428 	.word	0x40026428
 80033cc:	40026088 	.word	0x40026088
 80033d0:	40026488 	.word	0x40026488
 80033d4:	40026040 	.word	0x40026040
 80033d8:	40026440 	.word	0x40026440
 80033dc:	400260a0 	.word	0x400260a0
 80033e0:	400264a0 	.word	0x400264a0
 80033e4:	40026000 	.word	0x40026000
 80033e8:	40026458 	.word	0x40026458
 80033ec:	40026400 	.word	0x40026400
 80033f0:	400260b8 	.word	0x400260b8
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b96      	ldr	r3, [pc, #600]	; (8003654 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d960      	bls.n	80034c2 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a94      	ldr	r2, [pc, #592]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d057      	beq.n	80034ba <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a93      	ldr	r2, [pc, #588]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d050      	beq.n	80034b6 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a91      	ldr	r2, [pc, #580]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d049      	beq.n	80034b2 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a90      	ldr	r2, [pc, #576]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d042      	beq.n	80034ae <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a8e      	ldr	r2, [pc, #568]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d03a      	beq.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a8d      	ldr	r2, [pc, #564]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d032      	beq.n	80034a2 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a8b      	ldr	r2, [pc, #556]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d02a      	beq.n	800349c <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a8a      	ldr	r2, [pc, #552]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d022      	beq.n	8003496 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a88      	ldr	r2, [pc, #544]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d01a      	beq.n	8003490 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a87      	ldr	r2, [pc, #540]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d012      	beq.n	800348a <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a85      	ldr	r2, [pc, #532]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00a      	beq.n	8003484 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a84      	ldr	r2, [pc, #528]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d102      	bne.n	800347e <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8003478:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800347c:	e01e      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800347e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003482:	e01b      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003484:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003488:	e018      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800348a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800348e:	e015      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003490:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003494:	e012      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8003496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800349a:	e00f      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 800349c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034a0:	e00c      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034a6:	e009      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034ac:	e006      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034ae:	2310      	movs	r3, #16
 80034b0:	e004      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034b2:	2310      	movs	r3, #16
 80034b4:	e002      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034b6:	2310      	movs	r3, #16
 80034b8:	e000      	b.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80034ba:	2310      	movs	r3, #16
 80034bc:	4a72      	ldr	r2, [pc, #456]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80034be:	60d3      	str	r3, [r2, #12]
 80034c0:	e05f      	b.n	8003582 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a64      	ldr	r2, [pc, #400]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d057      	beq.n	800357c <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a62      	ldr	r2, [pc, #392]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d050      	beq.n	8003578 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a61      	ldr	r2, [pc, #388]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d049      	beq.n	8003574 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a5f      	ldr	r2, [pc, #380]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d042      	beq.n	8003570 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a5e      	ldr	r2, [pc, #376]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d03a      	beq.n	800356a <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a5c      	ldr	r2, [pc, #368]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d032      	beq.n	8003564 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a5b      	ldr	r2, [pc, #364]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d02a      	beq.n	800355e <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a59      	ldr	r2, [pc, #356]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d022      	beq.n	8003558 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a58      	ldr	r2, [pc, #352]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d01a      	beq.n	8003552 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a56      	ldr	r2, [pc, #344]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d012      	beq.n	800354c <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a55      	ldr	r2, [pc, #340]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d00a      	beq.n	8003546 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a53      	ldr	r2, [pc, #332]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d102      	bne.n	8003540 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 800353a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800353e:	e01e      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003540:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003544:	e01b      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003546:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800354a:	e018      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800354c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003550:	e015      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003552:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003556:	e012      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800355c:	e00f      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800355e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003562:	e00c      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003568:	e009      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800356a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800356e:	e006      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003570:	2310      	movs	r3, #16
 8003572:	e004      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003574:	2310      	movs	r3, #16
 8003576:	e002      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003578:	2310      	movs	r3, #16
 800357a:	e000      	b.n	800357e <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800357c:	2310      	movs	r3, #16
 800357e:	4a42      	ldr	r2, [pc, #264]	; (8003688 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8003580:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	4b40      	ldr	r3, [pc, #256]	; (800368c <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 800358a:	429a      	cmp	r2, r3
 800358c:	f240 8082 	bls.w	8003694 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a30      	ldr	r2, [pc, #192]	; (8003658 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d057      	beq.n	800364a <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a2f      	ldr	r2, [pc, #188]	; (800365c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d050      	beq.n	8003646 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a2d      	ldr	r2, [pc, #180]	; (8003660 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d049      	beq.n	8003642 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a2c      	ldr	r2, [pc, #176]	; (8003664 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d042      	beq.n	800363e <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a2a      	ldr	r2, [pc, #168]	; (8003668 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d03a      	beq.n	8003638 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a29      	ldr	r2, [pc, #164]	; (800366c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d032      	beq.n	8003632 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a27      	ldr	r2, [pc, #156]	; (8003670 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d02a      	beq.n	800362c <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a26      	ldr	r2, [pc, #152]	; (8003674 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d022      	beq.n	8003626 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a24      	ldr	r2, [pc, #144]	; (8003678 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d01a      	beq.n	8003620 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a23      	ldr	r2, [pc, #140]	; (800367c <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d012      	beq.n	800361a <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a21      	ldr	r2, [pc, #132]	; (8003680 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00a      	beq.n	8003614 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a20      	ldr	r2, [pc, #128]	; (8003684 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d102      	bne.n	800360e <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003608:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800360c:	e01e      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800360e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003612:	e01b      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003614:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003618:	e018      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800361a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800361e:	e015      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003620:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003624:	e012      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003626:	f44f 7300 	mov.w	r3, #512	; 0x200
 800362a:	e00f      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800362c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003630:	e00c      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003632:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003636:	e009      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003638:	f44f 7300 	mov.w	r3, #512	; 0x200
 800363c:	e006      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800363e:	2308      	movs	r3, #8
 8003640:	e004      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003642:	2308      	movs	r3, #8
 8003644:	e002      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003646:	2308      	movs	r3, #8
 8003648:	e000      	b.n	800364c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800364a:	2308      	movs	r3, #8
 800364c:	4a10      	ldr	r2, [pc, #64]	; (8003690 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 800364e:	60d3      	str	r3, [r2, #12]
 8003650:	e16f      	b.n	8003932 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003652:	bf00      	nop
 8003654:	40026058 	.word	0x40026058
 8003658:	40026010 	.word	0x40026010
 800365c:	40026410 	.word	0x40026410
 8003660:	40026070 	.word	0x40026070
 8003664:	40026470 	.word	0x40026470
 8003668:	40026028 	.word	0x40026028
 800366c:	40026428 	.word	0x40026428
 8003670:	40026088 	.word	0x40026088
 8003674:	40026488 	.word	0x40026488
 8003678:	40026040 	.word	0x40026040
 800367c:	40026440 	.word	0x40026440
 8003680:	400260a0 	.word	0x400260a0
 8003684:	400264a0 	.word	0x400264a0
 8003688:	40026000 	.word	0x40026000
 800368c:	40026458 	.word	0x40026458
 8003690:	40026400 	.word	0x40026400
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	4b94      	ldr	r3, [pc, #592]	; (80038ec <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 800369c:	429a      	cmp	r2, r3
 800369e:	d960      	bls.n	8003762 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a92      	ldr	r2, [pc, #584]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d057      	beq.n	800375a <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a91      	ldr	r2, [pc, #580]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d050      	beq.n	8003756 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a8f      	ldr	r2, [pc, #572]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d049      	beq.n	8003752 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a8e      	ldr	r2, [pc, #568]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d042      	beq.n	800374e <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a8c      	ldr	r2, [pc, #560]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d03a      	beq.n	8003748 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a8b      	ldr	r2, [pc, #556]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d032      	beq.n	8003742 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a89      	ldr	r2, [pc, #548]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d02a      	beq.n	800373c <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a88      	ldr	r2, [pc, #544]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d022      	beq.n	8003736 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a86      	ldr	r2, [pc, #536]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d01a      	beq.n	8003730 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a85      	ldr	r2, [pc, #532]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d012      	beq.n	800372a <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a83      	ldr	r2, [pc, #524]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00a      	beq.n	8003724 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a82      	ldr	r2, [pc, #520]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d102      	bne.n	800371e <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003718:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800371c:	e01e      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800371e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003722:	e01b      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003724:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003728:	e018      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800372a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800372e:	e015      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003730:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003734:	e012      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003736:	f44f 7300 	mov.w	r3, #512	; 0x200
 800373a:	e00f      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800373c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003740:	e00c      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003742:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003746:	e009      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800374c:	e006      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800374e:	2308      	movs	r3, #8
 8003750:	e004      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003752:	2308      	movs	r3, #8
 8003754:	e002      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003756:	2308      	movs	r3, #8
 8003758:	e000      	b.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800375a:	2308      	movs	r3, #8
 800375c:	4a70      	ldr	r2, [pc, #448]	; (8003920 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 800375e:	6093      	str	r3, [r2, #8]
 8003760:	e0e7      	b.n	8003932 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	4b6e      	ldr	r3, [pc, #440]	; (8003924 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 800376a:	429a      	cmp	r2, r3
 800376c:	d960      	bls.n	8003830 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a5f      	ldr	r2, [pc, #380]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d057      	beq.n	8003828 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a5d      	ldr	r2, [pc, #372]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d050      	beq.n	8003824 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a5c      	ldr	r2, [pc, #368]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d049      	beq.n	8003820 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a5a      	ldr	r2, [pc, #360]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d042      	beq.n	800381c <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a59      	ldr	r2, [pc, #356]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d03a      	beq.n	8003816 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a57      	ldr	r2, [pc, #348]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d032      	beq.n	8003810 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a56      	ldr	r2, [pc, #344]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d02a      	beq.n	800380a <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a54      	ldr	r2, [pc, #336]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d022      	beq.n	8003804 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a53      	ldr	r2, [pc, #332]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d01a      	beq.n	80037fe <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a51      	ldr	r2, [pc, #324]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d012      	beq.n	80037f8 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a50      	ldr	r2, [pc, #320]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d00a      	beq.n	80037f2 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a4e      	ldr	r2, [pc, #312]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d102      	bne.n	80037ec <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 80037e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80037ea:	e01e      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80037ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037f0:	e01b      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80037f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80037f6:	e018      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80037f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80037fc:	e015      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 80037fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003802:	e012      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003804:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003808:	e00f      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800380a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800380e:	e00c      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003810:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003814:	e009      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003816:	f44f 7300 	mov.w	r3, #512	; 0x200
 800381a:	e006      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800381c:	2308      	movs	r3, #8
 800381e:	e004      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003820:	2308      	movs	r3, #8
 8003822:	e002      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003824:	2308      	movs	r3, #8
 8003826:	e000      	b.n	800382a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003828:	2308      	movs	r3, #8
 800382a:	4a3f      	ldr	r2, [pc, #252]	; (8003928 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 800382c:	60d3      	str	r3, [r2, #12]
 800382e:	e080      	b.n	8003932 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a2e      	ldr	r2, [pc, #184]	; (80038f0 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d078      	beq.n	800392c <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a2d      	ldr	r2, [pc, #180]	; (80038f4 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d050      	beq.n	80038e6 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a2b      	ldr	r2, [pc, #172]	; (80038f8 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d049      	beq.n	80038e2 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a2a      	ldr	r2, [pc, #168]	; (80038fc <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d042      	beq.n	80038de <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a28      	ldr	r2, [pc, #160]	; (8003900 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d03a      	beq.n	80038d8 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a27      	ldr	r2, [pc, #156]	; (8003904 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d032      	beq.n	80038d2 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a25      	ldr	r2, [pc, #148]	; (8003908 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d02a      	beq.n	80038cc <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a24      	ldr	r2, [pc, #144]	; (800390c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d022      	beq.n	80038c6 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a22      	ldr	r2, [pc, #136]	; (8003910 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01a      	beq.n	80038c0 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a21      	ldr	r2, [pc, #132]	; (8003914 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d012      	beq.n	80038ba <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a1f      	ldr	r2, [pc, #124]	; (8003918 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d00a      	beq.n	80038b4 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1e      	ldr	r2, [pc, #120]	; (800391c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d102      	bne.n	80038ae <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 80038a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038ac:	e03f      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b2:	e03c      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038b8:	e039      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038be:	e036      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80038c4:	e033      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038ca:	e030      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038d0:	e02d      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038d6:	e02a      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038dc:	e027      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038de:	2308      	movs	r3, #8
 80038e0:	e025      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038e2:	2308      	movs	r3, #8
 80038e4:	e023      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038e6:	2308      	movs	r3, #8
 80038e8:	e021      	b.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80038ea:	bf00      	nop
 80038ec:	400260b8 	.word	0x400260b8
 80038f0:	40026010 	.word	0x40026010
 80038f4:	40026410 	.word	0x40026410
 80038f8:	40026070 	.word	0x40026070
 80038fc:	40026470 	.word	0x40026470
 8003900:	40026028 	.word	0x40026028
 8003904:	40026428 	.word	0x40026428
 8003908:	40026088 	.word	0x40026088
 800390c:	40026488 	.word	0x40026488
 8003910:	40026040 	.word	0x40026040
 8003914:	40026440 	.word	0x40026440
 8003918:	400260a0 	.word	0x400260a0
 800391c:	400264a0 	.word	0x400264a0
 8003920:	40026400 	.word	0x40026400
 8003924:	40026058 	.word	0x40026058
 8003928:	40026000 	.word	0x40026000
 800392c:	2308      	movs	r3, #8
 800392e:	4a9a      	ldr	r2, [pc, #616]	; (8003b98 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003930:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	461a      	mov	r2, r3
 8003938:	4b98      	ldr	r3, [pc, #608]	; (8003b9c <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 800393a:	429a      	cmp	r2, r3
 800393c:	d960      	bls.n	8003a00 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a97      	ldr	r2, [pc, #604]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d057      	beq.n	80039f8 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a95      	ldr	r2, [pc, #596]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d050      	beq.n	80039f4 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a94      	ldr	r2, [pc, #592]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d049      	beq.n	80039f0 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a92      	ldr	r2, [pc, #584]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d042      	beq.n	80039ec <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a91      	ldr	r2, [pc, #580]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d03a      	beq.n	80039e6 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a8f      	ldr	r2, [pc, #572]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d032      	beq.n	80039e0 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a8e      	ldr	r2, [pc, #568]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d02a      	beq.n	80039da <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a8c      	ldr	r2, [pc, #560]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d022      	beq.n	80039d4 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a8b      	ldr	r2, [pc, #556]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d01a      	beq.n	80039ce <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a89      	ldr	r2, [pc, #548]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d012      	beq.n	80039c8 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a88      	ldr	r2, [pc, #544]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d00a      	beq.n	80039c2 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a86      	ldr	r2, [pc, #536]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d102      	bne.n	80039bc <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 80039b6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80039ba:	e01e      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c0:	e01b      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80039c6:	e018      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80039cc:	e015      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039ce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80039d2:	e012      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039d8:	e00f      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039de:	e00c      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039e4:	e009      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039ea:	e006      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039ec:	2304      	movs	r3, #4
 80039ee:	e004      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039f0:	2304      	movs	r3, #4
 80039f2:	e002      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039f4:	2304      	movs	r3, #4
 80039f6:	e000      	b.n	80039fa <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 80039f8:	2304      	movs	r3, #4
 80039fa:	4a75      	ldr	r2, [pc, #468]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 80039fc:	60d3      	str	r3, [r2, #12]
 80039fe:	e151      	b.n	8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	461a      	mov	r2, r3
 8003a06:	4b73      	ldr	r3, [pc, #460]	; (8003bd4 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d960      	bls.n	8003ace <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a63      	ldr	r2, [pc, #396]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d057      	beq.n	8003ac6 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a62      	ldr	r2, [pc, #392]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d050      	beq.n	8003ac2 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a60      	ldr	r2, [pc, #384]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d049      	beq.n	8003abe <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a5f      	ldr	r2, [pc, #380]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d042      	beq.n	8003aba <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a5d      	ldr	r2, [pc, #372]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d03a      	beq.n	8003ab4 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a5c      	ldr	r2, [pc, #368]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d032      	beq.n	8003aae <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a5a      	ldr	r2, [pc, #360]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d02a      	beq.n	8003aa8 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a59      	ldr	r2, [pc, #356]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d022      	beq.n	8003aa2 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a57      	ldr	r2, [pc, #348]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d01a      	beq.n	8003a9c <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a56      	ldr	r2, [pc, #344]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d012      	beq.n	8003a96 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a54      	ldr	r2, [pc, #336]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d00a      	beq.n	8003a90 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a53      	ldr	r2, [pc, #332]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d102      	bne.n	8003a8a <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003a84:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a88:	e01e      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003a8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a8e:	e01b      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003a90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a94:	e018      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003a96:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a9a:	e015      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003a9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003aa0:	e012      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003aa6:	e00f      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003aa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003aac:	e00c      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003aae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ab2:	e009      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ab4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ab8:	e006      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003aba:	2304      	movs	r3, #4
 8003abc:	e004      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003abe:	2304      	movs	r3, #4
 8003ac0:	e002      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e000      	b.n	8003ac8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003ac6:	2304      	movs	r3, #4
 8003ac8:	4a41      	ldr	r2, [pc, #260]	; (8003bd0 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003aca:	6093      	str	r3, [r2, #8]
 8003acc:	e0ea      	b.n	8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	4b40      	ldr	r3, [pc, #256]	; (8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	f240 8084 	bls.w	8003be4 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a2f      	ldr	r2, [pc, #188]	; (8003ba0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d07a      	beq.n	8003bdc <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2e      	ldr	r2, [pc, #184]	; (8003ba4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d050      	beq.n	8003b92 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a2c      	ldr	r2, [pc, #176]	; (8003ba8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d049      	beq.n	8003b8e <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a2b      	ldr	r2, [pc, #172]	; (8003bac <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d042      	beq.n	8003b8a <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a29      	ldr	r2, [pc, #164]	; (8003bb0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d03a      	beq.n	8003b84 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a28      	ldr	r2, [pc, #160]	; (8003bb4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d032      	beq.n	8003b7e <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a26      	ldr	r2, [pc, #152]	; (8003bb8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d02a      	beq.n	8003b78 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a25      	ldr	r2, [pc, #148]	; (8003bbc <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d022      	beq.n	8003b72 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a23      	ldr	r2, [pc, #140]	; (8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d01a      	beq.n	8003b6c <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a22      	ldr	r2, [pc, #136]	; (8003bc4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d012      	beq.n	8003b66 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a20      	ldr	r2, [pc, #128]	; (8003bc8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00a      	beq.n	8003b60 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1f      	ldr	r2, [pc, #124]	; (8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d102      	bne.n	8003b5a <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8003b54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b58:	e041      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b5e:	e03e      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b60:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b64:	e03b      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b6a:	e038      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b70:	e035      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b76:	e032      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b7c:	e02f      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b82:	e02c      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b88:	e029      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b8a:	2304      	movs	r3, #4
 8003b8c:	e027      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b8e:	2304      	movs	r3, #4
 8003b90:	e025      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b92:	2304      	movs	r3, #4
 8003b94:	e023      	b.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003b96:	bf00      	nop
 8003b98:	40026000 	.word	0x40026000
 8003b9c:	40026458 	.word	0x40026458
 8003ba0:	40026010 	.word	0x40026010
 8003ba4:	40026410 	.word	0x40026410
 8003ba8:	40026070 	.word	0x40026070
 8003bac:	40026470 	.word	0x40026470
 8003bb0:	40026028 	.word	0x40026028
 8003bb4:	40026428 	.word	0x40026428
 8003bb8:	40026088 	.word	0x40026088
 8003bbc:	40026488 	.word	0x40026488
 8003bc0:	40026040 	.word	0x40026040
 8003bc4:	40026440 	.word	0x40026440
 8003bc8:	400260a0 	.word	0x400260a0
 8003bcc:	400264a0 	.word	0x400264a0
 8003bd0:	40026400 	.word	0x40026400
 8003bd4:	400260b8 	.word	0x400260b8
 8003bd8:	40026058 	.word	0x40026058
 8003bdc:	2304      	movs	r3, #4
 8003bde:	4a94      	ldr	r2, [pc, #592]	; (8003e30 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003be0:	60d3      	str	r3, [r2, #12]
 8003be2:	e05f      	b.n	8003ca4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a92      	ldr	r2, [pc, #584]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d057      	beq.n	8003c9e <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a91      	ldr	r2, [pc, #580]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d050      	beq.n	8003c9a <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a8f      	ldr	r2, [pc, #572]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d049      	beq.n	8003c96 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a8e      	ldr	r2, [pc, #568]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d042      	beq.n	8003c92 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a8c      	ldr	r2, [pc, #560]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d03a      	beq.n	8003c8c <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a8b      	ldr	r2, [pc, #556]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d032      	beq.n	8003c86 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a89      	ldr	r2, [pc, #548]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d02a      	beq.n	8003c80 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a88      	ldr	r2, [pc, #544]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d022      	beq.n	8003c7a <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a86      	ldr	r2, [pc, #536]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01a      	beq.n	8003c74 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a85      	ldr	r2, [pc, #532]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d012      	beq.n	8003c6e <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a83      	ldr	r2, [pc, #524]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d00a      	beq.n	8003c68 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a82      	ldr	r2, [pc, #520]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d102      	bne.n	8003c62 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8003c5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c60:	e01e      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c66:	e01b      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c6c:	e018      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c6e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c72:	e015      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c78:	e012      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c7e:	e00f      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c84:	e00c      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c8a:	e009      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c90:	e006      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c92:	2304      	movs	r3, #4
 8003c94:	e004      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c96:	2304      	movs	r3, #4
 8003c98:	e002      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c9a:	2304      	movs	r3, #4
 8003c9c:	e000      	b.n	8003ca0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003c9e:	2304      	movs	r3, #4
 8003ca0:	4a63      	ldr	r2, [pc, #396]	; (8003e30 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003ca2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4b6e      	ldr	r3, [pc, #440]	; (8003e64 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d95c      	bls.n	8003d6a <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a5f      	ldr	r2, [pc, #380]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d053      	beq.n	8003d62 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a5e      	ldr	r2, [pc, #376]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d04c      	beq.n	8003d5e <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a5c      	ldr	r2, [pc, #368]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d045      	beq.n	8003d5a <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a5b      	ldr	r2, [pc, #364]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d03e      	beq.n	8003d56 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a59      	ldr	r2, [pc, #356]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d037      	beq.n	8003d52 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a58      	ldr	r2, [pc, #352]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d030      	beq.n	8003d4e <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a56      	ldr	r2, [pc, #344]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d029      	beq.n	8003d4a <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a55      	ldr	r2, [pc, #340]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d022      	beq.n	8003d46 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a53      	ldr	r2, [pc, #332]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d01a      	beq.n	8003d40 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a52      	ldr	r2, [pc, #328]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d012      	beq.n	8003d3a <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a50      	ldr	r2, [pc, #320]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00a      	beq.n	8003d34 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a4f      	ldr	r2, [pc, #316]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d102      	bne.n	8003d2e <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8003d28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d2c:	e01a      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d32:	e017      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d38:	e014      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d3e:	e011      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d44:	e00e      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d46:	2340      	movs	r3, #64	; 0x40
 8003d48:	e00c      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d4a:	2340      	movs	r3, #64	; 0x40
 8003d4c:	e00a      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d4e:	2340      	movs	r3, #64	; 0x40
 8003d50:	e008      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d52:	2340      	movs	r3, #64	; 0x40
 8003d54:	e006      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e004      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e002      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003d62:	2301      	movs	r3, #1
 8003d64:	4a40      	ldr	r2, [pc, #256]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003d66:	60d3      	str	r3, [r2, #12]
 8003d68:	e141      	b.n	8003fee <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4b3e      	ldr	r3, [pc, #248]	; (8003e6c <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d97c      	bls.n	8003e70 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a2e      	ldr	r2, [pc, #184]	; (8003e34 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d053      	beq.n	8003e28 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2c      	ldr	r2, [pc, #176]	; (8003e38 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d04c      	beq.n	8003e24 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2b      	ldr	r2, [pc, #172]	; (8003e3c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d045      	beq.n	8003e20 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a29      	ldr	r2, [pc, #164]	; (8003e40 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d03e      	beq.n	8003e1c <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a28      	ldr	r2, [pc, #160]	; (8003e44 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d037      	beq.n	8003e18 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a26      	ldr	r2, [pc, #152]	; (8003e48 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d030      	beq.n	8003e14 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a25      	ldr	r2, [pc, #148]	; (8003e4c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d029      	beq.n	8003e10 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a23      	ldr	r2, [pc, #140]	; (8003e50 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d022      	beq.n	8003e0c <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a22      	ldr	r2, [pc, #136]	; (8003e54 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d01a      	beq.n	8003e06 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a20      	ldr	r2, [pc, #128]	; (8003e58 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d012      	beq.n	8003e00 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1f      	ldr	r2, [pc, #124]	; (8003e5c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d00a      	beq.n	8003dfa <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a1d      	ldr	r2, [pc, #116]	; (8003e60 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d102      	bne.n	8003df4 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8003dee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003df2:	e01a      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003df4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003df8:	e017      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003dfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dfe:	e014      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e04:	e011      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e0a:	e00e      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e0c:	2340      	movs	r3, #64	; 0x40
 8003e0e:	e00c      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e10:	2340      	movs	r3, #64	; 0x40
 8003e12:	e00a      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e14:	2340      	movs	r3, #64	; 0x40
 8003e16:	e008      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e18:	2340      	movs	r3, #64	; 0x40
 8003e1a:	e006      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e004      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e20:	2301      	movs	r3, #1
 8003e22:	e002      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	4a0f      	ldr	r2, [pc, #60]	; (8003e68 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003e2c:	6093      	str	r3, [r2, #8]
 8003e2e:	e0de      	b.n	8003fee <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003e30:	40026000 	.word	0x40026000
 8003e34:	40026010 	.word	0x40026010
 8003e38:	40026410 	.word	0x40026410
 8003e3c:	40026070 	.word	0x40026070
 8003e40:	40026470 	.word	0x40026470
 8003e44:	40026028 	.word	0x40026028
 8003e48:	40026428 	.word	0x40026428
 8003e4c:	40026088 	.word	0x40026088
 8003e50:	40026488 	.word	0x40026488
 8003e54:	40026040 	.word	0x40026040
 8003e58:	40026440 	.word	0x40026440
 8003e5c:	400260a0 	.word	0x400260a0
 8003e60:	400264a0 	.word	0x400264a0
 8003e64:	40026458 	.word	0x40026458
 8003e68:	40026400 	.word	0x40026400
 8003e6c:	400260b8 	.word	0x400260b8
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	461a      	mov	r2, r3
 8003e76:	4b78      	ldr	r3, [pc, #480]	; (8004058 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d95c      	bls.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a76      	ldr	r2, [pc, #472]	; (800405c <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d053      	beq.n	8003f2e <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a75      	ldr	r2, [pc, #468]	; (8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d04c      	beq.n	8003f2a <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a73      	ldr	r2, [pc, #460]	; (8004064 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d045      	beq.n	8003f26 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a72      	ldr	r2, [pc, #456]	; (8004068 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d03e      	beq.n	8003f22 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a70      	ldr	r2, [pc, #448]	; (800406c <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d037      	beq.n	8003f1e <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a6f      	ldr	r2, [pc, #444]	; (8004070 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d030      	beq.n	8003f1a <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a6d      	ldr	r2, [pc, #436]	; (8004074 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d029      	beq.n	8003f16 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a6c      	ldr	r2, [pc, #432]	; (8004078 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d022      	beq.n	8003f12 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a6a      	ldr	r2, [pc, #424]	; (800407c <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01a      	beq.n	8003f0c <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a69      	ldr	r2, [pc, #420]	; (8004080 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d012      	beq.n	8003f06 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a67      	ldr	r2, [pc, #412]	; (8004084 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00a      	beq.n	8003f00 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a66      	ldr	r2, [pc, #408]	; (8004088 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d102      	bne.n	8003efa <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8003ef4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ef8:	e01a      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003efa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003efe:	e017      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f04:	e014      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f0a:	e011      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f10:	e00e      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f12:	2340      	movs	r3, #64	; 0x40
 8003f14:	e00c      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f16:	2340      	movs	r3, #64	; 0x40
 8003f18:	e00a      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f1a:	2340      	movs	r3, #64	; 0x40
 8003f1c:	e008      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f1e:	2340      	movs	r3, #64	; 0x40
 8003f20:	e006      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e004      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e002      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e000      	b.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4a56      	ldr	r2, [pc, #344]	; (800408c <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003f32:	60d3      	str	r3, [r2, #12]
 8003f34:	e05b      	b.n	8003fee <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a48      	ldr	r2, [pc, #288]	; (800405c <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d053      	beq.n	8003fe8 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a46      	ldr	r2, [pc, #280]	; (8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d04c      	beq.n	8003fe4 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a45      	ldr	r2, [pc, #276]	; (8004064 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d045      	beq.n	8003fe0 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a43      	ldr	r2, [pc, #268]	; (8004068 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d03e      	beq.n	8003fdc <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a42      	ldr	r2, [pc, #264]	; (800406c <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d037      	beq.n	8003fd8 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a40      	ldr	r2, [pc, #256]	; (8004070 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d030      	beq.n	8003fd4 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a3f      	ldr	r2, [pc, #252]	; (8004074 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d029      	beq.n	8003fd0 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a3d      	ldr	r2, [pc, #244]	; (8004078 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d022      	beq.n	8003fcc <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a3c      	ldr	r2, [pc, #240]	; (800407c <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d01a      	beq.n	8003fc6 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a3a      	ldr	r2, [pc, #232]	; (8004080 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d012      	beq.n	8003fc0 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a39      	ldr	r2, [pc, #228]	; (8004084 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00a      	beq.n	8003fba <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a37      	ldr	r2, [pc, #220]	; (8004088 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d102      	bne.n	8003fb4 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 8003fae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fb2:	e01a      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fb8:	e017      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fbe:	e014      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fc4:	e011      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fca:	e00e      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fcc:	2340      	movs	r3, #64	; 0x40
 8003fce:	e00c      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fd0:	2340      	movs	r3, #64	; 0x40
 8003fd2:	e00a      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fd4:	2340      	movs	r3, #64	; 0x40
 8003fd6:	e008      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fd8:	2340      	movs	r3, #64	; 0x40
 8003fda:	e006      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e004      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e002      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	4a28      	ldr	r2, [pc, #160]	; (800408c <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003fec:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f042 0216 	orr.w	r2, r2, #22
 8003ffc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695a      	ldr	r2, [r3, #20]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800400c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d103      	bne.n	800401e <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f042 0208 	orr.w	r2, r2, #8
 800402c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 0201 	orr.w	r2, r2, #1
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	e005      	b.n	800404c <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004048:	2302      	movs	r3, #2
 800404a:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 800404c:	7dfb      	ldrb	r3, [r7, #23]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40026058 	.word	0x40026058
 800405c:	40026010 	.word	0x40026010
 8004060:	40026410 	.word	0x40026410
 8004064:	40026070 	.word	0x40026070
 8004068:	40026470 	.word	0x40026470
 800406c:	40026028 	.word	0x40026028
 8004070:	40026428 	.word	0x40026428
 8004074:	40026088 	.word	0x40026088
 8004078:	40026488 	.word	0x40026488
 800407c:	40026040 	.word	0x40026040
 8004080:	40026440 	.word	0x40026440
 8004084:	400260a0 	.word	0x400260a0
 8004088:	400264a0 	.word	0x400264a0
 800408c:	40026000 	.word	0x40026000

08004090 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	4613      	mov	r3, r2
 800409c:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 800409e:	79fb      	ldrb	r3, [r7, #7]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d104      	bne.n	80040ae <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	60da      	str	r2, [r3, #12]
 80040ac:	e003      	b.n	80040b6 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
 80040d0:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b40      	cmp	r3, #64	; 0x40
 80040e0:	d108      	bne.n	80040f4 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040f2:	e007      	b.n	8004104 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	60da      	str	r2, [r3, #12]
}
 8004104:	bf00      	nop
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004110:	b480      	push	{r7}
 8004112:	b089      	sub	sp, #36	; 0x24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004122:	2300      	movs	r3, #0
 8004124:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004126:	2300      	movs	r3, #0
 8004128:	61fb      	str	r3, [r7, #28]
 800412a:	e16b      	b.n	8004404 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800412c:	2201      	movs	r2, #1
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	fa02 f303 	lsl.w	r3, r2, r3
 8004134:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4013      	ands	r3, r2
 800413e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	429a      	cmp	r2, r3
 8004146:	f040 815a 	bne.w	80043fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b01      	cmp	r3, #1
 8004154:	d005      	beq.n	8004162 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800415e:	2b02      	cmp	r3, #2
 8004160:	d130      	bne.n	80041c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	2203      	movs	r2, #3
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4313      	orrs	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004198:	2201      	movs	r2, #1
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	43db      	mvns	r3, r3
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	4013      	ands	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	091b      	lsrs	r3, r3, #4
 80041ae:	f003 0201 	and.w	r2, r3, #1
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d017      	beq.n	8004200 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	2203      	movs	r2, #3
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 0303 	and.w	r3, r3, #3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d123      	bne.n	8004254 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	08da      	lsrs	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3208      	adds	r2, #8
 8004214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004218:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	220f      	movs	r2, #15
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	43db      	mvns	r3, r3
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	4013      	ands	r3, r2
 800422e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4313      	orrs	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	08da      	lsrs	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3208      	adds	r2, #8
 800424e:	69b9      	ldr	r1, [r7, #24]
 8004250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	2203      	movs	r2, #3
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	4013      	ands	r3, r2
 800426a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 0203 	and.w	r2, r3, #3
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4313      	orrs	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 80b4 	beq.w	80043fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004296:	2300      	movs	r3, #0
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	4b60      	ldr	r3, [pc, #384]	; (800441c <HAL_GPIO_Init+0x30c>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	4a5f      	ldr	r2, [pc, #380]	; (800441c <HAL_GPIO_Init+0x30c>)
 80042a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a4:	6453      	str	r3, [r2, #68]	; 0x44
 80042a6:	4b5d      	ldr	r3, [pc, #372]	; (800441c <HAL_GPIO_Init+0x30c>)
 80042a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042b2:	4a5b      	ldr	r2, [pc, #364]	; (8004420 <HAL_GPIO_Init+0x310>)
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	089b      	lsrs	r3, r3, #2
 80042b8:	3302      	adds	r3, #2
 80042ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	220f      	movs	r2, #15
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43db      	mvns	r3, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4013      	ands	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a52      	ldr	r2, [pc, #328]	; (8004424 <HAL_GPIO_Init+0x314>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d02b      	beq.n	8004336 <HAL_GPIO_Init+0x226>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a51      	ldr	r2, [pc, #324]	; (8004428 <HAL_GPIO_Init+0x318>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d025      	beq.n	8004332 <HAL_GPIO_Init+0x222>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a50      	ldr	r2, [pc, #320]	; (800442c <HAL_GPIO_Init+0x31c>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d01f      	beq.n	800432e <HAL_GPIO_Init+0x21e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a4f      	ldr	r2, [pc, #316]	; (8004430 <HAL_GPIO_Init+0x320>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d019      	beq.n	800432a <HAL_GPIO_Init+0x21a>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a4e      	ldr	r2, [pc, #312]	; (8004434 <HAL_GPIO_Init+0x324>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d013      	beq.n	8004326 <HAL_GPIO_Init+0x216>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a4d      	ldr	r2, [pc, #308]	; (8004438 <HAL_GPIO_Init+0x328>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00d      	beq.n	8004322 <HAL_GPIO_Init+0x212>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4c      	ldr	r2, [pc, #304]	; (800443c <HAL_GPIO_Init+0x32c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d007      	beq.n	800431e <HAL_GPIO_Init+0x20e>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a4b      	ldr	r2, [pc, #300]	; (8004440 <HAL_GPIO_Init+0x330>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d101      	bne.n	800431a <HAL_GPIO_Init+0x20a>
 8004316:	2307      	movs	r3, #7
 8004318:	e00e      	b.n	8004338 <HAL_GPIO_Init+0x228>
 800431a:	2308      	movs	r3, #8
 800431c:	e00c      	b.n	8004338 <HAL_GPIO_Init+0x228>
 800431e:	2306      	movs	r3, #6
 8004320:	e00a      	b.n	8004338 <HAL_GPIO_Init+0x228>
 8004322:	2305      	movs	r3, #5
 8004324:	e008      	b.n	8004338 <HAL_GPIO_Init+0x228>
 8004326:	2304      	movs	r3, #4
 8004328:	e006      	b.n	8004338 <HAL_GPIO_Init+0x228>
 800432a:	2303      	movs	r3, #3
 800432c:	e004      	b.n	8004338 <HAL_GPIO_Init+0x228>
 800432e:	2302      	movs	r3, #2
 8004330:	e002      	b.n	8004338 <HAL_GPIO_Init+0x228>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <HAL_GPIO_Init+0x228>
 8004336:	2300      	movs	r3, #0
 8004338:	69fa      	ldr	r2, [r7, #28]
 800433a:	f002 0203 	and.w	r2, r2, #3
 800433e:	0092      	lsls	r2, r2, #2
 8004340:	4093      	lsls	r3, r2
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4313      	orrs	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004348:	4935      	ldr	r1, [pc, #212]	; (8004420 <HAL_GPIO_Init+0x310>)
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	3302      	adds	r3, #2
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004356:	4b3b      	ldr	r3, [pc, #236]	; (8004444 <HAL_GPIO_Init+0x334>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	43db      	mvns	r3, r3
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800437a:	4a32      	ldr	r2, [pc, #200]	; (8004444 <HAL_GPIO_Init+0x334>)
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004380:	4b30      	ldr	r3, [pc, #192]	; (8004444 <HAL_GPIO_Init+0x334>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	43db      	mvns	r3, r3
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	4013      	ands	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043a4:	4a27      	ldr	r2, [pc, #156]	; (8004444 <HAL_GPIO_Init+0x334>)
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043aa:	4b26      	ldr	r3, [pc, #152]	; (8004444 <HAL_GPIO_Init+0x334>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	4013      	ands	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043ce:	4a1d      	ldr	r2, [pc, #116]	; (8004444 <HAL_GPIO_Init+0x334>)
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043d4:	4b1b      	ldr	r3, [pc, #108]	; (8004444 <HAL_GPIO_Init+0x334>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	43db      	mvns	r3, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4013      	ands	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043f8:	4a12      	ldr	r2, [pc, #72]	; (8004444 <HAL_GPIO_Init+0x334>)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3301      	adds	r3, #1
 8004402:	61fb      	str	r3, [r7, #28]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	2b0f      	cmp	r3, #15
 8004408:	f67f ae90 	bls.w	800412c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	3724      	adds	r7, #36	; 0x24
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40023800 	.word	0x40023800
 8004420:	40013800 	.word	0x40013800
 8004424:	40020000 	.word	0x40020000
 8004428:	40020400 	.word	0x40020400
 800442c:	40020800 	.word	0x40020800
 8004430:	40020c00 	.word	0x40020c00
 8004434:	40021000 	.word	0x40021000
 8004438:	40021400 	.word	0x40021400
 800443c:	40021800 	.word	0x40021800
 8004440:	40021c00 	.word	0x40021c00
 8004444:	40013c00 	.word	0x40013c00

08004448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	807b      	strh	r3, [r7, #2]
 8004454:	4613      	mov	r3, r2
 8004456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004458:	787b      	ldrb	r3, [r7, #1]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800445e:	887a      	ldrh	r2, [r7, #2]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004464:	e003      	b.n	800446e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004466:	887b      	ldrh	r3, [r7, #2]
 8004468:	041a      	lsls	r2, r3, #16
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	619a      	str	r2, [r3, #24]
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800447a:	b480      	push	{r7}
 800447c:	b085      	sub	sp, #20
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
 8004482:	460b      	mov	r3, r1
 8004484:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800448c:	887a      	ldrh	r2, [r7, #2]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	4013      	ands	r3, r2
 8004492:	041a      	lsls	r2, r3, #16
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	43d9      	mvns	r1, r3
 8004498:	887b      	ldrh	r3, [r7, #2]
 800449a:	400b      	ands	r3, r1
 800449c:	431a      	orrs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	619a      	str	r2, [r3, #24]
}
 80044a2:	bf00      	nop
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e12b      	b.n	800471a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd fa62 	bl	80019a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2224      	movs	r2, #36	; 0x24
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004502:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004512:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004514:	f002 fd9c 	bl	8007050 <HAL_RCC_GetPCLK1Freq>
 8004518:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	4a81      	ldr	r2, [pc, #516]	; (8004724 <HAL_I2C_Init+0x274>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d807      	bhi.n	8004534 <HAL_I2C_Init+0x84>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a80      	ldr	r2, [pc, #512]	; (8004728 <HAL_I2C_Init+0x278>)
 8004528:	4293      	cmp	r3, r2
 800452a:	bf94      	ite	ls
 800452c:	2301      	movls	r3, #1
 800452e:	2300      	movhi	r3, #0
 8004530:	b2db      	uxtb	r3, r3
 8004532:	e006      	b.n	8004542 <HAL_I2C_Init+0x92>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4a7d      	ldr	r2, [pc, #500]	; (800472c <HAL_I2C_Init+0x27c>)
 8004538:	4293      	cmp	r3, r2
 800453a:	bf94      	ite	ls
 800453c:	2301      	movls	r3, #1
 800453e:	2300      	movhi	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e0e7      	b.n	800471a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4a78      	ldr	r2, [pc, #480]	; (8004730 <HAL_I2C_Init+0x280>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0c9b      	lsrs	r3, r3, #18
 8004554:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4a6a      	ldr	r2, [pc, #424]	; (8004724 <HAL_I2C_Init+0x274>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d802      	bhi.n	8004584 <HAL_I2C_Init+0xd4>
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	3301      	adds	r3, #1
 8004582:	e009      	b.n	8004598 <HAL_I2C_Init+0xe8>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800458a:	fb02 f303 	mul.w	r3, r2, r3
 800458e:	4a69      	ldr	r2, [pc, #420]	; (8004734 <HAL_I2C_Init+0x284>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	099b      	lsrs	r3, r3, #6
 8004596:	3301      	adds	r3, #1
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	430b      	orrs	r3, r1
 800459e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	495c      	ldr	r1, [pc, #368]	; (8004724 <HAL_I2C_Init+0x274>)
 80045b4:	428b      	cmp	r3, r1
 80045b6:	d819      	bhi.n	80045ec <HAL_I2C_Init+0x13c>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	1e59      	subs	r1, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045cc:	400b      	ands	r3, r1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00a      	beq.n	80045e8 <HAL_I2C_Init+0x138>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1e59      	subs	r1, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80045e0:	3301      	adds	r3, #1
 80045e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e6:	e051      	b.n	800468c <HAL_I2C_Init+0x1dc>
 80045e8:	2304      	movs	r3, #4
 80045ea:	e04f      	b.n	800468c <HAL_I2C_Init+0x1dc>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d111      	bne.n	8004618 <HAL_I2C_Init+0x168>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	1e58      	subs	r0, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6859      	ldr	r1, [r3, #4]
 80045fc:	460b      	mov	r3, r1
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	440b      	add	r3, r1
 8004602:	fbb0 f3f3 	udiv	r3, r0, r3
 8004606:	3301      	adds	r3, #1
 8004608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800460c:	2b00      	cmp	r3, #0
 800460e:	bf0c      	ite	eq
 8004610:	2301      	moveq	r3, #1
 8004612:	2300      	movne	r3, #0
 8004614:	b2db      	uxtb	r3, r3
 8004616:	e012      	b.n	800463e <HAL_I2C_Init+0x18e>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1e58      	subs	r0, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6859      	ldr	r1, [r3, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	0099      	lsls	r1, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	fbb0 f3f3 	udiv	r3, r0, r3
 800462e:	3301      	adds	r3, #1
 8004630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004634:	2b00      	cmp	r3, #0
 8004636:	bf0c      	ite	eq
 8004638:	2301      	moveq	r3, #1
 800463a:	2300      	movne	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_I2C_Init+0x196>
 8004642:	2301      	movs	r3, #1
 8004644:	e022      	b.n	800468c <HAL_I2C_Init+0x1dc>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10e      	bne.n	800466c <HAL_I2C_Init+0x1bc>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1e58      	subs	r0, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6859      	ldr	r1, [r3, #4]
 8004656:	460b      	mov	r3, r1
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	440b      	add	r3, r1
 800465c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004660:	3301      	adds	r3, #1
 8004662:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800466a:	e00f      	b.n	800468c <HAL_I2C_Init+0x1dc>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	1e58      	subs	r0, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6859      	ldr	r1, [r3, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	0099      	lsls	r1, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004682:	3301      	adds	r3, #1
 8004684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004688:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	6809      	ldr	r1, [r1, #0]
 8004690:	4313      	orrs	r3, r2
 8004692:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	69da      	ldr	r2, [r3, #28]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6911      	ldr	r1, [r2, #16]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	68d2      	ldr	r2, [r2, #12]
 80046c6:	4311      	orrs	r1, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6812      	ldr	r2, [r2, #0]
 80046cc:	430b      	orrs	r3, r1
 80046ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	000186a0 	.word	0x000186a0
 8004728:	001e847f 	.word	0x001e847f
 800472c:	003d08ff 	.word	0x003d08ff
 8004730:	431bde83 	.word	0x431bde83
 8004734:	10624dd3 	.word	0x10624dd3

08004738 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b088      	sub	sp, #32
 800473c:	af02      	add	r7, sp, #8
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	607a      	str	r2, [r7, #4]
 8004742:	461a      	mov	r2, r3
 8004744:	460b      	mov	r3, r1
 8004746:	817b      	strh	r3, [r7, #10]
 8004748:	4613      	mov	r3, r2
 800474a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800474c:	f7fd fb54 	bl	8001df8 <HAL_GetTick>
 8004750:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b20      	cmp	r3, #32
 800475c:	f040 80e0 	bne.w	8004920 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	2319      	movs	r3, #25
 8004766:	2201      	movs	r2, #1
 8004768:	4970      	ldr	r1, [pc, #448]	; (800492c <HAL_I2C_Master_Transmit+0x1f4>)
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f001 fde8 	bl	8006340 <I2C_WaitOnFlagUntilTimeout>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004776:	2302      	movs	r3, #2
 8004778:	e0d3      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004780:	2b01      	cmp	r3, #1
 8004782:	d101      	bne.n	8004788 <HAL_I2C_Master_Transmit+0x50>
 8004784:	2302      	movs	r3, #2
 8004786:	e0cc      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b01      	cmp	r3, #1
 800479c:	d007      	beq.n	80047ae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f042 0201 	orr.w	r2, r2, #1
 80047ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2221      	movs	r2, #33	; 0x21
 80047c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2210      	movs	r2, #16
 80047ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	893a      	ldrh	r2, [r7, #8]
 80047de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	4a50      	ldr	r2, [pc, #320]	; (8004930 <HAL_I2C_Master_Transmit+0x1f8>)
 80047ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047f0:	8979      	ldrh	r1, [r7, #10]
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	6a3a      	ldr	r2, [r7, #32]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f001 fc78 	bl	80060ec <I2C_MasterRequestWrite>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e08d      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004806:	2300      	movs	r3, #0
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	613b      	str	r3, [r7, #16]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	613b      	str	r3, [r7, #16]
 800481a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800481c:	e066      	b.n	80048ec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	6a39      	ldr	r1, [r7, #32]
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f001 fe62 	bl	80064ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00d      	beq.n	800484a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	2b04      	cmp	r3, #4
 8004834:	d107      	bne.n	8004846 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004844:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e06b      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	781a      	ldrb	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004864:	b29b      	uxth	r3, r3
 8004866:	3b01      	subs	r3, #1
 8004868:	b29a      	uxth	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b04      	cmp	r3, #4
 8004886:	d11b      	bne.n	80048c0 <HAL_I2C_Master_Transmit+0x188>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488c:	2b00      	cmp	r3, #0
 800488e:	d017      	beq.n	80048c0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	6a39      	ldr	r1, [r7, #32]
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f001 fe52 	bl	800656e <I2C_WaitOnBTFFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00d      	beq.n	80048ec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	2b04      	cmp	r3, #4
 80048d6:	d107      	bne.n	80048e8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048e6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e01a      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d194      	bne.n	800481e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004902:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800491c:	2300      	movs	r3, #0
 800491e:	e000      	b.n	8004922 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004920:	2302      	movs	r3, #2
  }
}
 8004922:	4618      	mov	r0, r3
 8004924:	3718      	adds	r7, #24
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	00100002 	.word	0x00100002
 8004930:	ffff0000 	.word	0xffff0000

08004934 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004954:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800495e:	7bfb      	ldrb	r3, [r7, #15]
 8004960:	2b10      	cmp	r3, #16
 8004962:	d003      	beq.n	800496c <HAL_I2C_EV_IRQHandler+0x38>
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b40      	cmp	r3, #64	; 0x40
 8004968:	f040 80c1 	bne.w	8004aee <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10d      	bne.n	80049a2 <HAL_I2C_EV_IRQHandler+0x6e>
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800498c:	d003      	beq.n	8004996 <HAL_I2C_EV_IRQHandler+0x62>
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004994:	d101      	bne.n	800499a <HAL_I2C_EV_IRQHandler+0x66>
 8004996:	2301      	movs	r3, #1
 8004998:	e000      	b.n	800499c <HAL_I2C_EV_IRQHandler+0x68>
 800499a:	2300      	movs	r3, #0
 800499c:	2b01      	cmp	r3, #1
 800499e:	f000 8132 	beq.w	8004c06 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00c      	beq.n	80049c6 <HAL_I2C_EV_IRQHandler+0x92>
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	0a5b      	lsrs	r3, r3, #9
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d006      	beq.n	80049c6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f001 fe7a 	bl	80066b2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fd79 	bl	80054b6 <I2C_Master_SB>
 80049c4:	e092      	b.n	8004aec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	08db      	lsrs	r3, r3, #3
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d009      	beq.n	80049e6 <HAL_I2C_EV_IRQHandler+0xb2>
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	0a5b      	lsrs	r3, r3, #9
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fdef 	bl	80055c2 <I2C_Master_ADD10>
 80049e4:	e082      	b.n	8004aec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	085b      	lsrs	r3, r3, #1
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d009      	beq.n	8004a06 <HAL_I2C_EV_IRQHandler+0xd2>
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	0a5b      	lsrs	r3, r3, #9
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fe09 	bl	8005616 <I2C_Master_ADDR>
 8004a04:	e072      	b.n	8004aec <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	089b      	lsrs	r3, r3, #2
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d03b      	beq.n	8004a8a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a20:	f000 80f3 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	09db      	lsrs	r3, r3, #7
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00f      	beq.n	8004a50 <HAL_I2C_EV_IRQHandler+0x11c>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	0a9b      	lsrs	r3, r3, #10
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d009      	beq.n	8004a50 <HAL_I2C_EV_IRQHandler+0x11c>
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	089b      	lsrs	r3, r3, #2
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d103      	bne.n	8004a50 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f9f3 	bl	8004e34 <I2C_MasterTransmit_TXE>
 8004a4e:	e04d      	b.n	8004aec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	089b      	lsrs	r3, r3, #2
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80d6 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	0a5b      	lsrs	r3, r3, #9
 8004a62:	f003 0301 	and.w	r3, r3, #1
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f000 80cf 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a6c:	7bbb      	ldrb	r3, [r7, #14]
 8004a6e:	2b21      	cmp	r3, #33	; 0x21
 8004a70:	d103      	bne.n	8004a7a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 fa7a 	bl	8004f6c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a78:	e0c7      	b.n	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	2b40      	cmp	r3, #64	; 0x40
 8004a7e:	f040 80c4 	bne.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fae8 	bl	8005058 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a88:	e0bf      	b.n	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a98:	f000 80b7 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	099b      	lsrs	r3, r3, #6
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00f      	beq.n	8004ac8 <HAL_I2C_EV_IRQHandler+0x194>
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	0a9b      	lsrs	r3, r3, #10
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d009      	beq.n	8004ac8 <HAL_I2C_EV_IRQHandler+0x194>
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	089b      	lsrs	r3, r3, #2
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d103      	bne.n	8004ac8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 fb5d 	bl	8005180 <I2C_MasterReceive_RXNE>
 8004ac6:	e011      	b.n	8004aec <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	089b      	lsrs	r3, r3, #2
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 809a 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	0a5b      	lsrs	r3, r3, #9
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 8093 	beq.w	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 fbfc 	bl	80052e2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aea:	e08e      	b.n	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004aec:	e08d      	b.n	8004c0a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d004      	beq.n	8004b00 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	61fb      	str	r3, [r7, #28]
 8004afe:	e007      	b.n	8004b10 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	085b      	lsrs	r3, r3, #1
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d012      	beq.n	8004b42 <HAL_I2C_EV_IRQHandler+0x20e>
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	0a5b      	lsrs	r3, r3, #9
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00c      	beq.n	8004b42 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004b38:	69b9      	ldr	r1, [r7, #24]
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 ffba 	bl	8005ab4 <I2C_Slave_ADDR>
 8004b40:	e066      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	091b      	lsrs	r3, r3, #4
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d009      	beq.n	8004b62 <HAL_I2C_EV_IRQHandler+0x22e>
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	0a5b      	lsrs	r3, r3, #9
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fff4 	bl	8005b48 <I2C_Slave_STOPF>
 8004b60:	e056      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b62:	7bbb      	ldrb	r3, [r7, #14]
 8004b64:	2b21      	cmp	r3, #33	; 0x21
 8004b66:	d002      	beq.n	8004b6e <HAL_I2C_EV_IRQHandler+0x23a>
 8004b68:	7bbb      	ldrb	r3, [r7, #14]
 8004b6a:	2b29      	cmp	r3, #41	; 0x29
 8004b6c:	d125      	bne.n	8004bba <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	09db      	lsrs	r3, r3, #7
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00f      	beq.n	8004b9a <HAL_I2C_EV_IRQHandler+0x266>
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	0a9b      	lsrs	r3, r3, #10
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <HAL_I2C_EV_IRQHandler+0x266>
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	089b      	lsrs	r3, r3, #2
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d103      	bne.n	8004b9a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fed0 	bl	8005938 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b98:	e039      	b.n	8004c0e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d033      	beq.n	8004c0e <HAL_I2C_EV_IRQHandler+0x2da>
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	0a5b      	lsrs	r3, r3, #9
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d02d      	beq.n	8004c0e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 fefd 	bl	80059b2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bb8:	e029      	b.n	8004c0e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	099b      	lsrs	r3, r3, #6
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00f      	beq.n	8004be6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	0a9b      	lsrs	r3, r3, #10
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d009      	beq.n	8004be6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d103      	bne.n	8004be6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 ff08 	bl	80059f4 <I2C_SlaveReceive_RXNE>
 8004be4:	e014      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	089b      	lsrs	r3, r3, #2
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00e      	beq.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	0a5b      	lsrs	r3, r3, #9
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d008      	beq.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 ff36 	bl	8005a70 <I2C_SlaveReceive_BTF>
 8004c04:	e004      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004c06:	bf00      	nop
 8004c08:	e002      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c0a:	bf00      	nop
 8004c0c:	e000      	b.n	8004c10 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c0e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004c10:	3720      	adds	r7, #32
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b08a      	sub	sp, #40	; 0x28
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c38:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	0a1b      	lsrs	r3, r3, #8
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00e      	beq.n	8004c64 <HAL_I2C_ER_IRQHandler+0x4e>
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	0a1b      	lsrs	r3, r3, #8
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d008      	beq.n	8004c64 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004c62:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004c64:	6a3b      	ldr	r3, [r7, #32]
 8004c66:	0a5b      	lsrs	r3, r3, #9
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00e      	beq.n	8004c8e <HAL_I2C_ER_IRQHandler+0x78>
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	0a1b      	lsrs	r3, r3, #8
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d008      	beq.n	8004c8e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7e:	f043 0302 	orr.w	r3, r3, #2
 8004c82:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004c8c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	0a9b      	lsrs	r3, r3, #10
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d03f      	beq.n	8004d1a <HAL_I2C_ER_IRQHandler+0x104>
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	0a1b      	lsrs	r3, r3, #8
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d039      	beq.n	8004d1a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004ca6:	7efb      	ldrb	r3, [r7, #27]
 8004ca8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbe:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004cc0:	7ebb      	ldrb	r3, [r7, #26]
 8004cc2:	2b20      	cmp	r3, #32
 8004cc4:	d112      	bne.n	8004cec <HAL_I2C_ER_IRQHandler+0xd6>
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10f      	bne.n	8004cec <HAL_I2C_ER_IRQHandler+0xd6>
 8004ccc:	7cfb      	ldrb	r3, [r7, #19]
 8004cce:	2b21      	cmp	r3, #33	; 0x21
 8004cd0:	d008      	beq.n	8004ce4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004cd2:	7cfb      	ldrb	r3, [r7, #19]
 8004cd4:	2b29      	cmp	r3, #41	; 0x29
 8004cd6:	d005      	beq.n	8004ce4 <HAL_I2C_ER_IRQHandler+0xce>
 8004cd8:	7cfb      	ldrb	r3, [r7, #19]
 8004cda:	2b28      	cmp	r3, #40	; 0x28
 8004cdc:	d106      	bne.n	8004cec <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2b21      	cmp	r3, #33	; 0x21
 8004ce2:	d103      	bne.n	8004cec <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f001 f85f 	bl	8005da8 <I2C_Slave_AF>
 8004cea:	e016      	b.n	8004d1a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cf4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf8:	f043 0304 	orr.w	r3, r3, #4
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004cfe:	7efb      	ldrb	r3, [r7, #27]
 8004d00:	2b10      	cmp	r3, #16
 8004d02:	d002      	beq.n	8004d0a <HAL_I2C_ER_IRQHandler+0xf4>
 8004d04:	7efb      	ldrb	r3, [r7, #27]
 8004d06:	2b40      	cmp	r3, #64	; 0x40
 8004d08:	d107      	bne.n	8004d1a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d18:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	0adb      	lsrs	r3, r3, #11
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00e      	beq.n	8004d44 <HAL_I2C_ER_IRQHandler+0x12e>
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	0a1b      	lsrs	r3, r3, #8
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d34:	f043 0308 	orr.w	r3, r3, #8
 8004d38:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004d42:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d008      	beq.n	8004d5c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f001 f896 	bl	8005e88 <I2C_ITError>
  }
}
 8004d5c:	bf00      	nop
 8004d5e:	3728      	adds	r7, #40	; 0x28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	70fb      	strb	r3, [r7, #3]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e42:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e4a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d150      	bne.n	8004efc <I2C_MasterTransmit_TXE+0xc8>
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	2b21      	cmp	r3, #33	; 0x21
 8004e5e:	d14d      	bne.n	8004efc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	2b08      	cmp	r3, #8
 8004e64:	d01d      	beq.n	8004ea2 <I2C_MasterTransmit_TXE+0x6e>
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b20      	cmp	r3, #32
 8004e6a:	d01a      	beq.n	8004ea2 <I2C_MasterTransmit_TXE+0x6e>
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e72:	d016      	beq.n	8004ea2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e82:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2211      	movs	r2, #17
 8004e88:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2220      	movs	r2, #32
 8004e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff ff62 	bl	8004d64 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ea0:	e060      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004eb0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ec0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b40      	cmp	r3, #64	; 0x40
 8004eda:	d107      	bne.n	8004eec <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ff7d 	bl	8004de4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004eea:	e03b      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff ff35 	bl	8004d64 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004efa:	e033      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004efc:	7bfb      	ldrb	r3, [r7, #15]
 8004efe:	2b21      	cmp	r3, #33	; 0x21
 8004f00:	d005      	beq.n	8004f0e <I2C_MasterTransmit_TXE+0xda>
 8004f02:	7bbb      	ldrb	r3, [r7, #14]
 8004f04:	2b40      	cmp	r3, #64	; 0x40
 8004f06:	d12d      	bne.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b22      	cmp	r3, #34	; 0x22
 8004f0c:	d12a      	bne.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d108      	bne.n	8004f2a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f26:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004f28:	e01c      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	d103      	bne.n	8004f3e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f88e 	bl	8005058 <I2C_MemoryTransmit_TXE_BTF>
}
 8004f3c:	e012      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f42:	781a      	ldrb	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004f62:	e7ff      	b.n	8004f64 <I2C_MasterTransmit_TXE+0x130>
 8004f64:	bf00      	nop
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b21      	cmp	r3, #33	; 0x21
 8004f84:	d164      	bne.n	8005050 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d012      	beq.n	8004fb6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	781a      	ldrb	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004fb4:	e04c      	b.n	8005050 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d01d      	beq.n	8004ff8 <I2C_MasterTransmit_BTF+0x8c>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d01a      	beq.n	8004ff8 <I2C_MasterTransmit_BTF+0x8c>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004fc8:	d016      	beq.n	8004ff8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685a      	ldr	r2, [r3, #4]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fd8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2211      	movs	r2, #17
 8004fde:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff feb7 	bl	8004d64 <HAL_I2C_MasterTxCpltCallback>
}
 8004ff6:	e02b      	b.n	8005050 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005006:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005016:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2220      	movs	r2, #32
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b40      	cmp	r3, #64	; 0x40
 8005030:	d107      	bne.n	8005042 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff fed2 	bl	8004de4 <HAL_I2C_MemTxCpltCallback>
}
 8005040:	e006      	b.n	8005050 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7ff fe8a 	bl	8004d64 <HAL_I2C_MasterTxCpltCallback>
}
 8005050:	bf00      	nop
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005066:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800506c:	2b00      	cmp	r3, #0
 800506e:	d11d      	bne.n	80050ac <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d10b      	bne.n	8005090 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507c:	b2da      	uxtb	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005088:	1c9a      	adds	r2, r3, #2
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800508e:	e073      	b.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005094:	b29b      	uxth	r3, r3
 8005096:	121b      	asrs	r3, r3, #8
 8005098:	b2da      	uxtb	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80050aa:	e065      	b.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d10b      	bne.n	80050cc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80050ca:	e055      	b.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d151      	bne.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
 80050d6:	2b22      	cmp	r3, #34	; 0x22
 80050d8:	d10d      	bne.n	80050f6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050e8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80050f4:	e040      	b.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d015      	beq.n	800512c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	2b21      	cmp	r3, #33	; 0x21
 8005104:	d112      	bne.n	800512c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	781a      	ldrb	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800512a:	e025      	b.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005130:	b29b      	uxth	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d120      	bne.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b21      	cmp	r3, #33	; 0x21
 800513a:	d11d      	bne.n	8005178 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800514a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800515a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7ff fe36 	bl	8004de4 <HAL_I2C_MemTxCpltCallback>
}
 8005178:	bf00      	nop
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b22      	cmp	r3, #34	; 0x22
 8005192:	f040 80a2 	bne.w	80052da <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519a:	b29b      	uxth	r3, r3
 800519c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d921      	bls.n	80051e8 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b03      	cmp	r3, #3
 80051d2:	f040 8082 	bne.w	80052da <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051e4:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80051e6:	e078      	b.n	80052da <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d074      	beq.n	80052da <I2C_MasterReceive_RXNE+0x15a>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d002      	beq.n	80051fc <I2C_MasterReceive_RXNE+0x7c>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d16e      	bne.n	80052da <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f001 f9f7 	bl	80065f0 <I2C_WaitOnSTOPRequestThroughIT>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d142      	bne.n	800528e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005216:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005226:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2220      	movs	r2, #32
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b40      	cmp	r3, #64	; 0x40
 8005260:	d10a      	bne.n	8005278 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f7ff fdc1 	bl	8004df8 <HAL_I2C_MemRxCpltCallback>
}
 8005276:	e030      	b.n	80052da <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2212      	movs	r2, #18
 8005284:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7ff fd76 	bl	8004d78 <HAL_I2C_MasterRxCpltCallback>
}
 800528c:	e025      	b.n	80052da <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800529c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a8:	b2d2      	uxtb	r2, r2
 80052aa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b0:	1c5a      	adds	r2, r3, #1
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	3b01      	subs	r3, #1
 80052be:	b29a      	uxth	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f7ff fd99 	bl	8004e0c <HAL_I2C_ErrorCallback>
}
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b084      	sub	sp, #16
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ee:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	2b04      	cmp	r3, #4
 80052f8:	d11b      	bne.n	8005332 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005308:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	691a      	ldr	r2, [r3, #16]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005314:	b2d2      	uxtb	r2, r2
 8005316:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005330:	e0bd      	b.n	80054ae <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b03      	cmp	r3, #3
 800533a:	d129      	bne.n	8005390 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2b04      	cmp	r3, #4
 8005350:	d00a      	beq.n	8005368 <I2C_MasterReceive_BTF+0x86>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2b02      	cmp	r3, #2
 8005356:	d007      	beq.n	8005368 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005366:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691a      	ldr	r2, [r3, #16]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005384:	b29b      	uxth	r3, r3
 8005386:	3b01      	subs	r3, #1
 8005388:	b29a      	uxth	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800538e:	e08e      	b.n	80054ae <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005394:	b29b      	uxth	r3, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d176      	bne.n	8005488 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d002      	beq.n	80053a6 <I2C_MasterReceive_BTF+0xc4>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2b10      	cmp	r3, #16
 80053a4:	d108      	bne.n	80053b8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	e019      	b.n	80053ec <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d002      	beq.n	80053c4 <I2C_MasterReceive_BTF+0xe2>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d108      	bne.n	80053d6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	e00a      	b.n	80053ec <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d007      	beq.n	80053ec <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ea:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691a      	ldr	r2, [r3, #16]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fe:	1c5a      	adds	r2, r3, #1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005408:	b29b      	uxth	r3, r3
 800540a:	3b01      	subs	r3, #1
 800540c:	b29a      	uxth	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	b2d2      	uxtb	r2, r2
 800541e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800542e:	b29b      	uxth	r3, r3
 8005430:	3b01      	subs	r3, #1
 8005432:	b29a      	uxth	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005446:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2220      	movs	r2, #32
 800544c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b40      	cmp	r3, #64	; 0x40
 800545a:	d10a      	bne.n	8005472 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7ff fcc4 	bl	8004df8 <HAL_I2C_MemRxCpltCallback>
}
 8005470:	e01d      	b.n	80054ae <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2212      	movs	r2, #18
 800547e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f7ff fc79 	bl	8004d78 <HAL_I2C_MasterRxCpltCallback>
}
 8005486:	e012      	b.n	80054ae <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	b2d2      	uxtb	r2, r2
 8005494:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	3b01      	subs	r3, #1
 80054a8:	b29a      	uxth	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b40      	cmp	r3, #64	; 0x40
 80054c8:	d117      	bne.n	80054fa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d109      	bne.n	80054e6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461a      	mov	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054e2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80054e4:	e067      	b.n	80055b6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	f043 0301 	orr.w	r3, r3, #1
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	611a      	str	r2, [r3, #16]
}
 80054f8:	e05d      	b.n	80055b6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005502:	d133      	bne.n	800556c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b21      	cmp	r3, #33	; 0x21
 800550e:	d109      	bne.n	8005524 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005514:	b2db      	uxtb	r3, r3
 8005516:	461a      	mov	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005520:	611a      	str	r2, [r3, #16]
 8005522:	e008      	b.n	8005536 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005528:	b2db      	uxtb	r3, r3
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	b2da      	uxtb	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800553a:	2b00      	cmp	r3, #0
 800553c:	d004      	beq.n	8005548 <I2C_Master_SB+0x92>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005544:	2b00      	cmp	r3, #0
 8005546:	d108      	bne.n	800555a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554c:	2b00      	cmp	r3, #0
 800554e:	d032      	beq.n	80055b6 <I2C_Master_SB+0x100>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005556:	2b00      	cmp	r3, #0
 8005558:	d02d      	beq.n	80055b6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005568:	605a      	str	r2, [r3, #4]
}
 800556a:	e024      	b.n	80055b6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10e      	bne.n	8005592 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005578:	b29b      	uxth	r3, r3
 800557a:	11db      	asrs	r3, r3, #7
 800557c:	b2db      	uxtb	r3, r3
 800557e:	f003 0306 	and.w	r3, r3, #6
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f063 030f 	orn	r3, r3, #15
 8005588:	b2da      	uxtb	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]
}
 8005590:	e011      	b.n	80055b6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005596:	2b01      	cmp	r3, #1
 8005598:	d10d      	bne.n	80055b6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559e:	b29b      	uxth	r3, r3
 80055a0:	11db      	asrs	r3, r3, #7
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	f003 0306 	and.w	r3, r3, #6
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	f063 030e 	orn	r3, r3, #14
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	611a      	str	r2, [r3, #16]
}
 80055b6:	bf00      	nop
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d004      	beq.n	80055e8 <I2C_Master_ADD10+0x26>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d108      	bne.n	80055fa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00c      	beq.n	800560a <I2C_Master_ADD10+0x48>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d007      	beq.n	800560a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005608:	605a      	str	r2, [r3, #4]
  }
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005616:	b480      	push	{r7}
 8005618:	b091      	sub	sp, #68	; 0x44
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005624:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005632:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b22      	cmp	r3, #34	; 0x22
 800563e:	f040 8169 	bne.w	8005914 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10f      	bne.n	800566a <I2C_Master_ADDR+0x54>
 800564a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800564e:	2b40      	cmp	r3, #64	; 0x40
 8005650:	d10b      	bne.n	800566a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005652:	2300      	movs	r3, #0
 8005654:	633b      	str	r3, [r7, #48]	; 0x30
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	633b      	str	r3, [r7, #48]	; 0x30
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	633b      	str	r3, [r7, #48]	; 0x30
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	e160      	b.n	800592c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566e:	2b00      	cmp	r3, #0
 8005670:	d11d      	bne.n	80056ae <I2C_Master_ADDR+0x98>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800567a:	d118      	bne.n	80056ae <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800567c:	2300      	movs	r3, #0
 800567e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005690:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056a0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056a6:	1c5a      	adds	r2, r3, #1
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	651a      	str	r2, [r3, #80]	; 0x50
 80056ac:	e13e      	b.n	800592c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d113      	bne.n	80056e0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056b8:	2300      	movs	r3, #0
 80056ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80056cc:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	e115      	b.n	800590c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	f040 808a 	bne.w	8005800 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80056ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80056f2:	d137      	bne.n	8005764 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005702:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800570e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005712:	d113      	bne.n	800573c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005722:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005724:	2300      	movs	r3, #0
 8005726:	627b      	str	r3, [r7, #36]	; 0x24
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	627b      	str	r3, [r7, #36]	; 0x24
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	627b      	str	r3, [r7, #36]	; 0x24
 8005738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573a:	e0e7      	b.n	800590c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800573c:	2300      	movs	r3, #0
 800573e:	623b      	str	r3, [r7, #32]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	623b      	str	r3, [r7, #32]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	623b      	str	r3, [r7, #32]
 8005750:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	e0d3      	b.n	800590c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005766:	2b08      	cmp	r3, #8
 8005768:	d02e      	beq.n	80057c8 <I2C_Master_ADDR+0x1b2>
 800576a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800576c:	2b20      	cmp	r3, #32
 800576e:	d02b      	beq.n	80057c8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005772:	2b12      	cmp	r3, #18
 8005774:	d102      	bne.n	800577c <I2C_Master_ADDR+0x166>
 8005776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005778:	2b01      	cmp	r3, #1
 800577a:	d125      	bne.n	80057c8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800577c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800577e:	2b04      	cmp	r3, #4
 8005780:	d00e      	beq.n	80057a0 <I2C_Master_ADDR+0x18a>
 8005782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005784:	2b02      	cmp	r3, #2
 8005786:	d00b      	beq.n	80057a0 <I2C_Master_ADDR+0x18a>
 8005788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578a:	2b10      	cmp	r3, #16
 800578c:	d008      	beq.n	80057a0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579c:	601a      	str	r2, [r3, #0]
 800579e:	e007      	b.n	80057b0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80057ae:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b0:	2300      	movs	r3, #0
 80057b2:	61fb      	str	r3, [r7, #28]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	61fb      	str	r3, [r7, #28]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	61fb      	str	r3, [r7, #28]
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	e0a1      	b.n	800590c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057d6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057d8:	2300      	movs	r3, #0
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	61bb      	str	r3, [r7, #24]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	61bb      	str	r3, [r7, #24]
 80057ec:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e085      	b.n	800590c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d14d      	bne.n	80058a6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800580a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580c:	2b04      	cmp	r3, #4
 800580e:	d016      	beq.n	800583e <I2C_Master_ADDR+0x228>
 8005810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005812:	2b02      	cmp	r3, #2
 8005814:	d013      	beq.n	800583e <I2C_Master_ADDR+0x228>
 8005816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005818:	2b10      	cmp	r3, #16
 800581a:	d010      	beq.n	800583e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800582a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	e007      	b.n	800584e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800584c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005858:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800585c:	d117      	bne.n	800588e <I2C_Master_ADDR+0x278>
 800585e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005860:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005864:	d00b      	beq.n	800587e <I2C_Master_ADDR+0x268>
 8005866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005868:	2b01      	cmp	r3, #1
 800586a:	d008      	beq.n	800587e <I2C_Master_ADDR+0x268>
 800586c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800586e:	2b08      	cmp	r3, #8
 8005870:	d005      	beq.n	800587e <I2C_Master_ADDR+0x268>
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	2b10      	cmp	r3, #16
 8005876:	d002      	beq.n	800587e <I2C_Master_ADDR+0x268>
 8005878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800587a:	2b20      	cmp	r3, #32
 800587c:	d107      	bne.n	800588e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800588c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800588e:	2300      	movs	r3, #0
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	e032      	b.n	800590c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058b4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058c4:	d117      	bne.n	80058f6 <I2C_Master_ADDR+0x2e0>
 80058c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80058cc:	d00b      	beq.n	80058e6 <I2C_Master_ADDR+0x2d0>
 80058ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d008      	beq.n	80058e6 <I2C_Master_ADDR+0x2d0>
 80058d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	d005      	beq.n	80058e6 <I2C_Master_ADDR+0x2d0>
 80058da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058dc:	2b10      	cmp	r3, #16
 80058de:	d002      	beq.n	80058e6 <I2C_Master_ADDR+0x2d0>
 80058e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d107      	bne.n	80058f6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058f6:	2300      	movs	r3, #0
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	613b      	str	r3, [r7, #16]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	613b      	str	r3, [r7, #16]
 800590a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005912:	e00b      	b.n	800592c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005914:	2300      	movs	r3, #0
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	68fb      	ldr	r3, [r7, #12]
}
 800592a:	e7ff      	b.n	800592c <I2C_Master_ADDR+0x316>
 800592c:	bf00      	nop
 800592e:	3744      	adds	r7, #68	; 0x44
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005946:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d02b      	beq.n	80059aa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005956:	781a      	ldrb	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	1c5a      	adds	r2, r3, #1
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597a:	b29b      	uxth	r3, r3
 800597c:	2b00      	cmp	r3, #0
 800597e:	d114      	bne.n	80059aa <I2C_SlaveTransmit_TXE+0x72>
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	2b29      	cmp	r3, #41	; 0x29
 8005984:	d111      	bne.n	80059aa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005994:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2221      	movs	r2, #33	; 0x21
 800599a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2228      	movs	r2, #40	; 0x28
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7ff f9f1 	bl	8004d8c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80059aa:	bf00      	nop
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d011      	beq.n	80059e8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c8:	781a      	ldrb	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d4:	1c5a      	adds	r2, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059de:	b29b      	uxth	r3, r3
 80059e0:	3b01      	subs	r3, #1
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a02:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d02c      	beq.n	8005a68 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	b2d2      	uxtb	r2, r2
 8005a1a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d114      	bne.n	8005a68 <I2C_SlaveReceive_RXNE+0x74>
 8005a3e:	7bfb      	ldrb	r3, [r7, #15]
 8005a40:	2b2a      	cmp	r3, #42	; 0x2a
 8005a42:	d111      	bne.n	8005a68 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a52:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2222      	movs	r2, #34	; 0x22
 8005a58:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2228      	movs	r2, #40	; 0x28
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff f99c 	bl	8004da0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a68:	bf00      	nop
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d012      	beq.n	8005aa8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	b2d2      	uxtb	r2, r2
 8005a8e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	1c5a      	adds	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ace:	2b28      	cmp	r3, #40	; 0x28
 8005ad0:	d127      	bne.n	8005b22 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ae0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	089b      	lsrs	r3, r3, #2
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	09db      	lsrs	r3, r3, #7
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d103      	bne.n	8005b06 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	81bb      	strh	r3, [r7, #12]
 8005b04:	e002      	b.n	8005b0c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005b14:	89ba      	ldrh	r2, [r7, #12]
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	4619      	mov	r1, r3
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7ff f94a 	bl	8004db4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005b20:	e00e      	b.n	8005b40 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b22:	2300      	movs	r3, #0
 8005b24:	60bb      	str	r3, [r7, #8]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	60bb      	str	r3, [r7, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	60bb      	str	r3, [r7, #8]
 8005b36:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005b40:	bf00      	nop
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b56:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b66:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005b68:	2300      	movs	r3, #0
 8005b6a:	60bb      	str	r3, [r7, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	60bb      	str	r3, [r7, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0201 	orr.w	r2, r2, #1
 8005b82:	601a      	str	r2, [r3, #0]
 8005b84:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b94:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ba0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ba4:	d172      	bne.n	8005c8c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b22      	cmp	r3, #34	; 0x22
 8005baa:	d002      	beq.n	8005bb2 <I2C_Slave_STOPF+0x6a>
 8005bac:	7bfb      	ldrb	r3, [r7, #15]
 8005bae:	2b2a      	cmp	r3, #42	; 0x2a
 8005bb0:	d135      	bne.n	8005c1e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d005      	beq.n	8005bd6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	f043 0204 	orr.w	r2, r3, #4
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7fd f81a 	bl	8002c24 <HAL_DMA_GetState>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d049      	beq.n	8005c8a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfa:	4a69      	ldr	r2, [pc, #420]	; (8005da0 <I2C_Slave_STOPF+0x258>)
 8005bfc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fc fe62 	bl	80028cc <HAL_DMA_Abort_IT>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d03d      	beq.n	8005c8a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c18:	4610      	mov	r0, r2
 8005c1a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c1c:	e035      	b.n	8005c8a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d005      	beq.n	8005c42 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	f043 0204 	orr.w	r2, r3, #4
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c50:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fc ffe4 	bl	8002c24 <HAL_DMA_GetState>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d014      	beq.n	8005c8c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c66:	4a4e      	ldr	r2, [pc, #312]	; (8005da0 <I2C_Slave_STOPF+0x258>)
 8005c68:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fc fe2c 	bl	80028cc <HAL_DMA_Abort_IT>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d008      	beq.n	8005c8c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c84:	4610      	mov	r0, r2
 8005c86:	4798      	blx	r3
 8005c88:	e000      	b.n	8005c8c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c8a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d03e      	beq.n	8005d14 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d112      	bne.n	8005cca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	691a      	ldr	r2, [r3, #16]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd4:	2b40      	cmp	r3, #64	; 0x40
 8005cd6:	d112      	bne.n	8005cfe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	691a      	ldr	r2, [r3, #16]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce2:	b2d2      	uxtb	r2, r2
 8005ce4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cea:	1c5a      	adds	r2, r3, #1
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d005      	beq.n	8005d14 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0c:	f043 0204 	orr.w	r2, r3, #4
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d003      	beq.n	8005d24 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f8b3 	bl	8005e88 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005d22:	e039      	b.n	8005d98 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005d24:	7bfb      	ldrb	r3, [r7, #15]
 8005d26:	2b2a      	cmp	r3, #42	; 0x2a
 8005d28:	d109      	bne.n	8005d3e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2228      	movs	r2, #40	; 0x28
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f7ff f831 	bl	8004da0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	2b28      	cmp	r3, #40	; 0x28
 8005d48:	d111      	bne.n	8005d6e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <I2C_Slave_STOPF+0x25c>)
 8005d4e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7ff f832 	bl	8004dd0 <HAL_I2C_ListenCpltCallback>
}
 8005d6c:	e014      	b.n	8005d98 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d72:	2b22      	cmp	r3, #34	; 0x22
 8005d74:	d002      	beq.n	8005d7c <I2C_Slave_STOPF+0x234>
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
 8005d78:	2b22      	cmp	r3, #34	; 0x22
 8005d7a:	d10d      	bne.n	8005d98 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2220      	movs	r2, #32
 8005d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7ff f804 	bl	8004da0 <HAL_I2C_SlaveRxCpltCallback>
}
 8005d98:	bf00      	nop
 8005d9a:	3710      	adds	r7, #16
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	080061f1 	.word	0x080061f1
 8005da4:	ffff0000 	.word	0xffff0000

08005da8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005db6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d002      	beq.n	8005dca <I2C_Slave_AF+0x22>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	2b20      	cmp	r3, #32
 8005dc8:	d129      	bne.n	8005e1e <I2C_Slave_AF+0x76>
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	2b28      	cmp	r3, #40	; 0x28
 8005dce:	d126      	bne.n	8005e1e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a2c      	ldr	r2, [pc, #176]	; (8005e84 <I2C_Slave_AF+0xdc>)
 8005dd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005de4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005dee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dfe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fe ffda 	bl	8004dd0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005e1c:	e02e      	b.n	8005e7c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005e1e:	7bfb      	ldrb	r3, [r7, #15]
 8005e20:	2b21      	cmp	r3, #33	; 0x21
 8005e22:	d126      	bne.n	8005e72 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a17      	ldr	r2, [pc, #92]	; (8005e84 <I2C_Slave_AF+0xdc>)
 8005e28:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2221      	movs	r2, #33	; 0x21
 8005e2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2220      	movs	r2, #32
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e4e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e58:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e68:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7fe ff8e 	bl	8004d8c <HAL_I2C_SlaveTxCpltCallback>
}
 8005e70:	e004      	b.n	8005e7c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e7a:	615a      	str	r2, [r3, #20]
}
 8005e7c:	bf00      	nop
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	ffff0000 	.word	0xffff0000

08005e88 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e96:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e9e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005ea0:	7bbb      	ldrb	r3, [r7, #14]
 8005ea2:	2b10      	cmp	r3, #16
 8005ea4:	d002      	beq.n	8005eac <I2C_ITError+0x24>
 8005ea6:	7bbb      	ldrb	r3, [r7, #14]
 8005ea8:	2b40      	cmp	r3, #64	; 0x40
 8005eaa:	d10a      	bne.n	8005ec2 <I2C_ITError+0x3a>
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
 8005eae:	2b22      	cmp	r3, #34	; 0x22
 8005eb0:	d107      	bne.n	8005ec2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ec0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
 8005ec4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ec8:	2b28      	cmp	r3, #40	; 0x28
 8005eca:	d107      	bne.n	8005edc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2228      	movs	r2, #40	; 0x28
 8005ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005eda:	e015      	b.n	8005f08 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eea:	d00a      	beq.n	8005f02 <I2C_ITError+0x7a>
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	2b60      	cmp	r3, #96	; 0x60
 8005ef0:	d007      	beq.n	8005f02 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f16:	d162      	bne.n	8005fde <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f26:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d020      	beq.n	8005f78 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f3a:	4a6a      	ldr	r2, [pc, #424]	; (80060e4 <I2C_ITError+0x25c>)
 8005f3c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fc fcc2 	bl	80028cc <HAL_DMA_Abort_IT>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f000 8089 	beq.w	8006062 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 0201 	bic.w	r2, r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2220      	movs	r2, #32
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f72:	4610      	mov	r0, r2
 8005f74:	4798      	blx	r3
 8005f76:	e074      	b.n	8006062 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7c:	4a59      	ldr	r2, [pc, #356]	; (80060e4 <I2C_ITError+0x25c>)
 8005f7e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fc fca1 	bl	80028cc <HAL_DMA_Abort_IT>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d068      	beq.n	8006062 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9a:	2b40      	cmp	r3, #64	; 0x40
 8005f9c:	d10b      	bne.n	8005fb6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	691a      	ldr	r2, [r3, #16]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 0201 	bic.w	r2, r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fd8:	4610      	mov	r0, r2
 8005fda:	4798      	blx	r3
 8005fdc:	e041      	b.n	8006062 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b60      	cmp	r3, #96	; 0x60
 8005fe8:	d125      	bne.n	8006036 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006002:	2b40      	cmp	r3, #64	; 0x40
 8006004:	d10b      	bne.n	800601e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0201 	bic.w	r2, r2, #1
 800602c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7fe fef6 	bl	8004e20 <HAL_I2C_AbortCpltCallback>
 8006034:	e015      	b.n	8006062 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006040:	2b40      	cmp	r3, #64	; 0x40
 8006042:	d10b      	bne.n	800605c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	b2d2      	uxtb	r2, r2
 8006050:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	1c5a      	adds	r2, r3, #1
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7fe fed5 	bl	8004e0c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10e      	bne.n	8006090 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006078:	2b00      	cmp	r3, #0
 800607a:	d109      	bne.n	8006090 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006082:	2b00      	cmp	r3, #0
 8006084:	d104      	bne.n	8006090 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800608c:	2b00      	cmp	r3, #0
 800608e:	d007      	beq.n	80060a0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800609e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b04      	cmp	r3, #4
 80060b2:	d113      	bne.n	80060dc <I2C_ITError+0x254>
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	2b28      	cmp	r3, #40	; 0x28
 80060b8:	d110      	bne.n	80060dc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a0a      	ldr	r2, [pc, #40]	; (80060e8 <I2C_ITError+0x260>)
 80060be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7fe fe7a 	bl	8004dd0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80060dc:	bf00      	nop
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	080061f1 	.word	0x080061f1
 80060e8:	ffff0000 	.word	0xffff0000

080060ec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	607a      	str	r2, [r7, #4]
 80060f6:	603b      	str	r3, [r7, #0]
 80060f8:	460b      	mov	r3, r1
 80060fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006100:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2b08      	cmp	r3, #8
 8006106:	d006      	beq.n	8006116 <I2C_MasterRequestWrite+0x2a>
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d003      	beq.n	8006116 <I2C_MasterRequestWrite+0x2a>
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006114:	d108      	bne.n	8006128 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	e00b      	b.n	8006140 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800612c:	2b12      	cmp	r3, #18
 800612e:	d107      	bne.n	8006140 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800613e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f8f7 	bl	8006340 <I2C_WaitOnFlagUntilTimeout>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00d      	beq.n	8006174 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006166:	d103      	bne.n	8006170 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800616e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e035      	b.n	80061e0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800617c:	d108      	bne.n	8006190 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800617e:	897b      	ldrh	r3, [r7, #10]
 8006180:	b2db      	uxtb	r3, r3
 8006182:	461a      	mov	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800618c:	611a      	str	r2, [r3, #16]
 800618e:	e01b      	b.n	80061c8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006190:	897b      	ldrh	r3, [r7, #10]
 8006192:	11db      	asrs	r3, r3, #7
 8006194:	b2db      	uxtb	r3, r3
 8006196:	f003 0306 	and.w	r3, r3, #6
 800619a:	b2db      	uxtb	r3, r3
 800619c:	f063 030f 	orn	r3, r3, #15
 80061a0:	b2da      	uxtb	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	490e      	ldr	r1, [pc, #56]	; (80061e8 <I2C_MasterRequestWrite+0xfc>)
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 f91d 	bl	80063ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e010      	b.n	80061e0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80061be:	897b      	ldrh	r3, [r7, #10]
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	4907      	ldr	r1, [pc, #28]	; (80061ec <I2C_MasterRequestWrite+0x100>)
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f000 f90d 	bl	80063ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e000      	b.n	80061e0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3718      	adds	r7, #24
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	00010008 	.word	0x00010008
 80061ec:	00010002 	.word	0x00010002

080061f0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006200:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006208:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800620a:	4b4b      	ldr	r3, [pc, #300]	; (8006338 <I2C_DMAAbort+0x148>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	08db      	lsrs	r3, r3, #3
 8006210:	4a4a      	ldr	r2, [pc, #296]	; (800633c <I2C_DMAAbort+0x14c>)
 8006212:	fba2 2303 	umull	r2, r3, r2, r3
 8006216:	0a1a      	lsrs	r2, r3, #8
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	00da      	lsls	r2, r3, #3
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d106      	bne.n	8006238 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622e:	f043 0220 	orr.w	r2, r3, #32
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006236:	e00a      	b.n	800624e <I2C_DMAAbort+0x5e>
    }
    count--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	3b01      	subs	r3, #1
 800623c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800624c:	d0ea      	beq.n	8006224 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800625a:	2200      	movs	r2, #0
 800625c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	2b00      	cmp	r3, #0
 8006264:	d003      	beq.n	800626e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	2200      	movs	r2, #0
 800626c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800627c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2200      	movs	r2, #0
 8006282:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006290:	2200      	movs	r2, #0
 8006292:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006298:	2b00      	cmp	r3, #0
 800629a:	d003      	beq.n	80062a4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a0:	2200      	movs	r2, #0
 80062a2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0201 	bic.w	r2, r2, #1
 80062b2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	2b60      	cmp	r3, #96	; 0x60
 80062be:	d10e      	bne.n	80062de <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	2200      	movs	r2, #0
 80062d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062d6:	6978      	ldr	r0, [r7, #20]
 80062d8:	f7fe fda2 	bl	8004e20 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80062dc:	e027      	b.n	800632e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80062de:	7cfb      	ldrb	r3, [r7, #19]
 80062e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80062e4:	2b28      	cmp	r3, #40	; 0x28
 80062e6:	d117      	bne.n	8006318 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f042 0201 	orr.w	r2, r2, #1
 80062f6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006306:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2200      	movs	r2, #0
 800630c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	2228      	movs	r2, #40	; 0x28
 8006312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006316:	e007      	b.n	8006328 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	2220      	movs	r2, #32
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006328:	6978      	ldr	r0, [r7, #20]
 800632a:	f7fe fd6f 	bl	8004e0c <HAL_I2C_ErrorCallback>
}
 800632e:	bf00      	nop
 8006330:	3718      	adds	r7, #24
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	20000094 	.word	0x20000094
 800633c:	14f8b589 	.word	0x14f8b589

08006340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	603b      	str	r3, [r7, #0]
 800634c:	4613      	mov	r3, r2
 800634e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006350:	e025      	b.n	800639e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006358:	d021      	beq.n	800639e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800635a:	f7fb fd4d 	bl	8001df8 <HAL_GetTick>
 800635e:	4602      	mov	r2, r0
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d302      	bcc.n	8006370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d116      	bne.n	800639e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2220      	movs	r2, #32
 800637a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	f043 0220 	orr.w	r2, r3, #32
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e023      	b.n	80063e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	0c1b      	lsrs	r3, r3, #16
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d10d      	bne.n	80063c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	43da      	mvns	r2, r3
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	4013      	ands	r3, r2
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	bf0c      	ite	eq
 80063ba:	2301      	moveq	r3, #1
 80063bc:	2300      	movne	r3, #0
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	461a      	mov	r2, r3
 80063c2:	e00c      	b.n	80063de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	43da      	mvns	r2, r3
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4013      	ands	r3, r2
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	bf0c      	ite	eq
 80063d6:	2301      	moveq	r3, #1
 80063d8:	2300      	movne	r3, #0
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	461a      	mov	r2, r3
 80063de:	79fb      	ldrb	r3, [r7, #7]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d0b6      	beq.n	8006352 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	607a      	str	r2, [r7, #4]
 80063fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063fc:	e051      	b.n	80064a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006408:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800640c:	d123      	bne.n	8006456 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800641c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006426:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2220      	movs	r2, #32
 8006432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006442:	f043 0204 	orr.w	r2, r3, #4
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e046      	b.n	80064e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645c:	d021      	beq.n	80064a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645e:	f7fb fccb 	bl	8001df8 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	429a      	cmp	r2, r3
 800646c:	d302      	bcc.n	8006474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d116      	bne.n	80064a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2220      	movs	r2, #32
 800647e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648e:	f043 0220 	orr.w	r2, r3, #32
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e020      	b.n	80064e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	0c1b      	lsrs	r3, r3, #16
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d10c      	bne.n	80064c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	43da      	mvns	r2, r3
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	4013      	ands	r3, r2
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	bf14      	ite	ne
 80064be:	2301      	movne	r3, #1
 80064c0:	2300      	moveq	r3, #0
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	e00b      	b.n	80064de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	43da      	mvns	r2, r3
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	4013      	ands	r3, r2
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bf14      	ite	ne
 80064d8:	2301      	movne	r3, #1
 80064da:	2300      	moveq	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d18d      	bne.n	80063fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80064f8:	e02d      	b.n	8006556 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f000 f8aa 	bl	8006654 <I2C_IsAcknowledgeFailed>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d001      	beq.n	800650a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e02d      	b.n	8006566 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006510:	d021      	beq.n	8006556 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006512:	f7fb fc71 	bl	8001df8 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	429a      	cmp	r2, r3
 8006520:	d302      	bcc.n	8006528 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d116      	bne.n	8006556 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2220      	movs	r2, #32
 8006532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006542:	f043 0220 	orr.w	r2, r3, #32
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e007      	b.n	8006566 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006560:	2b80      	cmp	r3, #128	; 0x80
 8006562:	d1ca      	bne.n	80064fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b084      	sub	sp, #16
 8006572:	af00      	add	r7, sp, #0
 8006574:	60f8      	str	r0, [r7, #12]
 8006576:	60b9      	str	r1, [r7, #8]
 8006578:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800657a:	e02d      	b.n	80065d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f869 	bl	8006654 <I2C_IsAcknowledgeFailed>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e02d      	b.n	80065e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006592:	d021      	beq.n	80065d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006594:	f7fb fc30 	bl	8001df8 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d302      	bcc.n	80065aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d116      	bne.n	80065d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2220      	movs	r2, #32
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c4:	f043 0220 	orr.w	r2, r3, #32
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e007      	b.n	80065e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d1ca      	bne.n	800657c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065f8:	2300      	movs	r3, #0
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80065fc:	4b13      	ldr	r3, [pc, #76]	; (800664c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	08db      	lsrs	r3, r3, #3
 8006602:	4a13      	ldr	r2, [pc, #76]	; (8006650 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006604:	fba2 2303 	umull	r2, r3, r2, r3
 8006608:	0a1a      	lsrs	r2, r3, #8
 800660a:	4613      	mov	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	3b01      	subs	r3, #1
 8006616:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d107      	bne.n	800662e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006622:	f043 0220 	orr.w	r2, r3, #32
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e008      	b.n	8006640 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800663c:	d0e9      	beq.n	8006612 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	20000094 	.word	0x20000094
 8006650:	14f8b589 	.word	0x14f8b589

08006654 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800666a:	d11b      	bne.n	80066a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006674:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	f043 0204 	orr.w	r2, r3, #4
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e000      	b.n	80066a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b083      	sub	sp, #12
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066be:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80066c2:	d103      	bne.n	80066cc <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80066ca:	e007      	b.n	80066dc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80066d4:	d102      	bne.n	80066dc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2208      	movs	r2, #8
 80066da:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b086      	sub	sp, #24
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e264      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d075      	beq.n	80067f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006706:	4ba3      	ldr	r3, [pc, #652]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 030c 	and.w	r3, r3, #12
 800670e:	2b04      	cmp	r3, #4
 8006710:	d00c      	beq.n	800672c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006712:	4ba0      	ldr	r3, [pc, #640]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800671a:	2b08      	cmp	r3, #8
 800671c:	d112      	bne.n	8006744 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800671e:	4b9d      	ldr	r3, [pc, #628]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800672a:	d10b      	bne.n	8006744 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800672c:	4b99      	ldr	r3, [pc, #612]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d05b      	beq.n	80067f0 <HAL_RCC_OscConfig+0x108>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d157      	bne.n	80067f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e23f      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800674c:	d106      	bne.n	800675c <HAL_RCC_OscConfig+0x74>
 800674e:	4b91      	ldr	r3, [pc, #580]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a90      	ldr	r2, [pc, #576]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006758:	6013      	str	r3, [r2, #0]
 800675a:	e01d      	b.n	8006798 <HAL_RCC_OscConfig+0xb0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006764:	d10c      	bne.n	8006780 <HAL_RCC_OscConfig+0x98>
 8006766:	4b8b      	ldr	r3, [pc, #556]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a8a      	ldr	r2, [pc, #552]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800676c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006770:	6013      	str	r3, [r2, #0]
 8006772:	4b88      	ldr	r3, [pc, #544]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a87      	ldr	r2, [pc, #540]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800677c:	6013      	str	r3, [r2, #0]
 800677e:	e00b      	b.n	8006798 <HAL_RCC_OscConfig+0xb0>
 8006780:	4b84      	ldr	r3, [pc, #528]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a83      	ldr	r2, [pc, #524]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	4b81      	ldr	r3, [pc, #516]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a80      	ldr	r2, [pc, #512]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d013      	beq.n	80067c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a0:	f7fb fb2a 	bl	8001df8 <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067a8:	f7fb fb26 	bl	8001df8 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b64      	cmp	r3, #100	; 0x64
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e204      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ba:	4b76      	ldr	r3, [pc, #472]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0f0      	beq.n	80067a8 <HAL_RCC_OscConfig+0xc0>
 80067c6:	e014      	b.n	80067f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c8:	f7fb fb16 	bl	8001df8 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067d0:	f7fb fb12 	bl	8001df8 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b64      	cmp	r3, #100	; 0x64
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e1f0      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067e2:	4b6c      	ldr	r3, [pc, #432]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0xe8>
 80067ee:	e000      	b.n	80067f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d063      	beq.n	80068c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067fe:	4b65      	ldr	r3, [pc, #404]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f003 030c 	and.w	r3, r3, #12
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800680a:	4b62      	ldr	r3, [pc, #392]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006812:	2b08      	cmp	r3, #8
 8006814:	d11c      	bne.n	8006850 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006816:	4b5f      	ldr	r3, [pc, #380]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d116      	bne.n	8006850 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006822:	4b5c      	ldr	r3, [pc, #368]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d005      	beq.n	800683a <HAL_RCC_OscConfig+0x152>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d001      	beq.n	800683a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e1c4      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800683a:	4b56      	ldr	r3, [pc, #344]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	00db      	lsls	r3, r3, #3
 8006848:	4952      	ldr	r1, [pc, #328]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800684a:	4313      	orrs	r3, r2
 800684c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800684e:	e03a      	b.n	80068c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d020      	beq.n	800689a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006858:	4b4f      	ldr	r3, [pc, #316]	; (8006998 <HAL_RCC_OscConfig+0x2b0>)
 800685a:	2201      	movs	r2, #1
 800685c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800685e:	f7fb facb 	bl	8001df8 <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006864:	e008      	b.n	8006878 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006866:	f7fb fac7 	bl	8001df8 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	2b02      	cmp	r3, #2
 8006872:	d901      	bls.n	8006878 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e1a5      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006878:	4b46      	ldr	r3, [pc, #280]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b00      	cmp	r3, #0
 8006882:	d0f0      	beq.n	8006866 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006884:	4b43      	ldr	r3, [pc, #268]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	4940      	ldr	r1, [pc, #256]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006894:	4313      	orrs	r3, r2
 8006896:	600b      	str	r3, [r1, #0]
 8006898:	e015      	b.n	80068c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800689a:	4b3f      	ldr	r3, [pc, #252]	; (8006998 <HAL_RCC_OscConfig+0x2b0>)
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a0:	f7fb faaa 	bl	8001df8 <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068a8:	f7fb faa6 	bl	8001df8 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e184      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ba:	4b36      	ldr	r3, [pc, #216]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1f0      	bne.n	80068a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d030      	beq.n	8006934 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d016      	beq.n	8006908 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068da:	4b30      	ldr	r3, [pc, #192]	; (800699c <HAL_RCC_OscConfig+0x2b4>)
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e0:	f7fb fa8a 	bl	8001df8 <HAL_GetTick>
 80068e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068e6:	e008      	b.n	80068fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068e8:	f7fb fa86 	bl	8001df8 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e164      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068fa:	4b26      	ldr	r3, [pc, #152]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 80068fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d0f0      	beq.n	80068e8 <HAL_RCC_OscConfig+0x200>
 8006906:	e015      	b.n	8006934 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006908:	4b24      	ldr	r3, [pc, #144]	; (800699c <HAL_RCC_OscConfig+0x2b4>)
 800690a:	2200      	movs	r2, #0
 800690c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800690e:	f7fb fa73 	bl	8001df8 <HAL_GetTick>
 8006912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006914:	e008      	b.n	8006928 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006916:	f7fb fa6f 	bl	8001df8 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	2b02      	cmp	r3, #2
 8006922:	d901      	bls.n	8006928 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e14d      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006928:	4b1a      	ldr	r3, [pc, #104]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800692a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1f0      	bne.n	8006916 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80a0 	beq.w	8006a82 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006942:	2300      	movs	r3, #0
 8006944:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006946:	4b13      	ldr	r3, [pc, #76]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10f      	bne.n	8006972 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006952:	2300      	movs	r3, #0
 8006954:	60bb      	str	r3, [r7, #8]
 8006956:	4b0f      	ldr	r3, [pc, #60]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	4a0e      	ldr	r2, [pc, #56]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 800695c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006960:	6413      	str	r3, [r2, #64]	; 0x40
 8006962:	4b0c      	ldr	r3, [pc, #48]	; (8006994 <HAL_RCC_OscConfig+0x2ac>)
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800696a:	60bb      	str	r3, [r7, #8]
 800696c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800696e:	2301      	movs	r3, #1
 8006970:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006972:	4b0b      	ldr	r3, [pc, #44]	; (80069a0 <HAL_RCC_OscConfig+0x2b8>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800697a:	2b00      	cmp	r3, #0
 800697c:	d121      	bne.n	80069c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800697e:	4b08      	ldr	r3, [pc, #32]	; (80069a0 <HAL_RCC_OscConfig+0x2b8>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a07      	ldr	r2, [pc, #28]	; (80069a0 <HAL_RCC_OscConfig+0x2b8>)
 8006984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800698a:	f7fb fa35 	bl	8001df8 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006990:	e011      	b.n	80069b6 <HAL_RCC_OscConfig+0x2ce>
 8006992:	bf00      	nop
 8006994:	40023800 	.word	0x40023800
 8006998:	42470000 	.word	0x42470000
 800699c:	42470e80 	.word	0x42470e80
 80069a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069a4:	f7fb fa28 	bl	8001df8 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d901      	bls.n	80069b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e106      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b6:	4b85      	ldr	r3, [pc, #532]	; (8006bcc <HAL_RCC_OscConfig+0x4e4>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d0f0      	beq.n	80069a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d106      	bne.n	80069d8 <HAL_RCC_OscConfig+0x2f0>
 80069ca:	4b81      	ldr	r3, [pc, #516]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ce:	4a80      	ldr	r2, [pc, #512]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069d0:	f043 0301 	orr.w	r3, r3, #1
 80069d4:	6713      	str	r3, [r2, #112]	; 0x70
 80069d6:	e01c      	b.n	8006a12 <HAL_RCC_OscConfig+0x32a>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	2b05      	cmp	r3, #5
 80069de:	d10c      	bne.n	80069fa <HAL_RCC_OscConfig+0x312>
 80069e0:	4b7b      	ldr	r3, [pc, #492]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069e4:	4a7a      	ldr	r2, [pc, #488]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069e6:	f043 0304 	orr.w	r3, r3, #4
 80069ea:	6713      	str	r3, [r2, #112]	; 0x70
 80069ec:	4b78      	ldr	r3, [pc, #480]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f0:	4a77      	ldr	r2, [pc, #476]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069f2:	f043 0301 	orr.w	r3, r3, #1
 80069f6:	6713      	str	r3, [r2, #112]	; 0x70
 80069f8:	e00b      	b.n	8006a12 <HAL_RCC_OscConfig+0x32a>
 80069fa:	4b75      	ldr	r3, [pc, #468]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 80069fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069fe:	4a74      	ldr	r2, [pc, #464]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a00:	f023 0301 	bic.w	r3, r3, #1
 8006a04:	6713      	str	r3, [r2, #112]	; 0x70
 8006a06:	4b72      	ldr	r3, [pc, #456]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a0a:	4a71      	ldr	r2, [pc, #452]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a0c:	f023 0304 	bic.w	r3, r3, #4
 8006a10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d015      	beq.n	8006a46 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a1a:	f7fb f9ed 	bl	8001df8 <HAL_GetTick>
 8006a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a20:	e00a      	b.n	8006a38 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a22:	f7fb f9e9 	bl	8001df8 <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e0c5      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a38:	4b65      	ldr	r3, [pc, #404]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0ee      	beq.n	8006a22 <HAL_RCC_OscConfig+0x33a>
 8006a44:	e014      	b.n	8006a70 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a46:	f7fb f9d7 	bl	8001df8 <HAL_GetTick>
 8006a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a4c:	e00a      	b.n	8006a64 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a4e:	f7fb f9d3 	bl	8001df8 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e0af      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a64:	4b5a      	ldr	r3, [pc, #360]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1ee      	bne.n	8006a4e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a70:	7dfb      	ldrb	r3, [r7, #23]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d105      	bne.n	8006a82 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a76:	4b56      	ldr	r3, [pc, #344]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7a:	4a55      	ldr	r2, [pc, #340]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 809b 	beq.w	8006bc2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a8c:	4b50      	ldr	r3, [pc, #320]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 030c 	and.w	r3, r3, #12
 8006a94:	2b08      	cmp	r3, #8
 8006a96:	d05c      	beq.n	8006b52 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d141      	bne.n	8006b24 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa0:	4b4c      	ldr	r3, [pc, #304]	; (8006bd4 <HAL_RCC_OscConfig+0x4ec>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa6:	f7fb f9a7 	bl	8001df8 <HAL_GetTick>
 8006aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aac:	e008      	b.n	8006ac0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aae:	f7fb f9a3 	bl	8001df8 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e081      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ac0:	4b43      	ldr	r3, [pc, #268]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1f0      	bne.n	8006aae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	69da      	ldr	r2, [r3, #28]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ada:	019b      	lsls	r3, r3, #6
 8006adc:	431a      	orrs	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae2:	085b      	lsrs	r3, r3, #1
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	041b      	lsls	r3, r3, #16
 8006ae8:	431a      	orrs	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aee:	061b      	lsls	r3, r3, #24
 8006af0:	4937      	ldr	r1, [pc, #220]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006af6:	4b37      	ldr	r3, [pc, #220]	; (8006bd4 <HAL_RCC_OscConfig+0x4ec>)
 8006af8:	2201      	movs	r2, #1
 8006afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006afc:	f7fb f97c 	bl	8001df8 <HAL_GetTick>
 8006b00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b02:	e008      	b.n	8006b16 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b04:	f7fb f978 	bl	8001df8 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d901      	bls.n	8006b16 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e056      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b16:	4b2e      	ldr	r3, [pc, #184]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d0f0      	beq.n	8006b04 <HAL_RCC_OscConfig+0x41c>
 8006b22:	e04e      	b.n	8006bc2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b24:	4b2b      	ldr	r3, [pc, #172]	; (8006bd4 <HAL_RCC_OscConfig+0x4ec>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b2a:	f7fb f965 	bl	8001df8 <HAL_GetTick>
 8006b2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b30:	e008      	b.n	8006b44 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b32:	f7fb f961 	bl	8001df8 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e03f      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b44:	4b22      	ldr	r3, [pc, #136]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f0      	bne.n	8006b32 <HAL_RCC_OscConfig+0x44a>
 8006b50:	e037      	b.n	8006bc2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d101      	bne.n	8006b5e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e032      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b5e:	4b1c      	ldr	r3, [pc, #112]	; (8006bd0 <HAL_RCC_OscConfig+0x4e8>)
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	699b      	ldr	r3, [r3, #24]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d028      	beq.n	8006bbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d121      	bne.n	8006bbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d11a      	bne.n	8006bbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006b8e:	4013      	ands	r3, r2
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b94:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d111      	bne.n	8006bbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d107      	bne.n	8006bbe <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d001      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e000      	b.n	8006bc4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3718      	adds	r7, #24
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	40007000 	.word	0x40007000
 8006bd0:	40023800 	.word	0x40023800
 8006bd4:	42470060 	.word	0x42470060

08006bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e0cc      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bec:	4b68      	ldr	r3, [pc, #416]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 0307 	and.w	r3, r3, #7
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d90c      	bls.n	8006c14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bfa:	4b65      	ldr	r3, [pc, #404]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006bfc:	683a      	ldr	r2, [r7, #0]
 8006bfe:	b2d2      	uxtb	r2, r2
 8006c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c02:	4b63      	ldr	r3, [pc, #396]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0307 	and.w	r3, r3, #7
 8006c0a:	683a      	ldr	r2, [r7, #0]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d001      	beq.n	8006c14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e0b8      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d020      	beq.n	8006c62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0304 	and.w	r3, r3, #4
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d005      	beq.n	8006c38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c2c:	4b59      	ldr	r3, [pc, #356]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	4a58      	ldr	r2, [pc, #352]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0308 	and.w	r3, r3, #8
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d005      	beq.n	8006c50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c44:	4b53      	ldr	r3, [pc, #332]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	4a52      	ldr	r2, [pc, #328]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c50:	4b50      	ldr	r3, [pc, #320]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	494d      	ldr	r1, [pc, #308]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d044      	beq.n	8006cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d107      	bne.n	8006c86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c76:	4b47      	ldr	r3, [pc, #284]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d119      	bne.n	8006cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e07f      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d003      	beq.n	8006c96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c92:	2b03      	cmp	r3, #3
 8006c94:	d107      	bne.n	8006ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c96:	4b3f      	ldr	r3, [pc, #252]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d109      	bne.n	8006cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e06f      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ca6:	4b3b      	ldr	r3, [pc, #236]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0302 	and.w	r3, r3, #2
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e067      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cb6:	4b37      	ldr	r3, [pc, #220]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f023 0203 	bic.w	r2, r3, #3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	4934      	ldr	r1, [pc, #208]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cc8:	f7fb f896 	bl	8001df8 <HAL_GetTick>
 8006ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cce:	e00a      	b.n	8006ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cd0:	f7fb f892 	bl	8001df8 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d901      	bls.n	8006ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e04f      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ce6:	4b2b      	ldr	r3, [pc, #172]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f003 020c 	and.w	r2, r3, #12
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d1eb      	bne.n	8006cd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006cf8:	4b25      	ldr	r3, [pc, #148]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f003 0307 	and.w	r3, r3, #7
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d20c      	bcs.n	8006d20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d06:	4b22      	ldr	r3, [pc, #136]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006d08:	683a      	ldr	r2, [r7, #0]
 8006d0a:	b2d2      	uxtb	r2, r2
 8006d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d0e:	4b20      	ldr	r3, [pc, #128]	; (8006d90 <HAL_RCC_ClockConfig+0x1b8>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d001      	beq.n	8006d20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e032      	b.n	8006d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d008      	beq.n	8006d3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d2c:	4b19      	ldr	r3, [pc, #100]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	4916      	ldr	r1, [pc, #88]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0308 	and.w	r3, r3, #8
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d009      	beq.n	8006d5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d4a:	4b12      	ldr	r3, [pc, #72]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	00db      	lsls	r3, r3, #3
 8006d58:	490e      	ldr	r1, [pc, #56]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006d5e:	f000 f889 	bl	8006e74 <HAL_RCC_GetSysClockFreq>
 8006d62:	4602      	mov	r2, r0
 8006d64:	4b0b      	ldr	r3, [pc, #44]	; (8006d94 <HAL_RCC_ClockConfig+0x1bc>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	091b      	lsrs	r3, r3, #4
 8006d6a:	f003 030f 	and.w	r3, r3, #15
 8006d6e:	490a      	ldr	r1, [pc, #40]	; (8006d98 <HAL_RCC_ClockConfig+0x1c0>)
 8006d70:	5ccb      	ldrb	r3, [r1, r3]
 8006d72:	fa22 f303 	lsr.w	r3, r2, r3
 8006d76:	4a09      	ldr	r2, [pc, #36]	; (8006d9c <HAL_RCC_ClockConfig+0x1c4>)
 8006d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006d7a:	4b09      	ldr	r3, [pc, #36]	; (8006da0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fa fff6 	bl	8001d70 <HAL_InitTick>

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	40023c00 	.word	0x40023c00
 8006d94:	40023800 	.word	0x40023800
 8006d98:	080082c8 	.word	0x080082c8
 8006d9c:	20000094 	.word	0x20000094
 8006da0:	20000098 	.word	0x20000098

08006da4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b08c      	sub	sp, #48	; 0x30
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d129      	bne.n	8006e0a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006db6:	2300      	movs	r3, #0
 8006db8:	61bb      	str	r3, [r7, #24]
 8006dba:	4b2b      	ldr	r3, [pc, #172]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dbe:	4a2a      	ldr	r2, [pc, #168]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006dc0:	f043 0301 	orr.w	r3, r3, #1
 8006dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8006dc6:	4b28      	ldr	r3, [pc, #160]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	61bb      	str	r3, [r7, #24]
 8006dd0:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006dd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dd8:	2302      	movs	r3, #2
 8006dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006de0:	2300      	movs	r3, #0
 8006de2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006de4:	2300      	movs	r3, #0
 8006de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006de8:	f107 031c 	add.w	r3, r7, #28
 8006dec:	4619      	mov	r1, r3
 8006dee:	481f      	ldr	r0, [pc, #124]	; (8006e6c <HAL_RCC_MCOConfig+0xc8>)
 8006df0:	f7fd f98e 	bl	8004110 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006df4:	4b1c      	ldr	r3, [pc, #112]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	430b      	orrs	r3, r1
 8006e02:	4919      	ldr	r1, [pc, #100]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e04:	4313      	orrs	r3, r2
 8006e06:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006e08:	e029      	b.n	8006e5e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	617b      	str	r3, [r7, #20]
 8006e0e:	4b16      	ldr	r3, [pc, #88]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e12:	4a15      	ldr	r2, [pc, #84]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e14:	f043 0304 	orr.w	r3, r3, #4
 8006e18:	6313      	str	r3, [r2, #48]	; 0x30
 8006e1a:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1e:	f003 0304 	and.w	r3, r3, #4
 8006e22:	617b      	str	r3, [r7, #20]
 8006e24:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006e26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e30:	2303      	movs	r3, #3
 8006e32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e34:	2300      	movs	r3, #0
 8006e36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006e3c:	f107 031c 	add.w	r3, r7, #28
 8006e40:	4619      	mov	r1, r3
 8006e42:	480b      	ldr	r0, [pc, #44]	; (8006e70 <HAL_RCC_MCOConfig+0xcc>)
 8006e44:	f7fd f964 	bl	8004110 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006e48:	4b07      	ldr	r3, [pc, #28]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	00d9      	lsls	r1, r3, #3
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	430b      	orrs	r3, r1
 8006e58:	4903      	ldr	r1, [pc, #12]	; (8006e68 <HAL_RCC_MCOConfig+0xc4>)
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	608b      	str	r3, [r1, #8]
}
 8006e5e:	bf00      	nop
 8006e60:	3730      	adds	r7, #48	; 0x30
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	40023800 	.word	0x40023800
 8006e6c:	40020000 	.word	0x40020000
 8006e70:	40020800 	.word	0x40020800

08006e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006e78:	b084      	sub	sp, #16
 8006e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
 8006e80:	2300      	movs	r3, #0
 8006e82:	60fb      	str	r3, [r7, #12]
 8006e84:	2300      	movs	r3, #0
 8006e86:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e8c:	4b67      	ldr	r3, [pc, #412]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f003 030c 	and.w	r3, r3, #12
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d00d      	beq.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8006e98:	2b08      	cmp	r3, #8
 8006e9a:	f200 80bd 	bhi.w	8007018 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d003      	beq.n	8006eae <HAL_RCC_GetSysClockFreq+0x3a>
 8006ea6:	e0b7      	b.n	8007018 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ea8:	4b61      	ldr	r3, [pc, #388]	; (8007030 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006eaa:	60bb      	str	r3, [r7, #8]
       break;
 8006eac:	e0b7      	b.n	800701e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006eae:	4b61      	ldr	r3, [pc, #388]	; (8007034 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006eb0:	60bb      	str	r3, [r7, #8]
      break;
 8006eb2:	e0b4      	b.n	800701e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006eb4:	4b5d      	ldr	r3, [pc, #372]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ebc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ebe:	4b5b      	ldr	r3, [pc, #364]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d04d      	beq.n	8006f66 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eca:	4b58      	ldr	r3, [pc, #352]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	099b      	lsrs	r3, r3, #6
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	f04f 0300 	mov.w	r3, #0
 8006ed6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006eda:	f04f 0100 	mov.w	r1, #0
 8006ede:	ea02 0800 	and.w	r8, r2, r0
 8006ee2:	ea03 0901 	and.w	r9, r3, r1
 8006ee6:	4640      	mov	r0, r8
 8006ee8:	4649      	mov	r1, r9
 8006eea:	f04f 0200 	mov.w	r2, #0
 8006eee:	f04f 0300 	mov.w	r3, #0
 8006ef2:	014b      	lsls	r3, r1, #5
 8006ef4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ef8:	0142      	lsls	r2, r0, #5
 8006efa:	4610      	mov	r0, r2
 8006efc:	4619      	mov	r1, r3
 8006efe:	ebb0 0008 	subs.w	r0, r0, r8
 8006f02:	eb61 0109 	sbc.w	r1, r1, r9
 8006f06:	f04f 0200 	mov.w	r2, #0
 8006f0a:	f04f 0300 	mov.w	r3, #0
 8006f0e:	018b      	lsls	r3, r1, #6
 8006f10:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f14:	0182      	lsls	r2, r0, #6
 8006f16:	1a12      	subs	r2, r2, r0
 8006f18:	eb63 0301 	sbc.w	r3, r3, r1
 8006f1c:	f04f 0000 	mov.w	r0, #0
 8006f20:	f04f 0100 	mov.w	r1, #0
 8006f24:	00d9      	lsls	r1, r3, #3
 8006f26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f2a:	00d0      	lsls	r0, r2, #3
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	eb12 0208 	adds.w	r2, r2, r8
 8006f34:	eb43 0309 	adc.w	r3, r3, r9
 8006f38:	f04f 0000 	mov.w	r0, #0
 8006f3c:	f04f 0100 	mov.w	r1, #0
 8006f40:	0259      	lsls	r1, r3, #9
 8006f42:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006f46:	0250      	lsls	r0, r2, #9
 8006f48:	4602      	mov	r2, r0
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	4610      	mov	r0, r2
 8006f4e:	4619      	mov	r1, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	461a      	mov	r2, r3
 8006f54:	f04f 0300 	mov.w	r3, #0
 8006f58:	f7f9 f936 	bl	80001c8 <__aeabi_uldivmod>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4613      	mov	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]
 8006f64:	e04a      	b.n	8006ffc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f66:	4b31      	ldr	r3, [pc, #196]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	099b      	lsrs	r3, r3, #6
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	f04f 0300 	mov.w	r3, #0
 8006f72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006f76:	f04f 0100 	mov.w	r1, #0
 8006f7a:	ea02 0400 	and.w	r4, r2, r0
 8006f7e:	ea03 0501 	and.w	r5, r3, r1
 8006f82:	4620      	mov	r0, r4
 8006f84:	4629      	mov	r1, r5
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	014b      	lsls	r3, r1, #5
 8006f90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006f94:	0142      	lsls	r2, r0, #5
 8006f96:	4610      	mov	r0, r2
 8006f98:	4619      	mov	r1, r3
 8006f9a:	1b00      	subs	r0, r0, r4
 8006f9c:	eb61 0105 	sbc.w	r1, r1, r5
 8006fa0:	f04f 0200 	mov.w	r2, #0
 8006fa4:	f04f 0300 	mov.w	r3, #0
 8006fa8:	018b      	lsls	r3, r1, #6
 8006faa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006fae:	0182      	lsls	r2, r0, #6
 8006fb0:	1a12      	subs	r2, r2, r0
 8006fb2:	eb63 0301 	sbc.w	r3, r3, r1
 8006fb6:	f04f 0000 	mov.w	r0, #0
 8006fba:	f04f 0100 	mov.w	r1, #0
 8006fbe:	00d9      	lsls	r1, r3, #3
 8006fc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006fc4:	00d0      	lsls	r0, r2, #3
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	1912      	adds	r2, r2, r4
 8006fcc:	eb45 0303 	adc.w	r3, r5, r3
 8006fd0:	f04f 0000 	mov.w	r0, #0
 8006fd4:	f04f 0100 	mov.w	r1, #0
 8006fd8:	0299      	lsls	r1, r3, #10
 8006fda:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006fde:	0290      	lsls	r0, r2, #10
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	4610      	mov	r0, r2
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	461a      	mov	r2, r3
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	f7f9 f8ea 	bl	80001c8 <__aeabi_uldivmod>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ffc:	4b0b      	ldr	r3, [pc, #44]	; (800702c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	0c1b      	lsrs	r3, r3, #16
 8007002:	f003 0303 	and.w	r3, r3, #3
 8007006:	3301      	adds	r3, #1
 8007008:	005b      	lsls	r3, r3, #1
 800700a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	fbb2 f3f3 	udiv	r3, r2, r3
 8007014:	60bb      	str	r3, [r7, #8]
      break;
 8007016:	e002      	b.n	800701e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007018:	4b05      	ldr	r3, [pc, #20]	; (8007030 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800701a:	60bb      	str	r3, [r7, #8]
      break;
 800701c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800701e:	68bb      	ldr	r3, [r7, #8]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800702a:	bf00      	nop
 800702c:	40023800 	.word	0x40023800
 8007030:	00f42400 	.word	0x00f42400
 8007034:	007a1200 	.word	0x007a1200

08007038 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007038:	b480      	push	{r7}
 800703a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800703c:	4b03      	ldr	r3, [pc, #12]	; (800704c <HAL_RCC_GetHCLKFreq+0x14>)
 800703e:	681b      	ldr	r3, [r3, #0]
}
 8007040:	4618      	mov	r0, r3
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	20000094 	.word	0x20000094

08007050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007054:	f7ff fff0 	bl	8007038 <HAL_RCC_GetHCLKFreq>
 8007058:	4602      	mov	r2, r0
 800705a:	4b05      	ldr	r3, [pc, #20]	; (8007070 <HAL_RCC_GetPCLK1Freq+0x20>)
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	0a9b      	lsrs	r3, r3, #10
 8007060:	f003 0307 	and.w	r3, r3, #7
 8007064:	4903      	ldr	r1, [pc, #12]	; (8007074 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007066:	5ccb      	ldrb	r3, [r1, r3]
 8007068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800706c:	4618      	mov	r0, r3
 800706e:	bd80      	pop	{r7, pc}
 8007070:	40023800 	.word	0x40023800
 8007074:	080082d8 	.word	0x080082d8

08007078 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e034      	b.n	80070f8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007094:	b2db      	uxtb	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	d106      	bne.n	80070a8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f7fa fd96 	bl	8001bd4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3308      	adds	r3, #8
 80070b0:	4619      	mov	r1, r3
 80070b2:	4610      	mov	r0, r2
 80070b4:	f000 ffd2 	bl	800805c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	461a      	mov	r2, r3
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	f001 f81c 	bl	8008100 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6858      	ldr	r0, [r3, #4]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	689a      	ldr	r2, [r3, #8]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d4:	6879      	ldr	r1, [r7, #4]
 80070d6:	f001 f851 	bl	800817c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	6892      	ldr	r2, [r2, #8]
 80070e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	6892      	ldr	r2, [r2, #8]
 80070ee:	f041 0101 	orr.w	r1, r1, #1
 80070f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80070f6:	2300      	movs	r3, #0
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b082      	sub	sp, #8
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e041      	b.n	8007196 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d106      	bne.n	800712c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7fa fc92 	bl	8001a50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	3304      	adds	r3, #4
 800713c:	4619      	mov	r1, r3
 800713e:	4610      	mov	r0, r2
 8007140:	f000 fc72 	bl	8007a28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b082      	sub	sp, #8
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d101      	bne.n	80071b0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	e041      	b.n	8007234 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d106      	bne.n	80071ca <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f7fa fc69 	bl	8001a9c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2202      	movs	r2, #2
 80071ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	3304      	adds	r3, #4
 80071da:	4619      	mov	r1, r3
 80071dc:	4610      	mov	r0, r2
 80071de:	f000 fc23 	bl	8007a28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3708      	adds	r7, #8
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d104      	bne.n	800725a <HAL_TIM_IC_Start_IT+0x1e>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007256:	b2db      	uxtb	r3, r3
 8007258:	e013      	b.n	8007282 <HAL_TIM_IC_Start_IT+0x46>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	2b04      	cmp	r3, #4
 800725e:	d104      	bne.n	800726a <HAL_TIM_IC_Start_IT+0x2e>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007266:	b2db      	uxtb	r3, r3
 8007268:	e00b      	b.n	8007282 <HAL_TIM_IC_Start_IT+0x46>
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	2b08      	cmp	r3, #8
 800726e:	d104      	bne.n	800727a <HAL_TIM_IC_Start_IT+0x3e>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007276:	b2db      	uxtb	r3, r3
 8007278:	e003      	b.n	8007282 <HAL_TIM_IC_Start_IT+0x46>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007280:	b2db      	uxtb	r3, r3
 8007282:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d104      	bne.n	8007294 <HAL_TIM_IC_Start_IT+0x58>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007290:	b2db      	uxtb	r3, r3
 8007292:	e013      	b.n	80072bc <HAL_TIM_IC_Start_IT+0x80>
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	2b04      	cmp	r3, #4
 8007298:	d104      	bne.n	80072a4 <HAL_TIM_IC_Start_IT+0x68>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	e00b      	b.n	80072bc <HAL_TIM_IC_Start_IT+0x80>
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2b08      	cmp	r3, #8
 80072a8:	d104      	bne.n	80072b4 <HAL_TIM_IC_Start_IT+0x78>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	e003      	b.n	80072bc <HAL_TIM_IC_Start_IT+0x80>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80072be:	7bbb      	ldrb	r3, [r7, #14]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d102      	bne.n	80072ca <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80072c4:	7b7b      	ldrb	r3, [r7, #13]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d001      	beq.n	80072ce <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e0cc      	b.n	8007468 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d104      	bne.n	80072de <HAL_TIM_IC_Start_IT+0xa2>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2202      	movs	r2, #2
 80072d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072dc:	e013      	b.n	8007306 <HAL_TIM_IC_Start_IT+0xca>
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	2b04      	cmp	r3, #4
 80072e2:	d104      	bne.n	80072ee <HAL_TIM_IC_Start_IT+0xb2>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2202      	movs	r2, #2
 80072e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072ec:	e00b      	b.n	8007306 <HAL_TIM_IC_Start_IT+0xca>
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d104      	bne.n	80072fe <HAL_TIM_IC_Start_IT+0xc2>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072fc:	e003      	b.n	8007306 <HAL_TIM_IC_Start_IT+0xca>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2202      	movs	r2, #2
 8007302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d104      	bne.n	8007316 <HAL_TIM_IC_Start_IT+0xda>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2202      	movs	r2, #2
 8007310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007314:	e013      	b.n	800733e <HAL_TIM_IC_Start_IT+0x102>
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b04      	cmp	r3, #4
 800731a:	d104      	bne.n	8007326 <HAL_TIM_IC_Start_IT+0xea>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007324:	e00b      	b.n	800733e <HAL_TIM_IC_Start_IT+0x102>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b08      	cmp	r3, #8
 800732a:	d104      	bne.n	8007336 <HAL_TIM_IC_Start_IT+0xfa>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007334:	e003      	b.n	800733e <HAL_TIM_IC_Start_IT+0x102>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2202      	movs	r2, #2
 800733a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	2b0c      	cmp	r3, #12
 8007342:	d841      	bhi.n	80073c8 <HAL_TIM_IC_Start_IT+0x18c>
 8007344:	a201      	add	r2, pc, #4	; (adr r2, 800734c <HAL_TIM_IC_Start_IT+0x110>)
 8007346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734a:	bf00      	nop
 800734c:	08007381 	.word	0x08007381
 8007350:	080073c9 	.word	0x080073c9
 8007354:	080073c9 	.word	0x080073c9
 8007358:	080073c9 	.word	0x080073c9
 800735c:	08007393 	.word	0x08007393
 8007360:	080073c9 	.word	0x080073c9
 8007364:	080073c9 	.word	0x080073c9
 8007368:	080073c9 	.word	0x080073c9
 800736c:	080073a5 	.word	0x080073a5
 8007370:	080073c9 	.word	0x080073c9
 8007374:	080073c9 	.word	0x080073c9
 8007378:	080073c9 	.word	0x080073c9
 800737c:	080073b7 	.word	0x080073b7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	68da      	ldr	r2, [r3, #12]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f042 0202 	orr.w	r2, r2, #2
 800738e:	60da      	str	r2, [r3, #12]
      break;
 8007390:	e01d      	b.n	80073ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68da      	ldr	r2, [r3, #12]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0204 	orr.w	r2, r2, #4
 80073a0:	60da      	str	r2, [r3, #12]
      break;
 80073a2:	e014      	b.n	80073ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68da      	ldr	r2, [r3, #12]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0208 	orr.w	r2, r2, #8
 80073b2:	60da      	str	r2, [r3, #12]
      break;
 80073b4:	e00b      	b.n	80073ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68da      	ldr	r2, [r3, #12]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f042 0210 	orr.w	r2, r2, #16
 80073c4:	60da      	str	r2, [r3, #12]
      break;
 80073c6:	e002      	b.n	80073ce <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	73fb      	strb	r3, [r7, #15]
      break;
 80073cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80073ce:	7bfb      	ldrb	r3, [r7, #15]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d148      	bne.n	8007466 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2201      	movs	r2, #1
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	4618      	mov	r0, r3
 80073de:	f000 fd87 	bl	8007ef0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a22      	ldr	r2, [pc, #136]	; (8007470 <HAL_TIM_IC_Start_IT+0x234>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d022      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f4:	d01d      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a1e      	ldr	r2, [pc, #120]	; (8007474 <HAL_TIM_IC_Start_IT+0x238>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d018      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1c      	ldr	r2, [pc, #112]	; (8007478 <HAL_TIM_IC_Start_IT+0x23c>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a1b      	ldr	r2, [pc, #108]	; (800747c <HAL_TIM_IC_Start_IT+0x240>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a19      	ldr	r2, [pc, #100]	; (8007480 <HAL_TIM_IC_Start_IT+0x244>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d009      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a18      	ldr	r2, [pc, #96]	; (8007484 <HAL_TIM_IC_Start_IT+0x248>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d004      	beq.n	8007432 <HAL_TIM_IC_Start_IT+0x1f6>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a16      	ldr	r2, [pc, #88]	; (8007488 <HAL_TIM_IC_Start_IT+0x24c>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d111      	bne.n	8007456 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f003 0307 	and.w	r3, r3, #7
 800743c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2b06      	cmp	r3, #6
 8007442:	d010      	beq.n	8007466 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f042 0201 	orr.w	r2, r2, #1
 8007452:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007454:	e007      	b.n	8007466 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f042 0201 	orr.w	r2, r2, #1
 8007464:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007466:	7bfb      	ldrb	r3, [r7, #15]
}
 8007468:	4618      	mov	r0, r3
 800746a:	3710      	adds	r7, #16
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40010000 	.word	0x40010000
 8007474:	40000400 	.word	0x40000400
 8007478:	40000800 	.word	0x40000800
 800747c:	40000c00 	.word	0x40000c00
 8007480:	40010400 	.word	0x40010400
 8007484:	40014000 	.word	0x40014000
 8007488:	40001800 	.word	0x40001800

0800748c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	f003 0302 	and.w	r3, r3, #2
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d122      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d11b      	bne.n	80074e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f06f 0202 	mvn.w	r2, #2
 80074b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	f003 0303 	and.w	r3, r3, #3
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d003      	beq.n	80074d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f7f9 ff80 	bl	80013d4 <HAL_TIM_IC_CaptureCallback>
 80074d4:	e005      	b.n	80074e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 fa88 	bl	80079ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 fa8f 	bl	8007a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	f003 0304 	and.w	r3, r3, #4
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	d122      	bne.n	800753c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b04      	cmp	r3, #4
 8007502:	d11b      	bne.n	800753c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f06f 0204 	mvn.w	r2, #4
 800750c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2202      	movs	r2, #2
 8007512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f7f9 ff56 	bl	80013d4 <HAL_TIM_IC_CaptureCallback>
 8007528:	e005      	b.n	8007536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fa5e 	bl	80079ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fa65 	bl	8007a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	f003 0308 	and.w	r3, r3, #8
 8007546:	2b08      	cmp	r3, #8
 8007548:	d122      	bne.n	8007590 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	f003 0308 	and.w	r3, r3, #8
 8007554:	2b08      	cmp	r3, #8
 8007556:	d11b      	bne.n	8007590 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f06f 0208 	mvn.w	r2, #8
 8007560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2204      	movs	r2, #4
 8007566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f003 0303 	and.w	r3, r3, #3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7f9 ff2c 	bl	80013d4 <HAL_TIM_IC_CaptureCallback>
 800757c:	e005      	b.n	800758a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 fa34 	bl	80079ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fa3b 	bl	8007a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	f003 0310 	and.w	r3, r3, #16
 800759a:	2b10      	cmp	r3, #16
 800759c:	d122      	bne.n	80075e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f003 0310 	and.w	r3, r3, #16
 80075a8:	2b10      	cmp	r3, #16
 80075aa:	d11b      	bne.n	80075e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f06f 0210 	mvn.w	r2, #16
 80075b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2208      	movs	r2, #8
 80075ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d003      	beq.n	80075d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7f9 ff02 	bl	80013d4 <HAL_TIM_IC_CaptureCallback>
 80075d0:	e005      	b.n	80075de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fa0a 	bl	80079ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fa11 	bl	8007a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d10e      	bne.n	8007610 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d107      	bne.n	8007610 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f06f 0201 	mvn.w	r2, #1
 8007608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f7f9 feba 	bl	8001384 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800761a:	2b80      	cmp	r3, #128	; 0x80
 800761c:	d10e      	bne.n	800763c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007628:	2b80      	cmp	r3, #128	; 0x80
 800762a:	d107      	bne.n	800763c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fd06 	bl	8008048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007646:	2b40      	cmp	r3, #64	; 0x40
 8007648:	d10e      	bne.n	8007668 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007654:	2b40      	cmp	r3, #64	; 0x40
 8007656:	d107      	bne.n	8007668 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 f9d6 	bl	8007a14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f003 0320 	and.w	r3, r3, #32
 8007672:	2b20      	cmp	r3, #32
 8007674:	d10e      	bne.n	8007694 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	f003 0320 	and.w	r3, r3, #32
 8007680:	2b20      	cmp	r3, #32
 8007682:	d107      	bne.n	8007694 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f06f 0220 	mvn.w	r2, #32
 800768c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 fcd0 	bl	8008034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007694:	bf00      	nop
 8007696:	3708      	adds	r7, #8
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b086      	sub	sp, #24
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076a8:	2300      	movs	r3, #0
 80076aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d101      	bne.n	80076ba <HAL_TIM_IC_ConfigChannel+0x1e>
 80076b6:	2302      	movs	r3, #2
 80076b8:	e088      	b.n	80077cc <HAL_TIM_IC_ConfigChannel+0x130>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d11b      	bne.n	8007700 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6818      	ldr	r0, [r3, #0]
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	6819      	ldr	r1, [r3, #0]
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	685a      	ldr	r2, [r3, #4]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f000 fa46 	bl	8007b68 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699a      	ldr	r2, [r3, #24]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f022 020c 	bic.w	r2, r2, #12
 80076ea:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6999      	ldr	r1, [r3, #24]
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	689a      	ldr	r2, [r3, #8]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	619a      	str	r2, [r3, #24]
 80076fe:	e060      	b.n	80077c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2b04      	cmp	r3, #4
 8007704:	d11c      	bne.n	8007740 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6818      	ldr	r0, [r3, #0]
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	6819      	ldr	r1, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	f000 faca 	bl	8007cae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	699a      	ldr	r2, [r3, #24]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007728:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6999      	ldr	r1, [r3, #24]
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	021a      	lsls	r2, r3, #8
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	619a      	str	r2, [r3, #24]
 800773e:	e040      	b.n	80077c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2b08      	cmp	r3, #8
 8007744:	d11b      	bne.n	800777e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	6819      	ldr	r1, [r3, #0]
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f000 fb17 	bl	8007d88 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 020c 	bic.w	r2, r2, #12
 8007768:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69d9      	ldr	r1, [r3, #28]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	61da      	str	r2, [r3, #28]
 800777c:	e021      	b.n	80077c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2b0c      	cmp	r3, #12
 8007782:	d11c      	bne.n	80077be <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6818      	ldr	r0, [r3, #0]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	6819      	ldr	r1, [r3, #0]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f000 fb34 	bl	8007e00 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69da      	ldr	r2, [r3, #28]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077a6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69d9      	ldr	r1, [r3, #28]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	021a      	lsls	r2, r3, #8
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	430a      	orrs	r2, r1
 80077ba:	61da      	str	r2, [r3, #28]
 80077bc:	e001      	b.n	80077c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3718      	adds	r7, #24
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077de:	2300      	movs	r3, #0
 80077e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d101      	bne.n	80077f0 <HAL_TIM_ConfigClockSource+0x1c>
 80077ec:	2302      	movs	r3, #2
 80077ee:	e0b4      	b.n	800795a <HAL_TIM_ConfigClockSource+0x186>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2202      	movs	r2, #2
 80077fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800780e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007816:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68ba      	ldr	r2, [r7, #8]
 800781e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007828:	d03e      	beq.n	80078a8 <HAL_TIM_ConfigClockSource+0xd4>
 800782a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800782e:	f200 8087 	bhi.w	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007836:	f000 8086 	beq.w	8007946 <HAL_TIM_ConfigClockSource+0x172>
 800783a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800783e:	d87f      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007840:	2b70      	cmp	r3, #112	; 0x70
 8007842:	d01a      	beq.n	800787a <HAL_TIM_ConfigClockSource+0xa6>
 8007844:	2b70      	cmp	r3, #112	; 0x70
 8007846:	d87b      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007848:	2b60      	cmp	r3, #96	; 0x60
 800784a:	d050      	beq.n	80078ee <HAL_TIM_ConfigClockSource+0x11a>
 800784c:	2b60      	cmp	r3, #96	; 0x60
 800784e:	d877      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007850:	2b50      	cmp	r3, #80	; 0x50
 8007852:	d03c      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0xfa>
 8007854:	2b50      	cmp	r3, #80	; 0x50
 8007856:	d873      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007858:	2b40      	cmp	r3, #64	; 0x40
 800785a:	d058      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x13a>
 800785c:	2b40      	cmp	r3, #64	; 0x40
 800785e:	d86f      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007860:	2b30      	cmp	r3, #48	; 0x30
 8007862:	d064      	beq.n	800792e <HAL_TIM_ConfigClockSource+0x15a>
 8007864:	2b30      	cmp	r3, #48	; 0x30
 8007866:	d86b      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007868:	2b20      	cmp	r3, #32
 800786a:	d060      	beq.n	800792e <HAL_TIM_ConfigClockSource+0x15a>
 800786c:	2b20      	cmp	r3, #32
 800786e:	d867      	bhi.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
 8007870:	2b00      	cmp	r3, #0
 8007872:	d05c      	beq.n	800792e <HAL_TIM_ConfigClockSource+0x15a>
 8007874:	2b10      	cmp	r3, #16
 8007876:	d05a      	beq.n	800792e <HAL_TIM_ConfigClockSource+0x15a>
 8007878:	e062      	b.n	8007940 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6818      	ldr	r0, [r3, #0]
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	6899      	ldr	r1, [r3, #8]
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f000 fb11 	bl	8007eb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800789c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	609a      	str	r2, [r3, #8]
      break;
 80078a6:	e04f      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6818      	ldr	r0, [r3, #0]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	6899      	ldr	r1, [r3, #8]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f000 fafa 	bl	8007eb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	689a      	ldr	r2, [r3, #8]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078ca:	609a      	str	r2, [r3, #8]
      break;
 80078cc:	e03c      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6859      	ldr	r1, [r3, #4]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	461a      	mov	r2, r3
 80078dc:	f000 f9b8 	bl	8007c50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2150      	movs	r1, #80	; 0x50
 80078e6:	4618      	mov	r0, r3
 80078e8:	f000 fac7 	bl	8007e7a <TIM_ITRx_SetConfig>
      break;
 80078ec:	e02c      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	6859      	ldr	r1, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	461a      	mov	r2, r3
 80078fc:	f000 fa14 	bl	8007d28 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2160      	movs	r1, #96	; 0x60
 8007906:	4618      	mov	r0, r3
 8007908:	f000 fab7 	bl	8007e7a <TIM_ITRx_SetConfig>
      break;
 800790c:	e01c      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6818      	ldr	r0, [r3, #0]
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	6859      	ldr	r1, [r3, #4]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	461a      	mov	r2, r3
 800791c:	f000 f998 	bl	8007c50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2140      	movs	r1, #64	; 0x40
 8007926:	4618      	mov	r0, r3
 8007928:	f000 faa7 	bl	8007e7a <TIM_ITRx_SetConfig>
      break;
 800792c:	e00c      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4619      	mov	r1, r3
 8007938:	4610      	mov	r0, r2
 800793a:	f000 fa9e 	bl	8007e7a <TIM_ITRx_SetConfig>
      break;
 800793e:	e003      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	73fb      	strb	r3, [r7, #15]
      break;
 8007944:	e000      	b.n	8007948 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007958:	7bfb      	ldrb	r3, [r7, #15]
}
 800795a:	4618      	mov	r0, r3
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
	...

08007964 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007964:	b480      	push	{r7}
 8007966:	b085      	sub	sp, #20
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2b0c      	cmp	r3, #12
 8007976:	d831      	bhi.n	80079dc <HAL_TIM_ReadCapturedValue+0x78>
 8007978:	a201      	add	r2, pc, #4	; (adr r2, 8007980 <HAL_TIM_ReadCapturedValue+0x1c>)
 800797a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797e:	bf00      	nop
 8007980:	080079b5 	.word	0x080079b5
 8007984:	080079dd 	.word	0x080079dd
 8007988:	080079dd 	.word	0x080079dd
 800798c:	080079dd 	.word	0x080079dd
 8007990:	080079bf 	.word	0x080079bf
 8007994:	080079dd 	.word	0x080079dd
 8007998:	080079dd 	.word	0x080079dd
 800799c:	080079dd 	.word	0x080079dd
 80079a0:	080079c9 	.word	0x080079c9
 80079a4:	080079dd 	.word	0x080079dd
 80079a8:	080079dd 	.word	0x080079dd
 80079ac:	080079dd 	.word	0x080079dd
 80079b0:	080079d3 	.word	0x080079d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ba:	60fb      	str	r3, [r7, #12]

      break;
 80079bc:	e00f      	b.n	80079de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c4:	60fb      	str	r3, [r7, #12]

      break;
 80079c6:	e00a      	b.n	80079de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ce:	60fb      	str	r3, [r7, #12]

      break;
 80079d0:	e005      	b.n	80079de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d8:	60fb      	str	r3, [r7, #12]

      break;
 80079da:	e000      	b.n	80079de <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80079dc:	bf00      	nop
  }

  return tmpreg;
 80079de:	68fb      	ldr	r3, [r7, #12]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a08:	bf00      	nop
 8007a0a:	370c      	adds	r7, #12
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a40      	ldr	r2, [pc, #256]	; (8007b3c <TIM_Base_SetConfig+0x114>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d013      	beq.n	8007a68 <TIM_Base_SetConfig+0x40>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a46:	d00f      	beq.n	8007a68 <TIM_Base_SetConfig+0x40>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a3d      	ldr	r2, [pc, #244]	; (8007b40 <TIM_Base_SetConfig+0x118>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d00b      	beq.n	8007a68 <TIM_Base_SetConfig+0x40>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a3c      	ldr	r2, [pc, #240]	; (8007b44 <TIM_Base_SetConfig+0x11c>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d007      	beq.n	8007a68 <TIM_Base_SetConfig+0x40>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4a3b      	ldr	r2, [pc, #236]	; (8007b48 <TIM_Base_SetConfig+0x120>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d003      	beq.n	8007a68 <TIM_Base_SetConfig+0x40>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a3a      	ldr	r2, [pc, #232]	; (8007b4c <TIM_Base_SetConfig+0x124>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d108      	bne.n	8007a7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a2f      	ldr	r2, [pc, #188]	; (8007b3c <TIM_Base_SetConfig+0x114>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d02b      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a88:	d027      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a2c      	ldr	r2, [pc, #176]	; (8007b40 <TIM_Base_SetConfig+0x118>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d023      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a2b      	ldr	r2, [pc, #172]	; (8007b44 <TIM_Base_SetConfig+0x11c>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d01f      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a2a      	ldr	r2, [pc, #168]	; (8007b48 <TIM_Base_SetConfig+0x120>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d01b      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a29      	ldr	r2, [pc, #164]	; (8007b4c <TIM_Base_SetConfig+0x124>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d017      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a28      	ldr	r2, [pc, #160]	; (8007b50 <TIM_Base_SetConfig+0x128>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d013      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a27      	ldr	r2, [pc, #156]	; (8007b54 <TIM_Base_SetConfig+0x12c>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d00f      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a26      	ldr	r2, [pc, #152]	; (8007b58 <TIM_Base_SetConfig+0x130>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d00b      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a25      	ldr	r2, [pc, #148]	; (8007b5c <TIM_Base_SetConfig+0x134>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d007      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a24      	ldr	r2, [pc, #144]	; (8007b60 <TIM_Base_SetConfig+0x138>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d003      	beq.n	8007ada <TIM_Base_SetConfig+0xb2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a23      	ldr	r2, [pc, #140]	; (8007b64 <TIM_Base_SetConfig+0x13c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d108      	bne.n	8007aec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	689a      	ldr	r2, [r3, #8]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a0a      	ldr	r2, [pc, #40]	; (8007b3c <TIM_Base_SetConfig+0x114>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d003      	beq.n	8007b20 <TIM_Base_SetConfig+0xf8>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a0c      	ldr	r2, [pc, #48]	; (8007b4c <TIM_Base_SetConfig+0x124>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d103      	bne.n	8007b28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	691a      	ldr	r2, [r3, #16]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	615a      	str	r2, [r3, #20]
}
 8007b2e:	bf00      	nop
 8007b30:	3714      	adds	r7, #20
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	40010000 	.word	0x40010000
 8007b40:	40000400 	.word	0x40000400
 8007b44:	40000800 	.word	0x40000800
 8007b48:	40000c00 	.word	0x40000c00
 8007b4c:	40010400 	.word	0x40010400
 8007b50:	40014000 	.word	0x40014000
 8007b54:	40014400 	.word	0x40014400
 8007b58:	40014800 	.word	0x40014800
 8007b5c:	40001800 	.word	0x40001800
 8007b60:	40001c00 	.word	0x40001c00
 8007b64:	40002000 	.word	0x40002000

08007b68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
 8007b74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	f023 0201 	bic.w	r2, r3, #1
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6a1b      	ldr	r3, [r3, #32]
 8007b8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	4a28      	ldr	r2, [pc, #160]	; (8007c34 <TIM_TI1_SetConfig+0xcc>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d01b      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b9c:	d017      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	4a25      	ldr	r2, [pc, #148]	; (8007c38 <TIM_TI1_SetConfig+0xd0>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d013      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	4a24      	ldr	r2, [pc, #144]	; (8007c3c <TIM_TI1_SetConfig+0xd4>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d00f      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	4a23      	ldr	r2, [pc, #140]	; (8007c40 <TIM_TI1_SetConfig+0xd8>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d00b      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	4a22      	ldr	r2, [pc, #136]	; (8007c44 <TIM_TI1_SetConfig+0xdc>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d007      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	4a21      	ldr	r2, [pc, #132]	; (8007c48 <TIM_TI1_SetConfig+0xe0>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d003      	beq.n	8007bce <TIM_TI1_SetConfig+0x66>
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4a20      	ldr	r2, [pc, #128]	; (8007c4c <TIM_TI1_SetConfig+0xe4>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d101      	bne.n	8007bd2 <TIM_TI1_SetConfig+0x6a>
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e000      	b.n	8007bd4 <TIM_TI1_SetConfig+0x6c>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d008      	beq.n	8007bea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	f023 0303 	bic.w	r3, r3, #3
 8007bde:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	617b      	str	r3, [r7, #20]
 8007be8:	e003      	b.n	8007bf2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	f043 0301 	orr.w	r3, r3, #1
 8007bf0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bf8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	011b      	lsls	r3, r3, #4
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	697a      	ldr	r2, [r7, #20]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f023 030a 	bic.w	r3, r3, #10
 8007c0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	f003 030a 	and.w	r3, r3, #10
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	621a      	str	r2, [r3, #32]
}
 8007c26:	bf00      	nop
 8007c28:	371c      	adds	r7, #28
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	40010000 	.word	0x40010000
 8007c38:	40000400 	.word	0x40000400
 8007c3c:	40000800 	.word	0x40000800
 8007c40:	40000c00 	.word	0x40000c00
 8007c44:	40010400 	.word	0x40010400
 8007c48:	40014000 	.word	0x40014000
 8007c4c:	40001800 	.word	0x40001800

08007c50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b087      	sub	sp, #28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6a1b      	ldr	r3, [r3, #32]
 8007c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	f023 0201 	bic.w	r2, r3, #1
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	699b      	ldr	r3, [r3, #24]
 8007c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	011b      	lsls	r3, r3, #4
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	f023 030a 	bic.w	r3, r3, #10
 8007c8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	621a      	str	r2, [r3, #32]
}
 8007ca2:	bf00      	nop
 8007ca4:	371c      	adds	r7, #28
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr

08007cae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cae:	b480      	push	{r7}
 8007cb0:	b087      	sub	sp, #28
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	60f8      	str	r0, [r7, #12]
 8007cb6:	60b9      	str	r1, [r7, #8]
 8007cb8:	607a      	str	r2, [r7, #4]
 8007cba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6a1b      	ldr	r3, [r3, #32]
 8007cc0:	f023 0210 	bic.w	r2, r3, #16
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	699b      	ldr	r3, [r3, #24]
 8007ccc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cda:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	021b      	lsls	r3, r3, #8
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	031b      	lsls	r3, r3, #12
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d00:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	011b      	lsls	r3, r3, #4
 8007d06:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	621a      	str	r2, [r3, #32]
}
 8007d1c:	bf00      	nop
 8007d1e:	371c      	adds	r7, #28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	f023 0210 	bic.w	r2, r3, #16
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	699b      	ldr	r3, [r3, #24]
 8007d44:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d52:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	031b      	lsls	r3, r3, #12
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	011b      	lsls	r3, r3, #4
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	621a      	str	r2, [r3, #32]
}
 8007d7c:	bf00      	nop
 8007d7e:	371c      	adds	r7, #28
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b087      	sub	sp, #28
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
 8007d94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	69db      	ldr	r3, [r3, #28]
 8007da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6a1b      	ldr	r3, [r3, #32]
 8007dac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f023 0303 	bic.w	r3, r3, #3
 8007db4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dc4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	011b      	lsls	r3, r3, #4
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	697a      	ldr	r2, [r7, #20]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007dd8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	021b      	lsls	r3, r3, #8
 8007dde:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	697a      	ldr	r2, [r7, #20]
 8007dec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	621a      	str	r2, [r3, #32]
}
 8007df4:	bf00      	nop
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
 8007e0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6a1b      	ldr	r3, [r3, #32]
 8007e12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	69db      	ldr	r3, [r3, #28]
 8007e1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6a1b      	ldr	r3, [r3, #32]
 8007e24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	021b      	lsls	r3, r3, #8
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007e38:	697b      	ldr	r3, [r7, #20]
 8007e3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e3e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	031b      	lsls	r3, r3, #12
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007e52:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	031b      	lsls	r3, r3, #12
 8007e58:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007e5c:	693a      	ldr	r2, [r7, #16]
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	621a      	str	r2, [r3, #32]
}
 8007e6e:	bf00      	nop
 8007e70:	371c      	adds	r7, #28
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b085      	sub	sp, #20
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	f043 0307 	orr.w	r3, r3, #7
 8007e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	609a      	str	r2, [r3, #8]
}
 8007ea4:	bf00      	nop
 8007ea6:	3714      	adds	r7, #20
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
 8007ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	021a      	lsls	r2, r3, #8
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	431a      	orrs	r2, r3
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	697a      	ldr	r2, [r7, #20]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	697a      	ldr	r2, [r7, #20]
 8007ee2:	609a      	str	r2, [r3, #8]
}
 8007ee4:	bf00      	nop
 8007ee6:	371c      	adds	r7, #28
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	f003 031f 	and.w	r3, r3, #31
 8007f02:	2201      	movs	r2, #1
 8007f04:	fa02 f303 	lsl.w	r3, r2, r3
 8007f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6a1a      	ldr	r2, [r3, #32]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	43db      	mvns	r3, r3
 8007f12:	401a      	ands	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6a1a      	ldr	r2, [r3, #32]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	f003 031f 	and.w	r3, r3, #31
 8007f22:	6879      	ldr	r1, [r7, #4]
 8007f24:	fa01 f303 	lsl.w	r3, r1, r3
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	621a      	str	r2, [r3, #32]
}
 8007f2e:	bf00      	nop
 8007f30:	371c      	adds	r7, #28
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
	...

08007f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b085      	sub	sp, #20
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d101      	bne.n	8007f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f50:	2302      	movs	r3, #2
 8007f52:	e05a      	b.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2202      	movs	r2, #2
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	68fa      	ldr	r2, [r7, #12]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68fa      	ldr	r2, [r7, #12]
 8007f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a21      	ldr	r2, [pc, #132]	; (8008018 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d022      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fa0:	d01d      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a1d      	ldr	r2, [pc, #116]	; (800801c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d018      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a1b      	ldr	r2, [pc, #108]	; (8008020 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d013      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a1a      	ldr	r2, [pc, #104]	; (8008024 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d00e      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a18      	ldr	r2, [pc, #96]	; (8008028 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d009      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a17      	ldr	r2, [pc, #92]	; (800802c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d004      	beq.n	8007fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a15      	ldr	r2, [pc, #84]	; (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d10c      	bne.n	8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fe4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68ba      	ldr	r2, [r7, #8]
 8007ff6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3714      	adds	r7, #20
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	40010000 	.word	0x40010000
 800801c:	40000400 	.word	0x40000400
 8008020:	40000800 	.word	0x40000800
 8008024:	40000c00 	.word	0x40000c00
 8008028:	40010400 	.word	0x40010400
 800802c:	40014000 	.word	0x40014000
 8008030:	40001800 	.word	0x40001800

08008034 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008050:	bf00      	nop
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008066:	2300      	movs	r3, #0
 8008068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008074:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	4b20      	ldr	r3, [pc, #128]	; (80080fc <FSMC_NORSRAM_Init+0xa0>)
 800807a:	4013      	ands	r3, r2
 800807c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008086:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800808c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008092:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008098:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800809e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80080a4:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80080aa:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80080b0:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80080b6:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80080bc:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80080c2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80080c8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	2b08      	cmp	r3, #8
 80080d6:	d103      	bne.n	80080e0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080de:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68f9      	ldr	r1, [r7, #12]
 80080e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3714      	adds	r7, #20
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	fff00080 	.word	0xfff00080

08008100 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008100:	b480      	push	{r7}
 8008102:	b087      	sub	sp, #28
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800810c:	2300      	movs	r3, #0
 800810e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800811a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008122:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800812e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008136:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800813e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	3b01      	subs	r3, #1
 8008146:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008148:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	3b02      	subs	r3, #2
 8008150:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008152:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008158:	4313      	orrs	r3, r2
 800815a:	697a      	ldr	r2, [r7, #20]
 800815c:	4313      	orrs	r3, r2
 800815e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6979      	ldr	r1, [r7, #20]
 8008168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	371c      	adds	r7, #28
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
 8008188:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800818a:	2300      	movs	r3, #0
 800818c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008194:	d122      	bne.n	80081dc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800819e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	4b15      	ldr	r3, [pc, #84]	; (80081f8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80081a4:	4013      	ands	r3, r2
 80081a6:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081b2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80081ba:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80081c2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80081c8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80081ca:	697a      	ldr	r2, [r7, #20]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	6979      	ldr	r1, [r7, #20]
 80081d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80081da:	e005      	b.n	80081e8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80081e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	371c      	adds	r7, #28
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	cff00000 	.word	0xcff00000

080081fc <__libc_init_array>:
 80081fc:	b570      	push	{r4, r5, r6, lr}
 80081fe:	4d0d      	ldr	r5, [pc, #52]	; (8008234 <__libc_init_array+0x38>)
 8008200:	4c0d      	ldr	r4, [pc, #52]	; (8008238 <__libc_init_array+0x3c>)
 8008202:	1b64      	subs	r4, r4, r5
 8008204:	10a4      	asrs	r4, r4, #2
 8008206:	2600      	movs	r6, #0
 8008208:	42a6      	cmp	r6, r4
 800820a:	d109      	bne.n	8008220 <__libc_init_array+0x24>
 800820c:	4d0b      	ldr	r5, [pc, #44]	; (800823c <__libc_init_array+0x40>)
 800820e:	4c0c      	ldr	r4, [pc, #48]	; (8008240 <__libc_init_array+0x44>)
 8008210:	f000 f820 	bl	8008254 <_init>
 8008214:	1b64      	subs	r4, r4, r5
 8008216:	10a4      	asrs	r4, r4, #2
 8008218:	2600      	movs	r6, #0
 800821a:	42a6      	cmp	r6, r4
 800821c:	d105      	bne.n	800822a <__libc_init_array+0x2e>
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	f855 3b04 	ldr.w	r3, [r5], #4
 8008224:	4798      	blx	r3
 8008226:	3601      	adds	r6, #1
 8008228:	e7ee      	b.n	8008208 <__libc_init_array+0xc>
 800822a:	f855 3b04 	ldr.w	r3, [r5], #4
 800822e:	4798      	blx	r3
 8008230:	3601      	adds	r6, #1
 8008232:	e7f2      	b.n	800821a <__libc_init_array+0x1e>
 8008234:	080082f0 	.word	0x080082f0
 8008238:	080082f0 	.word	0x080082f0
 800823c:	080082f0 	.word	0x080082f0
 8008240:	080082f4 	.word	0x080082f4

08008244 <memset>:
 8008244:	4402      	add	r2, r0
 8008246:	4603      	mov	r3, r0
 8008248:	4293      	cmp	r3, r2
 800824a:	d100      	bne.n	800824e <memset+0xa>
 800824c:	4770      	bx	lr
 800824e:	f803 1b01 	strb.w	r1, [r3], #1
 8008252:	e7f9      	b.n	8008248 <memset+0x4>

08008254 <_init>:
 8008254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008256:	bf00      	nop
 8008258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800825a:	bc08      	pop	{r3}
 800825c:	469e      	mov	lr, r3
 800825e:	4770      	bx	lr

08008260 <_fini>:
 8008260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008262:	bf00      	nop
 8008264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008266:	bc08      	pop	{r3}
 8008268:	469e      	mov	lr, r3
 800826a:	4770      	bx	lr
