// Seed: 516132604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = id_6 && 1'b0;
  assign id_14 = id_1;
  id_17(
      id_13
  );
  always begin
    $display;
  end
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  id_3(
      1'd0
  );
  wor id_4, id_5;
  supply1 id_6 = id_4;
  module_0(
      id_4, id_6, id_4, id_4, id_6, id_4, id_5, id_5, id_4, id_6, id_6, id_4, id_4, id_4, id_4, id_5
  ); id_7 :
  assert property (@(posedge id_5 or negedge 1) 1);
endmodule
