// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_8s_16s_23_1_1.h"
#include "myproject_mac_muladd_8s_17s_23ns_23_1_1.h"
#include "myproject_mul_mul_8s_18s_23_1_1.h"
#include "myproject_mul_mul_8s_17s_23_1_1.h"
#include "myproject_mul_mul_8s_11s_18_1_1.h"
#include "myproject_mul_mul_8s_16s_22_1_1.h"
#include "myproject_am_addmul_8s_11s_8s_18_1_1.h"
#include "myproject_am_submul_11s_9s_8s_18_1_1.h"
#include "myproject_mac_mul_sub_8s_17s_23ns_23_1_1.h"
#include "myproject_mac_mulsub_8s_16s_23s_23_1_1.h"
#include "myproject_mac_mulsub_8s_16s_23ns_23_1_1.h"
#include "myproject_am_addmul_11s_9s_8s_18_1_1.h"
#include "myproject_am_submul_10s_8s_8s_18_1_1.h"
#include "myproject_mul_mul_8s_13s_18_1_1.h"
#include "myproject_am_submul_11s_8s_8s_18_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<128> > x_V;
    sc_out< sc_lv<8> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<8> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<8> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<8> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<8> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_8s_16s_23_1_1<1,1,8,16,23>* myproject_mul_mul_8s_16s_23_1_1_U1;
    myproject_mac_muladd_8s_17s_23ns_23_1_1<1,1,8,17,23,23>* myproject_mac_muladd_8s_17s_23ns_23_1_1_U2;
    myproject_mul_mul_8s_18s_23_1_1<1,1,8,18,23>* myproject_mul_mul_8s_18s_23_1_1_U3;
    myproject_mul_mul_8s_17s_23_1_1<1,1,8,17,23>* myproject_mul_mul_8s_17s_23_1_1_U4;
    myproject_mul_mul_8s_11s_18_1_1<1,1,8,11,18>* myproject_mul_mul_8s_11s_18_1_1_U5;
    myproject_mul_mul_8s_16s_22_1_1<1,1,8,16,22>* myproject_mul_mul_8s_16s_22_1_1_U6;
    myproject_mul_mul_8s_16s_22_1_1<1,1,8,16,22>* myproject_mul_mul_8s_16s_22_1_1_U7;
    myproject_am_addmul_8s_11s_8s_18_1_1<1,1,8,11,8,18>* myproject_am_addmul_8s_11s_8s_18_1_1_U8;
    myproject_am_submul_11s_9s_8s_18_1_1<1,1,11,9,8,18>* myproject_am_submul_11s_9s_8s_18_1_1_U9;
    myproject_mac_mul_sub_8s_17s_23ns_23_1_1<1,1,8,17,23,23>* myproject_mac_mul_sub_8s_17s_23ns_23_1_1_U10;
    myproject_mac_mulsub_8s_16s_23s_23_1_1<1,1,8,16,23,23>* myproject_mac_mulsub_8s_16s_23s_23_1_1_U11;
    myproject_mul_mul_8s_11s_18_1_1<1,1,8,11,18>* myproject_mul_mul_8s_11s_18_1_1_U12;
    myproject_mul_mul_8s_11s_18_1_1<1,1,8,11,18>* myproject_mul_mul_8s_11s_18_1_1_U13;
    myproject_mul_mul_8s_16s_22_1_1<1,1,8,16,22>* myproject_mul_mul_8s_16s_22_1_1_U14;
    myproject_mul_mul_8s_16s_22_1_1<1,1,8,16,22>* myproject_mul_mul_8s_16s_22_1_1_U15;
    myproject_mac_mulsub_8s_16s_23ns_23_1_1<1,1,8,16,23,23>* myproject_mac_mulsub_8s_16s_23ns_23_1_1_U16;
    myproject_am_addmul_11s_9s_8s_18_1_1<1,1,11,9,8,18>* myproject_am_addmul_11s_9s_8s_18_1_1_U17;
    myproject_am_submul_10s_8s_8s_18_1_1<1,1,10,8,8,18>* myproject_am_submul_10s_8s_8s_18_1_1_U18;
    myproject_am_submul_10s_8s_8s_18_1_1<1,1,10,8,8,18>* myproject_am_submul_10s_8s_8s_18_1_1_U19;
    myproject_mul_mul_8s_13s_18_1_1<1,1,8,13,18>* myproject_mul_mul_8s_13s_18_1_1_U20;
    myproject_am_submul_11s_8s_8s_18_1_1<1,1,11,8,8,18>* myproject_am_submul_11s_8s_8s_18_1_1_U21;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<128> > x_V_preg;
    sc_signal< sc_lv<128> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > tmp_1_fu_187_p4;
    sc_signal< sc_lv<8> > tmp_1_reg_1446;
    sc_signal< sc_lv<8> > tmp_1_reg_1446_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_1_reg_1446_pp0_iter2_reg;
    sc_signal< sc_lv<17> > sext_ln1117_1_fu_197_p1;
    sc_signal< sc_lv<17> > sext_ln1117_1_reg_1461;
    sc_signal< sc_lv<8> > tmp_2_fu_201_p4;
    sc_signal< sc_lv<8> > tmp_2_reg_1466;
    sc_signal< sc_lv<8> > tmp_2_reg_1466_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_2_reg_1466_pp0_iter2_reg;
    sc_signal< sc_lv<23> > sext_ln1192_1_fu_211_p1;
    sc_signal< sc_lv<23> > sext_ln1192_1_reg_1476;
    sc_signal< sc_lv<23> > sext_ln1192_1_reg_1476_pp0_iter1_reg;
    sc_signal< sc_lv<16> > sext_ln1118_2_fu_245_p1;
    sc_signal< sc_lv<16> > sext_ln1118_2_reg_1482;
    sc_signal< sc_lv<22> > ret_V_fu_267_p2;
    sc_signal< sc_lv<22> > ret_V_reg_1487;
    sc_signal< sc_lv<8> > p_Val2_11_fu_273_p4;
    sc_signal< sc_lv<8> > p_Val2_11_reg_1492;
    sc_signal< sc_lv<16> > sext_ln1118_13_fu_283_p1;
    sc_signal< sc_lv<16> > sext_ln1118_13_reg_1506;
    sc_signal< sc_lv<8> > tmp_4_reg_1512;
    sc_signal< sc_lv<8> > tmp_4_reg_1512_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_5_reg_1521;
    sc_signal< sc_lv<8> > tmp_5_reg_1521_pp0_iter1_reg;
    sc_signal< sc_lv<16> > mul_ln1118_fu_307_p2;
    sc_signal< sc_lv<16> > mul_ln1118_reg_1533;
    sc_signal< sc_lv<23> > mul_ln1192_10_fu_1296_p2;
    sc_signal< sc_lv<23> > mul_ln1192_10_reg_1538;
    sc_signal< sc_lv<9> > r_V_4_fu_377_p3;
    sc_signal< sc_lv<9> > r_V_4_reg_1543;
    sc_signal< sc_lv<17> > r_V_38_fu_388_p2;
    sc_signal< sc_lv<17> > r_V_38_reg_1548;
    sc_signal< sc_lv<23> > grp_fu_1302_p3;
    sc_signal< sc_lv<23> > add_ln1192_reg_1553;
    sc_signal< sc_lv<16> > r_V_6_fu_397_p2;
    sc_signal< sc_lv<16> > r_V_6_reg_1558;
    sc_signal< sc_lv<23> > mul_ln1192_3_fu_1309_p2;
    sc_signal< sc_lv<23> > mul_ln1192_3_reg_1563;
    sc_signal< sc_lv<17> > sext_ln1116_5_fu_436_p1;
    sc_signal< sc_lv<17> > sext_ln1116_5_reg_1568;
    sc_signal< sc_lv<23> > mul_ln728_fu_1315_p2;
    sc_signal< sc_lv<23> > mul_ln728_reg_1573;
    sc_signal< sc_lv<11> > r_V_41_fu_453_p2;
    sc_signal< sc_lv<11> > r_V_41_reg_1578;
    sc_signal< sc_lv<18> > mul_ln728_1_fu_1321_p2;
    sc_signal< sc_lv<18> > mul_ln728_1_reg_1583;
    sc_signal< sc_lv<22> > mul_ln728_2_fu_1327_p2;
    sc_signal< sc_lv<22> > mul_ln728_2_reg_1588;
    sc_signal< sc_lv<22> > mul_ln728_3_fu_1333_p2;
    sc_signal< sc_lv<22> > mul_ln728_3_reg_1593;
    sc_signal< sc_lv<18> > grp_fu_1339_p3;
    sc_signal< sc_lv<18> > mul_ln1192_4_reg_1598;
    sc_signal< sc_lv<18> > grp_fu_1347_p3;
    sc_signal< sc_lv<18> > mul_ln1192_5_reg_1603;
    sc_signal< sc_lv<13> > r_V_43_fu_503_p2;
    sc_signal< sc_lv<13> > r_V_43_reg_1608;
    sc_signal< sc_lv<16> > sext_ln1118_24_fu_509_p1;
    sc_signal< sc_lv<16> > sext_ln1118_24_reg_1613;
    sc_signal< sc_lv<23> > grp_fu_1355_p3;
    sc_signal< sc_lv<23> > sub_ln1192_7_reg_1618;
    sc_signal< sc_lv<23> > add_ln1192_12_fu_566_p2;
    sc_signal< sc_lv<23> > add_ln1192_12_reg_1623;
    sc_signal< sc_lv<21> > rhs_V_18_fu_577_p3;
    sc_signal< sc_lv<21> > rhs_V_18_reg_1628;
    sc_signal< sc_lv<18> > mul_ln728_6_fu_1378_p2;
    sc_signal< sc_lv<18> > mul_ln728_6_reg_1633;
    sc_signal< sc_lv<23> > ret_V_9_fu_623_p2;
    sc_signal< sc_lv<23> > ret_V_9_reg_1638;
    sc_signal< sc_lv<22> > mul_ln728_7_fu_1384_p2;
    sc_signal< sc_lv<22> > mul_ln728_7_reg_1643;
    sc_signal< sc_lv<22> > mul_ln728_8_fu_1390_p2;
    sc_signal< sc_lv<22> > mul_ln728_8_reg_1648;
    sc_signal< sc_lv<23> > sub_ln1192_1_fu_704_p2;
    sc_signal< sc_lv<23> > sub_ln1192_1_reg_1653;
    sc_signal< sc_lv<18> > r_V_39_fu_727_p2;
    sc_signal< sc_lv<18> > r_V_39_reg_1658;
    sc_signal< sc_lv<8> > trunc_ln708_1_reg_1663;
    sc_signal< sc_lv<23> > add_ln1192_9_fu_891_p2;
    sc_signal< sc_lv<23> > add_ln1192_9_reg_1668;
    sc_signal< sc_lv<13> > sext_ln1192_15_fu_897_p1;
    sc_signal< sc_lv<13> > sext_ln1192_15_reg_1673;
    sc_signal< sc_lv<18> > mul_ln1192_7_fu_1431_p2;
    sc_signal< sc_lv<18> > mul_ln1192_7_reg_1678;
    sc_signal< sc_lv<16> > r_V_44_fu_913_p2;
    sc_signal< sc_lv<16> > r_V_44_reg_1683;
    sc_signal< sc_lv<8> > trunc_ln708_3_reg_1688;
    sc_signal< sc_lv<8> > trunc_ln708_4_reg_1693;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > trunc_ln1117_fu_183_p1;
    sc_signal< sc_lv<9> > r_V_fu_215_p3;
    sc_signal< sc_lv<8> > r_V_35_fu_227_p0;
    sc_signal< sc_lv<9> > r_V_35_fu_227_p1;
    sc_signal< sc_lv<17> > r_V_35_fu_227_p2;
    sc_signal< sc_lv<8> > r_V_36_fu_249_p0;
    sc_signal< sc_lv<16> > sext_ln1116_1_fu_241_p1;
    sc_signal< sc_lv<8> > r_V_36_fu_249_p1;
    sc_signal< sc_lv<16> > r_V_36_fu_249_p2;
    sc_signal< sc_lv<21> > rhs_V_1_fu_255_p3;
    sc_signal< sc_lv<22> > sext_ln728_fu_263_p1;
    sc_signal< sc_lv<22> > rhs_V_fu_233_p3;
    sc_signal< sc_lv<8> > mul_ln1118_fu_307_p0;
    sc_signal< sc_lv<8> > mul_ln1118_fu_307_p1;
    sc_signal< sc_lv<8> > r_V_25_fu_313_p0;
    sc_signal< sc_lv<8> > r_V_25_fu_313_p1;
    sc_signal< sc_lv<16> > r_V_25_fu_313_p2;
    sc_signal< sc_lv<10> > r_V_11_fu_335_p3;
    sc_signal< sc_lv<11> > sext_ln1118_6_fu_346_p1;
    sc_signal< sc_lv<11> > sext_ln1118_4_fu_332_p1;
    sc_signal< sc_lv<11> > r_V_37_fu_350_p2;
    sc_signal< sc_lv<21> > rhs_V_2_fu_359_p3;
    sc_signal< sc_lv<23> > sext_ln703_fu_356_p1;
    sc_signal< sc_lv<23> > sext_ln728_1_fu_367_p1;
    sc_signal< sc_lv<8> > r_V_38_fu_388_p0;
    sc_signal< sc_lv<9> > r_V_38_fu_388_p1;
    sc_signal< sc_lv<8> > r_V_6_fu_397_p0;
    sc_signal< sc_lv<16> > sext_ln1117_fu_326_p1;
    sc_signal< sc_lv<8> > r_V_6_fu_397_p1;
    sc_signal< sc_lv<8> > r_V_12_fu_415_p0;
    sc_signal< sc_lv<18> > sext_ln1118_15_fu_405_p1;
    sc_signal< sc_lv<10> > r_V_12_fu_415_p1;
    sc_signal< sc_lv<18> > r_V_12_fu_415_p2;
    sc_signal< sc_lv<9> > r_V_13_fu_425_p3;
    sc_signal< sc_lv<8> > r_V_14_fu_440_p0;
    sc_signal< sc_lv<9> > r_V_14_fu_440_p1;
    sc_signal< sc_lv<17> > r_V_14_fu_440_p2;
    sc_signal< sc_lv<8> > r_V_42_fu_463_p0;
    sc_signal< sc_lv<8> > r_V_42_fu_463_p1;
    sc_signal< sc_lv<16> > r_V_42_fu_463_p2;
    sc_signal< sc_lv<11> > r_V_26_fu_478_p3;
    sc_signal< sc_lv<12> > shl_ln1118_6_fu_492_p3;
    sc_signal< sc_lv<13> > sext_ln1118_23_fu_499_p1;
    sc_signal< sc_lv<13> > sext_ln1118_5_fu_342_p1;
    sc_signal< sc_lv<8> > r_V_20_fu_515_p0;
    sc_signal< sc_lv<9> > r_V_20_fu_515_p1;
    sc_signal< sc_lv<17> > r_V_20_fu_515_p2;
    sc_signal< sc_lv<18> > mul_ln1192_11_fu_1371_p2;
    sc_signal< sc_lv<23> > grp_fu_1363_p3;
    sc_signal< sc_lv<23> > shl_ln1192_6_fu_542_p3;
    sc_signal< sc_lv<21> > rhs_V_16_fu_554_p3;
    sc_signal< sc_lv<23> > sub_ln1192_12_fu_549_p2;
    sc_signal< sc_lv<23> > sext_ln1192_20_fu_562_p1;
    sc_signal< sc_lv<8> > r_V_46_fu_572_p0;
    sc_signal< sc_lv<8> > r_V_46_fu_572_p1;
    sc_signal< sc_lv<16> > r_V_46_fu_572_p2;
    sc_signal< sc_lv<21> > ret_V_7_fu_589_p2;
    sc_signal< sc_lv<12> > sext_ln1118_21_fu_485_p1;
    sc_signal< sc_lv<12> > sext_ln1118_3_fu_329_p1;
    sc_signal< sc_lv<21> > ret_V_8_fu_595_p2;
    sc_signal< sc_lv<12> > r_V_49_fu_601_p2;
    sc_signal< sc_lv<22> > rhs_V_24_fu_611_p3;
    sc_signal< sc_lv<23> > sext_ln703_1_fu_607_p1;
    sc_signal< sc_lv<23> > sext_ln728_6_fu_619_p1;
    sc_signal< sc_lv<8> > r_V_31_fu_629_p0;
    sc_signal< sc_lv<8> > r_V_31_fu_629_p1;
    sc_signal< sc_lv<16> > r_V_31_fu_629_p2;
    sc_signal< sc_lv<8> > r_V_33_fu_642_p0;
    sc_signal< sc_lv<8> > r_V_33_fu_642_p1;
    sc_signal< sc_lv<16> > r_V_33_fu_642_p2;
    sc_signal< sc_lv<22> > rhs_V_3_fu_667_p3;
    sc_signal< sc_lv<23> > sext_ln1192_3_fu_674_p1;
    sc_signal< sc_lv<11> > r_V_47_fu_686_p3;
    sc_signal< sc_lv<18> > grp_fu_1404_p3;
    sc_signal< sc_lv<23> > grp_fu_1396_p3;
    sc_signal< sc_lv<23> > shl_ln_fu_697_p3;
    sc_signal< sc_lv<10> > r_V_8_fu_712_p3;
    sc_signal< sc_lv<8> > r_V_39_fu_727_p0;
    sc_signal< sc_lv<18> > sext_ln1118_1_fu_655_p1;
    sc_signal< sc_lv<10> > r_V_39_fu_727_p1;
    sc_signal< sc_lv<28> > rhs_V_7_fu_740_p3;
    sc_signal< sc_lv<28> > shl_ln1192_1_fu_733_p3;
    sc_signal< sc_lv<28> > sub_ln1192_3_fu_747_p2;
    sc_signal< sc_lv<28> > rhs_V_8_fu_753_p3;
    sc_signal< sc_lv<27> > rhs_V_9_fu_766_p3;
    sc_signal< sc_lv<28> > add_ln1192_5_fu_760_p2;
    sc_signal< sc_lv<28> > sext_ln1192_9_fu_773_p1;
    sc_signal< sc_lv<27> > rhs_V_10_fu_783_p3;
    sc_signal< sc_lv<28> > sub_ln1192_4_fu_777_p2;
    sc_signal< sc_lv<28> > sext_ln1192_10_fu_790_p1;
    sc_signal< sc_lv<28> > add_ln1192_6_fu_794_p2;
    sc_signal< sc_lv<28> > shl_ln1192_2_fu_800_p3;
    sc_signal< sc_lv<28> > add_ln1192_7_fu_807_p2;
    sc_signal< sc_lv<28> > shl_ln1192_3_fu_816_p3;
    sc_signal< sc_lv<28> > sub_ln1192_5_fu_823_p2;
    sc_signal< sc_lv<28> > rhs_V_11_fu_829_p3;
    sc_signal< sc_lv<28> > sub_ln1192_6_fu_836_p2;
    sc_signal< sc_lv<28> > ret_V_3_fu_842_p2;
    sc_signal< sc_lv<10> > shl_ln1118_7_fu_861_p3;
    sc_signal< sc_lv<18> > grp_fu_1413_p3;
    sc_signal< sc_lv<23> > rhs_V_13_fu_872_p3;
    sc_signal< sc_lv<18> > grp_fu_1422_p3;
    sc_signal< sc_lv<23> > sub_ln1192_8_fu_879_p2;
    sc_signal< sc_lv<23> > rhs_V_14_fu_884_p3;
    sc_signal< sc_lv<8> > r_V_23_fu_903_p1;
    sc_signal< sc_lv<13> > r_V_23_fu_903_p2;
    sc_signal< sc_lv<8> > r_V_44_fu_913_p0;
    sc_signal< sc_lv<8> > r_V_44_fu_913_p1;
    sc_signal< sc_lv<8> > r_V_45_fu_918_p0;
    sc_signal< sc_lv<9> > r_V_45_fu_918_p1;
    sc_signal< sc_lv<17> > r_V_45_fu_918_p2;
    sc_signal< sc_lv<22> > rhs_V_17_fu_923_p3;
    sc_signal< sc_lv<23> > sext_ln1192_21_fu_931_p1;
    sc_signal< sc_lv<23> > sub_ln1192_13_fu_935_p2;
    sc_signal< sc_lv<23> > sext_ln1192_22_fu_940_p1;
    sc_signal< sc_lv<23> > add_ln1192_13_fu_943_p2;
    sc_signal< sc_lv<23> > rhs_V_19_fu_949_p3;
    sc_signal< sc_lv<21> > rhs_V_20_fu_962_p3;
    sc_signal< sc_lv<23> > add_ln1192_14_fu_956_p2;
    sc_signal< sc_lv<23> > sext_ln1192_23_fu_969_p1;
    sc_signal< sc_lv<21> > rhs_V_21_fu_979_p3;
    sc_signal< sc_lv<23> > add_ln1192_15_fu_973_p2;
    sc_signal< sc_lv<23> > sext_ln1192_24_fu_986_p1;
    sc_signal< sc_lv<11> > r_V_48_fu_996_p3;
    sc_signal< sc_lv<21> > rhs_V_22_fu_1007_p3;
    sc_signal< sc_lv<23> > sub_ln1192_14_fu_990_p2;
    sc_signal< sc_lv<23> > sext_ln1192_25_fu_1014_p1;
    sc_signal< sc_lv<18> > rhs_V_23_fu_1024_p3;
    sc_signal< sc_lv<23> > sub_ln1192_15_fu_1018_p2;
    sc_signal< sc_lv<23> > sext_ln1192_26_fu_1031_p1;
    sc_signal< sc_lv<23> > sub_ln1192_16_fu_1035_p2;
    sc_signal< sc_lv<23> > ret_V_6_fu_1041_p2;
    sc_signal< sc_lv<27> > rhs_V_25_fu_1064_p3;
    sc_signal< sc_lv<28> > lhs_V_fu_1057_p3;
    sc_signal< sc_lv<28> > sext_ln1192_27_fu_1071_p1;
    sc_signal< sc_lv<12> > sext_ln1118_8_fu_693_p1;
    sc_signal< sc_lv<12> > sext_ln700_fu_658_p1;
    sc_signal< sc_lv<12> > r_V_50_fu_1081_p2;
    sc_signal< sc_lv<27> > rhs_V_26_fu_1087_p3;
    sc_signal< sc_lv<28> > add_ln1192_18_fu_1075_p2;
    sc_signal< sc_lv<28> > sext_ln1192_28_fu_1095_p1;
    sc_signal< sc_lv<27> > rhs_V_27_fu_1105_p3;
    sc_signal< sc_lv<28> > sub_ln1192_17_fu_1099_p2;
    sc_signal< sc_lv<28> > sext_ln1192_29_fu_1112_p1;
    sc_signal< sc_lv<18> > grp_fu_1437_p3;
    sc_signal< sc_lv<28> > add_ln1192_19_fu_1116_p2;
    sc_signal< sc_lv<28> > shl_ln1192_7_fu_1122_p3;
    sc_signal< sc_lv<28> > sub_ln1192_18_fu_1129_p2;
    sc_signal< sc_lv<28> > ret_V_10_fu_1135_p2;
    sc_signal< sc_lv<22> > rhs_V_4_fu_1151_p3;
    sc_signal< sc_lv<23> > sext_ln1192_6_fu_1158_p1;
    sc_signal< sc_lv<23> > add_ln1192_2_fu_1162_p2;
    sc_signal< sc_lv<23> > rhs_V_5_fu_1170_p3;
    sc_signal< sc_lv<12> > shl_ln1118_5_fu_1183_p3;
    sc_signal< sc_lv<13> > sext_ln1118_9_fu_1167_p1;
    sc_signal< sc_lv<13> > sext_ln1118_12_fu_1190_p1;
    sc_signal< sc_lv<13> > r_V_40_fu_1194_p2;
    sc_signal< sc_lv<23> > add_ln1192_3_fu_1177_p2;
    sc_signal< sc_lv<23> > rhs_V_6_fu_1200_p3;
    sc_signal< sc_lv<23> > sub_ln1192_2_fu_1208_p2;
    sc_signal< sc_lv<23> > ret_V_2_fu_1214_p2;
    sc_signal< sc_lv<23> > shl_ln1192_4_fu_1231_p3;
    sc_signal< sc_lv<21> > rhs_V_15_fu_1243_p3;
    sc_signal< sc_lv<23> > sub_ln1192_9_fu_1238_p2;
    sc_signal< sc_lv<23> > sext_ln1192_17_fu_1250_p1;
    sc_signal< sc_lv<8> > mul_ln1192_8_fu_1260_p1;
    sc_signal< sc_lv<13> > mul_ln1192_8_fu_1260_p2;
    sc_signal< sc_lv<23> > sub_ln1192_10_fu_1254_p2;
    sc_signal< sc_lv<23> > shl_ln1192_5_fu_1265_p3;
    sc_signal< sc_lv<23> > add_ln1192_10_fu_1273_p2;
    sc_signal< sc_lv<23> > ret_V_4_fu_1279_p2;
    sc_signal< sc_lv<8> > grp_fu_1302_p0;
    sc_signal< sc_lv<23> > grp_fu_1302_p2;
    sc_signal< sc_lv<8> > mul_ln728_fu_1315_p0;
    sc_signal< sc_lv<23> > sext_ln728_3_fu_450_p1;
    sc_signal< sc_lv<8> > mul_ln728_1_fu_1321_p0;
    sc_signal< sc_lv<16> > mul_ln728_2_fu_1327_p1;
    sc_signal< sc_lv<22> > sext_ln1118_18_fu_468_p1;
    sc_signal< sc_lv<16> > mul_ln728_3_fu_1333_p1;
    sc_signal< sc_lv<8> > grp_fu_1339_p0;
    sc_signal< sc_lv<11> > grp_fu_1339_p1;
    sc_signal< sc_lv<11> > grp_fu_1347_p0;
    sc_signal< sc_lv<8> > grp_fu_1347_p2;
    sc_signal< sc_lv<18> > sext_ln728_4_fu_489_p1;
    sc_signal< sc_lv<8> > grp_fu_1355_p0;
    sc_signal< sc_lv<23> > grp_fu_1355_p2;
    sc_signal< sc_lv<8> > mul_ln1192_11_fu_1371_p0;
    sc_signal< sc_lv<8> > mul_ln728_6_fu_1378_p0;
    sc_signal< sc_lv<8> > mul_ln728_7_fu_1384_p0;
    sc_signal< sc_lv<22> > sext_ln1118_34_fu_639_p1;
    sc_signal< sc_lv<8> > mul_ln728_8_fu_1390_p0;
    sc_signal< sc_lv<8> > grp_fu_1396_p0;
    sc_signal< sc_lv<23> > grp_fu_1396_p2;
    sc_signal< sc_lv<11> > grp_fu_1404_p0;
    sc_signal< sc_lv<8> > grp_fu_1404_p2;
    sc_signal< sc_lv<8> > grp_fu_1413_p2;
    sc_signal< sc_lv<18> > sext_ln1192_13_fu_858_p1;
    sc_signal< sc_lv<8> > grp_fu_1422_p2;
    sc_signal< sc_lv<8> > mul_ln1192_7_fu_1431_p0;
    sc_signal< sc_lv<8> > grp_fu_1437_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<28> ap_const_lv28_E600000;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<13> ap_const_lv13_B;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<23> ap_const_lv23_788000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<28> ap_const_lv28_F300000;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<23> ap_const_lv23_750000;
    static const sc_lv<13> ap_const_lv13_3A;
    static const sc_lv<23> ap_const_lv23_7B0000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_10_fu_1273_p2();
    void thread_add_ln1192_12_fu_566_p2();
    void thread_add_ln1192_13_fu_943_p2();
    void thread_add_ln1192_14_fu_956_p2();
    void thread_add_ln1192_15_fu_973_p2();
    void thread_add_ln1192_18_fu_1075_p2();
    void thread_add_ln1192_19_fu_1116_p2();
    void thread_add_ln1192_2_fu_1162_p2();
    void thread_add_ln1192_3_fu_1177_p2();
    void thread_add_ln1192_5_fu_760_p2();
    void thread_add_ln1192_6_fu_794_p2();
    void thread_add_ln1192_7_fu_807_p2();
    void thread_add_ln1192_9_fu_891_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1302_p0();
    void thread_grp_fu_1302_p2();
    void thread_grp_fu_1339_p0();
    void thread_grp_fu_1339_p1();
    void thread_grp_fu_1347_p0();
    void thread_grp_fu_1347_p2();
    void thread_grp_fu_1355_p0();
    void thread_grp_fu_1355_p2();
    void thread_grp_fu_1396_p0();
    void thread_grp_fu_1396_p2();
    void thread_grp_fu_1404_p0();
    void thread_grp_fu_1404_p2();
    void thread_grp_fu_1413_p2();
    void thread_grp_fu_1422_p2();
    void thread_grp_fu_1437_p2();
    void thread_lhs_V_fu_1057_p3();
    void thread_mul_ln1118_fu_307_p0();
    void thread_mul_ln1118_fu_307_p1();
    void thread_mul_ln1118_fu_307_p2();
    void thread_mul_ln1192_11_fu_1371_p0();
    void thread_mul_ln1192_7_fu_1431_p0();
    void thread_mul_ln1192_8_fu_1260_p1();
    void thread_mul_ln1192_8_fu_1260_p2();
    void thread_mul_ln728_1_fu_1321_p0();
    void thread_mul_ln728_2_fu_1327_p1();
    void thread_mul_ln728_3_fu_1333_p1();
    void thread_mul_ln728_6_fu_1378_p0();
    void thread_mul_ln728_7_fu_1384_p0();
    void thread_mul_ln728_8_fu_1390_p0();
    void thread_mul_ln728_fu_1315_p0();
    void thread_p_Val2_11_fu_273_p4();
    void thread_r_V_11_fu_335_p3();
    void thread_r_V_12_fu_415_p0();
    void thread_r_V_12_fu_415_p1();
    void thread_r_V_12_fu_415_p2();
    void thread_r_V_13_fu_425_p3();
    void thread_r_V_14_fu_440_p0();
    void thread_r_V_14_fu_440_p1();
    void thread_r_V_14_fu_440_p2();
    void thread_r_V_20_fu_515_p0();
    void thread_r_V_20_fu_515_p1();
    void thread_r_V_20_fu_515_p2();
    void thread_r_V_23_fu_903_p1();
    void thread_r_V_23_fu_903_p2();
    void thread_r_V_25_fu_313_p0();
    void thread_r_V_25_fu_313_p1();
    void thread_r_V_25_fu_313_p2();
    void thread_r_V_26_fu_478_p3();
    void thread_r_V_31_fu_629_p0();
    void thread_r_V_31_fu_629_p1();
    void thread_r_V_31_fu_629_p2();
    void thread_r_V_33_fu_642_p0();
    void thread_r_V_33_fu_642_p1();
    void thread_r_V_33_fu_642_p2();
    void thread_r_V_35_fu_227_p0();
    void thread_r_V_35_fu_227_p1();
    void thread_r_V_35_fu_227_p2();
    void thread_r_V_36_fu_249_p0();
    void thread_r_V_36_fu_249_p1();
    void thread_r_V_36_fu_249_p2();
    void thread_r_V_37_fu_350_p2();
    void thread_r_V_38_fu_388_p0();
    void thread_r_V_38_fu_388_p1();
    void thread_r_V_38_fu_388_p2();
    void thread_r_V_39_fu_727_p0();
    void thread_r_V_39_fu_727_p1();
    void thread_r_V_39_fu_727_p2();
    void thread_r_V_40_fu_1194_p2();
    void thread_r_V_41_fu_453_p2();
    void thread_r_V_42_fu_463_p0();
    void thread_r_V_42_fu_463_p1();
    void thread_r_V_42_fu_463_p2();
    void thread_r_V_43_fu_503_p2();
    void thread_r_V_44_fu_913_p0();
    void thread_r_V_44_fu_913_p1();
    void thread_r_V_44_fu_913_p2();
    void thread_r_V_45_fu_918_p0();
    void thread_r_V_45_fu_918_p1();
    void thread_r_V_45_fu_918_p2();
    void thread_r_V_46_fu_572_p0();
    void thread_r_V_46_fu_572_p1();
    void thread_r_V_46_fu_572_p2();
    void thread_r_V_47_fu_686_p3();
    void thread_r_V_48_fu_996_p3();
    void thread_r_V_49_fu_601_p2();
    void thread_r_V_4_fu_377_p3();
    void thread_r_V_50_fu_1081_p2();
    void thread_r_V_6_fu_397_p0();
    void thread_r_V_6_fu_397_p1();
    void thread_r_V_6_fu_397_p2();
    void thread_r_V_8_fu_712_p3();
    void thread_r_V_fu_215_p3();
    void thread_ret_V_10_fu_1135_p2();
    void thread_ret_V_2_fu_1214_p2();
    void thread_ret_V_3_fu_842_p2();
    void thread_ret_V_4_fu_1279_p2();
    void thread_ret_V_6_fu_1041_p2();
    void thread_ret_V_7_fu_589_p2();
    void thread_ret_V_8_fu_595_p2();
    void thread_ret_V_9_fu_623_p2();
    void thread_ret_V_fu_267_p2();
    void thread_rhs_V_10_fu_783_p3();
    void thread_rhs_V_11_fu_829_p3();
    void thread_rhs_V_13_fu_872_p3();
    void thread_rhs_V_14_fu_884_p3();
    void thread_rhs_V_15_fu_1243_p3();
    void thread_rhs_V_16_fu_554_p3();
    void thread_rhs_V_17_fu_923_p3();
    void thread_rhs_V_18_fu_577_p3();
    void thread_rhs_V_19_fu_949_p3();
    void thread_rhs_V_1_fu_255_p3();
    void thread_rhs_V_20_fu_962_p3();
    void thread_rhs_V_21_fu_979_p3();
    void thread_rhs_V_22_fu_1007_p3();
    void thread_rhs_V_23_fu_1024_p3();
    void thread_rhs_V_24_fu_611_p3();
    void thread_rhs_V_25_fu_1064_p3();
    void thread_rhs_V_26_fu_1087_p3();
    void thread_rhs_V_27_fu_1105_p3();
    void thread_rhs_V_2_fu_359_p3();
    void thread_rhs_V_3_fu_667_p3();
    void thread_rhs_V_4_fu_1151_p3();
    void thread_rhs_V_5_fu_1170_p3();
    void thread_rhs_V_6_fu_1200_p3();
    void thread_rhs_V_7_fu_740_p3();
    void thread_rhs_V_8_fu_753_p3();
    void thread_rhs_V_9_fu_766_p3();
    void thread_rhs_V_fu_233_p3();
    void thread_sext_ln1116_1_fu_241_p1();
    void thread_sext_ln1116_5_fu_436_p1();
    void thread_sext_ln1117_1_fu_197_p1();
    void thread_sext_ln1117_fu_326_p1();
    void thread_sext_ln1118_12_fu_1190_p1();
    void thread_sext_ln1118_13_fu_283_p1();
    void thread_sext_ln1118_15_fu_405_p1();
    void thread_sext_ln1118_18_fu_468_p1();
    void thread_sext_ln1118_1_fu_655_p1();
    void thread_sext_ln1118_21_fu_485_p1();
    void thread_sext_ln1118_23_fu_499_p1();
    void thread_sext_ln1118_24_fu_509_p1();
    void thread_sext_ln1118_2_fu_245_p1();
    void thread_sext_ln1118_34_fu_639_p1();
    void thread_sext_ln1118_3_fu_329_p1();
    void thread_sext_ln1118_4_fu_332_p1();
    void thread_sext_ln1118_5_fu_342_p1();
    void thread_sext_ln1118_6_fu_346_p1();
    void thread_sext_ln1118_8_fu_693_p1();
    void thread_sext_ln1118_9_fu_1167_p1();
    void thread_sext_ln1192_10_fu_790_p1();
    void thread_sext_ln1192_13_fu_858_p1();
    void thread_sext_ln1192_15_fu_897_p1();
    void thread_sext_ln1192_17_fu_1250_p1();
    void thread_sext_ln1192_1_fu_211_p1();
    void thread_sext_ln1192_20_fu_562_p1();
    void thread_sext_ln1192_21_fu_931_p1();
    void thread_sext_ln1192_22_fu_940_p1();
    void thread_sext_ln1192_23_fu_969_p1();
    void thread_sext_ln1192_24_fu_986_p1();
    void thread_sext_ln1192_25_fu_1014_p1();
    void thread_sext_ln1192_26_fu_1031_p1();
    void thread_sext_ln1192_27_fu_1071_p1();
    void thread_sext_ln1192_28_fu_1095_p1();
    void thread_sext_ln1192_29_fu_1112_p1();
    void thread_sext_ln1192_3_fu_674_p1();
    void thread_sext_ln1192_6_fu_1158_p1();
    void thread_sext_ln1192_9_fu_773_p1();
    void thread_sext_ln700_fu_658_p1();
    void thread_sext_ln703_1_fu_607_p1();
    void thread_sext_ln703_fu_356_p1();
    void thread_sext_ln728_1_fu_367_p1();
    void thread_sext_ln728_3_fu_450_p1();
    void thread_sext_ln728_4_fu_489_p1();
    void thread_sext_ln728_6_fu_619_p1();
    void thread_sext_ln728_fu_263_p1();
    void thread_shl_ln1118_5_fu_1183_p3();
    void thread_shl_ln1118_6_fu_492_p3();
    void thread_shl_ln1118_7_fu_861_p3();
    void thread_shl_ln1192_1_fu_733_p3();
    void thread_shl_ln1192_2_fu_800_p3();
    void thread_shl_ln1192_3_fu_816_p3();
    void thread_shl_ln1192_4_fu_1231_p3();
    void thread_shl_ln1192_5_fu_1265_p3();
    void thread_shl_ln1192_6_fu_542_p3();
    void thread_shl_ln1192_7_fu_1122_p3();
    void thread_shl_ln_fu_697_p3();
    void thread_sub_ln1192_10_fu_1254_p2();
    void thread_sub_ln1192_12_fu_549_p2();
    void thread_sub_ln1192_13_fu_935_p2();
    void thread_sub_ln1192_14_fu_990_p2();
    void thread_sub_ln1192_15_fu_1018_p2();
    void thread_sub_ln1192_16_fu_1035_p2();
    void thread_sub_ln1192_17_fu_1099_p2();
    void thread_sub_ln1192_18_fu_1129_p2();
    void thread_sub_ln1192_1_fu_704_p2();
    void thread_sub_ln1192_2_fu_1208_p2();
    void thread_sub_ln1192_3_fu_747_p2();
    void thread_sub_ln1192_4_fu_777_p2();
    void thread_sub_ln1192_5_fu_823_p2();
    void thread_sub_ln1192_6_fu_836_p2();
    void thread_sub_ln1192_8_fu_879_p2();
    void thread_sub_ln1192_9_fu_1238_p2();
    void thread_tmp_1_fu_187_p4();
    void thread_tmp_2_fu_201_p4();
    void thread_trunc_ln1117_fu_183_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
