<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">MachineIRBuilder.h</div></div>
</div><!--header-->
<div class="contents">
<a href="MachineIRBuilder_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.h - MIBuilder --*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file declares the MachineIRBuilder class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// This is a helper class to build MachineInstr.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="CSEInfo_8h.html">llvm/CodeGen/GlobalISel/CSEInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2CodeGen_2GlobalISel_2Types_8h.html">llvm/CodeGen/GlobalISel/Types.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Forward declarations.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>GISelChangeObserver;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/// Class which stores all the state required in a MachineIRBuilder.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// Since MachineIRBuilders will only store state in this object, it allows</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// to transfer BuilderState between different kinds of MachineIRBuilders.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html">   38</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> {<span class="comment"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">  /// MachineFunction under construction.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">   40</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;<span class="comment"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">  /// Information used to access the description of the opcodes.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">   42</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a>;<span class="comment"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// Information used to verify types are consistent and to create virtual registers.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">   44</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>;<span class="comment"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// Debug location to be set to any instruction we create.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">   46</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">  /// \name Fields describing the insertion point.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">  /// @{</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">   50</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">   51</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">II</a>;<span class="comment"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// @}</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">   54</a></span>  <a class="code hl_class" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">Observer</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">   56</a></span>  <a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>};</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html">   59</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">   61</a></span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_variable" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">LLTTy</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">   62</a></span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">   63</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_variable" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">RC</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  };</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">   67</a></span>  <span class="keyword">enum class</span> <a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> { <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">Ty_LLT</a>, <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>, <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">Ty_RC</a> };</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">   68</a></span>  <a class="code hl_function" href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">DstOp</a>(<span class="keywordtype">unsigned</span> R) : <a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>(R), Ty(<a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::<a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>) {}</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">   69</a></span>  <a class="code hl_function" href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">DstOp</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> R) : <a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>(R), Ty(<a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::<a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>) {}</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">   70</a></span>  <a class="code hl_function" href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">DstOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) : <a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>(Op.<a class="code hl_function" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">getReg</a>()), Ty(<a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::<a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>) {}</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">   71</a></span>  <a class="code hl_function" href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">DstOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;<a class="code hl_class" href="classT.html">T</a>) : <a class="code hl_variable" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">LLTTy</a>(<a class="code hl_class" href="classT.html">T</a>), Ty(<a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::<a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">Ty_LLT</a>) {}</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">   72</a></span>  <a class="code hl_function" href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">DstOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC) : <a class="code hl_variable" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">RC</a>(TRC), Ty(<a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::<a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">Ty_RC</a>) {}</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">   74</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">addDefToMIB</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">DstType::Ty_Reg</a>:</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(<a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">DstType::Ty_LLT</a>:</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(<a class="code hl_variable" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">LLTTy</a>));</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">DstType::Ty_RC</a>:</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(<a class="code hl_variable" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">RC</a>));</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  }</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">   88</a></span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">getLLTTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">DstType::Ty_RC</a>:</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>{};</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">DstType::Ty_LLT</a>:</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">LLTTy</a>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">DstType::Ty_Reg</a>:</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised DstOp::DstType enum&quot;</span>);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  }</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">  100</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">getReg</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty == <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">DstType::Ty_Reg</a> &amp;&amp; <span class="stringliteral">&quot;Not a register&quot;</span>);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">  105</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">getRegClass</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">DstType::Ty_RC</a>:</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">RC</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a RC Operand&quot;</span>);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">  114</a></span>  <a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> <a class="code hl_function" href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">getDstOpKind</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Ty; }</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_enumeration" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> Ty;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>};</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html">  120</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">  122</a></span>    <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">  123</a></span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">  124</a></span>    <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">Pred</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  };</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">  128</a></span>  <span class="keyword">enum class</span> <a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> { <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>, <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">Ty_MIB</a>, <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">Ty_Predicate</a> };</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">  129</a></span>  <a class="code hl_function" href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">SrcOp</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> R) : <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>(R), Ty(<a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::<a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>) {}</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">  130</a></span>  <a class="code hl_function" href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">SrcOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) : <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>(Op.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>()), Ty(<a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::<a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">Ty_Reg</a>) {}</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">  131</a></span>  <a class="code hl_function" href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">SrcOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) : <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>(MIB), Ty(<a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::<a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">Ty_MIB</a>) {}</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">  132</a></span>  <a class="code hl_function" href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">SrcOp</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) : <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">Pred</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>), Ty(<a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::<a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">Ty_Predicate</a>) {}</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">  134</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">addSrcToMIB</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">SrcType::Ty_Predicate</a>:</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6d40d83c14042582354b5d875ed7f2d8">addPredicate</a>(<a class="code hl_variable" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">Pred</a>);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">SrcType::Ty_Reg</a>:</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">addUse</a>(<a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">SrcType::Ty_MIB</a>:</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">addUse</a>(<a class="code hl_variable" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    }</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  }</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">  148</a></span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_function" href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">getLLTTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">SrcType::Ty_Predicate</a>:</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">SrcType::Ty_Reg</a>:</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">SrcType::Ty_MIB</a>:</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    }</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised SrcOp::SrcType enum&quot;</span>);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">  160</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">SrcType::Ty_Predicate</a>:</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">SrcType::Ty_Reg</a>:</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">SrcType::Ty_MIB</a>:</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    }</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised SrcOp::SrcType enum&quot;</span>);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">  172</a></span>  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code hl_function" href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">getPredicate</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordflow">switch</span> (Ty) {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">SrcType::Ty_Predicate</a>:</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">Pred</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    }</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  }</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">  181</a></span>  <a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> <a class="code hl_function" href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">getSrcOpKind</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Ty; }</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_enumeration" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> Ty;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>};</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html">  187</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1FlagsOp.html">FlagsOp</a> {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">  191</a></span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">FlagsOp</a>(<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) : Flags(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">  192</a></span>  <a class="code hl_function" href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">FlagsOp</a>() : Flags(<a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {}</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#a0e59ff912c4d6977cfaa703165b1a485">  193</a></span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code hl_function" href="classllvm_1_1FlagsOp.html#a0e59ff912c4d6977cfaa703165b1a485">getFlags</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Flags; }</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>};<span class="comment"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/// Helper class to build MachineInstr.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/// It keeps internally the insertion point and debug location for all</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/// the new instructions we want to create.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/// This information can be modify via the related setters.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html">  199</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> {</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_struct" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> State;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8485c7dc6f3990775428142eaf790552">validateTruncExt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Src, <span class="keywordtype">bool</span> IsExtend);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#abed68a6352bb86a6fdd3b6497b0fe9ca">validateBinaryOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9aa24fb2f8a99f38d72aea926d0a27ea">validateShiftOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afbe8350f00353301454a845e802c3967">validateSelectOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;ResTy, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;TstTy, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0Ty,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1Ty);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1949c077b8ef379d773e7be99bec6f8a">recordInsertion</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// Some constructors for easy use.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad662a74c60eeb99f6a24927479eda063">  215</a></span><span class="comment"></span>  <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad662a74c60eeb99f6a24927479eda063">MachineIRBuilder</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">  216</a></span>  <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">MachineIRBuilder</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) { <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af0d9669bbadd4d5e1d75c3c833c8d5ac">setMF</a>(MF); }</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">  217</a></span>  <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">MachineIRBuilder</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) : <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>()) {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a1c9f7862be40509888ddd3febc051c85">  221</a></span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1c9f7862be40509888ddd3febc051c85">~MachineIRBuilder</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">  223</a></span>  <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">MachineIRBuilder</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;BState) : State(BState) {}</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a35384c47e5ca9690216b1aa8fed5a8c9">  225</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a35384c47e5ca9690216b1aa8fed5a8c9">getTII</a>() {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a> &amp;&amp; <span class="stringliteral">&quot;TargetInstrInfo is not set&quot;</span>);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keywordflow">return</span> *State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  }</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"></span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">  /// Getter for the function we currently build.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">  231</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>() {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a> &amp;&amp; <span class="stringliteral">&quot;MachineFunction is not set&quot;</span>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> *State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a0e8dc93a8e1664c946eca6f60140ea29">  236</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0e8dc93a8e1664c946eca6f60140ea29">getMF</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a> &amp;&amp; <span class="stringliteral">&quot;MachineFunction is not set&quot;</span>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">return</span> *State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aeb6d0a9254bc3183046873436fc7c12e">  241</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aeb6d0a9254bc3183046873436fc7c12e">getDataLayout</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">getMF</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().getParent()-&gt;getDataLayout();</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  }</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">  /// Getter for DebugLoc</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a93ab05c4fb48bd5e87965bef6ec9ac2e">  246</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a93ab05c4fb48bd5e87965bef6ec9ac2e">getDL</a>() { <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>; }</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"></span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">  /// Getter for MRI</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">  249</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>() { <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>; }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a94a2451b7b4e853eb884be8d8e3c69d9">  250</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a94a2451b7b4e853eb884be8d8e3c69d9">getMRI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>; }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"></span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// Getter for the State</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#adc500b8cc6b22cec3d3cdc03234f23b9">  253</a></span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#adc500b8cc6b22cec3d3cdc03234f23b9">getState</a>() { <span class="keywordflow">return</span> State; }</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"></span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">  /// Getter for the basic block we currently build.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">  256</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a> &amp;&amp; <span class="stringliteral">&quot;MachineBasicBlock is not set&quot;</span>);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <span class="keywordflow">return</span> *State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7be5d9bbd5832221068ae6c93cf24d51">  261</a></span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7be5d9bbd5832221068ae6c93cf24d51">getMBB</a>() {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <span class="keywordflow">return</span> <span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<span class="keyword">&gt;</span>(</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>        <span class="keyword">const_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> *<span class="keyword">&gt;</span>(<span class="keyword">this</span>)-&gt;<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">getMBB</a>());</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a2a885e28d6a7936c7442d063aea666f6">  266</a></span>  <a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a2a885e28d6a7936c7442d063aea666f6">getCSEInfo</a>() { <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>; }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7336e3815d2fdc6dec4d59d47db6b5b9">  267</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7336e3815d2fdc6dec4d59d47db6b5b9">getCSEInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>; }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"></span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// Current insertion point for new instructions.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">  270</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a>() { <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">II</a>; }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"></span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">  /// Set the insertion point before the specified position.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">  /// \pre MBB must be in getMF().</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">  /// \pre II must be a valid iterator in MBB.</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II);<span class="comment"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  /// @}</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab7abab8e86042ed8ac1136bf4f09fd42">setCSEInfo</a>(<a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"></span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// \name Setters for the insertion point.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// @{</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">  /// Set the MachineFunction where to build instructions.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af0d9669bbadd4d5e1d75c3c833c8d5ac">setMF</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"></span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">  /// Set the insertion point to the  end of \p MBB.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">  /// \pre \p MBB must be contained by getMF().</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// Set the insertion point to before MI.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// \pre MI must be in getMF().</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);<span class="comment"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// @}</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a4201fa4724da873758c296dca1f0dac4">setChangeObserver</a>(<a class="code hl_class" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aabb0bee84fb8bd414de2b16d8ca42e61">stopObservingChanges</a>();<span class="comment"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// @}</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  /// Set the debug location to \p DL for all the next build instructions.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">  299</a></span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">setDebugLoc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL) { this-&gt;State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a> = DL; }</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"></span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">  /// Get the current instruction&#39;s debug location.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">  302</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">getDebugLoc</a>() { <span class="keywordflow">return</span> State.<a class="code hl_variable" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>; }</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"></span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">  /// Build and insert &lt;empty&gt; = \p Opcode &lt;empty&gt;.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  /// The insertion point is the one set by the last call of either</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// setBasicBlock or setMI.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"></span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">  /// Build but don&#39;t insert &lt;empty&gt; = \p Opcode &lt;empty&gt;.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  /// \pre setMF, setBasicBlock or setMI  must have been called.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"></span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  /// Insert an existing instruction at the insertion point.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"></span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">  /// associated \p Variable lives in \p Reg (suitably modified by \p Expr).</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a92bad84c9e323ab0a96d8d8bbb22d149">buildDirectDbgValue</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"></span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">  /// associated \p Variable lives in memory at \p Reg (suitably modified by \p</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">  /// Expr).</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a5a76abb6dd3946ca5c9cd6e8f341d63c">buildIndirectDbgValue</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"></span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">  /// associated \p Variable lives in the stack slot specified by \p FI</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">  /// (suitably modified by \p Expr).</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab107810eccfb0e46e47348ea9ef8d0ed">buildFIDbgValue</a>(<span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"></span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">  /// Build and insert a DBG_VALUE instructions specifying that \p Variable is</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">  /// given by \p C (suitably modified by \p Expr).</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a6ab34a535b1441b48a0ede2c2aa6fb98">buildConstDbgValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"></span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">  /// Build and insert a DBG_LABEL instructions specifying that \p Label is</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">  /// given. Convert &quot;llvm.dbg.label Label&quot; to &quot;DBG_LABEL Label&quot;.</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aadc416be0ccae999a06a3a9452bf8d37">buildDbgLabel</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *Label);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">  /// Build and insert \p Res = G_FRAME_INDEX \p Idx</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">  /// G_FRAME_INDEX materializes the address of an alloca value or other</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">  /// stack-based object.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  /// \pre \p Res must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">buildFrameIndex</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"></span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">  /// Build and insert \p Res = G_GLOBAL_VALUE \p GV</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">  /// G_GLOBAL_VALUE materializes the address of the specified global</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">  /// into \p Res.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  /// \pre \p Res must be a generic virtual register with pointer type</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  ///      in the same address space as \p GV.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0ac2ceaa32ba0511bb9e14e6edfbc329">buildGlobalValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"></span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">  /// Build and insert \p Res = G_GEP \p Op0, \p Op1</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">  /// G_GEP adds \p Op1 bytes to the pointer specified by \p Op0,</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">  /// storing the resulting pointer in \p Res.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">  /// \pre \p Res and \p Op0 must be generic virtual registers with pointer</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">  ///      type.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">  /// \pre \p Op1 must be a generic virtual register with scalar type.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acdf9ff6c539b6eb2c529c9fbc931ca06">buildGEP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"></span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">  /// Materialize and insert \p Res = G_GEP \p Op0, (G_CONSTANT \p Value)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">  /// G_GEP adds \p Value bytes to the pointer specified by \p Op0,</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">  /// storing the resulting pointer in \p Res. If \p Value is zero then no</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">  /// G_GEP or G_CONSTANT will be created and \pre Op0 will be assigned to</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">  /// \p Res.</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">  /// \pre \p Op0 must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">  /// \pre \p ValueTy must be a scalar type.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">  /// \pre \p Res must be 0. This is to detect confusion between</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">  ///      materializeGEP() and buildGEP().</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">  /// \post \p Res will either be a new generic virtual register of the same</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">  ///       type as \p Op0 or \p Op0 itself.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;MachineInstrBuilder&gt;</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a64281a7bb43b21e68dc6ffc0bd0f4f4f">materializeGEP</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Res, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op0,</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> &amp;ValueTy,</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                                               uint64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"></span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">  /// Build and insert \p Res = G_PTR_MASK \p Op0, \p NumBits</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// G_PTR_MASK clears the low bits of a pointer operand without destroying its</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">  /// pointer properties. This has the effect of rounding the address *down* to</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">  /// a specified alignment in bits.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">  /// \pre \p Res and \p Op0 must be generic virtual registers with pointer</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  ///      type.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// \pre \p NumBits must be an integer representing the number of low bits to</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  ///      be cleared in \p Op0.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae3fffb81520a8565f580e56242ef3650">buildPtrMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                                   <a class="code hl_class" href="classuint32__t.html">uint32_t</a> NumBits);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">  /// Build and insert \p Res, \p CarryOut = G_UADDO \p Op0, \p Op1</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">  /// G_UADDO sets \p Res to \p Op0 + \p Op1 (truncated to the bit width) and</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">  /// sets \p CarryOut to 1 if the result overflowed in unsigned arithmetic.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers with the</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  /// same scalar type.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">  ////\pre \p CarryOut must be generic virtual register with scalar type</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">  ///(typically s1)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aa70fb020a4383879dfc76733f28cc577">buildUAddo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"></span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">  /// Build and insert \p Res, \p CarryOut = G_UADDE \p Op0,</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">  /// \p Op1, \p CarryIn</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">  /// G_UADDE sets \p Res to \p Op0 + \p Op1 + \p CarryIn (truncated to the bit</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">  /// width) and sets \p CarryOut to 1 if the result overflowed in unsigned</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">  /// arithmetic.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">  ///      with the same scalar type.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">  /// \pre \p CarryOut and \p CarryIn must be generic virtual</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">  ///      registers with the same scalar type (typically s1)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9ce57912f40447103238b0dd1a35aeae">buildUAdde</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1,</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;CarryIn);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"></span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">  /// Build and insert \p Res = G_ANYEXT \p Op0</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// G_ANYEXT produces a register of the specified width, with bits 0 to</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are unspecified</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">  /// (i.e. this is neither zero nor sign-extension). For a vector register,</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">  /// each element is extended individually.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"></span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"></span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">  /// Build and insert \p Res = G_SEXT \p Op</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">  /// G_SEXT produces a register of the specified width, with bits 0 to</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are duplicated from the</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">  /// high bit of \p Op (i.e. 2s-complement sign extended).</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a42427e969917da5da61fadd006fed326">buildSExt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"></span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">  /// Build and insert a G_PTRTOINT instruction.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">  488</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">buildPtrToInt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_PTRTOINT, {Dst}, {Src});</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  }</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"></span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">  /// Build and insert \p Dst = G_BITCAST \p Src</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">  493</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">buildBitcast</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_BITCAST, {Dst}, {Src});</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  }</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"></span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">  /// \return The opcode of the extension the target wants to use for boolean</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">  /// values.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a5aafc4bc2c28b6cb5d9aeb319b186d11">getBoolExtOp</a>(<span class="keywordtype">bool</span> IsVec, <span class="keywordtype">bool</span> IsFP) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_SEXT \p Op, or \p Res</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="comment">// = G_ZEXT \p Op depending on how the target wants to extend boolean values.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1e5b88856596e413494661b5fae9fc39">buildBoolExt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op,</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>                                   <span class="keywordtype">bool</span> IsFP);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"></span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">  /// Build and insert \p Res = G_ZEXT \p Op</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">  /// G_ZEXT produces a register of the specified width, with bits 0 to</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are 0. For a vector</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">  /// register, each element is extended individually.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"></span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">  /// Build and insert \p Res = G_SEXT \p Op, \p Res = G_TRUNC \p Op, or</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">  ///  ///</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a437e7190e38ee7e10daee0f4909d5066">buildSExtOrTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"></span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">  /// Build and insert \p Res = G_ZEXT \p Op, \p Res = G_TRUNC \p Op, or</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">  ///  ///</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7ac5295bdfdd480a2c66ee54273ebe21">buildZExtOrTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="comment">// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_TRUNC \p Op, or</span><span class="comment"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">  ///  ///</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a40c85353b0cd7cfdc7d8f8b364758c15">buildAnyExtOrTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"></span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">  /// Build and insert \p Res = \p ExtOpc, \p Res = G_TRUNC \p</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">  /// Op, or \p Res = COPY \p Op depending on the differing sizes of \p Res and</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">  /// \p Op.</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">  ///  ///</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab8da4d08f2c0875e9623bb712aa64303">buildExtOrTrunc</a>(<span class="keywordtype">unsigned</span> ExtOpc, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"></span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">  /// Build and insert an appropriate cast between two registers of equal size.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a3493ece271aff0f2c3d162494e3fcc81">buildCast</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"></span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">  /// Build and insert G_BR \p Dest</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">  /// G_BR is an unconditional branch to \p Dest.</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0ae44597e21d583e46c8bdfa52e56fa3">buildBr</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"></span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">  /// Build and insert G_BRCOND \p Tst, \p Dest</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">  /// G_BRCOND is a conditional branch to \p Dest.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">  /// \pre \p Tst must be a generic virtual register with scalar</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">  ///      type. At the beginning of legalization, this will be a single</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">  ///      bit (s1). Targets with interesting flags registers may change</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">  ///      this. For a wider type, whether the branch is taken must only</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">  ///      depend on bit 0 (for now).</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aac1279cee7d66c2454030fa7f22dc3c5">buildBrCond</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tst, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"></span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">  /// Build and insert G_BRINDIRECT \p Tgt</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">  /// G_BRINDIRECT is an indirect branch to \p Tgt.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">  /// \pre \p Tgt must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aecf67aca8d78d0136244799c4182e52f">buildBrIndirect</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tgt);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"></span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">  /// Build and insert G_BRJT \p TablePtr, \p JTI, \p IndexReg</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">  /// G_BRJT is a jump table branch using a table base pointer \p TablePtr,</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">  /// jump table index \p JTI and index \p IndexReg</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">  /// \pre \p TablePtr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">  /// \pre \p JTI must be be a jump table index.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">  /// \pre \p IndexReg must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aaf1013659ccc9708197f76c0bd724936">buildBrJT</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TablePtr, <span class="keywordtype">unsigned</span> JTI,</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> IndexReg);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"></span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">  /// Build and insert \p Res = G_CONSTANT \p Val</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">  /// G_CONSTANT is an integer constant with the specified size and value. \p</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">  /// Val will be extended or truncated to the size of \p Reg.</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or pointer</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">  ///      type.</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantInt.html">ConstantInt</a> &amp;Val);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"></span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">  /// Build and insert \p Res = G_CONSTANT \p Val</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">  /// G_CONSTANT is an integer constant with the specified size and value.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, int64_t Val);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Val);</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"></span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">  /// Build and insert \p Res = G_FCONSTANT \p Val</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">  /// G_FCONSTANT is a floating-point constant with the specified size and</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">  /// value.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> &amp;Val);</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keywordtype">double</span> Val);</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Val);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"></span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">  /// Build and insert \p Res = COPY Op</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">  /// Register-to-register COPY sets \p Res to \p Op.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"></span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">  /// Build and insert `Res = G_LOAD Addr, MMO`.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">  /// Loads the value stored at \p Addr. Puts the result in \p Res.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">  /// \pre \p Res must be a generic virtual register.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr,</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>                                <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"></span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">  /// Build and insert `Res = &lt;opcode&gt; Addr, MMO`.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">  /// Loads the value stored at \p Addr. Puts the result in \p Res.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">  /// \pre \p Res must be a generic virtual register.</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aeede510b1aaac978daaba60dcc2817de">buildLoadInstr</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"></span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">  /// Build and insert `G_STORE Val, Addr, MMO`.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">  /// Stores the value \p Val to \p Addr.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">  /// \pre \p Val must be a generic virtual register.</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">buildStore</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr,</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                                 <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"></span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">  /// Build and insert `Res0, ... = G_EXTRACT Src, Idx0`.</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">  /// \pre \p Res and \p Src must be generic virtual registers.</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src, uint64_t Index);</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"></span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">  /// Build and insert \p Res = IMPLICIT_DEF.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res);</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"></span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">  /// Build and insert instructions to put \p Ops together at the specified p</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">  /// Indices to form a larger register.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">  /// If the types of the input registers are uniform and cover the entirity of</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">  /// \p Res then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">  /// followed by a sequence of G_INSERT instructions.</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">  /// \pre The final element of the sequence must not extend past the end of the</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">  ///      destination register.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">  /// \pre The bits defined by each Op (derived from index and scalar size) must</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">  ///      not overlap.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">  /// \pre \p Indices must be in ascending order of bit position.</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a88190934da12b06d425f54c2d0b2f04a">buildSequence</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Res, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint64_t&gt;</a> Indices);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"></span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">  /// Build and insert \p Res = G_MERGE_VALUES \p Op0, ...</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">  /// G_MERGE_VALUES combines the input elements contiguously into a larger</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">  /// register.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">  ///      registers.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"></span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">  /// Build and insert \p Res0, ... = G_UNMERGE_VALUES \p Op</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">  /// G_UNMERGE_VALUES splits contiguous bits of the input into multiple</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">  ///      registers.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">  /// \pre The type of all \p Res registers must be identical.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;LLT&gt;</a> Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"></span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">  /// Build and insert an unmerge of \p Res sized pieces to cover \p Op</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"></span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR \p Op0, ...</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">  /// G_BUILD_VECTOR creates a vector value from multiple scalar registers.</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">  ///      input scalar registers.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>                                       <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"></span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR with \p Src replicated to fill</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">  /// the number of elements</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac6b49f09ee0a287b676593cdef557720">buildSplatVector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src);</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"></span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR_TRUNC \p Op0, ...</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">  /// G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">  /// which have types larger than the destination vector element type, and</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">  /// truncates the values to fit.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">  /// If the operands given are already the same size as the vector elt type,</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">  /// then this method will instead create a G_BUILD_VECTOR instruction.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7acf8a5ebb4b351a451a2d63faf13294">buildBuildVectorTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"></span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">  /// Build and insert \p Res = G_CONCAT_VECTORS \p Op0, ...</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">  /// G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">  /// vectors.</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">  ///      registers.</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">  /// \pre The type of all source operands must be identical.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">buildConcatVectors</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>                                         <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">buildInsert</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Res, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Op, <span class="keywordtype">unsigned</span> Index);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"></span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">  /// Build and insert either a G_INTRINSIC (if \p HasSideEffects is false) or</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">  /// G_INTRINSIC_W_SIDE_EFFECTS instruction. Its first operand will be the</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">  /// result register definition unless \p Reg is NoReg (== 0). The second</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">  /// operand will be the intrinsic&#39;s ID.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">  /// Callers are expected to add the required definitions and uses afterwards.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(<a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">Intrinsic::ID</a> ID, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Res,</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>                                     <span class="keywordtype">bool</span> HasSideEffects);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(<a class="code hl_enumeration" href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">Intrinsic::ID</a> ID, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;DstOp&gt;</a> Res,</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                                     <span class="keywordtype">bool</span> HasSideEffects);</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"></span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">  /// Build and insert \p Res = G_FPTRUNC \p Op</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">  /// G_FPTRUNC converts a floating-point value into one with a smaller type.</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">  /// \pre \p Res must be smaller than \p Op</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afa71cc98bc9e92c2119ac3697e0c532b">buildFPTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"></span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">  /// Build and insert \p Res = G_TRUNC \p Op</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">  /// G_TRUNC extracts the low bits of a type. For a vector type each element is</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">  /// truncated independently before being packed into the destination.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">  /// \pre \p Res must be smaller than \p Op</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"></span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">  /// Build and insert a \p Res = G_ICMP \p Pred, \p Op0, \p Op1</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">  /// \pre \p Op0 and Op1 must be generic virtual registers with the</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">  ///      same number of elements as \p Res. If \p Res is a scalar,</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">  ///      \p Op0 must be either a scalar or pointer.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">  /// \pre \p Pred must be an integer predicate.</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"></span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">  /// Build and insert a \p Res = G_FCMP \p Pred\p Op0, \p Op1</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">  /// \pre \p Op0 and Op1 must be generic virtual registers with the</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">  ///      same number of elements as \p Res (or scalar, if \p Res is</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">  ///      scalar).</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">  /// \pre \p Pred must be a floating-point predicate.</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a2b30a926e1f570bd8d152069fd6a5f61">buildFCmp</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"></span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">  /// Build and insert a \p Res = G_SELECT \p Tst, \p Op0, \p Op1</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">  ///      with the same type.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">  /// \pre \p Tst must be a generic virtual register with scalar, pointer or</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">  ///      vector type. If vector then it must have the same number of</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">  ///      elements as the other parameters.</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a6f83c9e5f3feb29093b604dbfadb59f5">buildSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Tst,</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"></span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">  /// Build and insert \p Res = G_INSERT_VECTOR_ELT \p Val,</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">  /// \p Elt, \p Idx</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">  /// \pre \p Res and \p Val must be a generic virtual register</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"></span>  <span class="comment">//       with the same vector type.</span><span class="comment"></span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">  /// \pre \p Elt and \p Idx must be a generic virtual register</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">  ///      with scalar type.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aca31191486506a279715dd3bf677d75f">buildInsertVectorElement</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Elt,</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"></span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">  /// Build and insert \p Res = G_EXTRACT_VECTOR_ELT \p Val, \p Idx</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">  /// \pre \p Val must be a generic virtual register with vector type.</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">  /// \pre \p Idx must be a generic virtual register with scalar type.</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">buildExtractVectorElement</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>);</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"></span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; =</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">  /// G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO`.</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">  /// Atomically replace the value at \p Addr with \p NewVal if it is currently</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">  /// \p CmpVal otherwise leaves it unchanged. Puts the original value from \p</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">  /// Addr in \p Res, along with an s1 indicating whether it was replaced.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register of scalar type.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">  /// \pre \p SuccessRes must be a generic virtual register of scalar type. It</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">  ///      will be assigned 0 on failure and 1 on success.</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">  /// \pre \p OldValRes, \p CmpVal, and \p NewVal must be generic virtual</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">  ///      registers of the same type.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a45d69c513b418e45431321ca42c8cf3f">buildAtomicCmpXchgWithSuccess</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SuccessRes,</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVal,</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                                <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"></span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal,</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">  /// MMO`.</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">  /// Atomically replace the value at \p Addr with \p NewVal if it is currently</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">  /// \p CmpVal otherwise leaves it unchanged. Puts the original value from \p</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">  /// Addr in \p Res.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register of scalar type.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">  /// \pre \p OldValRes, \p CmpVal, and \p NewVal must be generic virtual</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">  ///      registers of the same type.</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a88bfee6694db03e525171fc9eb98b13d">buildAtomicCmpXchg</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NewVal,</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                                         <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"></span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO`.</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">  /// Atomically read-modify-update the value at \p Addr with \p Val. Puts the</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">  /// original value from \p Addr in \p OldValRes. The modification is</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">  /// determined by the opcode.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aecd456e883bbb40a20c9fb52b332bbe3">buildAtomicRMW</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes,</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val,</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>                                     <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"></span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO`.</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">  /// Atomically replace the value at \p Addr with \p Val. Puts the original</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">  /// value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af5df6737579f8493e9dbf21b3e042daa">buildAtomicRMWXchg</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"></span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO`.</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">  /// Atomically replace the value at \p Addr with the addition of \p Val and</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad774da71cf0e58cad3b2436fc229b132">buildAtomicRMWAdd</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"></span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO`.</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">  /// Atomically replace the value at \p Addr with the subtraction of \p Val and</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#abb60c486a89a799e7fce06a7ea27d6fc">buildAtomicRMWSub</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"></span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">  /// Atomically replace the value at \p Addr with the bitwise and of \p Val and</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a25352371c64f8746170df411d8929e2a">buildAtomicRMWAnd</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"></span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">  /// Atomically replace the value at \p Addr with the bitwise nand of \p Val</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">  /// and the original value. Puts the original value from \p Addr in \p</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">  /// OldValRes.</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a37b11e193190795f9e0978f79faf6912">buildAtomicRMWNand</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"></span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">  /// Atomically replace the value at \p Addr with the bitwise or of \p Val and</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac79b1872a1bb01984f7c9470a1bc7bc7">buildAtomicRMWOr</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>                                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"></span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">  /// Atomically replace the value at \p Addr with the bitwise xor of \p Val and</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a0a35bae390b9e7d83ce0ef35512da4ce">buildAtomicRMWXor</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"></span> </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">  /// Atomically replace the value at \p Addr with the signed maximum of \p</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">  /// OldValRes.</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aea9f7405f8585dc061b0d5acb0988af0">buildAtomicRMWMax</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"></span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">  /// Atomically replace the value at \p Addr with the signed minimum of \p</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">  /// OldValRes.</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a2c003dfc5b9bf2d8caa989ee52b3ee1b">buildAtomicRMWMin</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>                                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"></span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">  /// Atomically replace the value at \p Addr with the unsigned maximum of \p</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">  /// OldValRes.</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a5fc31f69cb8aa379a0980ae5dce016bb">buildAtomicRMWUmax</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"></span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO`.</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">  /// Atomically replace the value at \p Addr with the unsigned minimum of \p</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">  /// OldValRes.</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">  ///      same type.</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a97ffa56276d72a7b72e8b35d399d78a3">buildAtomicRMWUmin</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Addr,</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>                                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"></span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">  /// Build and insert `G_FENCE Ordering, Scope`.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a21f358f36e1ae7fc91568266264f760e">buildFence</a>(<span class="keywordtype">unsigned</span> Ordering, <span class="keywordtype">unsigned</span> Scope);</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"></span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">  /// Build and insert \p Res = G_BLOCK_ADDR \p BA</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">  /// G_BLOCK_ADDR computes the address of a basic block.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">  /// \pre \p Res must be a generic virtual register of a pointer type.</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">  /// \return The newly created instruction.</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae83cc330c36190cf8ee9618a28e9a300">buildBlockAddress</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Res, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1BlockAddress.html">BlockAddress</a> *BA);</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"></span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">  /// Build and insert \p Res = G_ADD \p Op0, \p Op1</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">  /// G_ADD sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">  /// truncated to their width.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">  ///      with the same (scalar or vector) type).</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"></span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf"> 1162</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">buildAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>                               <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_ADD, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  }</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"></span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">  /// Build and insert \p Res = G_SUB \p Op0, \p Op1</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">  /// G_SUB sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">  /// truncated to their width.</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">  ///      with the same (scalar or vector) type).</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"></span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34"> 1179</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">buildSub</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>                               <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SUB, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  }</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"></span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">  /// Build and insert \p Res = G_MUL \p Op0, \p Op1</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">  /// G_MUL sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">  /// truncated to their width.</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">  ///      with the same (scalar or vector) type).</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6"> 1195</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">buildMul</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                               <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_MUL, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  }</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e"> 1201</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e">buildUMulH</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>                                 <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_UMULH, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  }</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43"> 1207</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43">buildSMulH</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>                                 <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SMULH, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>  }</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72"> 1213</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>                               <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SHL, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  }</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d"> 1219</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">buildLShr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>                                <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_LSHR, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  }</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd"> 1225</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>                                <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_ASHR, {Dst}, {Src0, Src1}, Flags);</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  }</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"></span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">  /// Build and insert \p Res = G_AND \p Op0, \p Op1</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">  /// G_AND sets \p Res to the bitwise and of integer parameters \p Op0 and \p</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">  /// Op1.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">  ///      with the same (scalar or vector) type).</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"></span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1"> 1242</a></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_AND, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"></span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">  /// Build and insert \p Res = G_OR \p Op0, \p Op1</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">  /// G_OR sets \p Res to the bitwise or of integer parameters \p Op0 and \p</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">  /// Op1.</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">  ///      with the same (scalar or vector) type).</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e"> 1257</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">buildOr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_OR, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  }</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"></span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">  /// Build and insert \p Res = G_XOR \p Op0, \p Op1</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb"> 1263</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">buildXor</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_XOR, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  }</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"></span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">  /// Build and insert a bitwise not,</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">  /// \p NegOne = G_CONSTANT -1</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">  /// \p Res = G_OR \p Op0, NegOne</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b"> 1271</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">buildNot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    <span class="keyword">auto</span> NegOne = <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(Dst.<a class="code hl_function" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">getLLTTy</a>(*<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>()), -1);</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_XOR, {Dst}, {Src0, NegOne});</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  }</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"></span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">  /// Build and insert \p Res = G_CTPOP \p Op0, \p Src0</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21"> 1277</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21">buildCTPOP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_CTPOP, {Dst}, {Src0});</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  }</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"></span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">  /// Build and insert \p Res = G_CTLZ \p Op0, \p Src0</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e"> 1282</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e">buildCTLZ</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_CTLZ, {Dst}, {Src0});</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  }</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"></span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">  /// Build and insert \p Res = G_CTLZ_ZERO_UNDEF \p Op0, \p Src0</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be"> 1287</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be">buildCTLZ_ZERO_UNDEF</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_CTLZ_ZERO_UNDEF, {Dst}, {Src0});</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  }</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"></span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">  /// Build and insert \p Res = G_CTTZ \p Op0, \p Src0</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68"> 1292</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68">buildCTTZ</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_CTTZ, {Dst}, {Src0});</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  }</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"></span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">  /// Build and insert \p Res = G_CTTZ_ZERO_UNDEF \p Op0, \p Src0</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5"> 1297</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5">buildCTTZ_ZERO_UNDEF</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_CTTZ_ZERO_UNDEF, {Dst}, {Src0});</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  }</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"></span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">  /// Build and insert \p Res = G_FADD \p Op0, \p Op1</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad6eafea39be32a8fcf0fb6769d3ef697"> 1302</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad6eafea39be32a8fcf0fb6769d3ef697">buildFAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FADD, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  }</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"></span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">  /// Build and insert \p Res = G_FSUB \p Op0, \p Op1</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72"> 1308</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">buildFSub</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FSUB, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  }</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"></span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">  /// Build and insert \p Res = G_FMA \p Op0, \p Op1, \p Op2</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a612595054dd1872aa380a59475135fa6"> 1314</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a612595054dd1872aa380a59475135fa6">buildFMA</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src2) {</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FMA, {Dst}, {Src0, Src1, Src2});</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  }</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"></span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">  /// Build and insert \p Res = G_FNEG \p Op0</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a2d1722f3eb6ae3749edc4393e8e9fe13"> 1320</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a2d1722f3eb6ae3749edc4393e8e9fe13">buildFNeg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FNEG, {Dst}, {Src0});</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  }</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"></span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">  /// Build and insert \p Res = G_FABS \p Op0</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa3a97f870700daaca496c9b2e62f7cf9"> 1325</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aa3a97f870700daaca496c9b2e62f7cf9">buildFAbs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FABS, {Dst}, {Src0});</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  }</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"></span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">  /// Build and insert \p Dst = G_FCANONICALIZE \p Src0</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486"> 1330</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486">buildFCanonicalize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>                                         <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>) {</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FCANONICALIZE, {Dst}, {Src0}, Flags);</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  }</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"></span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">  /// Build and insert \p Res = G_FCOPYSIGN \p Op0, \p Op1</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1"> 1336</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">buildFCopysign</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FCOPYSIGN, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  }</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"></span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">  /// Build and insert \p Res = G_UITOFP \p Src0</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195"> 1342</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">buildUITOFP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_UITOFP, {Dst}, {Src0});</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  }</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"></span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">  /// Build and insert \p Res = G_SITOFP \p Src0</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9"> 1347</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">buildSITOFP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SITOFP, {Dst}, {Src0});</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  }</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"></span> </div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">  /// Build and insert \p Res = G_FPTOUI \p Src0</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213"> 1352</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213">buildFPTOUI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FPTOUI, {Dst}, {Src0});</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  }</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"></span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">  /// Build and insert \p Res = G_FPTOSI \p Src0</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151"> 1357</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151">buildFPTOSI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_FPTOSI, {Dst}, {Src0});</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  }</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"></span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">  /// Build and insert \p Res = G_SMIN \p Op0, \p Op1</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47"> 1362</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47">buildSMin</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SMIN, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  }</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"></span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">  /// Build and insert \p Res = G_SMAX \p Op0, \p Op1</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2"> 1368</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2">buildSMax</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SMAX, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  }</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"></span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">  /// Build and insert \p Res = G_UMIN \p Op0, \p Op1</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643"> 1374</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643">buildUMin</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_UMIN, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  }</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment"></span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">  /// Build and insert \p Res = G_UMAX \p Op0, \p Op1</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54"> 1380</a></span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54">buildUMax</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_UMAX, {Dst}, {Src0, Src1});</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  }</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"></span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">  /// Build and insert \p Res = G_JUMP_TABLE \p JTI</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">  /// G_JUMP_TABLE sets \p Res to the address of the jump table specified by</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">  /// the jump table index \p JTI.</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a1e0ff1c3970daea3b6b33a07f4ad839e">buildJumpTable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <span class="keywordtype">unsigned</span> JTI);</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;DstOp&gt;</a> DstOps,</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>                                         <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SrcOp&gt;</a> SrcOps,</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>                                         <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>);</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>};</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span> </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>} <span class="comment">// End namespace llvm.</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCSEInfo_8h_html"><div class="ttname"><a href="CSEInfo_8h.html">CSEInfo.h</a></div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aDebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00684">APFloat.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockAddress_html"><div class="ttname"><a href="classllvm_1_1BlockAddress.html">llvm::BlockAddress</a></div><div class="ttdoc">The address of a basic block.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00839">Constants.h:839</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html"><div class="ttname"><a href="classllvm_1_1DstOp.html">llvm::DstOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00059">MachineIRBuilder.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a1807fa09121892969d9a8987c0c0e573"><div class="ttname"><a href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(unsigned R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00068">MachineIRBuilder.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a26db21697dfb802939d62f71f4557d12"><div class="ttname"><a href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(Register R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00069">MachineIRBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a45141d649d02a2ed17b51b5419ee884d"><div class="ttname"><a href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">llvm::DstOp::addDefToMIB</a></div><div class="ttdeci">void addDefToMIB(MachineRegisterInfo &amp;MRI, MachineInstrBuilder &amp;MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00074">MachineIRBuilder.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a49a5649c0de9dee3dacbab3019872923"><div class="ttname"><a href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">llvm::DstOp::getLLTTy</a></div><div class="ttdeci">LLT getLLTTy(const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00088">MachineIRBuilder.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a69a4084bcc4ac919ff716ea93e0fa9c8"><div class="ttname"><a href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">llvm::DstOp::LLTTy</a></div><div class="ttdeci">LLT LLTTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00061">MachineIRBuilder.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a732f86a0e23a9a893ca2a2494a10756f"><div class="ttname"><a href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">llvm::DstOp::DstType</a></div><div class="ttdeci">DstType</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00067">MachineIRBuilder.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f"><div class="ttname"><a href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756fa4f6880b78f7d19b441ef9f249508ca0f">llvm::DstOp::DstType::Ty_LLT</a></div><div class="ttdeci">@ Ty_LLT</div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680"><div class="ttname"><a href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756faba90cf184fd0f4eddf476f0f1a18a680">llvm::DstOp::DstType::Ty_Reg</a></div><div class="ttdeci">@ Ty_Reg</div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d"><div class="ttname"><a href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756face1e43edc23a56a394a29f3aa6cc781d">llvm::DstOp::DstType::Ty_RC</a></div><div class="ttdeci">@ Ty_RC</div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_a776a0f41b47f95d2aaebca0f3fe98689"><div class="ttname"><a href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00070">MachineIRBuilder.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_aa78f3ae890acfa055caae87c80d47a47"><div class="ttname"><a href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">llvm::DstOp::getDstOpKind</a></div><div class="ttdeci">DstType getDstOpKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00114">MachineIRBuilder.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_aa8815e7112c1f6b325544e9da658c338"><div class="ttname"><a href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">llvm::DstOp::RC</a></div><div class="ttdeci">const TargetRegisterClass * RC</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00063">MachineIRBuilder.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_aae9af24b12caa2fa81fd3e50626a82a2"><div class="ttname"><a href="classllvm_1_1DstOp.html#aae9af24b12caa2fa81fd3e50626a82a2">llvm::DstOp::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00105">MachineIRBuilder.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_ab8bb316ab259008b80eb865ab1526f01"><div class="ttname"><a href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const TargetRegisterClass *TRC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00072">MachineIRBuilder.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_ad5f891a5d9822c7aab1b8bb0190a522f"><div class="ttname"><a href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">llvm::DstOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00100">MachineIRBuilder.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_ae49f762ec7298af84ade80bf54d43e26"><div class="ttname"><a href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const LLT &amp;T)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00071">MachineIRBuilder.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1DstOp_html_aedd879b719451232adfe0aa88f8a5d98"><div class="ttname"><a href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">llvm::DstOp::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00062">MachineIRBuilder.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1FlagsOp_html"><div class="ttname"><a href="classllvm_1_1FlagsOp.html">llvm::FlagsOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00187">MachineIRBuilder.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1FlagsOp_html_a0e59ff912c4d6977cfaa703165b1a485"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#a0e59ff912c4d6977cfaa703165b1a485">llvm::FlagsOp::getFlags</a></div><div class="ttdeci">Optional&lt; unsigned &gt; getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00193">MachineIRBuilder.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1FlagsOp_html_aee84dcf948267e3b5dd0c7af7cdc1730"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">llvm::FlagsOp::FlagsOp</a></div><div class="ttdeci">FlagsOp(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00191">MachineIRBuilder.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1FlagsOp_html_af7233fbab7fb0a799430ad266bcebc0c"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">llvm::FlagsOp::FlagsOp</a></div><div class="ttdeci">FlagsOp()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00192">MachineIRBuilder.h:192</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelCSEInfo_html"><div class="ttname"><a href="classllvm_1_1GISelCSEInfo.html">llvm::GISelCSEInfo</a></div><div class="ttdoc">The CSE Analysis object.</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8h_source.html#l00071">CSEInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00863">Metadata.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00199">MachineIRBuilder.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a03241215374b8ba88272333652a4a151"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151">llvm::MachineIRBuilder::buildFPTOSI</a></div><div class="ttdeci">MachineInstrBuilder buildFPTOSI(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FPTOSI Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01357">MachineIRBuilder.h:1357</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a03752c43b6a65fb98c54b17c1510660d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">llvm::MachineIRBuilder::buildLShr</a></div><div class="ttdeci">MachineInstrBuilder buildLShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01219">MachineIRBuilder.h:1219</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00083">MachineIRBuilder.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0a35bae390b9e7d83ce0ef35512da4ce"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0a35bae390b9e7d83ce0ef35512da4ce">llvm::MachineIRBuilder::buildAtomicRMWXor</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWXor(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00837">MachineIRBuilder.cpp:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0ac2ceaa32ba0511bb9e14e6edfbc329"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0ac2ceaa32ba0511bb9e14e6edfbc329">llvm::MachineIRBuilder::buildGlobalValue</a></div><div class="ttdeci">MachineInstrBuilder buildGlobalValue(const DstOp &amp;Res, const GlobalValue *GV)</div><div class="ttdoc">Build and insert Res = G_GLOBAL_VALUE GV.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00172">MachineIRBuilder.cpp:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0ae44597e21d583e46c8bdfa52e56fa3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0ae44597e21d583e46c8bdfa52e56fa3">llvm::MachineIRBuilder::buildBr</a></div><div class="ttdeci">MachineInstrBuilder buildBr(MachineBasicBlock &amp;Dest)</div><div class="ttdoc">Build and insert G_BR Dest.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00246">MachineIRBuilder.cpp:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0e8dc93a8e1664c946eca6f60140ea29"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0e8dc93a8e1664c946eca6f60140ea29">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">const MachineFunction &amp; getMF() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00236">MachineIRBuilder.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00561">MachineIRBuilder.cpp:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a15bf99a5e58931f430d7ac6ff44b6cdf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">llvm::MachineIRBuilder::buildAdd</a></div><div class="ttdeci">MachineInstrBuilder buildAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_ADD Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01162">MachineIRBuilder.h:1162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a16532d0d8fb47080714810131b45b75b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">llvm::MachineIRBuilder::buildNot</a></div><div class="ttdeci">MachineInstrBuilder buildNot(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert a bitwise not, NegOne = G_CONSTANT -1 Res = G_OR Op0, NegOne.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01271">MachineIRBuilder.h:1271</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1949c077b8ef379d773e7be99bec6f8a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1949c077b8ef379d773e7be99bec6f8a">llvm::MachineIRBuilder::recordInsertion</a></div><div class="ttdeci">void recordInsertion(MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00059">MachineIRBuilder.cpp:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1c1ac6707657ae4a0b6509e7857c1c68"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68">llvm::MachineIRBuilder::buildCTTZ</a></div><div class="ttdeci">MachineInstrBuilder buildCTTZ(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTTZ Op0, Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01292">MachineIRBuilder.h:1292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1c9f7862be40509888ddd3febc051c85"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1c9f7862be40509888ddd3febc051c85">llvm::MachineIRBuilder::~MachineIRBuilder</a></div><div class="ttdeci">virtual ~MachineIRBuilder()=default</div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1e0ff1c3970daea3b6b33a07f4ad839e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e0ff1c3970daea3b6b33a07f4ad839e">llvm::MachineIRBuilder::buildJumpTable</a></div><div class="ttdeci">MachineInstrBuilder buildJumpTable(const LLT PtrTy, unsigned JTI)</div><div class="ttdoc">Build and insert Res = G_JUMP_TABLE JTI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00185">MachineIRBuilder.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1e5b88856596e413494661b5fae9fc39"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e5b88856596e413494661b5fae9fc39">llvm::MachineIRBuilder::buildBoolExt</a></div><div class="ttdeci">MachineInstrBuilder buildBoolExt(const DstOp &amp;Res, const SrcOp &amp;Op, bool IsFP)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00429">MachineIRBuilder.cpp:429</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a1e9e055fc19307bc3c7c1be6ccd36812"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">llvm::MachineIRBuilder::buildUnmerge</a></div><div class="ttdeci">MachineInstrBuilder buildUnmerge(ArrayRef&lt; LLT &gt; Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res0, ... = G_UNMERGE_VALUES Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00575">MachineIRBuilder.cpp:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a21f358f36e1ae7fc91568266264f760e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a21f358f36e1ae7fc91568266264f760e">llvm::MachineIRBuilder::buildFence</a></div><div class="ttdeci">MachineInstrBuilder buildFence(unsigned Ordering, unsigned Scope)</div><div class="ttdoc">Build and insert G_FENCE Ordering, Scope.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00868">MachineIRBuilder.cpp:868</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a25352371c64f8746170df411d8929e2a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a25352371c64f8746170df411d8929e2a">llvm::MachineIRBuilder::buildAtomicRMWAnd</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWAnd(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00818">MachineIRBuilder.cpp:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a2a885e28d6a7936c7442d063aea666f6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2a885e28d6a7936c7442d063aea666f6">llvm::MachineIRBuilder::getCSEInfo</a></div><div class="ttdeci">GISelCSEInfo * getCSEInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00266">MachineIRBuilder.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a2b30a926e1f570bd8d152069fd6a5f61"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2b30a926e1f570bd8d152069fd6a5f61">llvm::MachineIRBuilder::buildFCmp</a></div><div class="ttdeci">MachineInstrBuilder buildFCmp(CmpInst::Predicate Pred, const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert a Res = G_FCMP PredOp0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00697">MachineIRBuilder.cpp:697</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a2c003dfc5b9bf2d8caa989ee52b3ee1b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2c003dfc5b9bf2d8caa989ee52b3ee1b">llvm::MachineIRBuilder::buildAtomicRMWMin</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWMin(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00849">MachineIRBuilder.cpp:849</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a2d1722f3eb6ae3749edc4393e8e9fe13"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2d1722f3eb6ae3749edc4393e8e9fe13">llvm::MachineIRBuilder::buildFNeg</a></div><div class="ttdeci">MachineInstrBuilder buildFNeg(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FNEG Op0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01320">MachineIRBuilder.h:1320</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a2f52fec4aa17c3066db14a8d4717469d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">llvm::MachineIRBuilder::buildExtract</a></div><div class="ttdeci">MachineInstrBuilder buildExtract(const DstOp &amp;Res, const SrcOp &amp;Src, uint64_t Index)</div><div class="ttdoc">Build and insert Res0, ... = G_EXTRACT Src, Idx0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00495">MachineIRBuilder.cpp:495</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a33eb6083767372c564ea4bcf6c06eaf1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">llvm::MachineIRBuilder::buildAnd</a></div><div class="ttdeci">MachineInstrBuilder buildAnd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_AND Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01242">MachineIRBuilder.h:1242</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a33f1a3699cda99bd2c1d11a8138116bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">llvm::MachineIRBuilder::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Set the insertion point to the end of MBB.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00036">MachineIRBuilder.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a34554bbf9cf7577f166fb01533dcd775"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">llvm::MachineIRBuilder::buildICmp</a></div><div class="ttdeci">MachineInstrBuilder buildICmp(CmpInst::Predicate Pred, const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert a Res = G_ICMP Pred, Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00690">MachineIRBuilder.cpp:690</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a3493ece271aff0f2c3d162494e3fcc81"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a3493ece271aff0f2c3d162494e3fcc81">llvm::MachineIRBuilder::buildCast</a></div><div class="ttdeci">MachineInstrBuilder buildCast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert an appropriate cast between two registers of equal size.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00475">MachineIRBuilder.cpp:475</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a35384c47e5ca9690216b1aa8fed5a8c9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a35384c47e5ca9690216b1aa8fed5a8c9">llvm::MachineIRBuilder::getTII</a></div><div class="ttdeci">const TargetInstrInfo &amp; getTII()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00225">MachineIRBuilder.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a37b11e193190795f9e0978f79faf6912"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a37b11e193190795f9e0978f79faf6912">llvm::MachineIRBuilder::buildAtomicRMWNand</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWNand(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00824">MachineIRBuilder.cpp:824</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a3bb6c93f088c2df4bcb58e6f677e1213"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213">llvm::MachineIRBuilder::buildFPTOUI</a></div><div class="ttdeci">MachineInstrBuilder buildFPTOUI(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FPTOUI Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01352">MachineIRBuilder.h:1352</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a40c85353b0cd7cfdc7d8f8b364758c15"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a40c85353b0cd7cfdc7d8f8b364758c15">llvm::MachineIRBuilder::buildAnyExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExtOrTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Res = COPY Op depending on the differing sizes of Res and Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00470">MachineIRBuilder.cpp:470</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a4201fa4724da873758c296dca1f0dac4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a4201fa4724da873758c296dca1f0dac4">llvm::MachineIRBuilder::setChangeObserver</a></div><div class="ttdeci">void setChangeObserver(GISelChangeObserver &amp;Observer)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00064">MachineIRBuilder.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a42427e969917da5da61fadd006fed326"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a42427e969917da5da61fadd006fed326">llvm::MachineIRBuilder::buildSExt</a></div><div class="ttdeci">MachineInstrBuilder buildSExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_SEXT Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00407">MachineIRBuilder.cpp:407</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a430daa77692b7b25f93a72d83e51964f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">llvm::MachineIRBuilder::getInsertPt</a></div><div class="ttdeci">MachineBasicBlock::iterator getInsertPt()</div><div class="ttdoc">Current insertion point for new instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00270">MachineIRBuilder.h:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a437e7190e38ee7e10daee0f4909d5066"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a437e7190e38ee7e10daee0f4909d5066">llvm::MachineIRBuilder::buildSExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildSExtOrTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_SEXT Op, Res = G_TRUNC Op, or Res = COPY Op depending on the differing sizes...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00460">MachineIRBuilder.cpp:460</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a43996e007e5f64c065eb4dfd453d2a2d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">llvm::MachineIRBuilder::buildInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInsert(Register Res, Register Src, Register Op, unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00638">MachineIRBuilder.cpp:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a45d69c513b418e45431321ca42c8cf3f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a45d69c513b418e45431321ca42c8cf3f">llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicCmpXchgWithSuccess(Register OldValRes, Register SuccessRes, Register Addr, Register CmpVal, Register NewVal, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; = G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00725">MachineIRBuilder.cpp:725</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a46cfa445be514255440f986c4b7b496f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">llvm::MachineIRBuilder::buildConcatVectors</a></div><div class="ttdeci">MachineInstrBuilder buildConcatVectors(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_CONCAT_VECTORS Op0, ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00630">MachineIRBuilder.cpp:630</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a46e43325cef6f0b2507d4c541847ed72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">llvm::MachineIRBuilder::buildShl</a></div><div class="ttdeci">MachineInstrBuilder buildShl(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01213">MachineIRBuilder.h:1213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a4fe52c440f33a8895fb01730017de4be"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be">llvm::MachineIRBuilder::buildCTLZ_ZERO_UNDEF</a></div><div class="ttdeci">MachineInstrBuilder buildCTLZ_ZERO_UNDEF(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTLZ_ZERO_UNDEF Op0, Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01287">MachineIRBuilder.h:1287</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a51b29463fc6674832a9a422ede618d34"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">llvm::MachineIRBuilder::buildSub</a></div><div class="ttdeci">MachineInstrBuilder buildSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_SUB Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01179">MachineIRBuilder.h:1179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a5a76abb6dd3946ca5c9cd6e8f341d63c"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a5a76abb6dd3946ca5c9cd6e8f341d63c">llvm::MachineIRBuilder::buildIndirectDbgValue</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectDbgValue(Register Reg, const MDNode *Variable, const MDNode *Expr)</div><div class="ttdoc">Build and insert a DBG_VALUE instruction expressing the fact that the associated Variable lives in me...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00103">MachineIRBuilder.cpp:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a5aafc4bc2c28b6cb5d9aeb319b186d11"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a5aafc4bc2c28b6cb5d9aeb319b186d11">llvm::MachineIRBuilder::getBoolExtOp</a></div><div class="ttdeci">unsigned getBoolExtOp(bool IsVec, bool IsFP) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00417">MachineIRBuilder.cpp:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a5fc31f69cb8aa379a0980ae5dce016bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a5fc31f69cb8aa379a0980ae5dce016bb">llvm::MachineIRBuilder::buildAtomicRMWUmax</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWUmax(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00855">MachineIRBuilder.cpp:855</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a60609bd46d38414e2c9e2334f9740727"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">llvm::MachineIRBuilder::buildBuildVector</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVector(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR Op0, ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00604">MachineIRBuilder.cpp:604</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a612595054dd1872aa380a59475135fa6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a612595054dd1872aa380a59475135fa6">llvm::MachineIRBuilder::buildFMA</a></div><div class="ttdeci">MachineInstrBuilder buildFMA(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, const SrcOp &amp;Src2)</div><div class="ttdoc">Build and insert Res = G_FMA Op0, Op1, Op2.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01314">MachineIRBuilder.h:1314</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a64281a7bb43b21e68dc6ffc0bd0f4f4f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a64281a7bb43b21e68dc6ffc0bd0f4f4f">llvm::MachineIRBuilder::materializeGEP</a></div><div class="ttdeci">Optional&lt; MachineInstrBuilder &gt; materializeGEP(Register &amp;Res, Register Op0, const LLT &amp;ValueTy, uint64_t Value)</div><div class="ttdoc">Materialize and insert Res = G_GEP Op0, (G_CONSTANT Value)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00218">MachineIRBuilder.cpp:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a6a31c8e33dcb4c2c60d965227c227e8e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e">llvm::MachineIRBuilder::buildCTLZ</a></div><div class="ttdeci">MachineInstrBuilder buildCTLZ(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTLZ Op0, Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01282">MachineIRBuilder.h:1282</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a6a42ee731fc4e33eab8c5d6f76f8d8b2"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2">llvm::MachineIRBuilder::buildSMax</a></div><div class="ttdeci">MachineInstrBuilder buildSMax(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_SMAX Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01368">MachineIRBuilder.h:1368</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a6ab34a535b1441b48a0ede2c2aa6fb98"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6ab34a535b1441b48a0ede2c2aa6fb98">llvm::MachineIRBuilder::buildConstDbgValue</a></div><div class="ttdeci">MachineInstrBuilder buildConstDbgValue(const Constant &amp;C, const MDNode *Variable, const MDNode *Expr)</div><div class="ttdoc">Build and insert a DBG_VALUE instructions specifying that Variable is given by C (suitably modified b...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00130">MachineIRBuilder.cpp:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a6b01691846ce3615fea6bbac57d70486"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486">llvm::MachineIRBuilder::buildFCanonicalize</a></div><div class="ttdeci">MachineInstrBuilder buildFCanonicalize(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Dst = G_FCANONICALIZE Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01330">MachineIRBuilder.h:1330</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a6f83c9e5f3feb29093b604dbfadb59f5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6f83c9e5f3feb29093b604dbfadb59f5">llvm::MachineIRBuilder::buildSelect</a></div><div class="ttdeci">MachineInstrBuilder buildSelect(const DstOp &amp;Res, const SrcOp &amp;Tst, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert a Res = G_SELECT Tst, Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00705">MachineIRBuilder.cpp:705</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a70acffa11485708727d21380f7b784d0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00051">MachineIRBuilder.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7336e3815d2fdc6dec4d59d47db6b5b9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7336e3815d2fdc6dec4d59d47db6b5b9">llvm::MachineIRBuilder::getCSEInfo</a></div><div class="ttdeci">const GISelCSEInfo * getCSEInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00267">MachineIRBuilder.h:267</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7835e6cd3f1b340d3bb617304038d744"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">llvm::MachineIRBuilder::buildExtractVectorElement</a></div><div class="ttdeci">MachineInstrBuilder buildExtractVectorElement(const DstOp &amp;Res, const SrcOp &amp;Val, const SrcOp &amp;Idx)</div><div class="ttdoc">Build and insert Res = G_EXTRACT_VECTOR_ELT Val, Idx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00720">MachineIRBuilder.cpp:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7ac5295bdfdd480a2c66ee54273ebe21"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7ac5295bdfdd480a2c66ee54273ebe21">llvm::MachineIRBuilder::buildZExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildZExtOrTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ZEXT Op, Res = G_TRUNC Op, or Res = COPY Op depending on the differing sizes...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00465">MachineIRBuilder.cpp:465</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7acf8a5ebb4b351a451a2d63faf13294"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7acf8a5ebb4b351a451a2d63faf13294">llvm::MachineIRBuilder::buildBuildVectorTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVectorTrunc(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR_TRUNC Op0, ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00620">MachineIRBuilder.cpp:620</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7be5d9bbd5832221068ae6c93cf24d51"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7be5d9bbd5832221068ae6c93cf24d51">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">MachineBasicBlock &amp; getMBB()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00261">MachineIRBuilder.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7c783f32e30c9235a93f74e348f347cd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">llvm::MachineIRBuilder::buildAShr</a></div><div class="ttdeci">MachineInstrBuilder buildAShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01225">MachineIRBuilder.h:1225</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7d5d8e859928cc003454a2ba18372a71"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00217">MachineIRBuilder.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a7f0631599c37535974448b6bf180dad1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">llvm::MachineIRBuilder::buildMerge</a></div><div class="ttdeci">MachineInstrBuilder buildMerge(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_MERGE_VALUES Op0, ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00565">MachineIRBuilder.cpp:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a80194aed09e8b4c04c228940ff2a56a5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5">llvm::MachineIRBuilder::buildCTTZ_ZERO_UNDEF</a></div><div class="ttdeci">MachineInstrBuilder buildCTTZ_ZERO_UNDEF(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTTZ_ZERO_UNDEF Op0, Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01297">MachineIRBuilder.h:1297</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a81a7959d3e7f624343ecdf6905e251dd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">llvm::MachineIRBuilder::buildFConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildFConstant(const DstOp &amp;Res, const ConstantFP &amp;Val)</div><div class="ttdoc">Build and insert Res = G_FCONSTANT Val.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00299">MachineIRBuilder.cpp:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8485c7dc6f3990775428142eaf790552"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8485c7dc6f3990775428142eaf790552">llvm::MachineIRBuilder::validateTruncExt</a></div><div class="ttdeci">void validateTruncExt(const LLT &amp;Dst, const LLT &amp;Src, bool IsExtend)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00883">MachineIRBuilder.cpp:883</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a86e0c21f3e1e706b8d26733726c76195"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">llvm::MachineIRBuilder::buildUITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildUITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_UITOFP Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01342">MachineIRBuilder.h:1342</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a87a7405685118d45876c996318829ceb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">llvm::MachineIRBuilder::buildStore</a></div><div class="ttdeci">MachineInstrBuilder buildStore(const SrcOp &amp;Val, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert G_STORE Val, Addr, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00373">MachineIRBuilder.cpp:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a88190934da12b06d425f54c2d0b2f04a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a88190934da12b06d425f54c2d0b2f04a">llvm::MachineIRBuilder::buildSequence</a></div><div class="ttdeci">void buildSequence(Register Res, ArrayRef&lt; Register &gt; Ops, ArrayRef&lt; uint64_t &gt; Indices)</div><div class="ttdoc">Build and insert instructions to put Ops together at the specified p Indices to form a larger registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00520">MachineIRBuilder.cpp:520</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a88bfee6694db03e525171fc9eb98b13d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a88bfee6694db03e525171fc9eb98b13d">llvm::MachineIRBuilder::buildAtomicCmpXchg</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicCmpXchg(Register OldValRes, Register Addr, Register CmpVal, Register NewVal, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00753">MachineIRBuilder.cpp:753</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8c0db0c02bedbc26aba0fe9ebc77fff9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">llvm::MachineIRBuilder::buildSITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildSITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_SITOFP Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01347">MachineIRBuilder.h:1347</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a92664cdbeb0b24030809439993ac271d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">llvm::MachineIRBuilder::buildFrameIndex</a></div><div class="ttdeci">MachineInstrBuilder buildFrameIndex(const DstOp &amp;Res, int Idx)</div><div class="ttdoc">Build and insert Res = G_FRAME_INDEX Idx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00163">MachineIRBuilder.cpp:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a92bad84c9e323ab0a96d8d8bbb22d149"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a92bad84c9e323ab0a96d8d8bbb22d149">llvm::MachineIRBuilder::buildDirectDbgValue</a></div><div class="ttdeci">MachineInstrBuilder buildDirectDbgValue(Register Reg, const MDNode *Variable, const MDNode *Expr)</div><div class="ttdoc">Build and insert a DBG_VALUE instruction expressing the fact that the associated Variable lives in Re...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00090">MachineIRBuilder.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a93ab05c4fb48bd5e87965bef6ec9ac2e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a93ab05c4fb48bd5e87965bef6ec9ac2e">llvm::MachineIRBuilder::getDL</a></div><div class="ttdeci">const DebugLoc &amp; getDL()</div><div class="ttdoc">Getter for DebugLoc.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00246">MachineIRBuilder.h:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a94a2451b7b4e853eb884be8d8e3c69d9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a94a2451b7b4e853eb884be8d8e3c69d9">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">const MachineRegisterInfo * getMRI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00250">MachineIRBuilder.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9607e5a365ae4ce30b73b802f590bb21"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21">llvm::MachineIRBuilder::buildCTPOP</a></div><div class="ttdeci">MachineInstrBuilder buildCTPOP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTPOP Op0, Src0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01277">MachineIRBuilder.h:1277</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a97ffa56276d72a7b72e8b35d399d78a3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a97ffa56276d72a7b72e8b35d399d78a3">llvm::MachineIRBuilder::buildAtomicRMWUmin</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWUmin(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00861">MachineIRBuilder.cpp:861</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9aa24fb2f8a99f38d72aea926d0a27ea"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9aa24fb2f8a99f38d72aea926d0a27ea">llvm::MachineIRBuilder::validateShiftOp</a></div><div class="ttdeci">void validateShiftOp(const LLT &amp;Res, const LLT &amp;Op0, const LLT &amp;Op1)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00197">MachineIRBuilder.cpp:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9c983906f9c3c89cf8ab6b5ce081e48f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">llvm::MachineIRBuilder::buildZExt</a></div><div class="ttdeci">MachineInstrBuilder buildZExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ZEXT Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00412">MachineIRBuilder.cpp:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9ce57912f40447103238b0dd1a35aeae"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9ce57912f40447103238b0dd1a35aeae">llvm::MachineIRBuilder::buildUAdde</a></div><div class="ttdeci">MachineInstrBuilder buildUAdde(const DstOp &amp;Res, const DstOp &amp;CarryOut, const SrcOp &amp;Op0, const SrcOp &amp;Op1, const SrcOp &amp;CarryIn)</div><div class="ttdoc">Build and insert Res, CarryOut = G_UADDE Op0, Op1, CarryIn.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00393">MachineIRBuilder.cpp:393</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a9ec04f3692b9601036d2d4477c4c3749"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9ec04f3692b9601036d2d4477c4c3749">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00231">MachineIRBuilder.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aa03c7e0eb5346e000177cb95b910cc71"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00216">MachineIRBuilder.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aa048045615f06db86c3a4e317ed3a2b3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(const MachineIRBuilderState &amp;BState)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00223">MachineIRBuilder.h:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aa3a97f870700daaca496c9b2e62f7cf9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa3a97f870700daaca496c9b2e62f7cf9">llvm::MachineIRBuilder::buildFAbs</a></div><div class="ttdeci">MachineInstrBuilder buildFAbs(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FABS Op0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01325">MachineIRBuilder.h:1325</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aa70fb020a4383879dfc76733f28cc577"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa70fb020a4383879dfc76733f28cc577">llvm::MachineIRBuilder::buildUAddo</a></div><div class="ttdeci">MachineInstrBuilder buildUAddo(const DstOp &amp;Res, const DstOp &amp;CarryOut, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res, CarryOut = G_UADDO Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00386">MachineIRBuilder.cpp:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aabb0bee84fb8bd414de2b16d8ca42e61"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aabb0bee84fb8bd414de2b16d8ca42e61">llvm::MachineIRBuilder::stopObservingChanges</a></div><div class="ttdeci">void stopObservingChanges()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00068">MachineIRBuilder.cpp:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aac1279cee7d66c2454030fa7f22dc3c5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aac1279cee7d66c2454030fa7f22dc3c5">llvm::MachineIRBuilder::buildBrCond</a></div><div class="ttdeci">MachineInstrBuilder buildBrCond(Register Tst, MachineBasicBlock &amp;Dest)</div><div class="ttdoc">Build and insert G_BRCOND Tst, Dest.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00346">MachineIRBuilder.cpp:346</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aad02a49b6c2f7c3c92a4ad7df5c4eb47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47">llvm::MachineIRBuilder::buildSMin</a></div><div class="ttdeci">MachineInstrBuilder buildSMin(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_SMIN Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01362">MachineIRBuilder.h:1362</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aadc416be0ccae999a06a3a9452bf8d37"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aadc416be0ccae999a06a3a9452bf8d37">llvm::MachineIRBuilder::buildDbgLabel</a></div><div class="ttdeci">MachineInstrBuilder buildDbgLabel(const MDNode *Label)</div><div class="ttdoc">Build and insert a DBG_LABEL instructions specifying that Label is given.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00154">MachineIRBuilder.cpp:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aaf1013659ccc9708197f76c0bd724936"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aaf1013659ccc9708197f76c0bd724936">llvm::MachineIRBuilder::buildBrJT</a></div><div class="ttdeci">MachineInstrBuilder buildBrJT(Register TablePtr, unsigned JTI, Register IndexReg)</div><div class="ttdoc">Build and insert G_BRJT TablePtr, JTI, IndexReg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00255">MachineIRBuilder.cpp:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aaf17939cfffb5294d783cb28f3d54b6e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e">llvm::MachineIRBuilder::buildUMulH</a></div><div class="ttdeci">MachineInstrBuilder buildUMulH(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01201">MachineIRBuilder.h:1201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab107810eccfb0e46e47348ea9ef8d0ed"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab107810eccfb0e46e47348ea9ef8d0ed">llvm::MachineIRBuilder::buildFIDbgValue</a></div><div class="ttdeci">MachineInstrBuilder buildFIDbgValue(int FI, const MDNode *Variable, const MDNode *Expr)</div><div class="ttdoc">Build and insert a DBG_VALUE instruction expressing the fact that the associated Variable lives in th...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00115">MachineIRBuilder.cpp:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab7abab8e86042ed8ac1136bf4f09fd42"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab7abab8e86042ed8ac1136bf4f09fd42">llvm::MachineIRBuilder::setCSEInfo</a></div><div class="ttdeci">void setCSEInfo(GISelCSEInfo *Info)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00049">MachineIRBuilder.cpp:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ab8da4d08f2c0875e9623bb712aa64303"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab8da4d08f2c0875e9623bb712aa64303">llvm::MachineIRBuilder::buildExtOrTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildExtOrTrunc(unsigned ExtOpc, const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = ExtOpc, Res = G_TRUNC Op, or Res = COPY Op depending on the differing sizes of...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00436">MachineIRBuilder.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_abb60c486a89a799e7fce06a7ea27d6fc"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#abb60c486a89a799e7fce06a7ea27d6fc">llvm::MachineIRBuilder::buildAtomicRMWSub</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWSub(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00812">MachineIRBuilder.cpp:812</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_abed68a6352bb86a6fdd3b6497b0fe9ca"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#abed68a6352bb86a6fdd3b6497b0fe9ca">llvm::MachineIRBuilder::validateBinaryOp</a></div><div class="ttdeci">void validateBinaryOp(const LLT &amp;Res, const LLT &amp;Op0, const LLT &amp;Op1)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00191">MachineIRBuilder.cpp:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac444a61cbfb8a46d48688a530e5defe1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">llvm::MachineIRBuilder::setDebugLoc</a></div><div class="ttdeci">void setDebugLoc(const DebugLoc &amp;DL)</div><div class="ttdoc">Set the debug location to DL for all the next build instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00299">MachineIRBuilder.h:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac6b47b51bfacb6c594a3c6b8472202c1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">llvm::MachineIRBuilder::buildFCopysign</a></div><div class="ttdeci">MachineInstrBuilder buildFCopysign(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FCOPYSIGN Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01336">MachineIRBuilder.h:1336</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac6b49f09ee0a287b676593cdef557720"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac6b49f09ee0a287b676593cdef557720">llvm::MachineIRBuilder::buildSplatVector</a></div><div class="ttdeci">MachineInstrBuilder buildSplatVector(const DstOp &amp;Res, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR with Src replicated to fill the number of elements.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00613">MachineIRBuilder.cpp:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac79b1872a1bb01984f7c9470a1bc7bc7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac79b1872a1bb01984f7c9470a1bc7bc7">llvm::MachineIRBuilder::buildAtomicRMWOr</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWOr(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00829">MachineIRBuilder.cpp:829</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac8f6c5b9180bd630c92e1126877d0b08"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac8f6c5b9180bd630c92e1126877d0b08">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00256">MachineIRBuilder.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aca31191486506a279715dd3bf677d75f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aca31191486506a279715dd3bf677d75f">llvm::MachineIRBuilder::buildInsertVectorElement</a></div><div class="ttdeci">MachineInstrBuilder buildInsertVectorElement(const DstOp &amp;Res, const SrcOp &amp;Val, const SrcOp &amp;Elt, const SrcOp &amp;Idx)</div><div class="ttdoc">Build and insert Res = G_INSERT_VECTOR_ELT Val, Elt, Idx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00714">MachineIRBuilder.cpp:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00402">MachineIRBuilder.cpp:402</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acaf57b895cd34253ab64b053aa5b992b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">llvm::MachineIRBuilder::buildIntrinsic</a></div><div class="ttdeci">MachineInstrBuilder buildIntrinsic(Intrinsic::ID ID, ArrayRef&lt; Register &gt; Res, bool HasSideEffects)</div><div class="ttdoc">Build and insert either a G_INTRINSIC (if HasSideEffects is false) or G_INTRINSIC_W_SIDE_EFFECTS inst...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00656">MachineIRBuilder.cpp:656</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acdf9ff6c539b6eb2c529c9fbc931ca06"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acdf9ff6c539b6eb2c529c9fbc931ca06">llvm::MachineIRBuilder::buildGEP</a></div><div class="ttdeci">MachineInstrBuilder buildGEP(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_GEP Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00203">MachineIRBuilder.cpp:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acea0cf497e7f6a165bbb4312b5c17b43"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43">llvm::MachineIRBuilder::buildSMulH</a></div><div class="ttdeci">MachineInstrBuilder buildSMulH(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01207">MachineIRBuilder.h:1207</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acf0f51041fbaaed06a39f2fe2686bb92"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">llvm::MachineIRBuilder::buildBitcast</a></div><div class="ttdeci">MachineInstrBuilder buildBitcast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Dst = G_BITCAST Src.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00493">MachineIRBuilder.h:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad373665a83bc40b8ede45b23532244d5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">llvm::MachineIRBuilder::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc()</div><div class="ttdoc">Get the current instruction's debug location.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00302">MachineIRBuilder.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad42e2ed93b33ca5a2c0b929a1441147e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">llvm::MachineIRBuilder::buildOr</a></div><div class="ttdeci">MachineInstrBuilder buildOr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_OR Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01257">MachineIRBuilder.h:1257</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad57555369f2dd451dd46e10cb3e4f1e9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">llvm::MachineIRBuilder::buildTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_TRUNC Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00680">MachineIRBuilder.cpp:680</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad662a74c60eeb99f6a24927479eda063"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad662a74c60eeb99f6a24927479eda063">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder()=default</div><div class="ttdoc">Some constructors for easy use.</div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad6eafea39be32a8fcf0fb6769d3ef697"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad6eafea39be32a8fcf0fb6769d3ef697">llvm::MachineIRBuilder::buildFAdd</a></div><div class="ttdeci">MachineInstrBuilder buildFAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FADD Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01302">MachineIRBuilder.h:1302</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad6f6303198198c46c29e56c166ad9c72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">llvm::MachineIRBuilder::buildFSub</a></div><div class="ttdeci">MachineInstrBuilder buildFSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FSUB Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01308">MachineIRBuilder.h:1308</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad7322f56c0659b8dc8e55567767b74d6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00249">MachineIRBuilder.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad774da71cf0e58cad3b2436fc229b132"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad774da71cf0e58cad3b2436fc229b132">llvm::MachineIRBuilder::buildAtomicRMWAdd</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWAdd(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00806">MachineIRBuilder.cpp:806</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_adc500b8cc6b22cec3d3cdc03234f23b9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#adc500b8cc6b22cec3d3cdc03234f23b9">llvm::MachineIRBuilder::getState</a></div><div class="ttdeci">MachineIRBuilderState &amp; getState()</div><div class="ttdoc">Getter for the State.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don't insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00078">MachineIRBuilder.cpp:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00266">MachineIRBuilder.cpp:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae3fffb81520a8565f580e56242ef3650"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae3fffb81520a8565f580e56242ef3650">llvm::MachineIRBuilder::buildPtrMask</a></div><div class="ttdeci">MachineInstrBuilder buildPtrMask(const DstOp &amp;Res, const SrcOp &amp;Op0, uint32_t NumBits)</div><div class="ttdoc">Build and insert Res = G_PTR_MASK Op0, NumBits.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00233">MachineIRBuilder.cpp:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae7e15853fc188dffb357d47c6081c4c4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">llvm::MachineIRBuilder::buildLoad</a></div><div class="ttdeci">MachineInstrBuilder buildLoad(const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = G_LOAD Addr, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00353">MachineIRBuilder.cpp:353</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae83cc330c36190cf8ee9618a28e9a300"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae83cc330c36190cf8ee9618a28e9a300">llvm::MachineIRBuilder::buildBlockAddress</a></div><div class="ttdeci">MachineInstrBuilder buildBlockAddress(Register Res, const BlockAddress *BA)</div><div class="ttdoc">Build and insert Res = G_BLOCK_ADDR BA.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00875">MachineIRBuilder.cpp:875</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aea9f7405f8585dc061b0d5acb0988af0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea9f7405f8585dc061b0d5acb0988af0">llvm::MachineIRBuilder::buildAtomicRMWMax</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWMax(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00843">MachineIRBuilder.cpp:843</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aeb6d0a9254bc3183046873436fc7c12e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aeb6d0a9254bc3183046873436fc7c12e">llvm::MachineIRBuilder::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00241">MachineIRBuilder.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aecd456e883bbb40a20c9fb52b332bbe3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aecd456e883bbb40a20c9fb52b332bbe3">llvm::MachineIRBuilder::buildAtomicRMW</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMW(unsigned Opcode, Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00777">MachineIRBuilder.cpp:777</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aecf67aca8d78d0136244799c4182e52f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aecf67aca8d78d0136244799c4182e52f">llvm::MachineIRBuilder::buildBrIndirect</a></div><div class="ttdeci">MachineInstrBuilder buildBrIndirect(Register Tgt)</div><div class="ttdoc">Build and insert G_BRINDIRECT Tgt.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00250">MachineIRBuilder.cpp:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aeede510b1aaac978daaba60dcc2817de"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aeede510b1aaac978daaba60dcc2817de">llvm::MachineIRBuilder::buildLoadInstr</a></div><div class="ttdeci">MachineInstrBuilder buildLoadInstr(unsigned Opcode, const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = &lt;opcode&gt; Addr, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00359">MachineIRBuilder.cpp:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af0d9669bbadd4d5e1d75c3c833c8d5ac"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af0d9669bbadd4d5e1d75c3c833c8d5ac">llvm::MachineIRBuilder::setMF</a></div><div class="ttdeci">void setMF(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00026">MachineIRBuilder.cpp:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af474773f09e4dbbc430d8d8df632e9fb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">llvm::MachineIRBuilder::buildXor</a></div><div class="ttdeci">MachineInstrBuilder buildXor(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_XOR Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01263">MachineIRBuilder.h:1263</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af5df6737579f8493e9dbf21b3e042daa"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af5df6737579f8493e9dbf21b3e042daa">llvm::MachineIRBuilder::buildAtomicRMWXchg</a></div><div class="ttdeci">MachineInstrBuilder buildAtomicRMWXchg(Register OldValRes, Register Addr, Register Val, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00800">MachineIRBuilder.cpp:800</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00271">MachineIRBuilder.cpp:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af9ac32566a3d7b10a68fac371f15f643"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643">llvm::MachineIRBuilder::buildUMin</a></div><div class="ttdeci">MachineInstrBuilder buildUMin(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_UMIN Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01374">MachineIRBuilder.h:1374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afa71cc98bc9e92c2119ac3697e0c532b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afa71cc98bc9e92c2119ac3697e0c532b">llvm::MachineIRBuilder::buildFPTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildFPTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_FPTRUNC Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00685">MachineIRBuilder.cpp:685</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afae1758b4922383832826f8382b0ab54"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54">llvm::MachineIRBuilder::buildUMax</a></div><div class="ttdeci">MachineInstrBuilder buildUMax(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_UMAX Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01380">MachineIRBuilder.h:1380</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afbe8350f00353301454a845e802c3967"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afbe8350f00353301454a845e802c3967">llvm::MachineIRBuilder::validateSelectOp</a></div><div class="ttdeci">void validateSelectOp(const LLT &amp;ResTy, const LLT &amp;TstTy, const LLT &amp;Op0Ty, const LLT &amp;Op1Ty)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00902">MachineIRBuilder.cpp:902</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afd3920e024c9e79df5fd07b03c64d314"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">llvm::MachineIRBuilder::buildPtrToInt</a></div><div class="ttdeci">MachineInstrBuilder buildPtrToInt(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert a G_PTRTOINT instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00488">MachineIRBuilder.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afe01ff5021b27de46ea7d862ac81dde6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">llvm::MachineIRBuilder::buildMul</a></div><div class="ttdeci">MachineInstrBuilder buildMul(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_MUL Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01195">MachineIRBuilder.h:1195</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a3b0f019566986d3aa4354efd254b7f0c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(unsigned RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a62388b0a897b786dc5ea232c7b926bff"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(unsigned RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6d40d83c14042582354b5d875ed7f2d8"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6d40d83c14042582354b5d875ed7f2d8">llvm::MachineInstrBuilder::addPredicate</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addPredicate(CmpInst::Predicate Pred) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00248">MachineInstrBuilder.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00215">Optional.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a0173b34b2346b5bfdfb06974b064c857"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">llvm::SrcOp::SrcType</a></div><div class="ttdeci">SrcType</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00128">MachineIRBuilder.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a1352e1646112ffafb502c772e62c4ebf">llvm::SrcOp::SrcType::Ty_MIB</a></div><div class="ttdeci">@ Ty_MIB</div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">llvm::SrcOp::SrcType::Ty_Predicate</a></div><div class="ttdeci">@ Ty_Predicate</div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857aba90cf184fd0f4eddf476f0f1a18a680">llvm::SrcOp::SrcType::Ty_Reg</a></div><div class="ttdeci">@ Ty_Reg</div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a28ae122c8e0e4e469b53f823a1164175"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00131">MachineIRBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a5473011c1eb76a579bebf6313df5a70b"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const CmpInst::Predicate P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00132">MachineIRBuilder.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a6dd8d667de3ee1caae80ea2f47b5ee3d"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">llvm::SrcOp::SrcMIB</a></div><div class="ttdeci">MachineInstrBuilder SrcMIB</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00122">MachineIRBuilder.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a7d76542b7eea45464c3b891c8921b9c8"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">llvm::SrcOp::getPredicate</a></div><div class="ttdeci">CmpInst::Predicate getPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00172">MachineIRBuilder.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a83ee9b6cd91527c0ea1464be0f230ded"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">llvm::SrcOp::getSrcOpKind</a></div><div class="ttdeci">SrcType getSrcOpKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00181">MachineIRBuilder.h:181</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a8a4697e1dbfe5081dfac5a165f35afe4"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">llvm::SrcOp::Pred</a></div><div class="ttdeci">CmpInst::Predicate Pred</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00124">MachineIRBuilder.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a99215d9557990d1d976f28618ecd792a"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">llvm::SrcOp::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00123">MachineIRBuilder.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_a99fb11458708b57172b6b0df633fd4fc"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">llvm::SrcOp::getLLTTy</a></div><div class="ttdeci">LLT getLLTTy(const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00148">MachineIRBuilder.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ab6031fcd0b2c94eb19266aaebea9d13e"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00130">MachineIRBuilder.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_aba93d72255e1239b5209e416a1b7f199"><div class="ttname"><a href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">llvm::SrcOp::addSrcToMIB</a></div><div class="ttdeci">void addSrcToMIB(MachineInstrBuilder &amp;MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00134">MachineIRBuilder.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00160">MachineIRBuilder.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae684a1374d2f42a216669bfa033019ab"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(Register R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00129">MachineIRBuilder.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="allvm_2CodeGen_2GlobalISel_2Types_8h_html"><div class="ttname"><a href="llvm_2CodeGen_2GlobalISel_2Types_8h.html">Types.h</a></div><div class="ttdoc">This file describes high level types that are used by several passes or APIs involved in the GlobalIS...</div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a2bbee8c5fe6b399c136d84248090178b"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a2bbee8c5fe6b399c136d84248090178b">llvm::Intrinsic::ID</a></div><div class="ttdeci">ID</div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00036">Intrinsics.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html">llvm::MachineIRBuilderState</a></div><div class="ttdoc">Class which stores all the state required in a MachineIRBuilder.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00038">MachineIRBuilder.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a1b5e8a1956341f5b7eb70c2b4da10a03"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">llvm::MachineIRBuilderState::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdoc">MachineFunction under construction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00040">MachineIRBuilder.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a22bca15f501bbd41756ec6e175d1cde2"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">llvm::MachineIRBuilderState::MBB</a></div><div class="ttdeci">MachineBasicBlock * MBB</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00050">MachineIRBuilder.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a2abf68a06724188700320d207c6c3a4a"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">llvm::MachineIRBuilderState::DL</a></div><div class="ttdeci">DebugLoc DL</div><div class="ttdoc">Debug location to be set to any instruction we create.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00046">MachineIRBuilder.h:46</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a44ce3c7ed39d9a4f3072e41258421ad6"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">llvm::MachineIRBuilderState::CSEInfo</a></div><div class="ttdeci">GISelCSEInfo * CSEInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00056">MachineIRBuilder.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a53c35a262f71be148034d58b473cc554"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">llvm::MachineIRBuilderState::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Information used to access the description of the opcodes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00042">MachineIRBuilder.h:42</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a8e371cf023e81426e02011b58ea585a0"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">llvm::MachineIRBuilderState::II</a></div><div class="ttdeci">MachineBasicBlock::iterator II</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00051">MachineIRBuilder.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_a903ba97723ed5df6ada530eadcb58bea"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">llvm::MachineIRBuilderState::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdoc">Information used to verify types are consistent and to create virtual registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00044">MachineIRBuilder.h:44</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineIRBuilderState_html_aae1d1dcbebb0c064840dac63ef4250f7"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">llvm::MachineIRBuilderState::Observer</a></div><div class="ttdeci">GISelChangeObserver * Observer</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00054">MachineIRBuilder.h:54</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:20:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
