module counter
 #(parameter N=10)
(
	input clk,
	input rst,
	output [N-1:0] q_out,
	output reg valid
);

reg [N:0] q;
wire [N:0] q_plus;

always @(posedge clk, posedge rst) 
	begin 
		if (rst)
			begin
				q <=0;
				valid<=1'b1;
			end
		else 
			begin 	
				q <= q_plus;
				if(q >=2**N-1) 
				valid<=0;
			end 
			
	end		
				
assign q_plus = (valid==1) ? q+1 : q ;
assign q_out[N-1:0] =  (valid==1)? q[N-1:0] : 1'b0 ; 

endmodule 
