Meikang Qiu , Jiande Wu, Energy saving for memory with loop scheduling and prefetching, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Meikang Qiu , Lei Zhang , Edwin H.-M. Sha, ILP optimal scheduling for multi-module memory, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Tiantian Liu , Minming Li , Chun Jason Xue, Joint variable partitioning and bank selection instruction optimization on embedded systems with multiple memory banks, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Tiantian Liu , Yingchao Zhao , Chun Jason Xue , Minming Li, Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California
Chenchen Fu , Yingchao Zhao , Minming Li , Chun Jason Xue, Maximizing common idle time on multi-core processors with shared memory, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Chenchen Fu , Mengying Zhao , Chun Jason Xue , Alex Orailoglu, Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA
Minming Li , Tiantian Liu , Chun Jason Xue , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, Journal of Combinatorial Optimization, v.23 n.2, p.274-291, February  2012
Lei Zhang , Meikang Qiu , Edwin H. -M. Sha , Qingfeng Zhuge, Variable assignment and instruction scheduling for processor with multi-module memory, Microprocessors & Microsystems, v.35 n.3, p.308-317, May, 2011
Minming Li , Chun Jason Xue , Tiantian Liu , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, ACM SIGPLAN Notices, v.45 n.4, April 2010
K. Shyam , R. Govindarajan, An array allocation scheme for energy reduction in partitioned memory architectures, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Yuan Mengting , Chun Jason Xue , Chen Yong , Li Qing'an , Yingchao Zhao, Minimizing code size via page selection optimization on partitioned memory architectures, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Constantin Timm , Markus Görlich , Frank Weichert , Peter Marwedel , Heinrich Müller, Feedback-Based global instruction scheduling for GPGPU applications, Proceedings of the 12th international conference on Computational Science and Its Applications, June 18-21, 2012, Salvador de Bahia, Brazil
Tiantian Liu , Chun Jason Xue , Minming Li, Joint variable partitioning and bank selection instruction optimization for partitioned memory architectures, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.3, p.1-27, March 2013
Meng Wang , Yi Wang , Duo Liu , Zhiwei Qin , Zili Shao, Compiler-assisted leakage-aware loop scheduling for embedded VLIW DSP processors, Journal of Systems and Software, v.83 n.5, p.772-785, May, 2010
Meikang Qiu , Minyi Guo , Meiqin Liu , Chun Jason Xue , Laurence T. Yang , Edwin H. -M. Sha, Loop scheduling and bank type assignment for heterogeneous multi-bank memory, Journal of Parallel and Distributed Computing, v.69 n.6, p.546-558, June, 2009
Patrick A. La Fratta , Peter M. Kogge, Energy-efficient multithreading for a hierarchical heterogeneous multicore through locality-cognizant thread generation, Journal of Parallel and Distributed Computing, v.73 n.12, p.1551-1562, December, 2013
Meikang Qiu , Edwin H. -M. Sha , Meilin Liu , Man Lin , Shaoxiong Hua , Laurence T. Yang, Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP, Journal of Parallel and Distributed Computing, v.68 n.4, p.443-455, April, 2008
Sparsh Mittal, A survey of architectural techniques for DRAM power management, International Journal of High Performance Systems Architecture, v.4 n.2, p.110-119, December 2012
