//--------------------------------------------------
// M1 Scaling Down Control Port Register (Page 0)
//--------------------------------------------------
#define _P0_25_PT_00_V_SD_INIT_M1                                                                                       0x00
#define _P0_25_PT_01_V_SD_FACTOR_H_M1                                                                                   0x01
#define _P0_25_PT_02_V_SD_FACTOR_M_M1                                                                                   0x02
#define _P0_25_PT_03_V_SD_FACTOR_L_M1                                                                                   0x03
#define _P0_25_PT_04_H_SD_INIT_M1                                                                                       0x04
#define _P0_25_PT_05_H_SD_FACTOR_H_M1                                                                                   0x05
#define _P0_25_PT_06_H_SD_FACTOR_M_M1                                                                                   0x06
#define _P0_25_PT_07_H_SD_FACTOR_L_M1                                                                                   0x07
#define _P0_25_PT_08_H_SD_ACC_H_M1                                                                                      0x08
#define _P0_25_PT_09_H_SD_ACC_M_M1                                                                                      0x09
#define _P0_25_PT_0A_H_SD_ACC_WIDTH_H_M1                                                                                0x0A
#define _P0_25_PT_0B_H_SD_ACC_WIDTH_L_M1                                                                                0x0B
#define _P0_25_PT_0C_SD_FLAT_WIDTH_H_M1                                                                                 0x0C
#define _P0_25_PT_0D_SD_FLAT_WIDTH_L_M1                                                                                 0x0D
#define _P0_25_PT_0E_H_SD_ACC_L_M1                                                                                      0x0E
#define _P0_25_PT_36_SD_OUT_WID_M_M1                                                                                    0x36
#define _P0_25_PT_37_SD_OUT_WID_L_M1                                                                                    0x37
#define _P0_25_PT_38_SD_OUT_LEN_M_M1                                                                                    0x38
#define _P0_25_PT_39_SD_OUT_LEN_L_M1                                                                                    0x39
#define _P0_25_PT_3A_SD_OUT_EXTENSION_M1                                                                                0x3A
#define _P0_25_PT_40_V_SD_INIT_M_M1                                                                                     0x40
#define _P0_25_PT_41_V_SD_INIT_L_M1                                                                                     0x41
#define _P0_25_PT_42_V_SD_FACTOR_L1_M1                                                                                  0x42
#define _P0_25_PT_43_H_SD_INIT_M_M1                                                                                     0x43
#define _P0_25_PT_44_H_SD_INIT_L_M_M1                                                                                   0x44
#define _P0_25_PT_45_H_SD_INIT_H_M1                                                                                     0x45
#define _P0_25_PT_46_EXTRA_DEN_SETTING_M1                                                                               0x46
#define _P0_25_PT_47_EXTRA_DEN_SETTING2_M1                                                                              0x47
#define _P0_25_PT_50_SD_BIST_CTRL0_M1                                                                                   0x50
#define _P0_25_PT_51_SD_BIST_CTRL1_M1                                                                                   0x51
#define _P0_25_PT_52_SD_BIST_CTRL2_M1                                                                                   0x52
#define _P0_25_PT_53_SD_BIST_CTRL3_M1                                                                                   0x53


//--------------------------------------------------
// M1 I Domain Pattern Generator (Page 0)
//--------------------------------------------------
#define _P0_25_PT_10_I_PG_CTRL_0_M1                                                                                     0x10
#define _P0_25_PT_11_I_PG_CTRL_1_M1                                                                                     0x11
#define _P0_25_PT_12_INITIAL_R_L_M1                                                                                     0x12
#define _P0_25_PT_13_INITIAL_G_L_M1                                                                                     0x13
#define _P0_25_PT_14_INITIAL_B_L_M1                                                                                     0x14
#define _P0_25_PT_15_INITIAL_RGB_M_M1                                                                                   0x15
#define _P0_25_PT_16_INITIAL_RGB_H_M1                                                                                   0x16
#define _P0_25_PT_17_PATTERN_RESET_M1                                                                                   0x17


//--------------------------------------------------
// M1 I Domain Pattern Generator Part2 (Page 0)
//--------------------------------------------------
#define _P0_25_PT_62_I_PG_R_CTRL_M1                                                                                     0x62
#define _P0_25_PT_63_I_PG_G_CTRL_M1                                                                                     0x63
#define _P0_25_PT_64_I_PG_B_CTRL_M1                                                                                     0x64
#define _P0_25_PT_65_I_PG_R_INITIAL_M1                                                                                  0x65
#define _P0_25_PT_66_I_PG_G_INITIAL_M1                                                                                  0x66
#define _P0_25_PT_67_I_PG_B_INITIAL_M1                                                                                  0x67
#define _P0_25_PT_68_I_PG_PIXEL_DELTA_H_M1                                                                              0x68
#define _P0_25_PT_69_I_PG_LINE_DELTA_H_M1                                                                               0x69
#define _P0_25_PT_6A_I_PG_PIXEL_STEP_H_M1                                                                               0x6A
#define _P0_25_PT_6B_I_PG_LINE_STEP_H_M1                                                                                0x6B
#define _P0_25_PT_6C_I_PG_DELTA_H_STEP_M_M1                                                                             0x6C
#define _P0_25_PT_6D_I_PG_STEP_L_M1                                                                                     0x6D
#define _P0_25_PT_6E_I_PG_INITIAL_M_STEP_L_M1                                                                           0x6E
#define _P0_25_PT_6F_I_PG_INITIAL_L_CTRL_M1                                                                             0x6F
#define _P0_25_PT_70_I_PG_DELTA_L_M1                                                                                    0x70
#define _P0_25_PT_71_I_PG_STEP_H_EXTEND_M1                                                                              0x71
#define _P0_25_PT_72_I_PG_DDR_TOGGLE_CONTROL_M1                                                                         0x72
#define _P0_25_PT_73_I_PG_DDR_INITIAL_VALUE0_M1                                                                         0x73
#define _P0_25_PT_74_I_PG_DDR_INITIAL_VALUE1_M1                                                                         0x74
#define _P0_25_PT_75_I_PG_DDR_INITIAL_VALUE2_M1                                                                         0x75
#define _P0_25_PT_76_I_PG_DDR_INITIAL_VALUE3_M1                                                                         0x76


//--------------------------------------------------
// R1 Display Format Port Register (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_00_DISPLAY_HOR_TOTAL_H                                                                                0x00
#define _P0_2B_PT_01_DISPLAY_HOR_TOTAL_L                                                                                0x01
#define _P0_2B_PT_02_DISPLAY_HOR_SYNC_END                                                                               0x02
#define _P0_2B_PT_03_DISPLAY_HOR_BG_STA_H_R1                                                                            0x03
#define _P0_2B_PT_04_DISPLAY_HOR_BG_STA_L_R1                                                                            0x04
#define _P0_2B_PT_05_DISPLAY_HOR_ACT_STA_H_R1_1                                                                         0x05
#define _P0_2B_PT_06_DISPLAY_HOR_ACT_STA_L_R1_1                                                                         0x06
#define _P0_2B_PT_07_DISPLAY_HOR_ACT_END_H_R1_1                                                                         0x07
#define _P0_2B_PT_08_DISPLAY_HOR_ACT_END_L_R1_1                                                                         0x08
#define _P0_2B_PT_09_DISPLAY_HOR_BG_END_H_R1                                                                            0x09
#define _P0_2B_PT_0A_DISPLAY_HOR_BG_END_L_R1                                                                            0x0A
#define _P0_2B_PT_0B_DISPLAY_VER_TOTAL_H                                                                                0x0B
#define _P0_2B_PT_0C_DISPLAY_VER_TOTAL_L                                                                                0x0C
#define _P0_2B_PT_0D_DISPLAY_VER_SYNC_END                                                                               0x0D
#define _P0_2B_PT_0E_DISPLAY_VER_BG_STA_H_R1                                                                            0x0E
#define _P0_2B_PT_0F_DISPLAY_VER_BG_STA_L_R1                                                                            0x0F
#define _P0_2B_PT_10_DISPLAY_VER_ACT_STA_H_R1_1                                                                         0x10
#define _P0_2B_PT_11_DISPLAY_VER_ACT_STA_L_R1_1                                                                         0x11
#define _P0_2B_PT_12_DISPLAY_VER_ACT_END_H_R1_1                                                                         0x12
#define _P0_2B_PT_13_DISPLAY_VER_ACT_END_L_R1_1                                                                         0x13
#define _P0_2B_PT_14_DISPLAY_VER_BG_END_H_R1                                                                            0x14
#define _P0_2B_PT_15_DISPLAY_VER_BG_END_L_R1                                                                            0x15


//--------------------------------------------------
// Display Fine Tune (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_20_DISPLAY_CLOCK_FINE_TUNE                                                                            0x20
#define _P0_2B_PT_21_DUMMY_REGISTER0                                                                                    0x21
#define _P0_2B_PT_22_DUMMY_REGISTER1                                                                                    0x22
#define _P0_2B_PT_23_DUMMY_REGISTER2                                                                                    0x23
#define _P0_2B_PT_24_DISP_MAIN_FIFO_LEN_CTRL                                                                            0x24
#define _P0_2B_PT_25_MN_FRAME_RATE_EN                                                                                   0x25
#define _P0_2B_PT_26_M_FOR_MN_FRAME_RATE                                                                                0x26
#define _P0_2B_PT_27_N_FOR_MN_FRAME_RATE                                                                                0x27
#define _P0_2B_PT_28_FREE_RUN_DVS_CNT                                                                                   0x28
#define _P0_2B_PT_29_FRAME_SYNC_DVS_FLAG                                                                                0x29
#define _P0_2B_PT_30_FIXED_DVTOTAL_MSB                                                                                  0x30
#define _P0_2B_PT_31_FIXED_DVTOTAL_LSB                                                                                  0x31
#define _P0_2B_PT_32_FIXED_LAST_LINE_MSB                                                                                0x32
#define _P0_2B_PT_33_FIXED_LAST_LINE_LSB                                                                                0x33
#define _P0_2B_PT_34_TRANSIENT_DVTOTAL_MSB                                                                              0x34
#define _P0_2B_PT_35_TRANSIENT_DVTOTAL_LSB                                                                              0x35
#define _P0_2B_PT_36_DVS_DIFF_LOBD_MSB                                                                                  0x36
#define _P0_2B_PT_37_DVS_DIFF_LOBD_LSB                                                                                  0x37
#define _P0_2B_PT_38_DVS_DIFF_UPBD_MSB                                                                                  0x38
#define _P0_2B_PT_39_DVS_DIFF_UPBD_LSB                                                                                  0x39
#define _P0_2B_PT_3A_REQUEST_START_SET                                                                                  0x3A
#define _P0_2B_PT_48_D_DOMAIN_TESTOUT                                                                                   0x48
#define _P0_2B_PT_49_I_D_MAPPING_M1_M2                                                                                  0x49
#define _P0_2B_PT_4A_I_D_MAPPING_S1_S2                                                                                  0x4A


//--------------------------------------------------
// R1 Mdomain Control Disp Top Avg Request (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_40_DISP_HOR_REQUEST_FACTOR_H_R1_A1                                                                    0x40
#define _P0_2B_PT_41_DISP_HOR_REQUEST_FACTOR_M_R1_A1                                                                    0x41
#define _P0_2B_PT_42_DISP_HOR_REQUEST_FACTOR_L_R1_A1                                                                    0x42


//--------------------------------------------------
// R1 Buffer Underflow Monitor (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_52_UNDERFLOW_MONITOR_R1_A1_0                                                                          0x52
#define _P0_2B_PT_53_UNDERFLOW_MONITOR_R1_A1_1                                                                          0x53
#define _P0_2B_PT_54_UNDERFLOW_MONITOR_R1_A1_2                                                                          0x54


//--------------------------------------------------
// R1 FIFO Window Port Register (Page 0)
//--------------------------------------------------
#define _P0_31_PT_00_DISPLAY_READ_WID_BSU_H_R1_ACTIVE1                                                                  0x00
#define _P0_31_PT_01_DISPLAY_READ_WID_BSU_L_R1_ACTIVE1                                                                  0x01
#define _P0_31_PT_02_DISPLAY_READ_LEN_BSU_L_R1_ACTIVE1                                                                  0x02
#define _P0_31_PT_03_DISPLAY_READ_WID_LEN_BSU_H_R1_ACTIVE1                                                              0x03


//--------------------------------------------------
// R1 Active1 Scaling Up Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_34_PT_00_HOR_SCALE_FACTOR_H_R1_ACTIVE1                                                                      0x00
#define _P0_34_PT_01_HOR_SCALE_FACTOR_M_R1_ACTIVE1                                                                      0x01
#define _P0_34_PT_02_HOR_SCALE_FACTOR_L_R1_ACTIVE1                                                                      0x02
#define _P0_34_PT_03_VER_SCALE_FACTOR_H_R1_ACTIVE1                                                                      0x03
#define _P0_34_PT_04_VER_SCALE_FACTOR_M_R1_ACTIVE1                                                                      0x04
#define _P0_34_PT_05_VER_SCALE_FACTOR_L_R1_ACTIVE1                                                                      0x05
#define _P0_34_PT_06_HOR_SCALE_FACTOR_SEG1_H_R1_ACTIVE1                                                                 0x06
#define _P0_34_PT_07_HOR_SCALE_FACTOR_SEG1_L_R1_ACTIVE1                                                                 0x07
#define _P0_34_PT_08_HOR_SCALE_FACTOR_SEG2_H_R1_ACTIVE1                                                                 0x08
#define _P0_34_PT_09_HOR_SCALE_FACTOR_SEG2_L_R1_ACTIVE1                                                                 0x09
#define _P0_34_PT_0A_HOR_SCALE_FACTOR_SEG3_H_R1_ACTIVE1                                                                 0x0A
#define _P0_34_PT_0B_HOR_SCALE_FACTOR_SEG3_L_R1_ACTIVE1                                                                 0x0B
#define _P0_34_PT_0C_HOR_SCALE_FACTOR_DELTA1_H_R1_ACTIVE1                                                               0x0C
#define _P0_34_PT_0D_HOR_SCALE_FACTOR_DELTA1_L_R1_ACTIVE1                                                               0x0D
#define _P0_34_PT_0E_HOR_SCALE_FACTOR_DELTA2_H_R1_ACTIVE1                                                               0x0E
#define _P0_34_PT_0F_HOR_SCALE_FACTOR_DELTA2_L_R1_ACTIVE1                                                               0x0F
#define _P0_34_PT_10_HOR_FILTER_COEF_INI_R1_ACTIVE1                                                                     0x10
#define _P0_34_PT_11_VER_FILTER_COEF_INI_R1_ACTIVE1                                                                     0x11
#define _P0_34_PT_14_HOR_FILTER_COEF_INI_M_R1_ACTIVE1                                                                   0x14
#define _P0_34_PT_15_HOR_FILTER_COEF_INI_L_R1_ACTIVE1                                                                   0x15
#define _P0_34_PT_16_VER_FILTER_COEF_INI_M_R1_ACTIVE1                                                                   0x16
#define _P0_34_PT_17_VER_FILTER_COEF_INI_L_R1_ACTIVE1                                                                   0x17
#define _P0_34_PT_18_DUMMY                                                                                              0x18
#define _P0_34_PT_19_SCALE_UP_FOR_LINE_INTERLEAVE_R1_ACTIVE1                                                            0x19
#define _P0_34_PT_1A_BIST_CLK_R1_EVEN                                                                                   0x1A
#define _P0_34_PT_1B_BIST_CTRL_R1_EVEN                                                                                  0x1B
#define _P0_34_PT_1C_BIST_RESULT_R1_EVEN                                                                                0x1C
#define _P0_34_PT_1D_BIST_CLK_R1_ODD                                                                                    0x1D
#define _P0_34_PT_1E_BIST_CTRL_R1_ODD                                                                                   0x1E
#define _P0_34_PT_1F_BIST_RESULT_R1_ODD                                                                                 0x1F


//--------------------------------------------------
// Highlight window Port Register (Page 0)
//--------------------------------------------------
#define _P0_61_PT_00_HLW_HOR_START_H                                                                                    0x00
#define _P0_61_PT_01_HLW_HOR_START_L                                                                                    0x01
#define _P0_61_PT_02_HLW_HOR_END_H                                                                                      0x02
#define _P0_61_PT_03_HLW_HOR_END_L                                                                                      0x03
#define _P0_61_PT_04_HLW_VER_START_H                                                                                    0x04
#define _P0_61_PT_05_HLW_VER_START_L                                                                                    0x05
#define _P0_61_PT_06_HLW_VER_END_H                                                                                      0x06
#define _P0_61_PT_07_HLW_VER_END_L                                                                                      0x07
#define _P0_61_PT_08_HLW_BORDER_WIDTH                                                                                   0x08
#define _P0_61_PT_09_HLW_BORDER_RED                                                                                     0x09
#define _P0_61_PT_0A_HLW_BORDER_GRN                                                                                     0x0A
#define _P0_61_PT_0B_HLW_BORDER_BLU                                                                                     0x0B
#define _P0_61_PT_0C_HLW_BORDER_EN                                                                                      0x0C


//--------------------------------------------------
// M1 Color Processor Port Register (Page 0)
//--------------------------------------------------
#define _P0_63_PT_00_SRGB_RR_COE_SETA_H                                                                                 0x00
#define _P0_63_PT_01_SRGB_RR_COE_SETA_L                                                                                 0x01
#define _P0_63_PT_02_SRGB_RG_COE_SETA_H                                                                                 0x02
#define _P0_63_PT_03_SRGB_RG_COE_SETA_L                                                                                 0x03
#define _P0_63_PT_04_SRGB_RB_COE_SETA_H                                                                                 0x04
#define _P0_63_PT_05_SRGB_RB_COE_SETA_L                                                                                 0x05
#define _P0_63_PT_06_SRGB_GR_COE_SETA_H                                                                                 0x06
#define _P0_63_PT_07_SRGB_GR_COE_SETA_L                                                                                 0x07
#define _P0_63_PT_08_SRGB_GG_COE_SETA_H                                                                                 0x08
#define _P0_63_PT_09_SRGB_GG_COE_SETA_L                                                                                 0x09
#define _P0_63_PT_0A_SRGB_GB_COE_SETA_H                                                                                 0x0A
#define _P0_63_PT_0B_SRGB_GB_COE_SETA_L                                                                                 0x0B
#define _P0_63_PT_0C_SRGB_BR_COE_SETA_H                                                                                 0x0C
#define _P0_63_PT_0D_SRGB_BR_COE_SETA_L                                                                                 0x0D
#define _P0_63_PT_0E_SRGB_BG_COE_SETA_H                                                                                 0x0E
#define _P0_63_PT_0F_SRGB_BG_COE_SETA_L                                                                                 0x0F
#define _P0_63_PT_10_SRGB_BB_COE_SETA_H                                                                                 0x10
#define _P0_63_PT_11_SRGB_BB_COE_SETA_L                                                                                 0x11
#define _P0_63_PT_12_SRGB_R_OFFSET_SETA_H                                                                               0x12
#define _P0_63_PT_13_SRGB_R_OFFSET_SETA_L                                                                               0x13
#define _P0_63_PT_14_SRGB_G_OFFSET_SETA_H                                                                               0x14
#define _P0_63_PT_15_SRGB_G_OFFSET_SETA_L                                                                               0x15
#define _P0_63_PT_16_SRGB_B_OFFSET_SETA_H                                                                               0x16
#define _P0_63_PT_17_SRGB_B_OFFSET_SETA_L                                                                               0x17


//--------------------------------------------------
// M1 Contrast and Brightness Port Register (Page 0)
//--------------------------------------------------
#define _P0_65_PT_00_BRI_RED_COE_SETA_H                                                                                 0x00
#define _P0_65_PT_01_BRI_GRN_COE_SETA_H                                                                                 0x01
#define _P0_65_PT_02_BRI_BLU_COE_SETA_H                                                                                 0x02
#define _P0_65_PT_03_CTS_RED_COE_SETA_H                                                                                 0x03
#define _P0_65_PT_04_CTS_GRN_COE_SETA_H                                                                                 0x04
#define _P0_65_PT_05_CTS_BLU_COE_SETA_H                                                                                 0x05
#define _P0_65_PT_06_BRI_RED_COE_SETB_H                                                                                 0x06
#define _P0_65_PT_07_BRI_GRN_COE_SETB_H                                                                                 0x07
#define _P0_65_PT_08_BRI_BLU_COE_SETB_H                                                                                 0x08
#define _P0_65_PT_09_CTS_RED_COE_SETB_H                                                                                 0x09
#define _P0_65_PT_0A_CTS_GRN_COE_SETB_H                                                                                 0x0A
#define _P0_65_PT_0B_CTS_BLU_COE_SETB_H                                                                                 0x0B
#define _P0_65_PT_20_BRI_COE_SETA_L                                                                                     0x20
#define _P0_65_PT_21_CTS_COE_SETA_RG_L                                                                                  0x21
#define _P0_65_PT_22_CTS_COE_SETA_B_L                                                                                   0x22
#define _P0_65_PT_23_BRI_COE_SETB_L                                                                                     0x23
#define _P0_65_PT_24_CTS_COE_SETB_RG_L                                                                                  0x24
#define _P0_65_PT_25_CTS_COE_SETB_B_L                                                                                   0x25
#define _P0_65_PT_26_CTS_BRI_SWAP                                                                                       0x26
#define _P0_65_PT_27_CTS_BRI_SET                                                                                        0x27
#define _P0_65_PT_28_CTS_BRI_HLW_CONTROL                                                                                0x28
#define _P0_65_PT_29_CTS_BRI_HLW_SETSEL                                                                                 0x29
#define _P0_65_PT_2A_CTSBRI_FRONT_BACK_REG_SEP_CTRL                                                                     0x2A


//--------------------------------------------------
// M1 DDither Control Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_COMMON_SET0                                                                               0x00
#define _P0_69_PT_01_D_DITHER_COMMON_SET1                                                                               0x01
#define _P0_69_PT_02_D_DITHER_COMMON_SET2                                                                               0x02
#define _P0_69_PT_03_D_DITHER_COMMON_SET3                                                                               0x03
#define _P0_69_PT_0C_D_DITHER_COMMON_SETC                                                                               0x0C
#define _P0_69_PT_0D_D_DITHER_COMMON_CTRL2                                                                              0x0D
#define _P0_69_PT_10_THDSET1_MIN_VALUE_THD_H                                                                            0x10
#define _P0_69_PT_11_THDSET1_MIN_VALUE_THD_L                                                                            0x11
#define _P0_69_PT_12_THDSET1_MAX_VALUE_THD_H                                                                            0x12
#define _P0_69_PT_13_THDSET1_MAX_VALUE_THD_L                                                                            0x13
#define _P0_69_PT_16_D_DITHER_THDSET1_CTRL1                                                                             0x16
#define _P0_69_PT_17_D_DITHER_THDSET1_CTRL2                                                                             0x17
#define _P0_69_PT_1A_THDSET2_MIN_VALUE_THD_H                                                                            0x1A
#define _P0_69_PT_1B_THDSET2_MIN_VALUE_THD_L                                                                            0x1B
#define _P0_69_PT_1C_THDSET2_MAX_VALUE_THD_H                                                                            0x1C
#define _P0_69_PT_1D_THDSET2_MAX_VALUE_THD_L                                                                            0x1D
#define _P0_69_PT_20_D_DITHER_THDSET2_CTRL1                                                                             0x20
#define _P0_69_PT_21_D_DITHER_THDSET2_CTRL2                                                                             0x21
#define _P0_69_PT_24_THDSET3_MIN_VALUE_THD_H                                                                            0x24
#define _P0_69_PT_25_THDSET3_MIN_VALUE_THD_L                                                                            0x25
#define _P0_69_PT_26_THDSET3_MAX_VALUE_THD_H                                                                            0x26
#define _P0_69_PT_27_THDSET3_MAX_VALUE_THD_L                                                                            0x27
#define _P0_69_PT_2A_D_DITHER_THDSET3_CTRL1                                                                             0x2A
#define _P0_69_PT_2B_D_DITHER_THDSET3_CTRL2                                                                             0x2B
#define _P0_69_PT_80_D_DITHER_REALIGN_SET_R0                                                                            0x80
#define _P0_69_PT_81_D_DITHER_REALIGN_SET_R1                                                                            0x81
#define _P0_69_PT_82_D_DITHER_REALIGN_SET_R2                                                                            0x82
#define _P0_69_PT_83_D_DITHER_REALIGN_SET_R3                                                                            0x83
#define _P0_69_PT_84_D_DITHER_REALIGN_SET_R4                                                                            0x84
#define _P0_69_PT_85_D_DITHER_REALIGN_SET_R5                                                                            0x85
#define _P0_69_PT_86_D_DITHER_REALIGN_SET_R6                                                                            0x86
#define _P0_69_PT_87_D_DITHER_REALIGN_SET_R7                                                                            0x87
#define _P0_69_PT_88_D_DITHER_REALIGN_SET_R8                                                                            0x88
#define _P0_69_PT_89_D_DITHER_REALIGN_SET_R9                                                                            0x89
#define _P0_69_PT_8A_D_DITHER_REALIGN_SET_R10                                                                           0x8A
#define _P0_69_PT_8B_D_DITHER_REALIGN_SET_R11                                                                           0x8B
#define _P0_69_PT_8C_D_DITHER_REALIGN_SET_R12                                                                           0x8C
#define _P0_69_PT_8D_D_DITHER_REALIGN_SET_R13                                                                           0x8D
#define _P0_69_PT_8E_D_DITHER_REALIGN_SET_R14                                                                           0x8E
#define _P0_69_PT_8F_D_DITHER_REALIGN_SET_R15                                                                           0x8F
#define _P0_69_PT_90_D_DITHER_REALIGN_SET_G0                                                                            0x90
#define _P0_69_PT_91_D_DITHER_REALIGN_SET_G1                                                                            0x91
#define _P0_69_PT_92_D_DITHER_REALIGN_SET_G2                                                                            0x92
#define _P0_69_PT_93_D_DITHER_REALIGN_SET_G3                                                                            0x93
#define _P0_69_PT_94_D_DITHER_REALIGN_SET_G4                                                                            0x94
#define _P0_69_PT_95_D_DITHER_REALIGN_SET_G5                                                                            0x95
#define _P0_69_PT_96_D_DITHER_REALIGN_SET_G6                                                                            0x96
#define _P0_69_PT_97_D_DITHER_REALIGN_SET_G7                                                                            0x97
#define _P0_69_PT_98_D_DITHER_REALIGN_SET_G8                                                                            0x98
#define _P0_69_PT_99_D_DITHER_REALIGN_SET_G9                                                                            0x99
#define _P0_69_PT_9A_D_DITHER_REALIGN_SET_G10                                                                           0x9A
#define _P0_69_PT_9B_D_DITHER_REALIGN_SET_G11                                                                           0x9B
#define _P0_69_PT_9C_D_DITHER_REALIGN_SET_G12                                                                           0x9C
#define _P0_69_PT_9D_D_DITHER_REALIGN_SET_G13                                                                           0x9D
#define _P0_69_PT_9E_D_DITHER_REALIGN_SET_G14                                                                           0x9E
#define _P0_69_PT_9F_D_DITHER_REALIGN_SET_G15                                                                           0x9F
#define _P0_69_PT_A0_D_DITHER_REALIGN_SET_B0                                                                            0xA0
#define _P0_69_PT_A1_D_DITHER_REALIGN_SET_B1                                                                            0xA1
#define _P0_69_PT_A2_D_DITHER_REALIGN_SET_B2                                                                            0xA2
#define _P0_69_PT_A3_D_DITHER_REALIGN_SET_B3                                                                            0xA3
#define _P0_69_PT_A4_D_DITHER_REALIGN_SET_B4                                                                            0xA4
#define _P0_69_PT_A5_D_DITHER_REALIGN_SET_B5                                                                            0xA5
#define _P0_69_PT_A6_D_DITHER_REALIGN_SET_B6                                                                            0xA6
#define _P0_69_PT_A7_D_DITHER_REALIGN_SET_B7                                                                            0xA7
#define _P0_69_PT_A8_D_DITHER_REALIGN_SET_B8                                                                            0xA8
#define _P0_69_PT_A9_D_DITHER_REALIGN_SET_B9                                                                            0xA9
#define _P0_69_PT_AA_D_DITHER_REALIGN_SET_B10                                                                           0xAA
#define _P0_69_PT_AB_D_DITHER_REALIGN_SET_B11                                                                           0xAB
#define _P0_69_PT_AC_D_DITHER_REALIGN_SET_B12                                                                           0xAC
#define _P0_69_PT_AD_D_DITHER_REALIGN_SET_B13                                                                           0xAD
#define _P0_69_PT_AE_D_DITHER_REALIGN_SET_B14                                                                           0xAE
#define _P0_69_PT_AF_D_DITHER_REALIGN_SET_B15                                                                           0xAF
#define _P0_69_PT_B0_D_DITHER_REALIGN_OFFSET0                                                                           0xB0
#define _P0_69_PT_B1_D_DITHER_REALIGN_OFFSET1                                                                           0xB1
#define _P0_69_PT_B2_D_DITHER_REALIGN_OFFSET2                                                                           0xB2
#define _P0_69_PT_B3_D_DITHER_REALIGN_OFFSET3                                                                           0xB3
#define _P0_69_PT_B4_D_DITHER_REALIGN_OFFSET4                                                                           0xB4
#define _P0_69_PT_B5_D_DITHER_REALIGN_OFFSET5                                                                           0xB5
#define _P0_69_PT_B6_D_DITHER_REALIGN_OFFSET6                                                                           0xB6
#define _P0_69_PT_B7_D_DITHER_REALIGN_OFFSET7                                                                           0xB7
#define _P0_69_PT_C0_D_DITHER_LSB_TABLE0                                                                                0xC0
#define _P0_69_PT_C1_D_DITHER_LSB_TABLE1                                                                                0xC1
#define _P0_69_PT_C2_D_DITHER_LSB_TABLE2                                                                                0xC2
#define _P0_69_PT_C3_D_DITHER_LSB_TABLE3                                                                                0xC3
#define _P0_69_PT_C4_D_DITHER_LSB_TABLE4                                                                                0xC4
#define _P0_69_PT_C5_D_DITHER_LSB_TABLE5                                                                                0xC5
#define _P0_69_PT_C6_D_DITHER_LSB_TABLE6                                                                                0xC6
#define _P0_69_PT_C7_D_DITHER_LSB_TABLE7                                                                                0xC7
#define _P0_69_PT_C8_D_DITHER_LSB_TABLE8                                                                                0xC8
#define _P0_69_PT_C9_D_DITHER_LSB_TABLE9                                                                                0xC9
#define _P0_69_PT_CA_D_DITHER_LSB_TABLE10                                                                               0xCA
#define _P0_69_PT_CB_D_DITHER_LSB_TABLE11                                                                               0xCB
#define _P0_69_PT_CC_D_DITHER_LSB_TABLE12                                                                               0xCC
#define _P0_69_PT_CD_D_DITHER_LSB_TABLE13                                                                               0xCD
#define _P0_69_PT_CE_D_DITHER_LSB_TABLE14                                                                               0xCE
#define _P0_69_PT_CF_D_DITHER_LSB_TABLE15                                                                               0xCF


//--------------------------------------------------
// Test Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_8E_PT_00_TEST_MODE                                                                                          0x00
#define _P0_8E_PT_01_TEST_MODE_CTRL                                                                                     0x01
#define _P0_8E_PT_02_TST_CLK_CTRL0                                                                                      0x02
#define _P0_8E_PT_03_TST_CLK_CTRL2                                                                                      0x03
#define _P0_8E_PT_04_TST_CLK_CTRL3                                                                                      0x04
#define _P0_8E_PT_05_TST_CLK_CTRL4                                                                                      0x05
#define _P0_8E_PT_06_TST_CLK_CTRL5                                                                                      0x06
#define _P0_8E_PT_07_TST_CLK_CTRL6                                                                                      0x07
#define _P0_8E_PT_08_TST_CLK_CTRL7                                                                                      0x08
#define _P0_8E_PT_09_TST_CLK_CTRL8                                                                                      0x09
#define _P0_8E_PT_0A_TST_CLK_CTRL9                                                                                      0x0A
#define _P0_8E_PT_0B_TST_CLK_CTRLA                                                                                      0x0B
#define _P0_8E_PT_0C_TST_CLK_CTRLB                                                                                      0x0C
#define _P0_8E_PT_0D_TST_CLK_CTRLC                                                                                      0x0D
#define _P0_8E_PT_0E_TST_CLK_CTRLD                                                                                      0x0E
#define _P0_8E_PT_0F_TST_CLK_CTRLE                                                                                      0x0F
#define _P0_8E_PT_10_SELECT_TSTINCLOCK                                                                                  0x10
#define _P0_8E_PT_11_TST_CLK_2_CTRL1                                                                                    0x11
#define _P0_8E_PT_12_TST_CLK_2_CTRL2                                                                                    0x12
#define _P0_8E_PT_13_TST_CLK_2_CTRL3                                                                                    0x13
#define _P0_8E_PT_14_TST_CLK_2_CTRL4                                                                                    0x14
#define _P0_8E_PT_15_TST_CLK_2_CTRL5                                                                                    0x15
#define _P0_8E_PT_20_TESTOUT_SEL0                                                                                       0x20
#define _P0_8E_PT_21_TESTOUT_SEL1                                                                                       0x21
#define _P0_8E_PT_22_TESTOUT_SEL2                                                                                       0x22
#define _P0_8E_PT_23_TESTOUT_SEL3                                                                                       0x23
#define _P0_8E_PT_24_TESTOUT_SEL4                                                                                       0x24
#define _P0_8E_PT_25_TESTOUT_SEL5                                                                                       0x25
#define _P0_8E_PT_26_TESTOUT_SEL6                                                                                       0x26
#define _P0_8E_PT_27_TESTOUT_SEL7                                                                                       0x27
#define _P0_8E_PT_28_TESTOUT_SEL8                                                                                       0x28
#define _P0_8E_PT_29_TESTOUT_SEL9                                                                                       0x29
#define _P0_8E_PT_2A_TESTOUT_SEL10                                                                                      0x2A
#define _P0_8E_PT_2B_TESTOUT_SEL11                                                                                      0x2B
#define _P0_8E_PT_2C_TESTOUT_8BIT_DATAOUT1                                                                              0x2C
#define _P0_8E_PT_2D_TESTOUT_8BIT_DATAOUT0                                                                              0x2D
#define _P0_8E_PT_2E_ADC_TEST_MODE_ADDR_LSB                                                                             0x2E
#define _P0_8E_PT_30_EMCU_EN                                                                                            0x30
#define _P0_8E_PT_31_SCAN_FCLK_DIV_CTRL                                                                                 0x31
#define _P0_8E_PT_32_SCAN_CTRL                                                                                          0x32
#define _P0_8E_PT_33_SCAN_CTRL2                                                                                         0x33
#define _P0_8E_PT_34_TEST_SIGNAL_DUMMY                                                                                  0x34


//--------------------------------------------------
// M1 I-Domain Color Conversion Port Register (Page 0)
//--------------------------------------------------
#define _P0_9D_PT_00_H00_HIGH_BYTE                                                                                      0x00
#define _P0_9D_PT_01_H00_MIDDLE_BYTE                                                                                    0x01
#define _P0_9D_PT_02_H01_HIGH_BYTE                                                                                      0x02
#define _P0_9D_PT_03_H01_MIDDLE_BYTE                                                                                    0x03
#define _P0_9D_PT_04_H02_HIGH_BYTE                                                                                      0x04
#define _P0_9D_PT_05_H02_MIDDLE_BYTE                                                                                    0x05
#define _P0_9D_PT_06_H10_HIGH_BYTE                                                                                      0x06
#define _P0_9D_PT_07_H10_MIDDLE_BYTE                                                                                    0x07
#define _P0_9D_PT_08_H11_HIGH_BYTE                                                                                      0x08
#define _P0_9D_PT_09_H11_MIDDLE_BYTE                                                                                    0x09
#define _P0_9D_PT_0A_H12_HIGH_BYTE                                                                                      0x0A
#define _P0_9D_PT_0B_H12_MIDDLE_BYTE                                                                                    0x0B
#define _P0_9D_PT_0C_H20_HIGH_BYTE                                                                                      0x0C
#define _P0_9D_PT_0D_H20_MIDDLE_BYTE                                                                                    0x0D
#define _P0_9D_PT_0E_H21_HIGH_BYTE                                                                                      0x0E
#define _P0_9D_PT_0F_H21_MIDDLE_BYTE                                                                                    0x0F
#define _P0_9D_PT_10_H22_HIGH_BYTE                                                                                      0x10
#define _P0_9D_PT_11_H22_MIDDLE_BYTE                                                                                    0x11
#define _P0_9D_PT_12_H00_H01_LOW_BYTE                                                                                   0x12
#define _P0_9D_PT_13_H02_H10_LOW_BYTE                                                                                   0x13
#define _P0_9D_PT_14_H11_H12_LOW_BYTE                                                                                   0x14
#define _P0_9D_PT_15_H20_H21_LOW_BYTE                                                                                   0x15
#define _P0_9D_PT_16_H22_LOW_BYTE                                                                                       0x16


//--------------------------------------------------
// M1 DCC Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE0_NOR_FACTOR_H                                                                            0x00
#define _P7_CA_PT_01_PORT_PAGE0_NOR_FACTOR_M                                                                            0x01
#define _P7_CA_PT_02_PORT_PAGE0_NOR_FACTOR_L                                                                            0x02
#define _P7_CA_PT_03_PORT_PAGE0_BBE_CTRL                                                                                0x03
#define _P7_CA_PT_04_PORT_PAGE0_NFLT_CTRL                                                                               0x04
#define _P7_CA_PT_05_PORT_PAGE0_HIST_CTRL                                                                               0x05
#define _P7_CA_PT_06_PORT_PAGE0_SOFT_CLAMP                                                                              0x06
#define _P7_CA_PT_07_PORT_PAGE0_Y_MAX_LB_H                                                                              0x07
#define _P7_CA_PT_08_PORT_PAGE0_Y_MIN_HB_H                                                                              0x08
#define _P7_CA_PT_09_PORT_PAGE0_SCG_PERIOD                                                                              0x09
#define _P7_CA_PT_0A_PORT_PAGE0_SCG_LB                                                                                  0x0A
#define _P7_CA_PT_0B_PORT_PAGE0_SCG_HB                                                                                  0x0B
#define _P7_CA_PT_0C_PORT_PAGE0_POPUP_CTRL                                                                              0x0C
#define _P7_CA_PT_0D_PORT_PAGE0_SCG_DIFF                                                                                0x0D
#define _P7_CA_PT_0E_PORT_PAGE0_Y_MAX_VAL_H                                                                             0x0E
#define _P7_CA_PT_0F_PORT_PAGE0_Y_MIN_VAL_H                                                                             0x0F
#define _P7_CA_PT_10_PORT_PAGE0_S0_VALUE                                                                                0x10
#define _P7_CA_PT_11_PORT_PAGE0_S1_VALUE                                                                                0x11
#define _P7_CA_PT_12_PORT_PAGE0_S2_VALUE                                                                                0x12
#define _P7_CA_PT_13_PORT_PAGE0_S3_VALUE                                                                                0x13
#define _P7_CA_PT_14_PORT_PAGE0_S4_VALUE                                                                                0x14
#define _P7_CA_PT_15_PORT_PAGE0_S5_VALUE                                                                                0x15
#define _P7_CA_PT_16_PORT_PAGE0_S6_VALUE                                                                                0x16
#define _P7_CA_PT_17_PORT_PAGE0_YHL_THD                                                                                 0x17
#define _P7_CA_PT_18_PORT_PAGE0_BBE_THD_L                                                                               0x18
#define _P7_CA_PT_19_PORT_PAGE0_YNFLT_THD_L                                                                             0x19
#define _P7_CA_PT_1A_PORT_PAGE0_Y_MAX_LB_L                                                                              0x1A
#define _P7_CA_PT_1B_PORT_PAGE0_Y_MIN_HB_L                                                                              0x1B
#define _P7_CA_PT_1C_PORT_PAGE0_Y_MAX_VAL_L                                                                             0x1C
#define _P7_CA_PT_1D_PORT_PAGE0_Y_MIN_VAL_L                                                                             0x1D
#define _P7_CA_PT_1E_PORT_PAGE0_READY_TO_READ                                                                           0x1E
#define _P7_CA_PT_1F_PORT_PAGE0_BG_R_VALUE1                                                                             0x1F
#define _P7_CA_PT_20_PORT_PAGE0_BG_R_VALUE0                                                                             0x20
#define _P7_CA_PT_21_PORT_PAGE0_BG_G_VALUE1                                                                             0x21
#define _P7_CA_PT_22_PORT_PAGE0_BG_G_VALUE0                                                                             0x22
#define _P7_CA_PT_23_PORT_PAGE0_BG_B_VALUE1                                                                             0x23
#define _P7_CA_PT_24_PORT_PAGE0_BG_B_VALUE0                                                                             0x24
#define _P7_CA_PT_25_PORT_PAGE0_HLW_CONTROL                                                                             0x25
#define _P7_CA_PT_26_PORT_PAGE0_NOR_FACTOR_H1                                                                           0x26


//--------------------------------------------------
// M1 DCC Port2 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE1_DEF_CRV01_H                                                                             0x00
#define _P7_CA_PT_01_PORT_PAGE1_DEF_CRV02_H                                                                             0x01
#define _P7_CA_PT_02_PORT_PAGE1_DEF_CRV03_H                                                                             0x02
#define _P7_CA_PT_03_PORT_PAGE1_DEF_CRV04_H                                                                             0x03
#define _P7_CA_PT_04_PORT_PAGE1_DEF_CRV05_H                                                                             0x04
#define _P7_CA_PT_05_PORT_PAGE1_DEF_CRV06_H                                                                             0x05
#define _P7_CA_PT_06_PORT_PAGE1_DEF_CRV07_H                                                                             0x06
#define _P7_CA_PT_07_PORT_PAGE1_DEF_CRV08_H                                                                             0x07
#define _P7_CA_PT_08_PORT_PAGE1_DEF_CRV09_H                                                                             0x08
#define _P7_CA_PT_09_PORT_PAGE1_DEF_CRV10_H                                                                             0x09
#define _P7_CA_PT_0A_PORT_PAGE1_DEF_CRV11_H                                                                             0x0A
#define _P7_CA_PT_0B_PORT_PAGE1_DEF_CRV12_H                                                                             0x0B
#define _P7_CA_PT_0C_PORT_PAGE1_DEF_CRV13_H                                                                             0x0C
#define _P7_CA_PT_0D_PORT_PAGE1_DEF_CRV14_H                                                                             0x0D
#define _P7_CA_PT_0E_PORT_PAGE1_DEF_CRV15_H                                                                             0x0E
#define _P7_CA_PT_0F_PORT_PAGE1_DEF_CRV16_H                                                                             0x0F
#define _P7_CA_PT_10_PORT_PAGE1_Y_BL_BIAS_H                                                                             0x10
#define _P7_CA_PT_11_PORT_PAGE1_Y_WL_BIAS_H                                                                             0x11
#define _P7_CA_PT_12_PORT_PAGE1_SAT_FACTOR                                                                              0x12
#define _P7_CA_PT_13_PORT_PAGE1_BLD_UB_H                                                                                0x13
#define _P7_CA_PT_14_PORT_PAGE1_BLD_LB_H                                                                                0x14
#define _P7_CA_PT_15_PORT_PAGE1_DEV_FACTOR_H                                                                            0x15
#define _P7_CA_PT_16_PORT_PAGE1_BLD_VAL_SEL                                                                             0x16
#define _P7_CA_PT_17_PORT_PAGE1_BLD_VAL_H                                                                               0x17
#define _P7_CA_PT_18_PORT_PAGE1_DEV_VAL_HI                                                                              0x18
#define _P7_CA_PT_19_PORT_PAGE1_DEV_VAL_LO                                                                              0x19
#define _P7_CA_PT_1A_PORT_PAGE1_BLD_VAL_L                                                                               0x1A
#define _P7_CA_PT_1B_PORT_PAGE1_DEF_CRV00_HALF_H                                                                        0x1B
#define _P7_CA_PT_1C_PORT_PAGE1_DEF_CRV00_HALF_L                                                                        0x1C
#define _P7_CA_PT_1D_PORT_PAGE1_DEF_CRV01_L                                                                             0x1D
#define _P7_CA_PT_1E_PORT_PAGE1_DEF_CRV01_HALF_H                                                                        0x1E
#define _P7_CA_PT_1F_PORT_PAGE1_DEF_CRV01_HALF_L                                                                        0x1F
#define _P7_CA_PT_20_PORT_PAGE1_DEF_CRV02_L                                                                             0x20
#define _P7_CA_PT_21_PORT_PAGE1_DEF_CRV02_HALF_H                                                                        0x21
#define _P7_CA_PT_22_PORT_PAGE1_DEF_CRV02_HALF_L                                                                        0x22
#define _P7_CA_PT_23_PORT_PAGE1_DEF_CRV03_L                                                                             0x23
#define _P7_CA_PT_24_PORT_PAGE1_DEF_CRV03_HALF_H                                                                        0x24
#define _P7_CA_PT_25_PORT_PAGE1_DEF_CRV03_HALF_L                                                                        0x25
#define _P7_CA_PT_26_PORT_PAGE1_DEF_CRV04_L                                                                             0x26
#define _P7_CA_PT_27_PORT_PAGE1_DEF_CRV04_HALF_H                                                                        0x27
#define _P7_CA_PT_28_PORT_PAGE1_DEF_CRV04_HALF_L                                                                        0x28
#define _P7_CA_PT_29_PORT_PAGE1_DEF_CRV05_L                                                                             0x29
#define _P7_CA_PT_2A_PORT_PAGE1_DEF_CRV05_HALF_H                                                                        0x2A
#define _P7_CA_PT_2B_PORT_PAGE1_DEF_CRV05_HALF_L                                                                        0x2B
#define _P7_CA_PT_2C_PORT_PAGE1_DEF_CRV06_L                                                                             0x2C
#define _P7_CA_PT_2D_PORT_PAGE1_DEF_CRV06_HALF_H                                                                        0x2D
#define _P7_CA_PT_2E_PORT_PAGE1_DEF_CRV06_HALF_L                                                                        0x2E
#define _P7_CA_PT_2F_PORT_PAGE1_DEF_CRV07_L                                                                             0x2F
#define _P7_CA_PT_30_PORT_PAGE1_DEF_CRV07_HALF_H                                                                        0x30
#define _P7_CA_PT_31_PORT_PAGE1_DEF_CRV07_HALF_L                                                                        0x31
#define _P7_CA_PT_32_PORT_PAGE1_DEF_CRV08_L                                                                             0x32
#define _P7_CA_PT_33_PORT_PAGE1_DEF_CRV08_HALF_H                                                                        0x33
#define _P7_CA_PT_34_PORT_PAGE1_DEF_CRV08_HALF_L                                                                        0x34
#define _P7_CA_PT_35_PORT_PAGE1_DEF_CRV09_L                                                                             0x35
#define _P7_CA_PT_36_PORT_PAGE1_DEF_CRV09_HALF_H                                                                        0x36
#define _P7_CA_PT_37_PORT_PAGE1_DEF_CRV09_HALF_L                                                                        0x37
#define _P7_CA_PT_38_PORT_PAGE1_DEF_CRV10_L                                                                             0x38
#define _P7_CA_PT_39_PORT_PAGE1_DEF_CRV10_HALF_H                                                                        0x39
#define _P7_CA_PT_3A_PORT_PAGE1_DEF_CRV10_HALF_L                                                                        0x3A
#define _P7_CA_PT_3B_PORT_PAGE1_DEF_CRV11_L                                                                             0x3B
#define _P7_CA_PT_3C_PORT_PAGE1_DEF_CRV11_HALF_H                                                                        0x3C
#define _P7_CA_PT_3D_PORT_PAGE1_DEF_CRV11_HALF_L                                                                        0x3D
#define _P7_CA_PT_3E_PORT_PAGE1_DEF_CRV12_L                                                                             0x3E
#define _P7_CA_PT_3F_PORT_PAGE1_DEF_CRV12_HALF_H                                                                        0x3F
#define _P7_CA_PT_40_PORT_PAGE1_DEF_CRV12_HALF_L                                                                        0x40
#define _P7_CA_PT_41_PORT_PAGE1_DEF_CRV13_L                                                                             0x41
#define _P7_CA_PT_42_PORT_PAGE1_DEF_CRV13_HALF_H                                                                        0x42
#define _P7_CA_PT_43_PORT_PAGE1_DEF_CRV13_HALF_L                                                                        0x43
#define _P7_CA_PT_44_PORT_PAGE1_DEF_CRV14_L                                                                             0x44
#define _P7_CA_PT_45_PORT_PAGE1_DEF_CRV14_HALF_H                                                                        0x45
#define _P7_CA_PT_46_PORT_PAGE1_DEF_CRV14_HALF_L                                                                        0x46
#define _P7_CA_PT_47_PORT_PAGE1_DEF_CRV15_L                                                                             0x47
#define _P7_CA_PT_48_PORT_PAGE1_DEF_CRV15_HALF_H                                                                        0x48
#define _P7_CA_PT_49_PORT_PAGE1_DEF_CRV15_HALF_L                                                                        0x49
#define _P7_CA_PT_4A_PORT_PAGE1_DEF_CRV16_L                                                                             0x4A
#define _P7_CA_PT_4B_PORT_PAGE1_Y_BL_BIAS_L                                                                             0x4B
#define _P7_CA_PT_4C_PORT_PAGE1_Y_WL_BIAS_L                                                                             0x4C
#define _P7_CA_PT_4D_PORT_PAGE1_BLD_UB_L                                                                                0x4D
#define _P7_CA_PT_4E_PORT_PAGE1_BLD_LB_L                                                                                0x4E
#define _P7_CA_PT_4F_PORT_PAGE1_DEV_FACTOR_L                                                                            0x4F
#define _P7_CA_PT_50_PORT_PAGE1_BLD_RANGE_L                                                                             0x50
#define _P7_CA_PT_51_PORT_PAGE1_DUMMY                                                                                   0x51


//--------------------------------------------------
// M1 DCC Port3 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE2_SRAM_INITIAL_VAL                                                                        0x00


//--------------------------------------------------
// M1 DCC Port4 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE3_SRAM_BIST                                                                               0x00
#define _P7_CA_PT_01_PORT_PAGE3_SRAM_DRF_BIST                                                                           0x01
#define _P7_CA_PT_02_PORT_PAGE3_DCC_BIST_CTRL_M1                                                                        0x02


//--------------------------------------------------
// M1 ICM Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_CF_PT_00_PORT_SCMN_SATURATION_SET_1                                                                         0x00
#define _P7_CF_PT_01_PORT_SCMN_SATURATION_SET_2                                                                         0x01
#define _P7_CF_PT_02_PORT_SCMN_SATURATION_SET_3                                                                         0x02
#define _P7_CF_PT_03_PORT_SCMN_RBUF_HUE_H                                                                               0x03
#define _P7_CF_PT_04_PORT_SCMN_RBUF_HUE_M                                                                               0x04
#define _P7_CF_PT_05_PORT_SCMN_RWID_RANGE_H                                                                             0x05
#define _P7_CF_PT_06_PORT_SCMN_RWID_RANGE_M                                                                             0x06
#define _P7_CF_PT_07_PORT_SCMN_LWID_RANGE_H                                                                             0x07
#define _P7_CF_PT_08_PORT_SCMN_LWID_RANGE_M                                                                             0x08
#define _P7_CF_PT_09_PORT_SCMN_LBUF_RANGE_H                                                                             0x09
#define _P7_CF_PT_0A_PORT_SCMN_LBUF_RANGE_M                                                                             0x0A
#define _P7_CF_PT_0B_PORT_SCMN_MST_D_DU_H                                                                               0x0B
#define _P7_CF_PT_0C_PORT_SCMN_MST_D_DV_H                                                                               0x0C
#define _P7_CF_PT_0D_PORT_SCMN_MST_C_DU_H                                                                               0x0D
#define _P7_CF_PT_0E_PORT_SCMN_MST_C_DV_H                                                                               0x0E
#define _P7_CF_PT_0F_PORT_SCMN_MST_B_DU_H                                                                               0x0F
#define _P7_CF_PT_10_PORT_SCMN_MST_B_DV_H                                                                               0x10
#define _P7_CF_PT_11_PORT_SCMN_MST_A_DU_H                                                                               0x11
#define _P7_CF_PT_12_PORT_SCMN_MST_A_DV_H                                                                               0x12
#define _P7_CF_PT_13_PORT_SCMN_RWID_D_DU_H                                                                              0x13
#define _P7_CF_PT_14_PORT_SCMN_RWID_D_DV_H                                                                              0x14
#define _P7_CF_PT_15_PORT_SCMN_RWID_C_DU_H                                                                              0x15
#define _P7_CF_PT_16_PORT_SCMN_RWID_C_DV_H                                                                              0x16
#define _P7_CF_PT_17_PORT_SCMN_RWID_B_DU_H                                                                              0x17
#define _P7_CF_PT_18_PORT_SCMN_RWID_B_DV_H                                                                              0x18
#define _P7_CF_PT_19_PORT_SCMN_RWID_A_DU_H                                                                              0x19
#define _P7_CF_PT_1A_PORT_SCMN_RWID_A_DV_H                                                                              0x1A
#define _P7_CF_PT_1B_PORT_SCMN_LWID_D_DU_H                                                                              0x1B
#define _P7_CF_PT_1C_PORT_SCMN_LWID_D_DV_H                                                                              0x1C
#define _P7_CF_PT_1D_PORT_SCMN_LWID_C_DU_H                                                                              0x1D
#define _P7_CF_PT_1E_PORT_SCMN_LWID_C_DV_H                                                                              0x1E
#define _P7_CF_PT_1F_PORT_SCMN_LWID_B_DU_H                                                                              0x1F
#define _P7_CF_PT_20_PORT_SCMN_LWID_B_DV_H                                                                              0x20
#define _P7_CF_PT_21_PORT_SCMN_LWID_A_DU_H                                                                              0x21
#define _P7_CF_PT_22_PORT_SCMN_LWID_A_DV_H                                                                              0x22
#define _P7_CF_PT_23_PORT_SCMN_RBUF_D_DU_H                                                                              0x23
#define _P7_CF_PT_24_PORT_SCMN_RBUF_D_DV_H                                                                              0x24
#define _P7_CF_PT_25_PORT_SCMN_RBUF_C_DU_H                                                                              0x25
#define _P7_CF_PT_26_PORT_SCMN_RBUF_C_DV_H                                                                              0x26
#define _P7_CF_PT_27_PORT_SCMN_RBUF_B_DU_H                                                                              0x27
#define _P7_CF_PT_28_PORT_SCMN_RBUF_B_DV_H                                                                              0x28
#define _P7_CF_PT_29_PORT_SCMN_RBUF_A_DU_H                                                                              0x29
#define _P7_CF_PT_2A_PORT_SCMN_RBUF_A_DV_H                                                                              0x2A
#define _P7_CF_PT_2B_PORT_SCMN_LBUF_D_DU_H                                                                              0x2B
#define _P7_CF_PT_2C_PORT_SCMN_LBUF_D_DV_H                                                                              0x2C
#define _P7_CF_PT_2D_PORT_SCMN_LBUF_C_DU_H                                                                              0x2D
#define _P7_CF_PT_2E_PORT_SCMN_LBUF_C_DV_H                                                                              0x2E
#define _P7_CF_PT_2F_PORT_SCMN_LBUF_B_DU_H                                                                              0x2F
#define _P7_CF_PT_30_PORT_SCMN_LBUF_B_DV_H                                                                              0x30
#define _P7_CF_PT_31_PORT_SCMN_LBUF_A_DU_H                                                                              0x31
#define _P7_CF_PT_32_PORT_SCMN_LBUF_A_DV_H                                                                              0x32
#define _P7_CF_PT_33_PORT_SCMN_BRI_ENABLE                                                                               0x33
#define _P7_CF_PT_34_PORT_SCMN_M_AXIS_DELY_H                                                                            0x34
#define _P7_CF_PT_35_PORT_SCMN_M_AXIS_DELY_M                                                                            0x35
#define _P7_CF_PT_36_PORT_SCMN_R_AXIS_DELY_H                                                                            0x36
#define _P7_CF_PT_37_PORT_SCMN_R_AXIS_DELY_M                                                                            0x37
#define _P7_CF_PT_38_PORT_SCMN_L_AXIS_DELY_H                                                                            0x38
#define _P7_CF_PT_39_PORT_SCMN_L_AXIS_DELY_M                                                                            0x39
#define _P7_CF_PT_3A_PORT_SCMN_RBUF_AXIS_DELY_H                                                                         0x3A
#define _P7_CF_PT_3B_PORT_SCMN_RBUF_AXIS_DELY_M                                                                         0x3B
#define _P7_CF_PT_3C_PORT_SCMN_LBUF_AXIS_DELY_H                                                                         0x3C
#define _P7_CF_PT_3D_PORT_SCMN_LBUF_AXIS_DELY_M                                                                         0x3D
#define _P7_CF_PT_3E_PORT_SCMN_BLOCK_DELY_H                                                                             0x3E
#define _P7_CF_PT_3F_PORT_SCMN_BLOCK_DELY_M                                                                             0x3F
#define _P7_CF_PT_40_PORT_SCMN_MST_DC_DUDV_L                                                                            0x40
#define _P7_CF_PT_41_PORT_SCMN_MST_BA_DUDV_L                                                                            0x41
#define _P7_CF_PT_42_PORT_SCMN_RWID_DC_DUDV_L                                                                           0x42
#define _P7_CF_PT_43_PORT_SCMN_RWID_BA_DUDV_L                                                                           0x43
#define _P7_CF_PT_44_PORT_SCMN_LWID_DC_DUDV_L                                                                           0x44
#define _P7_CF_PT_45_PORT_SCMN_LWID_BA_DUDV_L                                                                           0x45
#define _P7_CF_PT_46_PORT_SCMN_RBUF_DC_DUDV_L                                                                           0x46
#define _P7_CF_PT_47_PORT_SCMN_RBUF_BA_DUDV_L                                                                           0x47
#define _P7_CF_PT_48_PORT_SCMN_LBUF_DC_DUDV_L                                                                           0x48
#define _P7_CF_PT_49_PORT_SCMN_LBUF_BA_DUDV_L                                                                           0x49
#define _P7_CF_PT_4A_PORT_SCMN_SATURATION_SET_4                                                                         0x4A
#define _P7_CF_PT_4B_PORT_SCMN_RBUF_HUE_L                                                                               0x4B
#define _P7_CF_PT_4C_PORT_SCMN_AXIS_DELY1_L                                                                             0x4C
#define _P7_CF_PT_4D_PORT_SCMN_AXIS_DELY0_L                                                                             0x4D


//--------------------------------------------------
// M1 ICM Port2 Register (Page 7)
//--------------------------------------------------
#define _P7_D3_PT_03_PORT_CMN_MST_00_DU_H                                                                               0x03
#define _P7_D3_PT_04_PORT_CMN_MST_00_DV_H                                                                               0x04
#define _P7_D3_PT_05_PORT_CMN_MST_01_DU_H                                                                               0x05
#define _P7_D3_PT_06_PORT_CMN_MST_01_DV_H                                                                               0x06
#define _P7_D3_PT_07_PORT_CMN_MST_02_DU_H                                                                               0x07
#define _P7_D3_PT_08_PORT_CMN_MST_02_DV_H                                                                               0x08
#define _P7_D3_PT_09_PORT_CMN_MST_03_DU_H                                                                               0x09
#define _P7_D3_PT_0A_PORT_CMN_MST_03_DV_H                                                                               0x0A
#define _P7_D3_PT_0B_PORT_CMN_MST_04_DU_H                                                                               0x0B
#define _P7_D3_PT_0C_PORT_CMN_MST_04_DV_H                                                                               0x0C
#define _P7_D3_PT_0D_PORT_CMN_MST_05_DU_H                                                                               0x0D
#define _P7_D3_PT_0E_PORT_CMN_MST_05_DV_H                                                                               0x0E
#define _P7_D3_PT_0F_PORT_CMN_MST_06_DU_H                                                                               0x0F
#define _P7_D3_PT_10_PORT_CMN_MST_06_DV_H                                                                               0x10
#define _P7_D3_PT_11_PORT_CMN_MST_07_DU_H                                                                               0x11
#define _P7_D3_PT_12_PORT_CMN_MST_07_DV_H                                                                               0x12
#define _P7_D3_PT_13_PORT_CMN_RWID_00_DU_H                                                                              0x13
#define _P7_D3_PT_14_PORT_CMN_RWID_00_DV_H                                                                              0x14
#define _P7_D3_PT_15_PORT_CMN_RWID_01_DU_H                                                                              0x15
#define _P7_D3_PT_16_PORT_CMN_RWID_01_DV_H                                                                              0x16
#define _P7_D3_PT_17_PORT_CMN_RWID_02_DU_H                                                                              0x17
#define _P7_D3_PT_18_PORT_CMN_RWID_02_DV_H                                                                              0x18
#define _P7_D3_PT_19_PORT_CMN_RWID_03_DU_H                                                                              0x19
#define _P7_D3_PT_1A_PORT_CMN_RWID_03_DV_H                                                                              0x1A
#define _P7_D3_PT_1B_PORT_CMN_RWID_04_DU_H                                                                              0x1B
#define _P7_D3_PT_1C_PORT_CMN_RWID_04_DV_H                                                                              0x1C
#define _P7_D3_PT_1D_PORT_CMN_RWID_05_DU_H                                                                              0x1D
#define _P7_D3_PT_1E_PORT_CMN_RWID_05_DV_H                                                                              0x1E
#define _P7_D3_PT_1F_PORT_CMN_RWID_06_DU_H                                                                              0x1F
#define _P7_D3_PT_20_PORT_CMN_RWID_06_DV_H                                                                              0x20
#define _P7_D3_PT_21_PORT_CMN_RWID_07_DU_H                                                                              0x21
#define _P7_D3_PT_22_PORT_CMN_RWID_07_DV_H                                                                              0x22
#define _P7_D3_PT_23_PORT_CMN_LWID_00_DU_H                                                                              0x23
#define _P7_D3_PT_24_PORT_CMN_LWID_00_DV_H                                                                              0x24
#define _P7_D3_PT_25_PORT_CMN_LWID_01_DU_H                                                                              0x25
#define _P7_D3_PT_26_PORT_CMN_LWID_01_DV_H                                                                              0x26
#define _P7_D3_PT_27_PORT_CMN_LWID_02_DU_H                                                                              0x27
#define _P7_D3_PT_28_PORT_CMN_LWID_02_DV_H                                                                              0x28
#define _P7_D3_PT_29_PORT_CMN_LWID_03_DU_H                                                                              0x29
#define _P7_D3_PT_2A_PORT_CMN_LWID_03_DV_H                                                                              0x2A
#define _P7_D3_PT_2B_PORT_CMN_LWID_04_DU_H                                                                              0x2B
#define _P7_D3_PT_2C_PORT_CMN_LWID_04_DV_H                                                                              0x2C
#define _P7_D3_PT_2D_PORT_CMN_LWID_05_DU_H                                                                              0x2D
#define _P7_D3_PT_2E_PORT_CMN_LWID_05_DV_H                                                                              0x2E
#define _P7_D3_PT_2F_PORT_CMN_LWID_06_DU_H                                                                              0x2F
#define _P7_D3_PT_30_PORT_CMN_LWID_06_DV_H                                                                              0x30
#define _P7_D3_PT_31_PORT_CMN_LWID_07_DU_H                                                                              0x31
#define _P7_D3_PT_32_PORT_CMN_LWID_07_DV_H                                                                              0x32
#define _P7_D3_PT_33_PORT_CMN_RBUF_00_DU_H                                                                              0x33
#define _P7_D3_PT_34_PORT_CMN_RBUF_00_DV_H                                                                              0x34
#define _P7_D3_PT_35_PORT_CMN_RBUF_01_DU_H                                                                              0x35
#define _P7_D3_PT_36_PORT_CMN_RBUF_01_DV_H                                                                              0x36
#define _P7_D3_PT_37_PORT_CMN_RBUF_02_DU_H                                                                              0x37
#define _P7_D3_PT_38_PORT_CMN_RBUF_02_DV_H                                                                              0x38
#define _P7_D3_PT_39_PORT_CMN_RBUF_03_DU_H                                                                              0x39
#define _P7_D3_PT_3A_PORT_CMN_RBUF_03_DV_H                                                                              0x3A
#define _P7_D3_PT_3B_PORT_CMN_RBUF_04_DU_H                                                                              0x3B
#define _P7_D3_PT_3C_PORT_CMN_RBUF_04_DV_H                                                                              0x3C
#define _P7_D3_PT_3D_PORT_CMN_RBUF_05_DU_H                                                                              0x3D
#define _P7_D3_PT_3E_PORT_CMN_RBUF_05_DV_H                                                                              0x3E
#define _P7_D3_PT_3F_PORT_CMN_RBUF_06_DU_H                                                                              0x3F
#define _P7_D3_PT_40_PORT_CMN_RBUF_06_DV_H                                                                              0x40
#define _P7_D3_PT_41_PORT_CMN_RBUF_07_DU_H                                                                              0x41
#define _P7_D3_PT_42_PORT_CMN_RBUF_07_DV_H                                                                              0x42
#define _P7_D3_PT_43_PORT_CMN_LBUF_00_DU_H                                                                              0x43
#define _P7_D3_PT_44_PORT_CMN_LBUF_00_DV_H                                                                              0x44
#define _P7_D3_PT_45_PORT_CMN_LBUF_01_DU_H                                                                              0x45
#define _P7_D3_PT_46_PORT_CMN_LBUF_01_DV_H                                                                              0x46
#define _P7_D3_PT_47_PORT_CMN_LBUF_02_DU_H                                                                              0x47
#define _P7_D3_PT_48_PORT_CMN_LBUF_02_DV_H                                                                              0x48
#define _P7_D3_PT_49_PORT_CMN_LBUF_03_DU_H                                                                              0x49
#define _P7_D3_PT_4A_PORT_CMN_LBUF_03_DV_H                                                                              0x4A
#define _P7_D3_PT_4B_PORT_CMN_LBUF_04_DU_H                                                                              0x4B
#define _P7_D3_PT_4C_PORT_CMN_LBUF_04_DV_H                                                                              0x4C
#define _P7_D3_PT_4D_PORT_CMN_LBUF_05_DU_H                                                                              0x4D
#define _P7_D3_PT_4E_PORT_CMN_LBUF_05_DV_H                                                                              0x4E
#define _P7_D3_PT_4F_PORT_CMN_LBUF_06_DU_H                                                                              0x4F
#define _P7_D3_PT_50_PORT_CMN_LBUF_06_DV_H                                                                              0x50
#define _P7_D3_PT_51_PORT_CMN_LBUF_07_DU_H                                                                              0x51
#define _P7_D3_PT_52_PORT_CMN_LBUF_07_DV_H                                                                              0x52
#define _P7_D3_PT_53_PORT_CMN_MST_UMAX_H                                                                                0x53
#define _P7_D3_PT_54_PORT_CMN_MST_UMAX_M                                                                                0x54
#define _P7_D3_PT_55_PORT_CMN_RWID_UMAX_H                                                                               0x55
#define _P7_D3_PT_56_PORT_CMN_RWID_UMAX_M                                                                               0x56
#define _P7_D3_PT_57_PORT_CMN_LWID_UMAX_H                                                                               0x57
#define _P7_D3_PT_58_PORT_CMN_LWID_UMAX_M                                                                               0x58
#define _P7_D3_PT_59_PORT_CMN_RBUF_UMAX_H                                                                               0x59
#define _P7_D3_PT_5A_PORT_CMN_RBUF_UMAX_M                                                                               0x5A
#define _P7_D3_PT_5B_PORT_CMN_LBUF_UMAX_H                                                                               0x5B
#define _P7_D3_PT_5C_PORT_CMN_LBUF_UMAX_M                                                                               0x5C
#define _P7_D3_PT_5D_PORT_CMN_RBUF_HUE_H                                                                                0x5D
#define _P7_D3_PT_5E_PORT_CMN_RBUF_HUE_M                                                                                0x5E
#define _P7_D3_PT_5F_PORT_CMN_RWID_RANGE_H                                                                              0x5F
#define _P7_D3_PT_60_PORT_CMN_RWID_RANGE_M                                                                              0x60
#define _P7_D3_PT_61_PORT_CMN_MST_RANGE_H                                                                               0x61
#define _P7_D3_PT_62_PORT_CMN_MST_RANGE_M                                                                               0x62
#define _P7_D3_PT_63_PORT_CMN_LWID_RANGE_H                                                                              0x63
#define _P7_D3_PT_64_PORT_CMN_LWID_RANGE_M                                                                              0x64
#define _P7_D3_PT_65_PORT_CMN_LBUF_RANGE_H                                                                              0x65
#define _P7_D3_PT_66_PORT_CMN_LBUF_RANGE_M                                                                              0x66
#define _P7_D3_PT_67_PORT_CMN_BRI_RANGE                                                                                 0x67
#define _P7_D3_PT_68_PORT_CMN_BRI_BUF_EN                                                                                0x68
#define _P7_D3_PT_69_PORT_CMN_M_AXIS_DELY_H                                                                             0x69
#define _P7_D3_PT_6A_PORT_CMN_M_AXIS_DELY_L                                                                             0x6A
#define _P7_D3_PT_6B_PORT_CMN_R_AXIS_DELY_H                                                                             0x6B
#define _P7_D3_PT_6C_PORT_CMN_R_AXIS_DELY_L                                                                             0x6C
#define _P7_D3_PT_6D_PORT_CMN_L_AXIS_DELY_H                                                                             0x6D
#define _P7_D3_PT_6E_PORT_CMN_L_AXIS_DELY_L                                                                             0x6E
#define _P7_D3_PT_6F_PORT_CMN_MST_00_01_UV_OFFSET_L                                                                     0x6F
#define _P7_D3_PT_70_PORT_CMN_MST_02_03_UV_OFFSET_L                                                                     0x70
#define _P7_D3_PT_71_PORT_CMN_MST_04_05_UV_OFFSET_L                                                                     0x71
#define _P7_D3_PT_72_PORT_CMN_MST_06_07_UV_OFFSET_L                                                                     0x72
#define _P7_D3_PT_73_PORT_CMN_RWID_00_01_UV_OFFSET_L                                                                    0x73
#define _P7_D3_PT_74_PORT_CMN_RWID_02_03_UV_OFFSET_L                                                                    0x74
#define _P7_D3_PT_75_PORT_CMN_RWID_04_05_UV_OFFSET_L                                                                    0x75
#define _P7_D3_PT_76_PORT_CMN_RWID_06_07_UV_OFFSET_L                                                                    0x76
#define _P7_D3_PT_77_PORT_CMN_LWID_00_01_UV_OFFSET_L                                                                    0x77
#define _P7_D3_PT_78_PORT_CMN_LWID_02_03_UV_OFFSET_L                                                                    0x78
#define _P7_D3_PT_79_PORT_CMN_LWID_04_05_UV_OFFSET_L                                                                    0x79
#define _P7_D3_PT_7A_PORT_CMN_LWID_06_07_UV_OFFSET_L                                                                    0x7A
#define _P7_D3_PT_7B_PORT_CMN_RBUF_00_01_UV_OFFSET_L                                                                    0x7B
#define _P7_D3_PT_7C_PORT_CMN_RBUF_02_03_UV_OFFSET_L                                                                    0x7C
#define _P7_D3_PT_7D_PORT_CMN_RBUF_04_05_UV_OFFSET_L                                                                    0x7D
#define _P7_D3_PT_7E_PORT_CMN_RBUF_06_07_UV_OFFSET_L                                                                    0x7E
#define _P7_D3_PT_7F_PORT_CMN_LBUF_00_01_UV_OFFSET_L                                                                    0x7F
#define _P7_D3_PT_80_PORT_CMN_LBUF_02_03_UV_OFFSET_L                                                                    0x80
#define _P7_D3_PT_81_PORT_CMN_LBUF_04_05_UV_OFFSET_L                                                                    0x81
#define _P7_D3_PT_82_PORT_CMN_LBUF_06_07_UV_OFFSET_L                                                                    0x82
#define _P7_D3_PT_83_PORT_CMN_MST_WID_UMAX_L                                                                            0x83
#define _P7_D3_PT_84_PORT_CMN_BUFFER_UMAX_L                                                                             0x84
#define _P7_D3_PT_85_PORT_CMN_HUE_SET1_L                                                                                0x85
#define _P7_D3_PT_86_PORT_CMN_HUE_SET0_L                                                                                0x86
#define _P7_D3_PT_87_PORT_CMN_AXIS_DELY_L                                                                               0x87


//--------------------------------------------------
// M1 Y-Peaking and Coring Part2 (D-Domain) (Page 7)
//--------------------------------------------------
#define _P7_D7_PT_00_PEAKING_C0                                                                                         0x00
#define _P7_D7_PT_01_PEAKING_C1                                                                                         0x01
#define _P7_D7_PT_02_PEAKING_C2                                                                                         0x02
#define _P7_D7_PT_03_CORING_MIN                                                                                         0x03
#define _P7_D7_PT_04_CORING_MAX_POS                                                                                     0x04
#define _P7_D7_PT_05_CORING_MAX_NEG                                                                                     0x05
#define _P7_D7_PT_06_PEAKING_HLW_CONTROL                                                                                0x06


//--------------------------------------------------
// M1 DCR Port Register (Page 7)
//--------------------------------------------------
#define _P7_D9_PT_00_DCR_THESHOLD1_1                                                                                    0x00
#define _P7_D9_PT_01_DCR_THESHOLD2_1                                                                                    0x01
#define _P7_D9_PT_02_DCR_ABOVE_TH1_NUM_2                                                                                0x02
#define _P7_D9_PT_03_DCR_ABOVE_TH1_NUM_1                                                                                0x03
#define _P7_D9_PT_04_DCR_ABOVE_TH1_NUM_0                                                                                0x04
#define _P7_D9_PT_05_DCR_ABOVE_TH1_VAL_4                                                                                0x05
#define _P7_D9_PT_06_DCR_ABOVE_TH1_VAL_3                                                                                0x06
#define _P7_D9_PT_07_DCR_ABOVE_TH1_VAL_2                                                                                0x07
#define _P7_D9_PT_08_DCR_ABOVE_TH1_VAL_1                                                                                0x08
#define _P7_D9_PT_09_DCR_ABOVE_TH2_NUM_2                                                                                0x09
#define _P7_D9_PT_0A_DCR_ABOVE_TH2_NUM_1                                                                                0x0A
#define _P7_D9_PT_0B_DCR_ABOVE_TH2_NUM_0                                                                                0x0B
#define _P7_D9_PT_0C_DCR_ABOVE_TH2_VAL_4                                                                                0x0C
#define _P7_D9_PT_0D_DCR_ABOVE_TH2_VAL_3                                                                                0x0D
#define _P7_D9_PT_0E_DCR_ABOVE_TH2_VAL_2                                                                                0x0E
#define _P7_D9_PT_0F_DCR_ABOVE_TH2_VAL_1                                                                                0x0F
#define _P7_D9_PT_10_DCR_HIGH_LV_NUM_R_1                                                                                0x10
#define _P7_D9_PT_11_DCR_HIGH_LV_NUM_R_0                                                                                0x11
#define _P7_D9_PT_12_DCR_LOW_LV_NUM_R_1                                                                                 0x12
#define _P7_D9_PT_13_DCR_LOW_LV_NUM_R_0                                                                                 0x13
#define _P7_D9_PT_14_DCR_HIGH_LV_VAL_R_1                                                                                0x14
#define _P7_D9_PT_15_DCR_LOW_LV_VAL_R_1                                                                                 0x15
#define _P7_D9_PT_16_DCR_HIGH_LV_NUM_G_1                                                                                0x16
#define _P7_D9_PT_17_DCR_HIGH_LV_NUM_G_0                                                                                0x17
#define _P7_D9_PT_18_DCR_LOW_LV_NUM_G_1                                                                                 0x18
#define _P7_D9_PT_19_DCR_LOW_LV_NUM_G_0                                                                                 0x19
#define _P7_D9_PT_1A_DCR_HIGH_LV_VAL_G_1                                                                                0x1A
#define _P7_D9_PT_1B_DCR_LOW_LV_VAL_G_1                                                                                 0x1B
#define _P7_D9_PT_1C_DCR_HIGH_LV_NUM_B_1                                                                                0x1C
#define _P7_D9_PT_1D_DCR_HIGH_LV_NUM_B_0                                                                                0x1D
#define _P7_D9_PT_1E_DCR_LOW_LV_NUM_B_1                                                                                 0x1E
#define _P7_D9_PT_1F_DCR_LOW_LV_NUM_B_0                                                                                 0x1F
#define _P7_D9_PT_20_DCR_HIGH_LV_VAL_B_1                                                                                0x20
#define _P7_D9_PT_21_DCR_LOW_LV_VAL_B_1                                                                                 0x21
#define _P7_D9_PT_22_DCR_HIGH_LV_NUM_R_2                                                                                0x22
#define _P7_D9_PT_23_DCR_LOW_LV_NUM_R_2                                                                                 0x23
#define _P7_D9_PT_24_DCR_HIGH_LV_NUM_G_2                                                                                0x24
#define _P7_D9_PT_25_DCR_LOW_LV_NUM_G_2                                                                                 0x25
#define _P7_D9_PT_26_DCR_HIGH_LV_NUM_B_2                                                                                0x26
#define _P7_D9_PT_27_DCR_LOW_LV_NUM_B_2                                                                                 0x27
#define _P7_D9_PT_28_DCR_Y_MAX_1                                                                                        0x28
#define _P7_D9_PT_29_DCR_Y_MIN_1                                                                                        0x29
#define _P7_D9_PT_2A_DCR_ABOVE_TH_VAL_5                                                                                 0x2A
#define _P7_D9_PT_2B_DCR_ABOVE_TH_VAL_0                                                                                 0x2B
#define _P7_D9_PT_2C_DCR_HIGH_LV_VAL_R_0                                                                                0x2C
#define _P7_D9_PT_2D_DCR_LOW_LV_VAL_R_0                                                                                 0x2D
#define _P7_D9_PT_2E_DCR_HIGH_LV_VAL_G_0                                                                                0x2E
#define _P7_D9_PT_2F_DCR_LOW_LV_VAL_G_0                                                                                 0x2F
#define _P7_D9_PT_30_DCR_HIGH_LV_VAL_B_0                                                                                0x30
#define _P7_D9_PT_31_DCR_LOW_LV_VAL_B_0                                                                                 0x31
#define _P7_D9_PT_32_DCR_Y_MAX_0                                                                                        0x32
#define _P7_D9_PT_33_DCR_Y_MIN_0                                                                                        0x33
#define _P7_D9_PT_34_DCR_MAX_CLL_1                                                                                      0x34
#define _P7_D9_PT_35_DCR_MAX_CLL_0                                                                                      0x35
#define _P7_D9_PT_36_DCR_HIGHT_BIT_0                                                                                    0x36
#define _P7_D9_PT_37_DCR_HIGHT_BIT_1                                                                                    0x37
#define _P7_D9_PT_38_DCR_THESHOLD1_0                                                                                    0x38
#define _P7_D9_PT_39_DCR_THESHOLD2_0                                                                                    0x39
#define _P7_D9_PT_3A_DCR_BG_R_VALUE1                                                                                    0x3A
#define _P7_D9_PT_3B_DCR_BG_R_VALUE0                                                                                    0x3B
#define _P7_D9_PT_3C_DCR_BG_G_VALUE1                                                                                    0x3C
#define _P7_D9_PT_3D_DCR_BG_G_VALUE0                                                                                    0x3D
#define _P7_D9_PT_3E_DCR_BG_B_VALUE1                                                                                    0x3E
#define _P7_D9_PT_3F_DCR_BG_B_VALUE0                                                                                    0x3F


//--------------------------------------------------
// TTS Audio Rate Up Sampling Control Coefficient Port Register (Page 8)
//--------------------------------------------------
#define _P8_05_PT_00_TTS_UP_SAMPLING_CTRL_00                                                                            0x00
#define _P8_05_PT_01_TTS_UP_SAMPLING_CTRL_01                                                                            0x01
#define _P8_05_PT_02_TTS_UP_SAMPLING_CTRL_02                                                                            0x02
#define _P8_05_PT_03_TTS_UP_SAMPLING_CTRL_03                                                                            0x03
#define _P8_05_PT_04_TTS_UP_SAMPLING_CTRL_04                                                                            0x04
#define _P8_05_PT_05_TTS_UP_SAMPLING_CTRL_05                                                                            0x05
#define _P8_05_PT_06_TTS_UP_SAMPLING_CTRL_06                                                                            0x06
#define _P8_05_PT_07_TTS_UP_SAMPLING_CTRL_07                                                                            0x07
#define _P8_05_PT_08_TTS_UP_SAMPLING_CTRL_08                                                                            0x08
#define _P8_05_PT_09_TTS_UP_SAMPLING_CTRL_09                                                                            0x09
#define _P8_05_PT_0A_TTS_UP_SAMPLING_CTRL_0A                                                                            0x0A
#define _P8_05_PT_0B_TTS_UP_SAMPLING_CTRL_0B                                                                            0x0B
#define _P8_05_PT_0C_TTS_UP_SAMPLING_CTRL_0C                                                                            0x0C
#define _P8_05_PT_0D_TTS_UP_SAMPLING_CTRL_0D                                                                            0x0D
#define _P8_05_PT_0E_TTS_UP_SAMPLING_CTRL_0E                                                                            0x0E
#define _P8_05_PT_0F_TTS_UP_SAMPLING_CTRL_0F                                                                            0x0F
#define _P8_05_PT_10_TTS_UP_SAMPLING_CTRL_10                                                                            0x10
#define _P8_05_PT_11_TTS_UP_SAMPLING_CTRL_11                                                                            0x11
#define _P8_05_PT_12_TTS_UP_SAMPLING_CTRL_12                                                                            0x12
#define _P8_05_PT_13_TTS_UP_SAMPLING_CTRL_13                                                                            0x13
#define _P8_05_PT_14_TTS_UP_SAMPLING_CTRL_14                                                                            0x14
#define _P8_05_PT_15_TTS_UP_SAMPLING_CTRL_15                                                                            0x15
#define _P8_05_PT_16_TTS_UP_SAMPLING_CTRL_16                                                                            0x16
#define _P8_05_PT_17_TTS_UP_SAMPLING_CTRL_17                                                                            0x17
#define _P8_05_PT_18_TTS_UP_SAMPLING_CTRL_18                                                                            0x18
#define _P8_05_PT_19_TTS_UP_SAMPLING_CTRL_19                                                                            0x19
#define _P8_05_PT_1A_TTS_UP_SAMPLING_CTRL_1A                                                                            0x1A
#define _P8_05_PT_1B_TTS_UP_SAMPLING_CTRL_1B                                                                            0x1B
#define _P8_05_PT_1C_TTS_UP_SAMPLING_CTRL_1C                                                                            0x1C
#define _P8_05_PT_1D_TTS_UP_SAMPLING_CTRL_1D                                                                            0x1D
#define _P8_05_PT_1E_TTS_UP_SAMPLING_CTRL_1E                                                                            0x1E
#define _P8_05_PT_1F_TTS_UP_SAMPLING_CTRL_1F                                                                            0x1F
#define _P8_05_PT_20_TTS_UP_SAMPLING_CTRL_20                                                                            0x20
#define _P8_05_PT_21_TTS_UP_SAMPLING_CTRL_21                                                                            0x21
#define _P8_05_PT_22_TTS_UP_SAMPLING_CTRL_22                                                                            0x22
#define _P8_05_PT_23_TTS_UP_SAMPLING_CTRL_23                                                                            0x23
#define _P8_05_PT_24_TTS_UP_SAMPLING_CTRL_24                                                                            0x24
#define _P8_05_PT_25_TTS_UP_SAMPLING_CTRL_25                                                                            0x25
#define _P8_05_PT_26_TTS_UP_SAMPLING_CTRL_26                                                                            0x26
#define _P8_05_PT_27_TTS_UP_SAMPLING_CTRL_27                                                                            0x27
#define _P8_05_PT_28_TTS_UP_SAMPLING_CTRL_28                                                                            0x28
#define _P8_05_PT_29_TTS_UP_SAMPLING_CTRL_29                                                                            0x29
#define _P8_05_PT_2A_TTS_UP_SAMPLING_CTRL_2A                                                                            0x2A
#define _P8_05_PT_2B_TTS_UP_SAMPLING_CTRL_2B                                                                            0x2B
#define _P8_05_PT_2C_TTS_UP_SAMPLING_CTRL_2C                                                                            0x2C
#define _P8_05_PT_2D_TTS_UP_SAMPLING_CTRL_2D                                                                            0x2D
#define _P8_05_PT_2E_TTS_UP_SAMPLING_CTRL_2E                                                                            0x2E
#define _P8_05_PT_2F_TTS_UP_SAMPLING_CTRL_2F                                                                            0x2F
#define _P8_05_PT_30_TTS_UP_SAMPLING_CTRL_30                                                                            0x30
#define _P8_05_PT_31_TTS_UP_SAMPLING_CTRL_31                                                                            0x31
#define _P8_05_PT_32_TTS_UP_SAMPLING_CTRL_32                                                                            0x32
#define _P8_05_PT_33_TTS_UP_SAMPLING_CTRL_33                                                                            0x33
#define _P8_05_PT_34_TTS_UP_SAMPLING_CTRL_34                                                                            0x34
#define _P8_05_PT_35_TTS_UP_SAMPLING_CTRL_35                                                                            0x35
#define _P8_05_PT_36_TTS_UP_SAMPLING_CTRL_36                                                                            0x36
#define _P8_05_PT_37_TTS_UP_SAMPLING_CTRL_37                                                                            0x37
#define _P8_05_PT_38_TTS_UP_SAMPLING_CTRL_38                                                                            0x38
#define _P8_05_PT_39_TTS_UP_SAMPLING_CTRL_39                                                                            0x39
#define _P8_05_PT_3A_TTS_UP_SAMPLING_CTRL_3A                                                                            0x3A
#define _P8_05_PT_3B_TTS_UP_SAMPLING_CTRL_3B                                                                            0x3B
#define _P8_05_PT_3C_TTS_UP_SAMPLING_CTRL_3C                                                                            0x3C
#define _P8_05_PT_3D_TTS_UP_SAMPLING_CTRL_3D                                                                            0x3D
#define _P8_05_PT_3E_TTS_UP_SAMPLING_CTRL_3E                                                                            0x3E
#define _P8_05_PT_3F_TTS_UP_SAMPLING_CTRL_3F                                                                            0x3F
#define _P8_05_PT_40_TTS_UP_SAMPLING_CTRL_40                                                                            0x40
#define _P8_05_PT_41_TTS_UP_SAMPLING_CTRL_41                                                                            0x41
#define _P8_05_PT_42_TTS_UP_SAMPLING_CTRL_42                                                                            0x42
#define _P8_05_PT_43_TTS_UP_SAMPLING_CTRL_43                                                                            0x43
#define _P8_05_PT_44_TTS_UP_SAMPLING_CTRL_44                                                                            0x44
#define _P8_05_PT_45_TTS_UP_SAMPLING_CTRL_45                                                                            0x45
#define _P8_05_PT_46_TTS_UP_SAMPLING_CTRL_46                                                                            0x46
#define _P8_05_PT_47_TTS_UP_SAMPLING_CTRL_47                                                                            0x47
#define _P8_05_PT_48_TTS_UP_SAMPLING_CTRL_48                                                                            0x48
#define _P8_05_PT_49_TTS_UP_SAMPLING_CTRL_49                                                                            0x49
#define _P8_05_PT_4A_TTS_UP_SAMPLING_CTRL_4A                                                                            0x4A
#define _P8_05_PT_4B_TTS_UP_SAMPLING_CTRL_4B                                                                            0x4B
#define _P8_05_PT_4C_TTS_UP_SAMPLING_CTRL_4C                                                                            0x4C
#define _P8_05_PT_4D_TTS_UP_SAMPLING_CTRL_4D                                                                            0x4D
#define _P8_05_PT_4E_TTS_UP_SAMPLING_CTRL_4E                                                                            0x4E
#define _P8_05_PT_4F_TTS_UP_SAMPLING_CTRL_4F                                                                            0x4F
#define _P8_05_PT_50_TTS_UP_SAMPLING_CTRL_50                                                                            0x50
#define _P8_05_PT_51_TTS_UP_SAMPLING_CTRL_51                                                                            0x51
#define _P8_05_PT_52_TTS_UP_SAMPLING_CTRL_52                                                                            0x52
#define _P8_05_PT_53_TTS_UP_SAMPLING_CTRL_53                                                                            0x53
#define _P8_05_PT_54_TTS_UP_SAMPLING_CTRL_54                                                                            0x54
#define _P8_05_PT_55_TTS_UP_SAMPLING_CTRL_55                                                                            0x55
#define _P8_05_PT_56_TTS_UP_SAMPLING_CTRL_56                                                                            0x56
#define _P8_05_PT_57_TTS_UP_SAMPLING_CTRL_57                                                                            0x57
#define _P8_05_PT_58_TTS_UP_SAMPLING_CTRL_58                                                                            0x58
#define _P8_05_PT_59_TTS_UP_SAMPLING_CTRL_59                                                                            0x59
#define _P8_05_PT_5A_TTS_UP_SAMPLING_CTRL_5A                                                                            0x5A
#define _P8_05_PT_5B_TTS_UP_SAMPLING_CTRL_5B                                                                            0x5B
#define _P8_05_PT_5C_TTS_UP_SAMPLING_CTRL_5C                                                                            0x5C
#define _P8_05_PT_5D_TTS_UP_SAMPLING_CTRL_5D                                                                            0x5D
#define _P8_05_PT_5E_TTS_UP_SAMPLING_CTRL_5E                                                                            0x5E
#define _P8_05_PT_5F_TTS_UP_SAMPLING_CTRL_5F                                                                            0x5F
#define _P8_05_PT_60_TTS_UP_SAMPLING_CTRL_60                                                                            0x60
#define _P8_05_PT_61_TTS_UP_SAMPLING_CTRL_61                                                                            0x61
#define _P8_05_PT_62_TTS_UP_SAMPLING_CTRL_62                                                                            0x62
#define _P8_05_PT_63_TTS_UP_SAMPLING_CTRL_63                                                                            0x63
#define _P8_05_PT_64_TTS_UP_SAMPLING_CTRL_64                                                                            0x64
#define _P8_05_PT_65_TTS_UP_SAMPLING_CTRL_65                                                                            0x65
#define _P8_05_PT_66_TTS_UP_SAMPLING_CTRL_66                                                                            0x66
#define _P8_05_PT_67_TTS_UP_SAMPLING_CTRL_67                                                                            0x67
#define _P8_05_PT_68_TTS_UP_SAMPLING_CTRL_68                                                                            0x68
#define _P8_05_PT_69_TTS_UP_SAMPLING_CTRL_69                                                                            0x69
#define _P8_05_PT_6A_TTS_UP_SAMPLING_CTRL_6A                                                                            0x6A
#define _P8_05_PT_6B_TTS_UP_SAMPLING_CTRL_6B                                                                            0x6B
#define _P8_05_PT_6C_TTS_UP_SAMPLING_CTRL_6C                                                                            0x6C
#define _P8_05_PT_6D_TTS_UP_SAMPLING_CTRL_6D                                                                            0x6D
#define _P8_05_PT_6E_TTS_UP_SAMPLING_CTRL_6E                                                                            0x6E
#define _P8_05_PT_6F_TTS_UP_SAMPLING_CTRL_6F                                                                            0x6F
#define _P8_05_PT_70_TTS_UP_SAMPLING_CTRL_70                                                                            0x70
#define _P8_05_PT_71_TTS_UP_SAMPLING_CTRL_71                                                                            0x71
#define _P8_05_PT_72_TTS_UP_SAMPLING_CTRL_72                                                                            0x72
#define _P8_05_PT_73_TTS_UP_SAMPLING_CTRL_73                                                                            0x73
#define _P8_05_PT_74_TTS_UP_SAMPLING_CTRL_74                                                                            0x74
#define _P8_05_PT_75_TTS_UP_SAMPLING_CTRL_75                                                                            0x75
#define _P8_05_PT_76_TTS_UP_SAMPLING_CTRL_76                                                                            0x76
#define _P8_05_PT_77_TTS_UP_SAMPLING_CTRL_77                                                                            0x77
#define _P8_05_PT_78_TTS_UP_SAMPLING_CTRL_78                                                                            0x78
#define _P8_05_PT_79_TTS_UP_SAMPLING_CTRL_79                                                                            0x79
#define _P8_05_PT_7A_TTS_UP_SAMPLING_CTRL_7A                                                                            0x7A
#define _P8_05_PT_7B_TTS_UP_SAMPLING_CTRL_7B                                                                            0x7B
#define _P8_05_PT_7C_TTS_UP_SAMPLING_CTRL_7C                                                                            0x7C
#define _P8_05_PT_7D_TTS_UP_SAMPLING_CTRL_7D                                                                            0x7D
#define _P8_05_PT_7E_TTS_UP_SAMPLING_CTRL_7E                                                                            0x7E
#define _P8_05_PT_7F_TTS_UP_SAMPLING_CTRL_7F                                                                            0x7F


//--------------------------------------------------
// Embedded Timing Controller Port Register (Page 15)
//--------------------------------------------------
#define _P15_A4_PT_00_TC_CTRL0                                                                                          0x00
#define _P15_A4_PT_01_TC_CTRL1                                                                                          0x01
#define _P15_A4_PT_02_FLICK_CTRL0                                                                                       0x02
#define _P15_A4_PT_03_FLICK_CTRL1                                                                                       0x03
#define _P15_A4_PT_04_FLICK_CTRL2                                                                                       0x04
#define _P15_A4_PT_05_FLICK_CTRL3                                                                                       0x05
#define _P15_A4_PT_06_TC_CTRL2                                                                                          0x06
#define _P15_A4_PT_07_TC_CTRL3                                                                                          0x07
#define _P15_A4_PT_08_TC_CTRL4                                                                                          0x08
#define _P15_A4_PT_09_TC_CTRL5                                                                                          0x09
#define _P15_A4_PT_10_TC0_VS_MSB                                                                                        0x10
#define _P15_A4_PT_11_TC0_VS_LSB                                                                                        0x11
#define _P15_A4_PT_12_TC0_VE_MSB                                                                                        0x12
#define _P15_A4_PT_13_TC0_VE_LSB                                                                                        0x13
#define _P15_A4_PT_14_TC0_HS_MSB                                                                                        0x14
#define _P15_A4_PT_15_TC0_HS_LSB                                                                                        0x15
#define _P15_A4_PT_16_TC0_HE_MSB                                                                                        0x16
#define _P15_A4_PT_17_TC0_HE_LSB                                                                                        0x17
#define _P15_A4_PT_18_TC0_CTRL                                                                                          0x18
#define _P15_A4_PT_19_TC0_RESERVE                                                                                       0x19
#define _P15_A4_PT_20_TC1_VS_MSB                                                                                        0x20
#define _P15_A4_PT_21_TC1_VS_LSB                                                                                        0x21
#define _P15_A4_PT_22_TC1_VE_MSB                                                                                        0x22
#define _P15_A4_PT_23_TC1_VE_LSB                                                                                        0x23
#define _P15_A4_PT_24_TC1_HS_MSB                                                                                        0x24
#define _P15_A4_PT_25_TC1_HS_LSB                                                                                        0x25
#define _P15_A4_PT_26_TC1_HE_MSB                                                                                        0x26
#define _P15_A4_PT_27_TC1_HE_LSB                                                                                        0x27
#define _P15_A4_PT_28_TC1_CTRL                                                                                          0x28
#define _P15_A4_PT_29_TC1_RESERVE                                                                                       0x29
#define _P15_A4_PT_30_TC2_VS_MSB                                                                                        0x30
#define _P15_A4_PT_31_TC2_VS_LSB                                                                                        0x31
#define _P15_A4_PT_32_TC2_VE_MSB                                                                                        0x32
#define _P15_A4_PT_33_TC2_VE_LSB                                                                                        0x33
#define _P15_A4_PT_34_TC2_HS_MSB                                                                                        0x34
#define _P15_A4_PT_35_TC2_HS_LSB                                                                                        0x35
#define _P15_A4_PT_36_TC2_HE_MSB                                                                                        0x36
#define _P15_A4_PT_37_TC2_HE_LSB                                                                                        0x37
#define _P15_A4_PT_38_TC2_CTRL                                                                                          0x38
#define _P15_A4_PT_39_TC2_RESERVE                                                                                       0x39
#define _P15_A4_PT_40_TC3_VS_MSB                                                                                        0x40
#define _P15_A4_PT_41_TC3_VS_LSB                                                                                        0x41
#define _P15_A4_PT_42_TC3_VE_MSB                                                                                        0x42
#define _P15_A4_PT_43_TC3_VE_LSB                                                                                        0x43
#define _P15_A4_PT_44_TC3_HS_MSB                                                                                        0x44
#define _P15_A4_PT_45_TC3_HS_LSB                                                                                        0x45
#define _P15_A4_PT_46_TC3_HE_MSB                                                                                        0x46
#define _P15_A4_PT_47_TC3_HE_LSB                                                                                        0x47
#define _P15_A4_PT_48_TC3_CTRL                                                                                          0x48
#define _P15_A4_PT_49_TC3_RESERVE                                                                                       0x49
#define _P15_A4_PT_50_TC4_VS_MSB                                                                                        0x50
#define _P15_A4_PT_51_TC4_VS_LSB                                                                                        0x51
#define _P15_A4_PT_52_TC4_VE_MSB                                                                                        0x52
#define _P15_A4_PT_53_TC4_VE_LSB                                                                                        0x53
#define _P15_A4_PT_54_TC4_HS_MSB                                                                                        0x54
#define _P15_A4_PT_55_TC4_HS_LSB                                                                                        0x55
#define _P15_A4_PT_56_TC4_HE_MSB                                                                                        0x56
#define _P15_A4_PT_57_TC4_HE_LSB                                                                                        0x57
#define _P15_A4_PT_58_TC4_CTRL                                                                                          0x58
#define _P15_A4_PT_59_TC4_RESERVE                                                                                       0x59
#define _P15_A4_PT_60_TC5_VS_MSB                                                                                        0x60
#define _P15_A4_PT_61_TC5_VS_LSB                                                                                        0x61
#define _P15_A4_PT_62_TC5_VE_MSB                                                                                        0x62
#define _P15_A4_PT_63_TC5_VE_LSB                                                                                        0x63
#define _P15_A4_PT_64_TC5_HS_MSB                                                                                        0x64
#define _P15_A4_PT_65_TC5_HS_LSB                                                                                        0x65
#define _P15_A4_PT_66_TC5_HE_MSB                                                                                        0x66
#define _P15_A4_PT_67_TC5_HE_LSB                                                                                        0x67
#define _P15_A4_PT_68_TC5_CTRL                                                                                          0x68
#define _P15_A4_PT_69_TC5_RESERVE                                                                                       0x69
#define _P15_A4_PT_70_TC6_VS_MSB                                                                                        0x70
#define _P15_A4_PT_71_TC6_VS_LSB                                                                                        0x71
#define _P15_A4_PT_72_TC6_VE_MSB                                                                                        0x72
#define _P15_A4_PT_73_TC6_VE_LSB                                                                                        0x73
#define _P15_A4_PT_74_TC6_HS_MSB                                                                                        0x74
#define _P15_A4_PT_75_TC6_HS_LSB                                                                                        0x75
#define _P15_A4_PT_76_TC6_HE_MSB                                                                                        0x76
#define _P15_A4_PT_77_TC6_HE_LSB                                                                                        0x77
#define _P15_A4_PT_78_TC6_CTRL                                                                                          0x78
#define _P15_A4_PT_79_TC6_RESERVE                                                                                       0x79
#define _P15_A4_PT_80_TC7_VS_MSB                                                                                        0x80
#define _P15_A4_PT_81_TC7_VS_LSB                                                                                        0x81
#define _P15_A4_PT_82_TC7_VE_MSB                                                                                        0x82
#define _P15_A4_PT_83_TC7_VE_LSB                                                                                        0x83
#define _P15_A4_PT_84_TC7_HS_MSB                                                                                        0x84
#define _P15_A4_PT_85_TC7_HS_LSB                                                                                        0x85
#define _P15_A4_PT_86_TC7_HE_MSB                                                                                        0x86
#define _P15_A4_PT_87_TC7_HE_LSB                                                                                        0x87
#define _P15_A4_PT_88_TC7_CTRL                                                                                          0x88
#define _P15_A4_PT_89_TC7_RESERVE                                                                                       0x89
#define _P15_A4_PT_90_TC8_VS_MSB                                                                                        0x90
#define _P15_A4_PT_91_TC8_VS_LSB                                                                                        0x91
#define _P15_A4_PT_92_TC8_VE_MSB                                                                                        0x92
#define _P15_A4_PT_93_TC8_VE_LSB                                                                                        0x93
#define _P15_A4_PT_94_TC8_HS_MSB                                                                                        0x94
#define _P15_A4_PT_95_TC8_HS_LSB                                                                                        0x95
#define _P15_A4_PT_96_TC8_HE_MSB                                                                                        0x96
#define _P15_A4_PT_97_TC8_HE_LSB                                                                                        0x97
#define _P15_A4_PT_98_TC8_CTRL                                                                                          0x98
#define _P15_A4_PT_99_TC8_RESERVE                                                                                       0x99
#define _P15_A4_PT_A0_TC9_VS_MSB                                                                                        0xA0
#define _P15_A4_PT_A1_TC9_VS_LSB                                                                                        0xA1
#define _P15_A4_PT_A2_TC9_VE_MSB                                                                                        0xA2
#define _P15_A4_PT_A3_TC9_VE_LSB                                                                                        0xA3
#define _P15_A4_PT_A4_TC9_HS_MSB                                                                                        0xA4
#define _P15_A4_PT_A5_TC9_HS_LSB                                                                                        0xA5
#define _P15_A4_PT_A6_TC9_HE_MSB                                                                                        0xA6
#define _P15_A4_PT_A7_TC9_HE_LSB                                                                                        0xA7
#define _P15_A4_PT_A8_TC9_CTRL                                                                                          0xA8
#define _P15_A4_PT_A9_TC9_RESERVE                                                                                       0xA9
#define _P15_A4_PT_B0_TC10_VS_MSB                                                                                       0xB0
#define _P15_A4_PT_B1_TC10_VS_LSB                                                                                       0xB1
#define _P15_A4_PT_B2_TC10_VE_MSB                                                                                       0xB2
#define _P15_A4_PT_B3_TC10_VE_LSB                                                                                       0xB3
#define _P15_A4_PT_B4_TC10_HS_MSB                                                                                       0xB4
#define _P15_A4_PT_B5_TC10_HS_LSB                                                                                       0xB5
#define _P15_A4_PT_B6_TC10_HE_MSB                                                                                       0xB6
#define _P15_A4_PT_B7_TC10_HE_LSB                                                                                       0xB7
#define _P15_A4_PT_B8_TC10_CTRL                                                                                         0xB8
#define _P15_A4_PT_B9_TC10_DOT_MASK                                                                                     0xB9
#define _P15_A4_PT_BA_TC10_RESERVE                                                                                      0xBA
#define _P15_A4_PT_C0_TC11_VS_MSB                                                                                       0xC0
#define _P15_A4_PT_C1_TC11_VS_LSB                                                                                       0xC1
#define _P15_A4_PT_C2_TC11_VE_MSB                                                                                       0xC2
#define _P15_A4_PT_C3_TC11_VE_LSB                                                                                       0xC3
#define _P15_A4_PT_C4_TC11_HS_MSB                                                                                       0xC4
#define _P15_A4_PT_C5_TC11_HS_LSB                                                                                       0xC5
#define _P15_A4_PT_C6_TC11_HE_MSB                                                                                       0xC6
#define _P15_A4_PT_C7_TC11_HE_LSB                                                                                       0xC7
#define _P15_A4_PT_C8_TC11_CTRL                                                                                         0xC8
#define _P15_A4_PT_C9_TC11_DOT_MASK                                                                                     0xC9
#define _P15_A4_PT_CA_TC11_RESERVE                                                                                      0xCA
#define _P15_A4_PT_D0_TC12_VS_MSB                                                                                       0xD0
#define _P15_A4_PT_D1_TC12_VS_LSB                                                                                       0xD1
#define _P15_A4_PT_D2_TC12_VE_MSB                                                                                       0xD2
#define _P15_A4_PT_D3_TC12_VE_LSB                                                                                       0xD3
#define _P15_A4_PT_D4_TC12_HS_MSB                                                                                       0xD4
#define _P15_A4_PT_D5_TC12_HS_LSB                                                                                       0xD5
#define _P15_A4_PT_D6_TC12_HE_MSB                                                                                       0xD6
#define _P15_A4_PT_D7_TC12_HE_LSB                                                                                       0xD7
#define _P15_A4_PT_D8_TC12_CTRL                                                                                         0xD8
#define _P15_A4_PT_D9_TC12_DOT_MASK                                                                                     0xD9
#define _P15_A4_PT_DA_TC12_RESERVE                                                                                      0xDA
#define _P15_A4_PT_E0_TC13_VS_MSB                                                                                       0xE0
#define _P15_A4_PT_E1_TC13_VS_LSB                                                                                       0xE1
#define _P15_A4_PT_E2_TC13_VE_MSB                                                                                       0xE2
#define _P15_A4_PT_E3_TC13_VE_LSB                                                                                       0xE3
#define _P15_A4_PT_E4_TC13_HS_MSB                                                                                       0xE4
#define _P15_A4_PT_E5_TC13_HS_LSB                                                                                       0xE5
#define _P15_A4_PT_E6_TC13_HE_MSB                                                                                       0xE6
#define _P15_A4_PT_E7_TC13_HE_LSB                                                                                       0xE7
#define _P15_A4_PT_E8_TC13_CTRL                                                                                         0xE8
#define _P15_A4_PT_E9_TC13_DOT_MASK                                                                                     0xE9
#define _P15_A4_PT_EA_TC13_RESERVE                                                                                      0xEA


//--------------------------------------------------
// DP 2.0 Rx0 Audio Channel Status (Page 1B)
//--------------------------------------------------
#define _P1B_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _P1B_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _P1B_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _P1B_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _P1B_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _P1B_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _P1B_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _P1B_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _P1B_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _P1B_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _P1B_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _P1B_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _P1B_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _P1B_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _P1B_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _P1B_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _P1B_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _P1B_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _P1B_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _P1B_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _P1B_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _P1B_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _P1B_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _P1B_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _P1B_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _P1B_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _P1B_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _P1B_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _P1B_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _P1B_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _P1B_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _P1B_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _P1B_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _P1B_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _P1B_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _P1B_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _P1B_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _P1B_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _P1B_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _P1B_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _P1B_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _P1B_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _P1B_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _P1B_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _P1B_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _P1B_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _P1B_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _P1B_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _P1B_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _P1B_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _P1B_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _P1B_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// DP Rx1 Video SEC Data Part2 Meta Sram Port Register (Page 26)
//--------------------------------------------------
#define _P26_E2_PT_00_META_SRAM_OUT_1                                                                                   0x00
#define _P26_E2_PT_01_META_SRAM_OUT_2                                                                                   0x01
#define _P26_E2_PT_02_META_SRAM_OUT_3                                                                                   0x02
#define _P26_E2_PT_03_META_SRAM_OUT_4                                                                                   0x03
#define _P26_E2_PT_04_META_SRAM_OUT_5                                                                                   0x04
#define _P26_E2_PT_05_META_SRAM_OUT_6                                                                                   0x05
#define _P26_E2_PT_06_META_SRAM_OUT_7                                                                                   0x06
#define _P26_E2_PT_07_META_SRAM_OUT_8                                                                                   0x07
#define _P26_E2_PT_08_META_SRAM_OUT_9                                                                                   0x08
#define _P26_E2_PT_09_META_SRAM_OUT_10                                                                                  0x09
#define _P26_E2_PT_0A_META_SRAM_OUT_11                                                                                  0x0A
#define _P26_E2_PT_0B_META_SRAM_OUT_12                                                                                  0x0B
#define _P26_E2_PT_0C_META_SRAM_OUT_13                                                                                  0x0C
#define _P26_E2_PT_0D_META_SRAM_OUT_14                                                                                  0x0D
#define _P26_E2_PT_0E_META_SRAM_OUT_15                                                                                  0x0E
#define _P26_E2_PT_0F_META_SRAM_OUT_16                                                                                  0x0F
#define _P26_E2_PT_10_META_SRAM_OUT_17                                                                                  0x10
#define _P26_E2_PT_11_META_SRAM_OUT_18                                                                                  0x11


//--------------------------------------------------
// DP 2.0 Tx Digital PHY Port Register (Page 2B)
//--------------------------------------------------
#define _P2B_05_PT_00_CUSTOM_PAT_BYTE0                                                                                  0x00
#define _P2B_05_PT_01_CUSTOM_PAT_BYTE1                                                                                  0x01
#define _P2B_05_PT_02_CUSTOM_PAT_BYTE2                                                                                  0x02
#define _P2B_05_PT_03_CUSTOM_PAT_BYTE3                                                                                  0x03
#define _P2B_05_PT_04_CUSTOM_PAT_BYTE4                                                                                  0x04
#define _P2B_05_PT_05_CUSTOM_PAT_BYTE5                                                                                  0x05
#define _P2B_05_PT_06_CUSTOM_PAT_BYTE6                                                                                  0x06
#define _P2B_05_PT_07_CUSTOM_PAT_BYTE7                                                                                  0x07
#define _P2B_05_PT_08_CUSTOM_PAT_BYTE8                                                                                  0x08
#define _P2B_05_PT_09_CUSTOM_PAT_BYTE9                                                                                  0x09
#define _P2B_05_PT_0A_CUSTOM_PAT_BYTE10                                                                                 0x0A
#define _P2B_05_PT_0B_CUSTOM_PAT_BYTE11                                                                                 0x0B
#define _P2B_05_PT_0C_CUSTOM_PAT_BYTE12                                                                                 0x0C
#define _P2B_05_PT_0D_CUSTOM_PAT_BYTE13                                                                                 0x0D
#define _P2B_05_PT_0E_CUSTOM_PAT_BYTE14                                                                                 0x0E
#define _P2B_05_PT_0F_CUSTOM_PAT_BYTE15                                                                                 0x0F
#define _P2B_05_PT_10_CUSTOM_PAT_BYTE16                                                                                 0x10
#define _P2B_05_PT_11_CUSTOM_PAT_BYTE17                                                                                 0x11
#define _P2B_05_PT_12_CUSTOM_PAT_BYTE18                                                                                 0x12
#define _P2B_05_PT_13_CUSTOM_PAT_BYTE19                                                                                 0x13
#define _P2B_05_PT_14_CUSTOM_PAT_BYTE20                                                                                 0x14
#define _P2B_05_PT_15_CUSTOM_PAT_BYTE21                                                                                 0x15
#define _P2B_05_PT_16_CUSTOM_PAT_BYTE22                                                                                 0x16
#define _P2B_05_PT_17_CUSTOM_PAT_BYTE23                                                                                 0x17
#define _P2B_05_PT_18_CUSTOM_PAT_BYTE24                                                                                 0x18
#define _P2B_05_PT_19_CUSTOM_PAT_BYTE25                                                                                 0x19
#define _P2B_05_PT_1A_CUSTOM_PAT_BYTE26                                                                                 0x1A
#define _P2B_05_PT_1B_CUSTOM_PAT_BYTE27                                                                                 0x1B
#define _P2B_05_PT_1C_CUSTOM_PAT_BYTE28                                                                                 0x1C
#define _P2B_05_PT_1D_CUSTOM_PAT_BYTE29                                                                                 0x1D
#define _P2B_05_PT_1E_CUSTOM_PAT_BYTE30                                                                                 0x1E
#define _P2B_05_PT_1F_CUSTOM_PAT_BYTE31                                                                                 0x1F
#define _P2B_05_PT_20_CUSTOM_PAT_BYTE32                                                                                 0x20


//--------------------------------------------------
// OSD Window Register (Page 3A)
//--------------------------------------------------
#define _P3A_F6_PT_0000_WIN_F_WIN0_ADR_00                                                                               0x0000
#define _P3A_F6_PT_0001_WIN_F_WIN0_ADR_01                                                                               0x0001
#define _P3A_F6_PT_0002_WIN_F_WIN0_COLOR                                                                                0x0002
#define _P3A_F6_PT_0003_WIN_F_WIN0_H_STA_MSB                                                                            0x0003
#define _P3A_F6_PT_0004_WIN_F_WIN0_H_STA_LSB                                                                            0x0004
#define _P3A_F6_PT_0005_WIN_F_WIN0_V_STA_MSB                                                                            0x0005
#define _P3A_F6_PT_0006_WIN_F_WIN0_V_STA_LSB                                                                            0x0006
#define _P3A_F6_PT_0007_WIN_F_WIN0_H_END_MSB                                                                            0x0007
#define _P3A_F6_PT_0008_WIN_F_WIN0_H_END_LSB                                                                            0x0008
#define _P3A_F6_PT_0009_WIN_F_WIN0_V_END_MSB                                                                            0x0009
#define _P3A_F6_PT_000A_WIN_F_WIN0_V_END_LSB                                                                            0x000A
#define _P3A_F6_PT_000B_WIN_F_WIN0_EFF_COLOR_2                                                                          0x000B
#define _P3A_F6_PT_000C_WIN_F_WIN0_EFF_COLOR_1                                                                          0x000C
#define _P3A_F6_PT_000D_WIN_F_WIN0_EFF_WID                                                                              0x000D
#define _P3A_F6_PT_000E_WIN_F_WIN0_EFF_HEI                                                                              0x000E
#define _P3A_F6_PT_000F_WIN_F_WIN0_ADR_0F                                                                               0x000F
#define _P3A_F6_PT_0100_WIN_F_WIN1_ADR_00                                                                               0x0100
#define _P3A_F6_PT_0101_WIN_F_WIN1_ADR_01                                                                               0x0101
#define _P3A_F6_PT_0102_WIN_F_WIN1_COLOR                                                                                0x0102
#define _P3A_F6_PT_0103_WIN_F_WIN1_H_STA_MSB                                                                            0x0103
#define _P3A_F6_PT_0104_WIN_F_WIN1_H_STA_LSB                                                                            0x0104
#define _P3A_F6_PT_0105_WIN_F_WIN1_V_STA_MSB                                                                            0x0105
#define _P3A_F6_PT_0106_WIN_F_WIN1_V_STA_LSB                                                                            0x0106
#define _P3A_F6_PT_0107_WIN_F_WIN1_H_END_MSB                                                                            0x0107
#define _P3A_F6_PT_0108_WIN_F_WIN1_H_END_LSB                                                                            0x0108
#define _P3A_F6_PT_0109_WIN_F_WIN1_V_END_MSB                                                                            0x0109
#define _P3A_F6_PT_010A_WIN_F_WIN1_V_END_LSB                                                                            0x010A
#define _P3A_F6_PT_010B_WIN_F_WIN1_EFF_COLOR_2                                                                          0x010B
#define _P3A_F6_PT_010C_WIN_F_WIN1_EFF_COLOR_1                                                                          0x010C
#define _P3A_F6_PT_010D_WIN_F_WIN1_EFF_WID                                                                              0x010D
#define _P3A_F6_PT_010E_WIN_F_WIN1_EFF_HEI                                                                              0x010E
#define _P3A_F6_PT_010F_WIN_F_WIN1_ADR_0F                                                                               0x010F
#define _P3A_F6_PT_0200_WIN_F_WIN2_ADR_00                                                                               0x0200
#define _P3A_F6_PT_0201_WIN_F_WIN2_ADR_01                                                                               0x0201
#define _P3A_F6_PT_0202_WIN_F_WIN2_COLOR                                                                                0x0202
#define _P3A_F6_PT_0203_WIN_F_WIN2_H_STA_MSB                                                                            0x0203
#define _P3A_F6_PT_0204_WIN_F_WIN2_H_STA_LSB                                                                            0x0204
#define _P3A_F6_PT_0205_WIN_F_WIN2_V_STA_MSB                                                                            0x0205
#define _P3A_F6_PT_0206_WIN_F_WIN2_V_STA_LSB                                                                            0x0206
#define _P3A_F6_PT_0207_WIN_F_WIN2_H_END_MSB                                                                            0x0207
#define _P3A_F6_PT_0208_WIN_F_WIN2_H_END_LSB                                                                            0x0208
#define _P3A_F6_PT_0209_WIN_F_WIN2_V_END_MSB                                                                            0x0209
#define _P3A_F6_PT_020A_WIN_F_WIN2_V_END_LSB                                                                            0x020A
#define _P3A_F6_PT_020B_WIN_F_WIN2_EFF_COLOR_2                                                                          0x020B
#define _P3A_F6_PT_020C_WIN_F_WIN2_EFF_COLOR_1                                                                          0x020C
#define _P3A_F6_PT_020D_WIN_F_WIN2_EFF_WID                                                                              0x020D
#define _P3A_F6_PT_020E_WIN_F_WIN2_EFF_HEI                                                                              0x020E
#define _P3A_F6_PT_020F_WIN_F_WIN2_ADR_0F                                                                               0x020F
#define _P3A_F6_PT_0220_WIN_F_WIN2_GRID_EN                                                                              0x0220
#define _P3A_F6_PT_0221_WIN_F_WIN2_GRID_COLOR                                                                           0x0221
#define _P3A_F6_PT_0222_WIN_F_WIN2_GRID_WDI                                                                             0x0222
#define _P3A_F6_PT_0223_WIN_F_WIN2_GRID_PITCH_MSB                                                                       0x0223
#define _P3A_F6_PT_0224_WIN_F_WIN2_GRID_PITCH_LSB                                                                       0x0224
#define _P3A_F6_PT_0225_WIN_F_WIN2_GRID_H_OFFSET                                                                        0x0225
#define _P3A_F6_PT_0226_WIN_F_WIN2_GRID_V_OFFSET                                                                        0x0226
#define _P3A_F6_PT_0300_WIN_F_WIN3_ADR_00                                                                               0x0300
#define _P3A_F6_PT_0301_WIN_F_WIN3_ADR_01                                                                               0x0301
#define _P3A_F6_PT_0302_WIN_F_WIN3_COLOR                                                                                0x0302
#define _P3A_F6_PT_0303_WIN_F_WIN3_H_STA_MSB                                                                            0x0303
#define _P3A_F6_PT_0304_WIN_F_WIN3_H_STA_LSB                                                                            0x0304
#define _P3A_F6_PT_0305_WIN_F_WIN3_V_STA_MSB                                                                            0x0305
#define _P3A_F6_PT_0306_WIN_F_WIN3_V_STA_LSB                                                                            0x0306
#define _P3A_F6_PT_0307_WIN_F_WIN3_H_END_MSB                                                                            0x0307
#define _P3A_F6_PT_0308_WIN_F_WIN3_H_END_LSB                                                                            0x0308
#define _P3A_F6_PT_0309_WIN_F_WIN3_V_END_MSB                                                                            0x0309
#define _P3A_F6_PT_030A_WIN_F_WIN3_V_END_LSB                                                                            0x030A
#define _P3A_F6_PT_030B_WIN_F_WIN3_EFF_COLOR_2                                                                          0x030B
#define _P3A_F6_PT_030C_WIN_F_WIN3_EFF_COLOR_1                                                                          0x030C
#define _P3A_F6_PT_030D_WIN_F_WIN3_EFF_WID                                                                              0x030D
#define _P3A_F6_PT_030E_WIN_F_WIN3_EFF_HEI                                                                              0x030E
#define _P3A_F6_PT_030F_WIN_F_WIN3_ADR_0F                                                                               0x030F
#define _P3A_F6_PT_0320_WIN_F_WIN3_GRID_EN                                                                              0x0320
#define _P3A_F6_PT_0321_WIN_F_WIN3_GRID_COLOR                                                                           0x0321
#define _P3A_F6_PT_0322_WIN_F_WIN3_GRID_WDI                                                                             0x0322
#define _P3A_F6_PT_0323_WIN_F_WIN3_GRID_PITCH_MSB                                                                       0x0323
#define _P3A_F6_PT_0324_WIN_F_WIN3_GRID_PITCH_LSB                                                                       0x0324
#define _P3A_F6_PT_0325_WIN_F_WIN3_GRID_H_OFFSET                                                                        0x0325
#define _P3A_F6_PT_0326_WIN_F_WIN3_GRID_V_OFFSET                                                                        0x0326
#define _P3A_F6_PT_0400_WIN_F_WIN4_ADR_00                                                                               0x0400
#define _P3A_F6_PT_0401_WIN_F_WIN4_ADR_01                                                                               0x0401
#define _P3A_F6_PT_0402_WIN_F_WIN4_COLOR                                                                                0x0402
#define _P3A_F6_PT_0403_WIN_F_WIN4_H_STA_MSB                                                                            0x0403
#define _P3A_F6_PT_0404_WIN_F_WIN4_H_STA_LSB                                                                            0x0404
#define _P3A_F6_PT_0405_WIN_F_WIN4_V_STA_MSB                                                                            0x0405
#define _P3A_F6_PT_0406_WIN_F_WIN4_V_STA_LSB                                                                            0x0406
#define _P3A_F6_PT_0407_WIN_F_WIN4_H_END_MSB                                                                            0x0407
#define _P3A_F6_PT_0408_WIN_F_WIN4_H_END_LSB                                                                            0x0408
#define _P3A_F6_PT_0409_WIN_F_WIN4_V_END_MSB                                                                            0x0409
#define _P3A_F6_PT_040A_WIN_F_WIN4_V_END_LSB                                                                            0x040A
#define _P3A_F6_PT_040B_WIN_F_WIN4_EFF_COLOR_2                                                                          0x040B
#define _P3A_F6_PT_040C_WIN_F_WIN4_EFF_COLOR_1                                                                          0x040C
#define _P3A_F6_PT_040D_WIN_F_WIN4_EFF_WID                                                                              0x040D
#define _P3A_F6_PT_040E_WIN_F_WIN4_EFF_HEI                                                                              0x040E
#define _P3A_F6_PT_040F_WIN_F_WIN4_ADR_0F                                                                               0x040F
#define _P3A_F6_PT_0420_WIN_F_WIN4_GRID_EN                                                                              0x0420
#define _P3A_F6_PT_0421_WIN_F_WIN4_GRID_COLOR                                                                           0x0421
#define _P3A_F6_PT_0422_WIN_F_WIN4_GRID_WDI                                                                             0x0422
#define _P3A_F6_PT_0423_WIN_F_WIN4_GRID_PITCH_MSB                                                                       0x0423
#define _P3A_F6_PT_0424_WIN_F_WIN4_GRID_PITCH_LSB                                                                       0x0424
#define _P3A_F6_PT_0425_WIN_F_WIN4_GRID_H_OFFSET                                                                        0x0425
#define _P3A_F6_PT_0426_WIN_F_WIN4_GRID_V_OFFSET                                                                        0x0426
#define _P3A_F6_PT_0500_WIN_F_WIN5_ADR_00                                                                               0x0500
#define _P3A_F6_PT_0501_WIN_F_WIN5_ADR_01                                                                               0x0501
#define _P3A_F6_PT_0502_WIN_F_WIN5_COLOR                                                                                0x0502
#define _P3A_F6_PT_0503_WIN_F_WIN5_H_STA_MSB                                                                            0x0503
#define _P3A_F6_PT_0504_WIN_F_WIN5_H_STA_LSB                                                                            0x0504
#define _P3A_F6_PT_0505_WIN_F_WIN5_V_STA_MSB                                                                            0x0505
#define _P3A_F6_PT_0506_WIN_F_WIN5_V_STA_LSB                                                                            0x0506
#define _P3A_F6_PT_0507_WIN_F_WIN5_H_END_MSB                                                                            0x0507
#define _P3A_F6_PT_0508_WIN_F_WIN5_H_END_LSB                                                                            0x0508
#define _P3A_F6_PT_0509_WIN_F_WIN5_V_END_MSB                                                                            0x0509
#define _P3A_F6_PT_050A_WIN_F_WIN5_V_END_LSB                                                                            0x050A
#define _P3A_F6_PT_050B_WIN_F_WIN5_EFF_COLOR_2                                                                          0x050B
#define _P3A_F6_PT_050C_WIN_F_WIN5_EFF_COLOR_1                                                                          0x050C
#define _P3A_F6_PT_050D_WIN_F_WIN5_EFF_WID                                                                              0x050D
#define _P3A_F6_PT_050E_WIN_F_WIN5_EFF_HEI                                                                              0x050E
#define _P3A_F6_PT_050F_WIN_F_WIN5_ADR_0F                                                                               0x050F
#define _P3A_F6_PT_0600_WIN_F_WIN6_ADR_00                                                                               0x0600
#define _P3A_F6_PT_0601_WIN_F_WIN6_ADR_01                                                                               0x0601
#define _P3A_F6_PT_0602_WIN_F_WIN6_COLOR                                                                                0x0602
#define _P3A_F6_PT_0603_WIN_F_WIN6_H_STA_MSB                                                                            0x0603
#define _P3A_F6_PT_0604_WIN_F_WIN6_H_STA_LSB                                                                            0x0604
#define _P3A_F6_PT_0605_WIN_F_WIN6_V_STA_MSB                                                                            0x0605
#define _P3A_F6_PT_0606_WIN_F_WIN6_V_STA_LSB                                                                            0x0606
#define _P3A_F6_PT_0607_WIN_F_WIN6_H_END_MSB                                                                            0x0607
#define _P3A_F6_PT_0608_WIN_F_WIN6_H_END_LSB                                                                            0x0608
#define _P3A_F6_PT_0609_WIN_F_WIN6_V_END_MSB                                                                            0x0609
#define _P3A_F6_PT_060A_WIN_F_WIN6_V_END_LSB                                                                            0x060A
#define _P3A_F6_PT_060B_WIN_F_WIN6_EFF_COLOR_2                                                                          0x060B
#define _P3A_F6_PT_060C_WIN_F_WIN6_EFF_COLOR_1                                                                          0x060C
#define _P3A_F6_PT_060D_WIN_F_WIN6_EFF_WID                                                                              0x060D
#define _P3A_F6_PT_060E_WIN_F_WIN6_EFF_HEI                                                                              0x060E
#define _P3A_F6_PT_060F_WIN_F_WIN6_ADR_0F                                                                               0x060F
#define _P3A_F6_PT_0700_WIN_F_WIN7_ADR_00                                                                               0x0700
#define _P3A_F6_PT_0701_WIN_F_WIN7_ADR_01                                                                               0x0701
#define _P3A_F6_PT_0702_WIN_F_WIN7_COLOR                                                                                0x0702
#define _P3A_F6_PT_0703_WIN_F_WIN7_H_STA_MSB                                                                            0x0703
#define _P3A_F6_PT_0704_WIN_F_WIN7_H_STA_LSB                                                                            0x0704
#define _P3A_F6_PT_0705_WIN_F_WIN7_V_STA_MSB                                                                            0x0705
#define _P3A_F6_PT_0706_WIN_F_WIN7_V_STA_LSB                                                                            0x0706
#define _P3A_F6_PT_0707_WIN_F_WIN7_H_END_MSB                                                                            0x0707
#define _P3A_F6_PT_0708_WIN_F_WIN7_H_END_LSB                                                                            0x0708
#define _P3A_F6_PT_0709_WIN_F_WIN7_V_END_MSB                                                                            0x0709
#define _P3A_F6_PT_070A_WIN_F_WIN7_V_END_LSB                                                                            0x070A
#define _P3A_F6_PT_070B_WIN_F_WIN7_EFF_COLOR_2                                                                          0x070B
#define _P3A_F6_PT_070C_WIN_F_WIN7_EFF_COLOR_1                                                                          0x070C
#define _P3A_F6_PT_070D_WIN_F_WIN7_EFF_WID                                                                              0x070D
#define _P3A_F6_PT_070E_WIN_F_WIN7_EFF_HEI                                                                              0x070E
#define _P3A_F6_PT_070F_WIN_F_WIN7_ADR_0F                                                                               0x070F
#define _P3A_F6_PT_0800_WIN_F_WIN8_ADR_00                                                                               0x0800
#define _P3A_F6_PT_0801_WIN_F_WIN8_ADR_01                                                                               0x0801
#define _P3A_F6_PT_0802_WIN_F_WIN8_COLOR                                                                                0x0802
#define _P3A_F6_PT_0803_WIN_F_WIN8_H_STA_MSB                                                                            0x0803
#define _P3A_F6_PT_0804_WIN_F_WIN8_H_STA_LSB                                                                            0x0804
#define _P3A_F6_PT_0805_WIN_F_WIN8_V_STA_MSB                                                                            0x0805
#define _P3A_F6_PT_0806_WIN_F_WIN8_V_STA_LSB                                                                            0x0806
#define _P3A_F6_PT_0807_WIN_F_WIN8_H_END_MSB                                                                            0x0807
#define _P3A_F6_PT_0808_WIN_F_WIN8_H_END_LSB                                                                            0x0808
#define _P3A_F6_PT_0809_WIN_F_WIN8_V_END_MSB                                                                            0x0809
#define _P3A_F6_PT_080A_WIN_F_WIN8_V_END_LSB                                                                            0x080A
#define _P3A_F6_PT_080B_WIN_F_WIN8_EFF_COLOR_2                                                                          0x080B
#define _P3A_F6_PT_080C_WIN_F_WIN8_EFF_COLOR_1                                                                          0x080C
#define _P3A_F6_PT_080D_WIN_F_WIN8_EFF_WID                                                                              0x080D
#define _P3A_F6_PT_080E_WIN_F_WIN8_EFF_HEI                                                                              0x080E
#define _P3A_F6_PT_080F_WIN_F_WIN8_ADR_0F                                                                               0x080F
#define _P3A_F6_PT_0900_WIN_F_WIN9_ADR_00                                                                               0x0900
#define _P3A_F6_PT_0901_WIN_F_WIN9_ADR_01                                                                               0x0901
#define _P3A_F6_PT_0902_WIN_F_WIN9_COLOR                                                                                0x0902
#define _P3A_F6_PT_0903_WIN_F_WIN9_H_STA_MSB                                                                            0x0903
#define _P3A_F6_PT_0904_WIN_F_WIN9_H_STA_LSB                                                                            0x0904
#define _P3A_F6_PT_0905_WIN_F_WIN9_V_STA_MSB                                                                            0x0905
#define _P3A_F6_PT_0906_WIN_F_WIN9_V_STA_LSB                                                                            0x0906
#define _P3A_F6_PT_0907_WIN_F_WIN9_H_END_MSB                                                                            0x0907
#define _P3A_F6_PT_0908_WIN_F_WIN9_H_END_LSB                                                                            0x0908
#define _P3A_F6_PT_0909_WIN_F_WIN9_V_END_MSB                                                                            0x0909
#define _P3A_F6_PT_090A_WIN_F_WIN9_V_END_LSB                                                                            0x090A
#define _P3A_F6_PT_090B_WIN_F_WIN9_EFF_COLOR_2                                                                          0x090B
#define _P3A_F6_PT_090C_WIN_F_WIN9_EFF_COLOR_1                                                                          0x090C
#define _P3A_F6_PT_090D_WIN_F_WIN9_EFF_WID                                                                              0x090D
#define _P3A_F6_PT_090E_WIN_F_WIN9_EFF_HEI                                                                              0x090E
#define _P3A_F6_PT_090F_WIN_F_WIN9_ADR_0F                                                                               0x090F
#define _P3A_F6_PT_1000_WIN_F_WIN10_ADR_00                                                                              0x1000
#define _P3A_F6_PT_1001_WIN_F_WIN10_ADR_01                                                                              0x1001
#define _P3A_F6_PT_1002_WIN_F_WIN10_COLOR                                                                               0x1002
#define _P3A_F6_PT_1003_WIN_F_WIN10_H_STA_MSB                                                                           0x1003
#define _P3A_F6_PT_1004_WIN_F_WIN10_H_STA_LSB                                                                           0x1004
#define _P3A_F6_PT_1005_WIN_F_WIN10_V_STA_MSB                                                                           0x1005
#define _P3A_F6_PT_1006_WIN_F_WIN10_V_STA_LSB                                                                           0x1006
#define _P3A_F6_PT_1007_WIN_F_WIN10_H_END_MSB                                                                           0x1007
#define _P3A_F6_PT_1008_WIN_F_WIN10_H_END_LSB                                                                           0x1008
#define _P3A_F6_PT_1009_WIN_F_WIN10_V_END_MSB                                                                           0x1009
#define _P3A_F6_PT_100A_WIN_F_WIN10_V_END_LSB                                                                           0x100A
#define _P3A_F6_PT_100B_WIN_F_WIN10_EFF_COLOR_2                                                                         0x100B
#define _P3A_F6_PT_100C_WIN_F_WIN10_EFF_COLOR_1                                                                         0x100C
#define _P3A_F6_PT_100D_WIN_F_WIN10_EFF_WID                                                                             0x100D
#define _P3A_F6_PT_100E_WIN_F_WIN10_EFF_HEI                                                                             0x100E
#define _P3A_F6_PT_100F_WIN_F_WIN10_ADR_0F                                                                              0x100F
#define _P3A_F6_PT_1100_WIN_F_WIN11_ADR_00                                                                              0x1100
#define _P3A_F6_PT_1101_WIN_F_WIN11_ADR_01                                                                              0x1101
#define _P3A_F6_PT_1102_WIN_F_WIN11_COLOR                                                                               0x1102
#define _P3A_F6_PT_1103_WIN_F_WIN11_H_STA_MSB                                                                           0x1103
#define _P3A_F6_PT_1104_WIN_F_WIN11_H_STA_LSB                                                                           0x1104
#define _P3A_F6_PT_1105_WIN_F_WIN11_V_STA_MSB                                                                           0x1105
#define _P3A_F6_PT_1106_WIN_F_WIN11_V_STA_LSB                                                                           0x1106
#define _P3A_F6_PT_1107_WIN_F_WIN11_H_END_MSB                                                                           0x1107
#define _P3A_F6_PT_1108_WIN_F_WIN11_H_END_LSB                                                                           0x1108
#define _P3A_F6_PT_1109_WIN_F_WIN11_V_END_MSB                                                                           0x1109
#define _P3A_F6_PT_110A_WIN_F_WIN11_V_END_LSB                                                                           0x110A
#define _P3A_F6_PT_110B_WIN_F_WIN11_EFF_COLOR_2                                                                         0x110B
#define _P3A_F6_PT_110C_WIN_F_WIN11_EFF_COLOR_1                                                                         0x110C
#define _P3A_F6_PT_110D_WIN_F_WIN11_EFF_WID                                                                             0x110D
#define _P3A_F6_PT_110E_WIN_F_WIN11_EFF_HEI                                                                             0x110E
#define _P3A_F6_PT_110F_WIN_F_WIN11_ADR_0F                                                                              0x110F
#define _P3A_F6_PT_1200_WIN_F_WIN12_ADR_00                                                                              0x1200
#define _P3A_F6_PT_1201_WIN_F_WIN12_ADR_01                                                                              0x1201
#define _P3A_F6_PT_1202_WIN_F_WIN12_COLOR                                                                               0x1202
#define _P3A_F6_PT_1203_WIN_F_WIN12_H_STA_MSB                                                                           0x1203
#define _P3A_F6_PT_1204_WIN_F_WIN12_H_STA_LSB                                                                           0x1204
#define _P3A_F6_PT_1205_WIN_F_WIN12_V_STA_MSB                                                                           0x1205
#define _P3A_F6_PT_1206_WIN_F_WIN12_V_STA_LSB                                                                           0x1206
#define _P3A_F6_PT_1207_WIN_F_WIN12_H_END_MSB                                                                           0x1207
#define _P3A_F6_PT_1208_WIN_F_WIN12_H_END_LSB                                                                           0x1208
#define _P3A_F6_PT_1209_WIN_F_WIN12_V_END_MSB                                                                           0x1209
#define _P3A_F6_PT_120A_WIN_F_WIN12_V_END_LSB                                                                           0x120A
#define _P3A_F6_PT_120B_WIN_F_WIN12_EFF_COLOR_2                                                                         0x120B
#define _P3A_F6_PT_120C_WIN_F_WIN12_EFF_COLOR_1                                                                         0x120C
#define _P3A_F6_PT_120D_WIN_F_WIN12_EFF_WID                                                                             0x120D
#define _P3A_F6_PT_120E_WIN_F_WIN12_EFF_HEI                                                                             0x120E
#define _P3A_F6_PT_120F_WIN_F_WIN12_ADR_0F                                                                              0x120F
#define _P3A_F6_PT_1300_WIN_F_WIN13_ADR_00                                                                              0x1300
#define _P3A_F6_PT_1301_WIN_F_WIN13_ADR_01                                                                              0x1301
#define _P3A_F6_PT_1302_WIN_F_WIN13_COLOR                                                                               0x1302
#define _P3A_F6_PT_1303_WIN_F_WIN13_H_STA_MSB                                                                           0x1303
#define _P3A_F6_PT_1304_WIN_F_WIN13_H_STA_LSB                                                                           0x1304
#define _P3A_F6_PT_1305_WIN_F_WIN13_V_STA_MSB                                                                           0x1305
#define _P3A_F6_PT_1306_WIN_F_WIN13_V_STA_LSB                                                                           0x1306
#define _P3A_F6_PT_1307_WIN_F_WIN13_H_END_MSB                                                                           0x1307
#define _P3A_F6_PT_1308_WIN_F_WIN13_H_END_LSB                                                                           0x1308
#define _P3A_F6_PT_1309_WIN_F_WIN13_V_END_MSB                                                                           0x1309
#define _P3A_F6_PT_130A_WIN_F_WIN13_V_END_LSB                                                                           0x130A
#define _P3A_F6_PT_130B_WIN_F_WIN13_EFF_COLOR_2                                                                         0x130B
#define _P3A_F6_PT_130C_WIN_F_WIN13_EFF_COLOR_1                                                                         0x130C
#define _P3A_F6_PT_130D_WIN_F_WIN13_EFF_WID                                                                             0x130D
#define _P3A_F6_PT_130E_WIN_F_WIN13_EFF_HEI                                                                             0x130E
#define _P3A_F6_PT_130F_WIN_F_WIN13_ADR_0F                                                                              0x130F
#define _P3A_F6_PT_1400_WIN_F_WIN14_ADR_00                                                                              0x1400
#define _P3A_F6_PT_1401_WIN_F_WIN14_ADR_01                                                                              0x1401
#define _P3A_F6_PT_1402_WIN_F_WIN14_COLOR                                                                               0x1402
#define _P3A_F6_PT_1403_WIN_F_WIN14_H_STA_MSB                                                                           0x1403
#define _P3A_F6_PT_1404_WIN_F_WIN14_H_STA_LSB                                                                           0x1404
#define _P3A_F6_PT_1405_WIN_F_WIN14_V_STA_MSB                                                                           0x1405
#define _P3A_F6_PT_1406_WIN_F_WIN14_V_STA_LSB                                                                           0x1406
#define _P3A_F6_PT_1407_WIN_F_WIN14_H_END_MSB                                                                           0x1407
#define _P3A_F6_PT_1408_WIN_F_WIN14_H_END_LSB                                                                           0x1408
#define _P3A_F6_PT_1409_WIN_F_WIN14_V_END_MSB                                                                           0x1409
#define _P3A_F6_PT_140A_WIN_F_WIN14_V_END_LSB                                                                           0x140A
#define _P3A_F6_PT_140B_WIN_F_WIN14_EFF_COLOR_2                                                                         0x140B
#define _P3A_F6_PT_140C_WIN_F_WIN14_EFF_COLOR_1                                                                         0x140C
#define _P3A_F6_PT_140D_WIN_F_WIN14_EFF_WID                                                                             0x140D
#define _P3A_F6_PT_140E_WIN_F_WIN14_EFF_HEI                                                                             0x140E
#define _P3A_F6_PT_140F_WIN_F_WIN14_ADR_0F                                                                              0x140F
#define _P3A_F6_PT_1500_WIN_F_WIN15_ADR_00                                                                              0x1500
#define _P3A_F6_PT_1501_WIN_F_WIN15_ADR_01                                                                              0x1501
#define _P3A_F6_PT_1502_WIN_F_WIN15_COLOR                                                                               0x1502
#define _P3A_F6_PT_1503_WIN_F_WIN15_H_STA_MSB                                                                           0x1503
#define _P3A_F6_PT_1504_WIN_F_WIN15_H_STA_LSB                                                                           0x1504
#define _P3A_F6_PT_1505_WIN_F_WIN15_V_STA_MSB                                                                           0x1505
#define _P3A_F6_PT_1506_WIN_F_WIN15_V_STA_LSB                                                                           0x1506
#define _P3A_F6_PT_1507_WIN_F_WIN15_H_END_MSB                                                                           0x1507
#define _P3A_F6_PT_1508_WIN_F_WIN15_H_END_LSB                                                                           0x1508
#define _P3A_F6_PT_1509_WIN_F_WIN15_V_END_MSB                                                                           0x1509
#define _P3A_F6_PT_150A_WIN_F_WIN15_V_END_LSB                                                                           0x150A
#define _P3A_F6_PT_150B_WIN_F_WIN15_EFF_COLOR_2                                                                         0x150B
#define _P3A_F6_PT_150C_WIN_F_WIN15_EFF_COLOR_1                                                                         0x150C
#define _P3A_F6_PT_150D_WIN_F_WIN15_EFF_WID                                                                             0x150D
#define _P3A_F6_PT_150E_WIN_F_WIN15_EFF_HEI                                                                             0x150E
#define _P3A_F6_PT_150F_WIN_F_WIN15_ADR_0F                                                                              0x150F
#define _P3A_F6_PT_1600_WIN_F_WIN16_ADR_00                                                                              0x1600
#define _P3A_F6_PT_1601_WIN_F_WIN16_ADR_01                                                                              0x1601
#define _P3A_F6_PT_1602_WIN_F_WIN16_COLOR                                                                               0x1602
#define _P3A_F6_PT_1603_WIN_F_WIN16_H_STA_MSB                                                                           0x1603
#define _P3A_F6_PT_1604_WIN_F_WIN16_H_STA_LSB                                                                           0x1604
#define _P3A_F6_PT_1605_WIN_F_WIN16_V_STA_MSB                                                                           0x1605
#define _P3A_F6_PT_1606_WIN_F_WIN16_V_STA_LSB                                                                           0x1606
#define _P3A_F6_PT_1607_WIN_F_WIN16_H_END_MSB                                                                           0x1607
#define _P3A_F6_PT_1608_WIN_F_WIN16_H_END_LSB                                                                           0x1608
#define _P3A_F6_PT_1609_WIN_F_WIN16_V_END_MSB                                                                           0x1609
#define _P3A_F6_PT_160A_WIN_F_WIN16_V_END_LSB                                                                           0x160A
#define _P3A_F6_PT_160B_WIN_F_WIN16_EFF_COLOR_2                                                                         0x160B
#define _P3A_F6_PT_160C_WIN_F_WIN16_EFF_COLOR_1                                                                         0x160C
#define _P3A_F6_PT_160D_WIN_F_WIN16_EFF_WID                                                                             0x160D
#define _P3A_F6_PT_160E_WIN_F_WIN16_EFF_HEI                                                                             0x160E
#define _P3A_F6_PT_160F_WIN_F_WIN16_ADR_0F                                                                              0x160F
#define _P3A_F6_PT_1700_WIN_F_WIN17_ADR_00                                                                              0x1700
#define _P3A_F6_PT_1701_WIN_F_WIN17_ADR_01                                                                              0x1701
#define _P3A_F6_PT_1702_WIN_F_WIN17_COLOR                                                                               0x1702
#define _P3A_F6_PT_1703_WIN_F_WIN17_H_STA_MSB                                                                           0x1703
#define _P3A_F6_PT_1704_WIN_F_WIN17_H_STA_LSB                                                                           0x1704
#define _P3A_F6_PT_1705_WIN_F_WIN17_V_STA_MSB                                                                           0x1705
#define _P3A_F6_PT_1706_WIN_F_WIN17_V_STA_LSB                                                                           0x1706
#define _P3A_F6_PT_1707_WIN_F_WIN17_H_END_MSB                                                                           0x1707
#define _P3A_F6_PT_1708_WIN_F_WIN17_H_END_LSB                                                                           0x1708
#define _P3A_F6_PT_1709_WIN_F_WIN17_V_END_MSB                                                                           0x1709
#define _P3A_F6_PT_170A_WIN_F_WIN17_V_END_LSB                                                                           0x170A
#define _P3A_F6_PT_170B_WIN_F_WIN17_EFF_COLOR_2                                                                         0x170B
#define _P3A_F6_PT_170C_WIN_F_WIN17_EFF_COLOR_1                                                                         0x170C
#define _P3A_F6_PT_170D_WIN_F_WIN17_EFF_WID                                                                             0x170D
#define _P3A_F6_PT_170E_WIN_F_WIN17_EFF_HEI                                                                             0x170E
#define _P3A_F6_PT_170F_WIN_F_WIN17_ADR_0F                                                                              0x170F
#define _P3A_F6_PT_2400_WIN_F_WIN24_ADR_00                                                                              0x2400
#define _P3A_F6_PT_2401_WIN_F_WIN24_ADR_01                                                                              0x2401
#define _P3A_F6_PT_2402_WIN_F_WIN24_COLOR                                                                               0x2402
#define _P3A_F6_PT_2403_WIN_F_WIN24_H_STA_MSB                                                                           0x2403
#define _P3A_F6_PT_2404_WIN_F_WIN24_H_STA_LSB                                                                           0x2404
#define _P3A_F6_PT_2405_WIN_F_WIN24_V_STA_MSB                                                                           0x2405
#define _P3A_F6_PT_2406_WIN_F_WIN24_V_STA_LSB                                                                           0x2406
#define _P3A_F6_PT_2407_WIN_F_WIN24_H_END_MSB                                                                           0x2407
#define _P3A_F6_PT_2408_WIN_F_WIN24_H_END_LSB                                                                           0x2408
#define _P3A_F6_PT_2409_WIN_F_WIN24_V_END_MSB                                                                           0x2409
#define _P3A_F6_PT_240A_WIN_F_WIN24_V_END_LSB                                                                           0x240A
#define _P3A_F6_PT_240B_WIN_F_WIN24_EFF_COLOR_2                                                                         0x240B
#define _P3A_F6_PT_240C_WIN_F_WIN24_EFF_COLOR_1                                                                         0x240C
#define _P3A_F6_PT_240D_WIN_F_WIN24_EFF_WID                                                                             0x240D
#define _P3A_F6_PT_240E_WIN_F_WIN24_EFF_HEI                                                                             0x240E
#define _P3A_F6_PT_240F_WIN_F_WIN24_ADR_0F                                                                              0x240F
#define _P3A_F6_PT_2430_WIN_F_WIN24_HL_EN                                                                               0x2430
#define _P3A_F6_PT_2431_WIN_F_WIN24_HL_BG_COLOR                                                                         0x2431
#define _P3A_F6_PT_2500_WIN_F_WIN25_ADR_00                                                                              0x2500
#define _P3A_F6_PT_2501_WIN_F_WIN25_ADR_01                                                                              0x2501
#define _P3A_F6_PT_2502_WIN_F_WIN25_COLOR                                                                               0x2502
#define _P3A_F6_PT_2503_WIN_F_WIN25_H_STA_MSB                                                                           0x2503
#define _P3A_F6_PT_2504_WIN_F_WIN25_H_STA_LSB                                                                           0x2504
#define _P3A_F6_PT_2505_WIN_F_WIN25_V_STA_MSB                                                                           0x2505
#define _P3A_F6_PT_2506_WIN_F_WIN25_V_STA_LSB                                                                           0x2506
#define _P3A_F6_PT_2507_WIN_F_WIN25_H_END_MSB                                                                           0x2507
#define _P3A_F6_PT_2508_WIN_F_WIN25_H_END_LSB                                                                           0x2508
#define _P3A_F6_PT_2509_WIN_F_WIN25_V_END_MSB                                                                           0x2509
#define _P3A_F6_PT_250A_WIN_F_WIN25_V_END_LSB                                                                           0x250A
#define _P3A_F6_PT_250B_WIN_F_WIN25_EFF_COLOR_2                                                                         0x250B
#define _P3A_F6_PT_250C_WIN_F_WIN25_EFF_COLOR_1                                                                         0x250C
#define _P3A_F6_PT_250D_WIN_F_WIN25_EFF_WID                                                                             0x250D
#define _P3A_F6_PT_250E_WIN_F_WIN25_EFF_HEI                                                                             0x250E
#define _P3A_F6_PT_250F_WIN_F_WIN25_ADR_0F                                                                              0x250F
#define _P3A_F6_PT_2530_WIN_F_WIN25_HL_EN                                                                               0x2530
#define _P3A_F6_PT_2531_WIN_F_WIN25_HL_BG_COLOR                                                                         0x2531
#define _P3A_F6_PT_2600_WIN_F_WIN26_ADR_00                                                                              0x2600
#define _P3A_F6_PT_2601_WIN_F_WIN26_ADR_01                                                                              0x2601
#define _P3A_F6_PT_2602_WIN_F_WIN26_COLOR                                                                               0x2602
#define _P3A_F6_PT_2603_WIN_F_WIN26_H_STA_MSB                                                                           0x2603
#define _P3A_F6_PT_2604_WIN_F_WIN26_H_STA_LSB                                                                           0x2604
#define _P3A_F6_PT_2605_WIN_F_WIN26_V_STA_MSB                                                                           0x2605
#define _P3A_F6_PT_2606_WIN_F_WIN26_V_STA_LSB                                                                           0x2606
#define _P3A_F6_PT_2607_WIN_F_WIN26_H_END_MSB                                                                           0x2607
#define _P3A_F6_PT_2608_WIN_F_WIN26_H_END_LSB                                                                           0x2608
#define _P3A_F6_PT_2609_WIN_F_WIN26_V_END_MSB                                                                           0x2609
#define _P3A_F6_PT_260A_WIN_F_WIN26_V_END_LSB                                                                           0x260A
#define _P3A_F6_PT_260B_WIN_F_WIN26_EFF_COLOR_2                                                                         0x260B
#define _P3A_F6_PT_260C_WIN_F_WIN26_EFF_COLOR_1                                                                         0x260C
#define _P3A_F6_PT_260D_WIN_F_WIN26_EFF_WID                                                                             0x260D
#define _P3A_F6_PT_260E_WIN_F_WIN26_EFF_HEI                                                                             0x260E
#define _P3A_F6_PT_260F_WIN_F_WIN26_ADR_0F                                                                              0x260F
#define _P3A_F6_PT_2630_WIN_F_WIN26_HL_EN                                                                               0x2630
#define _P3A_F6_PT_2631_WIN_F_WIN26_HL_BG_COLOR                                                                         0x2631
#define _P3A_F6_PT_2700_WIN_F_WIN27_ADR_00                                                                              0x2700
#define _P3A_F6_PT_2701_WIN_F_WIN27_ADR_01                                                                              0x2701
#define _P3A_F6_PT_2702_WIN_F_WIN27_COLOR                                                                               0x2702
#define _P3A_F6_PT_2703_WIN_F_WIN27_H_STA_MSB                                                                           0x2703
#define _P3A_F6_PT_2704_WIN_F_WIN27_H_STA_LSB                                                                           0x2704
#define _P3A_F6_PT_2705_WIN_F_WIN27_V_STA_MSB                                                                           0x2705
#define _P3A_F6_PT_2706_WIN_F_WIN27_V_STA_LSB                                                                           0x2706
#define _P3A_F6_PT_2707_WIN_F_WIN27_H_END_MSB                                                                           0x2707
#define _P3A_F6_PT_2708_WIN_F_WIN27_H_END_LSB                                                                           0x2708
#define _P3A_F6_PT_2709_WIN_F_WIN27_V_END_MSB                                                                           0x2709
#define _P3A_F6_PT_270A_WIN_F_WIN27_V_END_LSB                                                                           0x270A
#define _P3A_F6_PT_270B_WIN_F_WIN27_EFF_COLOR_2                                                                         0x270B
#define _P3A_F6_PT_270C_WIN_F_WIN27_EFF_COLOR_1                                                                         0x270C
#define _P3A_F6_PT_270D_WIN_F_WIN27_EFF_WID                                                                             0x270D
#define _P3A_F6_PT_270E_WIN_F_WIN27_EFF_HEI                                                                             0x270E
#define _P3A_F6_PT_270F_WIN_F_WIN27_ADR_0F                                                                              0x270F
#define _P3A_F6_PT_2730_WIN_F_WIN27_HL_EN                                                                               0x2730
#define _P3A_F6_PT_2731_WIN_F_WIN27_HL_BG_COLOR                                                                         0x2731
#define _P3A_F6_PT_2800_WIN_F_WIN28_ADR_00                                                                              0x2800
#define _P3A_F6_PT_2801_WIN_F_WIN28_ADR_01                                                                              0x2801
#define _P3A_F6_PT_2802_WIN_F_WIN28_COLOR                                                                               0x2802
#define _P3A_F6_PT_2803_WIN_F_WIN28_H_STA_MSB                                                                           0x2803
#define _P3A_F6_PT_2804_WIN_F_WIN28_H_STA_LSB                                                                           0x2804
#define _P3A_F6_PT_2805_WIN_F_WIN28_V_STA_MSB                                                                           0x2805
#define _P3A_F6_PT_2806_WIN_F_WIN28_V_STA_LSB                                                                           0x2806
#define _P3A_F6_PT_2807_WIN_F_WIN28_H_END_MSB                                                                           0x2807
#define _P3A_F6_PT_2808_WIN_F_WIN28_H_END_LSB                                                                           0x2808
#define _P3A_F6_PT_2809_WIN_F_WIN28_V_END_MSB                                                                           0x2809
#define _P3A_F6_PT_280A_WIN_F_WIN28_V_END_LSB                                                                           0x280A
#define _P3A_F6_PT_280B_WIN_F_WIN28_EFF_COLOR_2                                                                         0x280B
#define _P3A_F6_PT_280C_WIN_F_WIN28_EFF_COLOR_1                                                                         0x280C
#define _P3A_F6_PT_280D_WIN_F_WIN28_EFF_WID                                                                             0x280D
#define _P3A_F6_PT_280E_WIN_F_WIN28_EFF_HEI                                                                             0x280E
#define _P3A_F6_PT_280F_WIN_F_WIN28_ADR_0F                                                                              0x280F
#define _P3A_F6_PT_2830_WIN_F_WIN28_HL_EN                                                                               0x2830
#define _P3A_F6_PT_2831_WIN_F_WIN28_HL_BG_COLOR                                                                         0x2831
#define _P3A_F6_PT_2900_WIN_F_WIN29_ADR_00                                                                              0x2900
#define _P3A_F6_PT_2901_WIN_F_WIN29_ADR_01                                                                              0x2901
#define _P3A_F6_PT_2902_WIN_F_WIN29_COLOR                                                                               0x2902
#define _P3A_F6_PT_2903_WIN_F_WIN29_H_STA_MSB                                                                           0x2903
#define _P3A_F6_PT_2904_WIN_F_WIN29_H_STA_LSB                                                                           0x2904
#define _P3A_F6_PT_2905_WIN_F_WIN29_V_STA_MSB                                                                           0x2905
#define _P3A_F6_PT_2906_WIN_F_WIN29_V_STA_LSB                                                                           0x2906
#define _P3A_F6_PT_2907_WIN_F_WIN29_H_END_MSB                                                                           0x2907
#define _P3A_F6_PT_2908_WIN_F_WIN29_H_END_LSB                                                                           0x2908
#define _P3A_F6_PT_2909_WIN_F_WIN29_V_END_MSB                                                                           0x2909
#define _P3A_F6_PT_290A_WIN_F_WIN29_V_END_LSB                                                                           0x290A
#define _P3A_F6_PT_290B_WIN_F_WIN29_EFF_COLOR_2                                                                         0x290B
#define _P3A_F6_PT_290C_WIN_F_WIN29_EFF_COLOR_1                                                                         0x290C
#define _P3A_F6_PT_290D_WIN_F_WIN29_EFF_WID                                                                             0x290D
#define _P3A_F6_PT_290E_WIN_F_WIN29_EFF_HEI                                                                             0x290E
#define _P3A_F6_PT_290F_WIN_F_WIN29_ADR_0F                                                                              0x290F
#define _P3A_F6_PT_2930_WIN_F_WIN29_HL_EN                                                                               0x2930
#define _P3A_F6_PT_2931_WIN_F_WIN29_HL_BG_COLOR                                                                         0x2931
#define _P3A_F6_PT_3000_WIN_F_WIN30_ADR_00                                                                              0x3000
#define _P3A_F6_PT_3001_WIN_F_WIN30_ADR_01                                                                              0x3001
#define _P3A_F6_PT_3002_WIN_F_WIN30_COLOR                                                                               0x3002
#define _P3A_F6_PT_3003_WIN_F_WIN30_H_STA_MSB                                                                           0x3003
#define _P3A_F6_PT_3004_WIN_F_WIN30_H_STA_LSB                                                                           0x3004
#define _P3A_F6_PT_3005_WIN_F_WIN30_V_STA_MSB                                                                           0x3005
#define _P3A_F6_PT_3006_WIN_F_WIN30_V_STA_LSB                                                                           0x3006
#define _P3A_F6_PT_3007_WIN_F_WIN30_H_END_MSB                                                                           0x3007
#define _P3A_F6_PT_3008_WIN_F_WIN30_H_END_LSB                                                                           0x3008
#define _P3A_F6_PT_3009_WIN_F_WIN30_V_END_MSB                                                                           0x3009
#define _P3A_F6_PT_300A_WIN_F_WIN30_V_END_LSB                                                                           0x300A
#define _P3A_F6_PT_300B_WIN_F_WIN30_EFF_COLOR_2                                                                         0x300B
#define _P3A_F6_PT_300C_WIN_F_WIN30_EFF_COLOR_1                                                                         0x300C
#define _P3A_F6_PT_300D_WIN_F_WIN30_EFF_WID                                                                             0x300D
#define _P3A_F6_PT_300E_WIN_F_WIN30_EFF_HEI                                                                             0x300E
#define _P3A_F6_PT_300F_WIN_F_WIN30_ADR_0F                                                                              0x300F
#define _P3A_F6_PT_3030_WIN_F_WIN30_HL_EN                                                                               0x3030
#define _P3A_F6_PT_3031_WIN_F_WIN30_HL_BG_COLOR                                                                         0x3031
#define _P3A_F6_PT_3100_WIN_F_WIN31_ADR_00                                                                              0x3100
#define _P3A_F6_PT_3101_WIN_F_WIN31_ADR_01                                                                              0x3101
#define _P3A_F6_PT_3102_WIN_F_WIN31_COLOR                                                                               0x3102
#define _P3A_F6_PT_3103_WIN_F_WIN31_H_STA_MSB                                                                           0x3103
#define _P3A_F6_PT_3104_WIN_F_WIN31_H_STA_LSB                                                                           0x3104
#define _P3A_F6_PT_3105_WIN_F_WIN31_V_STA_MSB                                                                           0x3105
#define _P3A_F6_PT_3106_WIN_F_WIN31_V_STA_LSB                                                                           0x3106
#define _P3A_F6_PT_3107_WIN_F_WIN31_H_END_MSB                                                                           0x3107
#define _P3A_F6_PT_3108_WIN_F_WIN31_H_END_LSB                                                                           0x3108
#define _P3A_F6_PT_3109_WIN_F_WIN31_V_END_MSB                                                                           0x3109
#define _P3A_F6_PT_310A_WIN_F_WIN31_V_END_LSB                                                                           0x310A
#define _P3A_F6_PT_310B_WIN_F_WIN31_EFF_COLOR_2                                                                         0x310B
#define _P3A_F6_PT_310C_WIN_F_WIN31_EFF_COLOR_1                                                                         0x310C
#define _P3A_F6_PT_310D_WIN_F_WIN31_EFF_WID                                                                             0x310D
#define _P3A_F6_PT_310E_WIN_F_WIN31_EFF_HEI                                                                             0x310E
#define _P3A_F6_PT_310F_WIN_F_WIN31_ADR_0F                                                                              0x310F
#define _P3A_F6_PT_3130_WIN_F_WIN31_HL_EN                                                                               0x3130
#define _P3A_F6_PT_3131_WIN_F_WIN31_HL_BG_COLOR                                                                         0x3131
#define _P3A_F6_PT_3200_WIN_F_WIN_GRADIENT0_0                                                                           0x3200
#define _P3A_F6_PT_3201_WIN_F_WIN_GRADIENT0_1                                                                           0x3201
#define _P3A_F6_PT_3202_WIN_F_WIN_GRADIENT0_COLOR                                                                       0x3202
#define _P3A_F6_PT_3203_WIN_F_WIN_GRADIENT0_LEVEL_R                                                                     0x3203
#define _P3A_F6_PT_3204_WIN_F_WIN_GRADIENT0_LEVEL_G                                                                     0x3204
#define _P3A_F6_PT_3205_WIN_F_WIN_GRADIENT0_LEVEL_B                                                                     0x3205
#define _P3A_F6_PT_3206_WIN_F_WIN_GRADIENT0_STEP                                                                        0x3206
#define _P3A_F6_PT_3207_WIN_F_WIN_GRADIENT0_STEP_DEC                                                                    0x3207
#define _P3A_F6_PT_3208_WIN_F_WIN_GRADIENT0_SAT_R                                                                       0x3208
#define _P3A_F6_PT_3209_WIN_F_WIN_GRADIENT0_SAT_G                                                                       0x3209
#define _P3A_F6_PT_320A_WIN_F_WIN_GRADIENT0_SAT_B                                                                       0x320A
#define _P3A_F6_PT_3210_WIN_F_FB_WIN_GRADIENT0_H_STA_MSB                                                                0x3210
#define _P3A_F6_PT_3211_WIN_F_FB_WIN_GRADIENT0_H_STA_LSB                                                                0x3211
#define _P3A_F6_PT_3212_WIN_F_FB_WIN_GRADIENT0_V_STA_MSB                                                                0x3212
#define _P3A_F6_PT_3213_WIN_F_FB_WIN_GRADIENT0_V_STA_LSB                                                                0x3213
#define _P3A_F6_PT_3214_WIN_F_FB_WIN_GRADIENT0_H_END_MSB                                                                0x3214
#define _P3A_F6_PT_3215_WIN_F_FB_WIN_GRADIENT0_H_END_LSB                                                                0x3215
#define _P3A_F6_PT_3216_WIN_F_FB_WIN_GRADIENT0_V_END_MSB                                                                0x3216
#define _P3A_F6_PT_3217_WIN_F_FB_WIN_GRADIENT0_V_END_LSB                                                                0x3217
#define _P3A_F6_PT_3220_WIN_F_WIN_GRADIENT1_0                                                                           0x3220
#define _P3A_F6_PT_3221_WIN_F_WIN_GRADIENT1_1                                                                           0x3221
#define _P3A_F6_PT_3222_WIN_F_WIN_GRADIENT1_COLOR                                                                       0x3222
#define _P3A_F6_PT_3223_WIN_F_WIN_GRADIENT1_LEVEL_R                                                                     0x3223
#define _P3A_F6_PT_3224_WIN_F_WIN_GRADIENT1_LEVEL_G                                                                     0x3224
#define _P3A_F6_PT_3225_WIN_F_WIN_GRADIENT1_LEVEL_B                                                                     0x3225
#define _P3A_F6_PT_3226_WIN_F_WIN_GRADIENT1_STEP                                                                        0x3226
#define _P3A_F6_PT_3227_WIN_F_WIN_GRADIENT1_STEP_DEC                                                                    0x3227
#define _P3A_F6_PT_3228_WIN_F_WIN_GRADIENT1_SAT_R                                                                       0x3228
#define _P3A_F6_PT_3229_WIN_F_WIN_GRADIENT1_SAT_G                                                                       0x3229
#define _P3A_F6_PT_322A_WIN_F_WIN_GRADIENT1_SAT_B                                                                       0x322A
#define _P3A_F6_PT_3230_WIN_F_FB_WIN_GRADIENT1_H_STA_MSB                                                                0x3230
#define _P3A_F6_PT_3231_WIN_F_FB_WIN_GRADIENT1_H_STA_LSB                                                                0x3231
#define _P3A_F6_PT_3232_WIN_F_FB_WIN_GRADIENT1_V_STA_MSB                                                                0x3232
#define _P3A_F6_PT_3233_WIN_F_FB_WIN_GRADIENT1_V_STA_LSB                                                                0x3233
#define _P3A_F6_PT_3234_WIN_F_FB_WIN_GRADIENT1_H_END_MSB                                                                0x3234
#define _P3A_F6_PT_3235_WIN_F_FB_WIN_GRADIENT1_H_END_LSB                                                                0x3235
#define _P3A_F6_PT_3236_WIN_F_FB_WIN_GRADIENT1_V_END_MSB                                                                0x3236
#define _P3A_F6_PT_3237_WIN_F_FB_WIN_GRADIENT1_V_END_LSB                                                                0x3237
#define _P3A_F6_PT_3240_WIN_F_WIN_GRADIENT2_0                                                                           0x3240
#define _P3A_F6_PT_3241_WIN_F_WIN_GRADIENT2_1                                                                           0x3241
#define _P3A_F6_PT_3242_WIN_F_WIN_GRADIENT2_COLOR                                                                       0x3242
#define _P3A_F6_PT_3243_WIN_F_WIN_GRADIENT2_LEVEL_R                                                                     0x3243
#define _P3A_F6_PT_3244_WIN_F_WIN_GRADIENT2_LEVEL_G                                                                     0x3244
#define _P3A_F6_PT_3245_WIN_F_WIN_GRADIENT2_LEVEL_B                                                                     0x3245
#define _P3A_F6_PT_3246_WIN_F_WIN_GRADIENT2_STEP                                                                        0x3246
#define _P3A_F6_PT_3247_WIN_F_WIN_GRADIENT2_STEP_DEC                                                                    0x3247
#define _P3A_F6_PT_3248_WIN_F_WIN_GRADIENT2_SAT_R                                                                       0x3248
#define _P3A_F6_PT_3249_WIN_F_WIN_GRADIENT2_SAT_G                                                                       0x3249
#define _P3A_F6_PT_324A_WIN_F_WIN_GRADIENT2_SAT_B                                                                       0x324A
#define _P3A_F6_PT_3250_WIN_F_FB_WIN_GRADIENT2_H_STA_MSB                                                                0x3250
#define _P3A_F6_PT_3251_WIN_F_FB_WIN_GRADIENT2_H_STA_LSB                                                                0x3251
#define _P3A_F6_PT_3252_WIN_F_FB_WIN_GRADIENT2_V_STA_MSB                                                                0x3252
#define _P3A_F6_PT_3253_WIN_F_FB_WIN_GRADIENT2_V_STA_LSB                                                                0x3253
#define _P3A_F6_PT_3254_WIN_F_FB_WIN_GRADIENT2_H_END_MSB                                                                0x3254
#define _P3A_F6_PT_3255_WIN_F_FB_WIN_GRADIENT2_H_END_LSB                                                                0x3255
#define _P3A_F6_PT_3256_WIN_F_FB_WIN_GRADIENT2_V_END_MSB                                                                0x3256
#define _P3A_F6_PT_3257_WIN_F_FB_WIN_GRADIENT2_V_END_LSB                                                                0x3257
#define _P3A_F6_PT_3260_WIN_F_WIN_GRADIENT3_0                                                                           0x3260
#define _P3A_F6_PT_3261_WIN_F_WIN_GRADIENT3_1                                                                           0x3261
#define _P3A_F6_PT_3262_WIN_F_WIN_GRADIENT3_COLOR                                                                       0x3262
#define _P3A_F6_PT_3263_WIN_F_WIN_GRADIENT3_LEVEL_R                                                                     0x3263
#define _P3A_F6_PT_3264_WIN_F_WIN_GRADIENT3_LEVEL_G                                                                     0x3264
#define _P3A_F6_PT_3265_WIN_F_WIN_GRADIENT3_LEVEL_B                                                                     0x3265
#define _P3A_F6_PT_3266_WIN_F_WIN_GRADIENT3_STEP                                                                        0x3266
#define _P3A_F6_PT_3267_WIN_F_WIN_GRADIENT3_STEP_DEC                                                                    0x3267
#define _P3A_F6_PT_3268_WIN_F_WIN_GRADIENT3_SAT_R                                                                       0x3268
#define _P3A_F6_PT_3269_WIN_F_WIN_GRADIENT3_SAT_G                                                                       0x3269
#define _P3A_F6_PT_326A_WIN_F_WIN_GRADIENT3_SAT_B                                                                       0x326A
#define _P3A_F6_PT_3270_WIN_F_FB_WIN_GRADIENT3_H_STA_MSB                                                                0x3270
#define _P3A_F6_PT_3271_WIN_F_FB_WIN_GRADIENT3_H_STA_LSB                                                                0x3271
#define _P3A_F6_PT_3272_WIN_F_FB_WIN_GRADIENT3_V_STA_MSB                                                                0x3272
#define _P3A_F6_PT_3273_WIN_F_FB_WIN_GRADIENT3_V_STA_LSB                                                                0x3273
#define _P3A_F6_PT_3274_WIN_F_FB_WIN_GRADIENT3_H_END_MSB                                                                0x3274
#define _P3A_F6_PT_3275_WIN_F_FB_WIN_GRADIENT3_H_END_LSB                                                                0x3275
#define _P3A_F6_PT_3276_WIN_F_FB_WIN_GRADIENT3_V_END_MSB                                                                0x3276
#define _P3A_F6_PT_3277_WIN_F_FB_WIN_GRADIENT3_V_END_LSB                                                                0x3277
#define _P3A_F6_PT_3280_WIN_F_WIN_GRADIENT4_0                                                                           0x3280
#define _P3A_F6_PT_3281_WIN_F_WIN_GRADIENT4_1                                                                           0x3281
#define _P3A_F6_PT_3282_WIN_F_WIN_GRADIENT4_COLOR                                                                       0x3282
#define _P3A_F6_PT_3283_WIN_F_WIN_GRADIENT4_LEVEL_R                                                                     0x3283
#define _P3A_F6_PT_3284_WIN_F_WIN_GRADIENT4_LEVEL_G                                                                     0x3284
#define _P3A_F6_PT_3285_WIN_F_WIN_GRADIENT4_LEVEL_B                                                                     0x3285
#define _P3A_F6_PT_3286_WIN_F_WIN_GRADIENT4_STEP                                                                        0x3286
#define _P3A_F6_PT_3287_WIN_F_WIN_GRADIENT4_STEP_DEC                                                                    0x3287
#define _P3A_F6_PT_3288_WIN_F_WIN_GRADIENT4_SAT_R                                                                       0x3288
#define _P3A_F6_PT_3289_WIN_F_WIN_GRADIENT4_SAT_G                                                                       0x3289
#define _P3A_F6_PT_328A_WIN_F_WIN_GRADIENT4_SAT_B                                                                       0x328A
#define _P3A_F6_PT_3290_WIN_F_FB_WIN_GRADIENT4_H_STA_MSB                                                                0x3290
#define _P3A_F6_PT_3291_WIN_F_FB_WIN_GRADIENT4_H_STA_LSB                                                                0x3291
#define _P3A_F6_PT_3292_WIN_F_FB_WIN_GRADIENT4_V_STA_MSB                                                                0x3292
#define _P3A_F6_PT_3293_WIN_F_FB_WIN_GRADIENT4_V_STA_LSB                                                                0x3293
#define _P3A_F6_PT_3294_WIN_F_FB_WIN_GRADIENT4_H_END_MSB                                                                0x3294
#define _P3A_F6_PT_3295_WIN_F_FB_WIN_GRADIENT4_H_END_LSB                                                                0x3295
#define _P3A_F6_PT_3296_WIN_F_FB_WIN_GRADIENT4_V_END_MSB                                                                0x3296
#define _P3A_F6_PT_3297_WIN_F_FB_WIN_GRADIENT4_V_END_LSB                                                                0x3297
#define _P3A_F6_PT_32A0_WIN_F_WIN_GRADIENT5_0                                                                           0x32A0
#define _P3A_F6_PT_32A1_WIN_F_WIN_GRADIENT5_1                                                                           0x32A1
#define _P3A_F6_PT_32A2_WIN_F_WIN_GRADIENT5_COLOR                                                                       0x32A2
#define _P3A_F6_PT_32A3_WIN_F_WIN_GRADIENT5_LEVEL_R                                                                     0x32A3
#define _P3A_F6_PT_32A4_WIN_F_WIN_GRADIENT5_LEVEL_G                                                                     0x32A4
#define _P3A_F6_PT_32A5_WIN_F_WIN_GRADIENT5_LEVEL_B                                                                     0x32A5
#define _P3A_F6_PT_32A6_WIN_F_WIN_GRADIENT5_STEP                                                                        0x32A6
#define _P3A_F6_PT_32A7_WIN_F_WIN_GRADIENT5_STEP_DEC                                                                    0x32A7
#define _P3A_F6_PT_32A8_WIN_F_WIN_GRADIENT5_SAT_R                                                                       0x32A8
#define _P3A_F6_PT_32A9_WIN_F_WIN_GRADIENT5_SAT_G                                                                       0x32A9
#define _P3A_F6_PT_32AA_WIN_F_WIN_GRADIENT5_SAT_B                                                                       0x32AA
#define _P3A_F6_PT_32B0_WIN_F_FB_WIN_GRADIENT5_H_STA_MSB                                                                0x32B0
#define _P3A_F6_PT_32B1_WIN_F_FB_WIN_GRADIENT5_H_STA_LSB                                                                0x32B1
#define _P3A_F6_PT_32B2_WIN_F_FB_WIN_GRADIENT5_V_STA_MSB                                                                0x32B2
#define _P3A_F6_PT_32B3_WIN_F_FB_WIN_GRADIENT5_V_STA_LSB                                                                0x32B3
#define _P3A_F6_PT_32B4_WIN_F_FB_WIN_GRADIENT5_H_END_MSB                                                                0x32B4
#define _P3A_F6_PT_32B5_WIN_F_FB_WIN_GRADIENT5_H_END_LSB                                                                0x32B5
#define _P3A_F6_PT_32B6_WIN_F_FB_WIN_GRADIENT5_V_END_MSB                                                                0x32B6
#define _P3A_F6_PT_32B7_WIN_F_FB_WIN_GRADIENT5_V_END_LSB                                                                0x32B7
#define _P3A_F6_PT_32C0_WIN_F_WIN_ROUND_DUMMY                                                                           0x32C0
#define _P3A_F6_PT_32C1_WIN_F_WIN_ROUND_8_PAT_0                                                                         0x32C1
#define _P3A_F6_PT_32C2_WIN_F_WIN_ROUND_8_PAT_1                                                                         0x32C2
#define _P3A_F6_PT_32C3_WIN_F_WIN_ROUND_8_PAT_2                                                                         0x32C3
#define _P3A_F6_PT_32C4_WIN_F_WIN_ROUND_8_PAT_3                                                                         0x32C4
#define _P3A_F6_PT_32C5_WIN_F_WIN_ROUND_16_PAT_0                                                                        0x32C5
#define _P3A_F6_PT_32C6_WIN_F_WIN_ROUND_16_PAT_1                                                                        0x32C6
#define _P3A_F6_PT_32C7_WIN_F_WIN_ROUND_16_PAT_2                                                                        0x32C7
#define _P3A_F6_PT_32C8_WIN_F_WIN_ROUND_16_PAT_3                                                                        0x32C8
#define _P3A_F6_PT_32C9_WIN_F_WIN_ROUND_16_PAT_4                                                                        0x32C9
#define _P3A_F6_PT_32CA_WIN_F_WIN_ROUND_16_PAT_5                                                                        0x32CA
#define _P3A_F6_PT_32CB_WIN_F_WIN_ROUND_16_PAT_6                                                                        0x32CB
#define _P3A_F6_PT_32CC_WIN_F_WIN_ROUND_16_PAT_7                                                                        0x32CC
#define _P3A_F6_PT_32CD_WIN_F_WIN_ROUND_16_PAT_CTRL1                                                                    0x32CD
#define _P3A_F6_PT_32CE_WIN_F_WIN_ROUND_16_PAT_CTRL2                                                                    0x32CE
#define _P3A_F6_PT_32D0_WIN_F_WIN_GRID_PITCH_PANEL_MSB                                                                  0x32D0
#define _P3A_F6_PT_32D1_WIN_F_WIN_GRID_PITCH_PANEL_H_LSB                                                                0x32D1
#define _P3A_F6_PT_32D2_WIN_F_WIN_GRID_PITCH_PANEL_V_LSB                                                                0x32D2


//--------------------------------------------------
// M2 Scaling Down Control Port Register (Page 40)
//--------------------------------------------------
#define _P40_25_PT_00_V_SD_INIT_M2                                                                                      0x00
#define _P40_25_PT_01_V_SD_FACTOR_H_M2                                                                                  0x01
#define _P40_25_PT_02_V_SD_FACTOR_M_M2                                                                                  0x02
#define _P40_25_PT_03_V_SD_FACTOR_L_M2                                                                                  0x03
#define _P40_25_PT_04_H_SD_INIT_M2                                                                                      0x04
#define _P40_25_PT_05_H_SD_FACTOR_H_M2                                                                                  0x05
#define _P40_25_PT_06_H_SD_FACTOR_M_M2                                                                                  0x06
#define _P40_25_PT_07_H_SD_FACTOR_L_M2                                                                                  0x07
#define _P40_25_PT_08_H_SD_ACC_H_M2                                                                                     0x08
#define _P40_25_PT_09_H_SD_ACC_M_M2                                                                                     0x09
#define _P40_25_PT_0A_H_SD_ACC_WIDTH_H_M2                                                                               0x0A
#define _P40_25_PT_0B_H_SD_ACC_WIDTH_L_M2                                                                               0x0B
#define _P40_25_PT_0C_SD_FLAT_WIDTH_H_M2                                                                                0x0C
#define _P40_25_PT_0D_SD_FLAT_WIDTH_L_M2                                                                                0x0D
#define _P40_25_PT_0E_H_SD_ACC_L_M2                                                                                     0x0E
#define _P40_25_PT_36_SD_OUT_WID_M_M2                                                                                   0x36
#define _P40_25_PT_37_SD_OUT_WID_L_M2                                                                                   0x37
#define _P40_25_PT_38_SD_OUT_LEN_M_M2                                                                                   0x38
#define _P40_25_PT_39_SD_OUT_LEN_L_M2                                                                                   0x39
#define _P40_25_PT_3A_SD_OUT_EXTENSION_M2                                                                               0x3A
#define _P40_25_PT_40_V_SD_INIT_M_M2                                                                                    0x40
#define _P40_25_PT_41_V_SD_INIT_L_M2                                                                                    0x41
#define _P40_25_PT_42_V_SD_FACTOR_L1_M2                                                                                 0x42
#define _P40_25_PT_43_H_SD_INIT_M_M2                                                                                    0x43
#define _P40_25_PT_44_H_SD_INIT_L_M2                                                                                    0x44
#define _P40_25_PT_45_H_SD_INIT_H_M2                                                                                    0x45
#define _P40_25_PT_46_EXTRA_DEN_SETTING_M2                                                                              0x46
#define _P40_25_PT_47_EXTRA_DEN_SETTING2_M2                                                                             0x47
#define _P40_25_PT_50_SD_BIST_CTRL0_M2                                                                                  0x50
#define _P40_25_PT_51_SD_BIST_CTRL1_M2                                                                                  0x51
#define _P40_25_PT_52_SD_BIST_CTRL2_M2                                                                                  0x52
#define _P40_25_PT_53_SD_BIST_CTRL3_M2                                                                                  0x53


//--------------------------------------------------
// M2 I Domain Pattern Generator (Page 40)
//--------------------------------------------------
#define _P40_25_PT_10_I_PG_CTRL_0_M2                                                                                    0x10
#define _P40_25_PT_11_I_PG_CTRL_1_M2                                                                                    0x11
#define _P40_25_PT_12_INITIAL_R_L_M2                                                                                    0x12
#define _P40_25_PT_13_INITIAL_G_L_M2                                                                                    0x13
#define _P40_25_PT_14_INITIAL_B_L_M2                                                                                    0x14
#define _P40_25_PT_15_INITIAL_RGB_M_M2                                                                                  0x15
#define _P40_25_PT_16_INITIAL_RGB_H_M2                                                                                  0x16
#define _P40_25_PT_17_PATTERN_RESET_M2                                                                                  0x17


//--------------------------------------------------
// M2 I Domain Pattern Generator Part2 (Page 40)
//--------------------------------------------------
#define _P40_25_PT_62_I_PG_R_CTRL_M2                                                                                    0x62
#define _P40_25_PT_63_I_PG_G_CTRL_M2                                                                                    0x63
#define _P40_25_PT_64_I_PG_B_CTRL_M2                                                                                    0x64
#define _P40_25_PT_65_I_PG_R_INITIAL_M2                                                                                 0x65
#define _P40_25_PT_66_I_PG_G_INITIAL_M2                                                                                 0x66
#define _P40_25_PT_67_I_PG_B_INITIAL_M2                                                                                 0x67
#define _P40_25_PT_68_I_PG_PIXEL_DELTA_H_M2                                                                             0x68
#define _P40_25_PT_69_I_PG_LINE_DELTA_H_M2                                                                              0x69
#define _P40_25_PT_6A_I_PG_PIXEL_STEP_H_M2                                                                              0x6A
#define _P40_25_PT_6B_I_PG_LINE_STEP_H_M2                                                                               0x6B
#define _P40_25_PT_6C_I_PG_DELTA_H_STEP_M_M2                                                                            0x6C
#define _P40_25_PT_6D_I_PG_STEP_L_M2                                                                                    0x6D
#define _P40_25_PT_6E_I_PG_INITIAL_M_STEP_L_M2                                                                          0x6E
#define _P40_25_PT_6F_I_PG_INITIAL_L_CTRL_M2                                                                            0x6F
#define _P40_25_PT_70_I_PG_DELTA_L_M2                                                                                   0x70
#define _P40_25_PT_71_I_PG_STEP_H_EXTEND_M2                                                                             0x71
#define _P40_25_PT_72_I_PG_DDR_TOGGLE_CONTROL_M2                                                                        0x72
#define _P40_25_PT_73_I_PG_DDR_INITIAL_VALUE0_M2                                                                        0x73
#define _P40_25_PT_74_I_PG_DDR_INITIAL_VALUE1_M2                                                                        0x74
#define _P40_25_PT_75_I_PG_DDR_INITIAL_VALUE2_M2                                                                        0x75
#define _P40_25_PT_76_I_PG_DDR_INITIAL_VALUE3_M2                                                                        0x76


//--------------------------------------------------
// M2 Color Processor Port Register (Page 40)
//--------------------------------------------------
#define _P40_63_PT_00_SRGB_RR_COE_SETB_H                                                                                0x00
#define _P40_63_PT_01_SRGB_RR_COE_SETB_L                                                                                0x01
#define _P40_63_PT_02_SRGB_RG_COE_SETB_H                                                                                0x02
#define _P40_63_PT_03_SRGB_RG_COE_SETB_L                                                                                0x03
#define _P40_63_PT_04_SRGB_RB_COE_SETB_H                                                                                0x04
#define _P40_63_PT_05_SRGB_RB_COE_SETB_L                                                                                0x05
#define _P40_63_PT_06_SRGB_GR_COE_SETB_H                                                                                0x06
#define _P40_63_PT_07_SRGB_GR_COE_SETB_L                                                                                0x07
#define _P40_63_PT_08_SRGB_GG_COE_SETB_H                                                                                0x08
#define _P40_63_PT_09_SRGB_GG_COE_SETB_L                                                                                0x09
#define _P40_63_PT_0A_SRGB_GB_COE_SETB_H                                                                                0x0A
#define _P40_63_PT_0B_SRGB_GB_COE_SETB_L                                                                                0x0B
#define _P40_63_PT_0C_SRGB_BR_COE_SETB_H                                                                                0x0C
#define _P40_63_PT_0D_SRGB_BR_COE_SETB_L                                                                                0x0D
#define _P40_63_PT_0E_SRGB_BG_COE_SETB_H                                                                                0x0E
#define _P40_63_PT_0F_SRGB_BG_COE_SETB_L                                                                                0x0F
#define _P40_63_PT_10_SRGB_BB_COE_SETB_H                                                                                0x10
#define _P40_63_PT_11_SRGB_BB_COE_SETB_L                                                                                0x11
#define _P40_63_PT_12_SRGB_R_OFFSET_SETB_H                                                                              0x12
#define _P40_63_PT_13_SRGB_R_OFFSET_SETB_L                                                                              0x13
#define _P40_63_PT_14_SRGB_G_OFFSET_SETB_H                                                                              0x14
#define _P40_63_PT_15_SRGB_G_OFFSET_SETB_L                                                                              0x15
#define _P40_63_PT_16_SRGB_B_OFFSET_SETB_H                                                                              0x16
#define _P40_63_PT_17_SRGB_B_OFFSET_SETB_L                                                                              0x17


//--------------------------------------------------
// M2 DCC Port1 Register (Page 47)
//--------------------------------------------------
#define _P47_CA_PT_06_PORT_PAGE0_SOFT_CLAMP_M2                                                                          0x06


//--------------------------------------------------
// M2 DCC Port2 Register (Page 47)
//--------------------------------------------------
#define _P47_CA_PT_00_PORT_PAGE1_DEF_CRV01_H_M2                                                                         0x00
#define _P47_CA_PT_01_PORT_PAGE1_DEF_CRV02_H_M2                                                                         0x01
#define _P47_CA_PT_02_PORT_PAGE1_DEF_CRV03_H_M2                                                                         0x02
#define _P47_CA_PT_03_PORT_PAGE1_DEF_CRV04_H_M2                                                                         0x03
#define _P47_CA_PT_04_PORT_PAGE1_DEF_CRV05_H_M2                                                                         0x04
#define _P47_CA_PT_05_PORT_PAGE1_DEF_CRV06_H_M2                                                                         0x05
#define _P47_CA_PT_06_PORT_PAGE1_DEF_CRV07_H_M2                                                                         0x06
#define _P47_CA_PT_07_PORT_PAGE1_DEF_CRV08_H_M2                                                                         0x07
#define _P47_CA_PT_08_PORT_PAGE1_DEF_CRV09_H_M2                                                                         0x08
#define _P47_CA_PT_09_PORT_PAGE1_DEF_CRV10_H_M2                                                                         0x09
#define _P47_CA_PT_0A_PORT_PAGE1_DEF_CRV11_H_M2                                                                         0x0A
#define _P47_CA_PT_0B_PORT_PAGE1_DEF_CRV12_H_M2                                                                         0x0B
#define _P47_CA_PT_0C_PORT_PAGE1_DEF_CRV13_H_M2                                                                         0x0C
#define _P47_CA_PT_0D_PORT_PAGE1_DEF_CRV14_H_M2                                                                         0x0D
#define _P47_CA_PT_0E_PORT_PAGE1_DEF_CRV15_H_M2                                                                         0x0E
#define _P47_CA_PT_0F_PORT_PAGE1_DEF_CRV16_H_M2                                                                         0x0F
#define _P47_CA_PT_10_PORT_PAGE1_Y_BL_BIAS_H_M2                                                                         0x10
#define _P47_CA_PT_11_PORT_PAGE1_Y_WL_BIAS_H_M2                                                                         0x11
#define _P47_CA_PT_12_PORT_PAGE1_SAT_FACTOR_M2                                                                          0x12
#define _P47_CA_PT_13_PORT_PAGE1_BLD_UB_H_M2                                                                            0x13
#define _P47_CA_PT_14_PORT_PAGE1_BLD_LB_H_M2                                                                            0x14
#define _P47_CA_PT_15_PORT_PAGE1_DEV_FACTOR_H_M2                                                                        0x15
#define _P47_CA_PT_16_PORT_PAGE1_BLD_VAL_SEL_M2                                                                         0x16
#define _P47_CA_PT_17_PORT_PAGE1_BLD_VAL_H_M2                                                                           0x17
#define _P47_CA_PT_1A_PORT_PAGE1_BLD_VAL_L_S                                                                            0x1A
#define _P47_CA_PT_1B_PORT_PAGE1_DEF_CRV00_HALF_H_M2                                                                    0x1B
#define _P47_CA_PT_1C_PORT_PAGE1_DEF_CRV00_HALF_L_S                                                                     0x1C
#define _P47_CA_PT_1D_PORT_PAGE1_DEF_CRV01_L_S                                                                          0x1D
#define _P47_CA_PT_1E_PORT_PAGE1_DEF_CRV01_HALF_H_M2                                                                    0x1E
#define _P47_CA_PT_1F_PORT_PAGE1_DEF_CRV01_HALF_L_S                                                                     0x1F
#define _P47_CA_PT_20_PORT_PAGE1_DEF_CRV02_L_S                                                                          0x20
#define _P47_CA_PT_21_PORT_PAGE1_DEF_CRV02_HALF_H_M2                                                                    0x21
#define _P47_CA_PT_22_PORT_PAGE1_DEF_CRV02_HALF_L_S                                                                     0x22
#define _P47_CA_PT_23_PORT_PAGE1_DEF_CRV03_L_S                                                                          0x23
#define _P47_CA_PT_24_PORT_PAGE1_DEF_CRV03_HALF_H_M2                                                                    0x24
#define _P47_CA_PT_25_PORT_PAGE1_DEF_CRV03_HALF_L_S                                                                     0x25
#define _P47_CA_PT_26_PORT_PAGE1_DEF_CRV04_L_S                                                                          0x26
#define _P47_CA_PT_27_PORT_PAGE1_DEF_CRV04_HALF_H_M2                                                                    0x27
#define _P47_CA_PT_28_PORT_PAGE1_DEF_CRV04_HALF_L_S                                                                     0x28
#define _P47_CA_PT_29_PORT_PAGE1_DEF_CRV05_L_S                                                                          0x29
#define _P47_CA_PT_2A_PORT_PAGE1_DEF_CRV05_HALF_H_M2                                                                    0x2A
#define _P47_CA_PT_2B_PORT_PAGE1_DEF_CRV05_HALF_L_S                                                                     0x2B
#define _P47_CA_PT_2C_PORT_PAGE1_DEF_CRV06_L_S                                                                          0x2C
#define _P47_CA_PT_2D_PORT_PAGE1_DEF_CRV06_HALF_H_M2                                                                    0x2D
#define _P47_CA_PT_2E_PORT_PAGE1_DEF_CRV06_HALF_L_S                                                                     0x2E
#define _P47_CA_PT_2F_PORT_PAGE1_DEF_CRV07_L_S                                                                          0x2F
#define _P47_CA_PT_30_PORT_PAGE1_DEF_CRV07_HALF_H_M2                                                                    0x30
#define _P47_CA_PT_31_PORT_PAGE1_DEF_CRV07_HALF_L_M2                                                                    0x31
#define _P47_CA_PT_32_PORT_PAGE1_DEF_CRV08_L_M2                                                                         0x32
#define _P47_CA_PT_33_PORT_PAGE1_DEF_CRV08_HALF_H_M2                                                                    0x33
#define _P47_CA_PT_34_PORT_PAGE1_DEF_CRV08_HALF_L_M2                                                                    0x34
#define _P47_CA_PT_35_PORT_PAGE1_DEF_CRV09_L_M2                                                                         0x35
#define _P47_CA_PT_36_PORT_PAGE1_DEF_CRV09_HALF_H_M2                                                                    0x36
#define _P47_CA_PT_37_PORT_PAGE1_DEF_CRV09_HALF_L_M2                                                                    0x37
#define _P47_CA_PT_38_PORT_PAGE1_DEF_CRV10_L_M2                                                                         0x38
#define _P47_CA_PT_39_PORT_PAGE1_DEF_CRV10_HALF_H_M2                                                                    0x39
#define _P47_CA_PT_3A_PORT_PAGE1_DEF_CRV10_HALF_L_M2                                                                    0x3A
#define _P47_CA_PT_3B_PORT_PAGE1_DEF_CRV11_L_M2                                                                         0x3B
#define _P47_CA_PT_3C_PORT_PAGE1_DEF_CRV11_HALF_H_M2                                                                    0x3C
#define _P47_CA_PT_3D_PORT_PAGE1_DEF_CRV11_HALF_L_M2                                                                    0x3D
#define _P47_CA_PT_3E_PORT_PAGE1_DEF_CRV12_L_M2                                                                         0x3E
#define _P47_CA_PT_3F_PORT_PAGE1_DEF_CRV12_HALF_H_M2                                                                    0x3F
#define _P47_CA_PT_40_PORT_PAGE1_DEF_CRV12_HALF_L_M2                                                                    0x40
#define _P47_CA_PT_41_PORT_PAGE1_DEF_CRV13_L_M2                                                                         0x41
#define _P47_CA_PT_42_PORT_PAGE1_DEF_CRV13_HALF_H_M2                                                                    0x42
#define _P47_CA_PT_43_PORT_PAGE1_DEF_CRV13_HALF_L_M2                                                                    0x43
#define _P47_CA_PT_44_PORT_PAGE1_DEF_CRV14_L_M2                                                                         0x44
#define _P47_CA_PT_45_PORT_PAGE1_DEF_CRV14_HALF_H_M2                                                                    0x45
#define _P47_CA_PT_46_PORT_PAGE1_DEF_CRV14_HALF_L_M2                                                                    0x46
#define _P47_CA_PT_47_PORT_PAGE1_DEF_CRV15_L_M2                                                                         0x47
#define _P47_CA_PT_48_PORT_PAGE1_DEF_CRV15_HALF_H_M2                                                                    0x48
#define _P47_CA_PT_49_PORT_PAGE1_DEF_CRV15_HALF_L_M2                                                                    0x49
#define _P47_CA_PT_4A_PORT_PAGE1_DEF_CRV16_L_M2                                                                         0x4A
#define _P47_CA_PT_4B_PORT_PAGE1_Y_BL_BIAS_L_M2                                                                         0x4B
#define _P47_CA_PT_4C_PORT_PAGE1_Y_WL_BIAS_L_M2                                                                         0x4C
#define _P47_CA_PT_4D_PORT_PAGE1_BLD_UB_L_M2                                                                            0x4D
#define _P47_CA_PT_4E_PORT_PAGE1_BLD_LB_L_M2                                                                            0x4E
#define _P47_CA_PT_4F_PORT_PAGE1_DEV_FACTOR_L_M2                                                                        0x4F
#define _P47_CA_PT_50_PORT_PAGE1_BLD_RANGE_L_M2                                                                         0x50


//--------------------------------------------------
// M2 ICM Port1 Register (Page 47)
//--------------------------------------------------
#define _P47_CF_PT_00_PORT_SCMN_SATURATION_SET_1_M2                                                                     0x00
#define _P47_CF_PT_01_PORT_SCMN_SATURATION_SET_2_M2                                                                     0x01
#define _P47_CF_PT_02_PORT_SCMN_SATURATION_SET_3_M2                                                                     0x02
#define _P47_CF_PT_03_PORT_SCMN_RBUF_HUE_H_M2                                                                           0x03
#define _P47_CF_PT_04_PORT_SCMN_RBUF_HUE_M_M2                                                                           0x04
#define _P47_CF_PT_05_PORT_SCMN_RWID_RANGE_H_M2                                                                         0x05
#define _P47_CF_PT_06_PORT_SCMN_RWID_RANGE_M_M2                                                                         0x06
#define _P47_CF_PT_07_PORT_SCMN_LWID_RANGE_H_M2                                                                         0x07
#define _P47_CF_PT_08_PORT_SCMN_LWID_RANGE_M_M2                                                                         0x08
#define _P47_CF_PT_09_PORT_SCMN_LBUF_RANGE_H_M2                                                                         0x09
#define _P47_CF_PT_0A_PORT_SCMN_LBUF_RANGE_M_M2                                                                         0x0A
#define _P47_CF_PT_0B_PORT_SCMN_MST_D_DU_H_M2                                                                           0x0B
#define _P47_CF_PT_0C_PORT_SCMN_MST_D_DV_H_M2                                                                           0x0C
#define _P47_CF_PT_0D_PORT_SCMN_MST_C_DU_H_M2                                                                           0x0D
#define _P47_CF_PT_0E_PORT_SCMN_MST_C_DV_H_M2                                                                           0x0E
#define _P47_CF_PT_0F_PORT_SCMN_MST_B_DU_H_M2                                                                           0x0F
#define _P47_CF_PT_10_PORT_SCMN_MST_B_DV_H_M2                                                                           0x10
#define _P47_CF_PT_11_PORT_SCMN_MST_A_DU_H_M2                                                                           0x11
#define _P47_CF_PT_12_PORT_SCMN_MST_A_DV_H_M2                                                                           0x12
#define _P47_CF_PT_13_PORT_SCMN_RWID_D_DU_H_M2                                                                          0x13
#define _P47_CF_PT_14_PORT_SCMN_RWID_D_DV_H_M2                                                                          0x14
#define _P47_CF_PT_15_PORT_SCMN_RWID_C_DU_H_M2                                                                          0x15
#define _P47_CF_PT_16_PORT_SCMN_RWID_C_DV_H_M2                                                                          0x16
#define _P47_CF_PT_17_PORT_SCMN_RWID_B_DU_H_M2                                                                          0x17
#define _P47_CF_PT_18_PORT_SCMN_RWID_B_DV_H_M2                                                                          0x18
#define _P47_CF_PT_19_PORT_SCMN_RWID_A_DU_H_M2                                                                          0x19
#define _P47_CF_PT_1A_PORT_SCMN_RWID_A_DV_H_M2                                                                          0x1A
#define _P47_CF_PT_1B_PORT_SCMN_LWID_D_DU_H_M2                                                                          0x1B
#define _P47_CF_PT_1C_PORT_SCMN_LWID_D_DV_H_M2                                                                          0x1C
#define _P47_CF_PT_1D_PORT_SCMN_LWID_C_DU_H_M2                                                                          0x1D
#define _P47_CF_PT_1E_PORT_SCMN_LWID_C_DV_H_M2                                                                          0x1E
#define _P47_CF_PT_1F_PORT_SCMN_LWID_B_DU_H_M2                                                                          0x1F
#define _P47_CF_PT_20_PORT_SCMN_LWID_B_DV_H_M2                                                                          0x20
#define _P47_CF_PT_21_PORT_SCMN_LWID_A_DU_H_M2                                                                          0x21
#define _P47_CF_PT_22_PORT_SCMN_LWID_A_DV_H_M2                                                                          0x22
#define _P47_CF_PT_23_PORT_SCMN_RBUF_D_DU_H_M2                                                                          0x23
#define _P47_CF_PT_24_PORT_SCMN_RBUF_D_DV_H_M2                                                                          0x24
#define _P47_CF_PT_25_PORT_SCMN_RBUF_C_DU_H_M2                                                                          0x25
#define _P47_CF_PT_26_PORT_SCMN_RBUF_C_DV_H_M2                                                                          0x26
#define _P47_CF_PT_27_PORT_SCMN_RBUF_B_DU_H_M2                                                                          0x27
#define _P47_CF_PT_28_PORT_SCMN_RBUF_B_DV_H_M2                                                                          0x28
#define _P47_CF_PT_29_PORT_SCMN_RBUF_A_DU_H_M2                                                                          0x29
#define _P47_CF_PT_2A_PORT_SCMN_RBUF_A_DV_H_M2                                                                          0x2A
#define _P47_CF_PT_2B_PORT_SCMN_LBUF_D_DU_H_M2                                                                          0x2B
#define _P47_CF_PT_2C_PORT_SCMN_LBUF_D_DV_H_M2                                                                          0x2C
#define _P47_CF_PT_2D_PORT_SCMN_LBUF_C_DU_H_M2                                                                          0x2D
#define _P47_CF_PT_2E_PORT_SCMN_LBUF_C_DV_H_M2                                                                          0x2E
#define _P47_CF_PT_2F_PORT_SCMN_LBUF_B_DU_H_M2                                                                          0x2F
#define _P47_CF_PT_30_PORT_SCMN_LBUF_B_DV_H_M2                                                                          0x30
#define _P47_CF_PT_31_PORT_SCMN_LBUF_A_DU_H_M2                                                                          0x31
#define _P47_CF_PT_32_PORT_SCMN_LBUF_A_DV_H_M2                                                                          0x32
#define _P47_CF_PT_33_PORT_SCMN_BRI_ENABLE_M2                                                                           0x33
#define _P47_CF_PT_34_PORT_SCMN_M_AXIS_DELY_H_M2                                                                        0x34
#define _P47_CF_PT_35_PORT_SCMN_M_AXIS_DELY_M_M2                                                                        0x35
#define _P47_CF_PT_36_PORT_SCMN_R_AXIS_DELY_H_M2                                                                        0x36
#define _P47_CF_PT_37_PORT_SCMN_R_AXIS_DELY_M_M2                                                                        0x37
#define _P47_CF_PT_38_PORT_SCMN_L_AXIS_DELY_H_M2                                                                        0x38
#define _P47_CF_PT_39_PORT_SCMN_L_AXIS_DELY_M_M2                                                                        0x39
#define _P47_CF_PT_3A_PORT_SCMN_RBUF_AXIS_DELY_H_M2                                                                     0x3A
#define _P47_CF_PT_3B_PORT_SCMN_RBUF_AXIS_DELY_M_M2                                                                     0x3B
#define _P47_CF_PT_3C_PORT_SCMN_LBUF_AXIS_DELY_H_M2                                                                     0x3C
#define _P47_CF_PT_3D_PORT_SCMN_LBUF_AXIS_DELY_M_M2                                                                     0x3D
#define _P47_CF_PT_3E_PORT_SCMN_BLOCK_DELY_H_M2                                                                         0x3E
#define _P47_CF_PT_3F_PORT_SCMN_BLOCK_DELY_M_M2                                                                         0x3F
#define _P47_CF_PT_40_PORT_SCMN_MST_DC_DUDV_L_M2                                                                        0x40
#define _P47_CF_PT_41_PORT_SCMN_MST_BA_DUDV_L_M2                                                                        0x41
#define _P47_CF_PT_42_PORT_SCMN_RWID_DC_DUDV_L_M2                                                                       0x42
#define _P47_CF_PT_43_PORT_SCMN_RWID_BA_DUDV_L_M2                                                                       0x43
#define _P47_CF_PT_44_PORT_SCMN_LWID_DC_DUDV_L_M2                                                                       0x44
#define _P47_CF_PT_45_PORT_SCMN_LWID_BA_DUDV_L_M2                                                                       0x45
#define _P47_CF_PT_46_PORT_SCMN_RBUF_DC_DUDV_L_M2                                                                       0x46
#define _P47_CF_PT_47_PORT_SCMN_RBUF_BA_DUDV_L_M2                                                                       0x47
#define _P47_CF_PT_48_PORT_SCMN_LBUF_DC_DUDV_L_M2                                                                       0x48
#define _P47_CF_PT_49_PORT_SCMN_LBUF_BA_DUDV_L_M2                                                                       0x49
#define _P47_CF_PT_4A_PORT_SCMN_SATURATION_SET_4_M2                                                                     0x4A
#define _P47_CF_PT_4B_PORT_SCMN_RBUF_HUE_L_M2                                                                           0x4B
#define _P47_CF_PT_4C_PORT_SCMN_AXIS_DELY1_L_M2                                                                         0x4C
#define _P47_CF_PT_4D_PORT_SCMN_AXIS_DELY0_L_M2                                                                         0x4D


//--------------------------------------------------
// M2 ICM Port2 Register (Page 47)
//--------------------------------------------------
#define _P47_D3_PT_03_PORT_CMN_MST_00_DU_H_M2                                                                           0x03
#define _P47_D3_PT_04_PORT_CMN_MST_00_DV_H_M2                                                                           0x04
#define _P47_D3_PT_05_PORT_CMN_MST_01_DU_H_M2                                                                           0x05
#define _P47_D3_PT_06_PORT_CMN_MST_01_DV_H_M2                                                                           0x06
#define _P47_D3_PT_07_PORT_CMN_MST_02_DU_H_M2                                                                           0x07
#define _P47_D3_PT_08_PORT_CMN_MST_02_DV_H_M2                                                                           0x08
#define _P47_D3_PT_09_PORT_CMN_MST_03_DU_H_M2                                                                           0x09
#define _P47_D3_PT_0A_PORT_CMN_MST_03_DV_H_M2                                                                           0x0A
#define _P47_D3_PT_0B_PORT_CMN_MST_04_DU_H_M2                                                                           0x0B
#define _P47_D3_PT_0C_PORT_CMN_MST_04_DV_H_M2                                                                           0x0C
#define _P47_D3_PT_0D_PORT_CMN_MST_05_DU_H_M2                                                                           0x0D
#define _P47_D3_PT_0E_PORT_CMN_MST_05_DV_H_M2                                                                           0x0E
#define _P47_D3_PT_0F_PORT_CMN_MST_06_DU_H_M2                                                                           0x0F
#define _P47_D3_PT_10_PORT_CMN_MST_06_DV_H_M2                                                                           0x10
#define _P47_D3_PT_11_PORT_CMN_MST_07_DU_H_M2                                                                           0x11
#define _P47_D3_PT_12_PORT_CMN_MST_07_DV_H_M2                                                                           0x12
#define _P47_D3_PT_13_PORT_CMN_RWID_00_DU_H_M2                                                                          0x13
#define _P47_D3_PT_14_PORT_CMN_RWID_00_DV_H_M2                                                                          0x14
#define _P47_D3_PT_15_PORT_CMN_RWID_01_DU_H_M2                                                                          0x15
#define _P47_D3_PT_16_PORT_CMN_RWID_01_DV_H_M2                                                                          0x16
#define _P47_D3_PT_17_PORT_CMN_RWID_02_DU_H_M2                                                                          0x17
#define _P47_D3_PT_18_PORT_CMN_RWID_02_DV_H_M2                                                                          0x18
#define _P47_D3_PT_19_PORT_CMN_RWID_03_DU_H_M2                                                                          0x19
#define _P47_D3_PT_1A_PORT_CMN_RWID_03_DV_H_M2                                                                          0x1A
#define _P47_D3_PT_1B_PORT_CMN_RWID_04_DU_H_M2                                                                          0x1B
#define _P47_D3_PT_1C_PORT_CMN_RWID_04_DV_H_M2                                                                          0x1C
#define _P47_D3_PT_1D_PORT_CMN_RWID_05_DU_H_M2                                                                          0x1D
#define _P47_D3_PT_1E_PORT_CMN_RWID_05_DV_H_M2                                                                          0x1E
#define _P47_D3_PT_1F_PORT_CMN_RWID_06_DU_H_M2                                                                          0x1F
#define _P47_D3_PT_20_PORT_CMN_RWID_06_DV_H_M2                                                                          0x20
#define _P47_D3_PT_21_PORT_CMN_RWID_07_DU_H_M2                                                                          0x21
#define _P47_D3_PT_22_PORT_CMN_RWID_07_DV_H_M2                                                                          0x22
#define _P47_D3_PT_23_PORT_CMN_LWID_00_DU_H_M2                                                                          0x23
#define _P47_D3_PT_24_PORT_CMN_LWID_00_DV_H_M2                                                                          0x24
#define _P47_D3_PT_25_PORT_CMN_LWID_01_DU_H_M2                                                                          0x25
#define _P47_D3_PT_26_PORT_CMN_LWID_01_DV_H_M2                                                                          0x26
#define _P47_D3_PT_27_PORT_CMN_LWID_02_DU_H_M2                                                                          0x27
#define _P47_D3_PT_28_PORT_CMN_LWID_02_DV_H_M2                                                                          0x28
#define _P47_D3_PT_29_PORT_CMN_LWID_03_DU_H_M2                                                                          0x29
#define _P47_D3_PT_2A_PORT_CMN_LWID_03_DV_H_M2                                                                          0x2A
#define _P47_D3_PT_2B_PORT_CMN_LWID_04_DU_H_M2                                                                          0x2B
#define _P47_D3_PT_2C_PORT_CMN_LWID_04_DV_H_M2                                                                          0x2C
#define _P47_D3_PT_2D_PORT_CMN_LWID_05_DU_H_M2                                                                          0x2D
#define _P47_D3_PT_2E_PORT_CMN_LWID_05_DV_H_M2                                                                          0x2E
#define _P47_D3_PT_2F_PORT_CMN_LWID_06_DU_H_M2                                                                          0x2F
#define _P47_D3_PT_30_PORT_CMN_LWID_06_DV_H_M2                                                                          0x30
#define _P47_D3_PT_31_PORT_CMN_LWID_07_DU_H_M2                                                                          0x31
#define _P47_D3_PT_32_PORT_CMN_LWID_07_DV_H_M2                                                                          0x32
#define _P47_D3_PT_33_PORT_CMN_RBUF_00_DU_H_M2                                                                          0x33
#define _P47_D3_PT_34_PORT_CMN_RBUF_00_DV_H_M2                                                                          0x34
#define _P47_D3_PT_35_PORT_CMN_RBUF_01_DU_H_M2                                                                          0x35
#define _P47_D3_PT_36_PORT_CMN_RBUF_01_DV_H_M2                                                                          0x36
#define _P47_D3_PT_37_PORT_CMN_RBUF_02_DU_H_M2                                                                          0x37
#define _P47_D3_PT_38_PORT_CMN_RBUF_02_DV_H_M2                                                                          0x38
#define _P47_D3_PT_39_PORT_CMN_RBUF_03_DU_H_M2                                                                          0x39
#define _P47_D3_PT_3A_PORT_CMN_RBUF_03_DV_H_M2                                                                          0x3A
#define _P47_D3_PT_3B_PORT_CMN_RBUF_04_DU_H_M2                                                                          0x3B
#define _P47_D3_PT_3C_PORT_CMN_RBUF_04_DV_H_M2                                                                          0x3C
#define _P47_D3_PT_3D_PORT_CMN_RBUF_05_DU_H_M2                                                                          0x3D
#define _P47_D3_PT_3E_PORT_CMN_RBUF_05_DV_H_M2                                                                          0x3E
#define _P47_D3_PT_3F_PORT_CMN_RBUF_06_DU_H_M2                                                                          0x3F
#define _P47_D3_PT_40_PORT_CMN_RBUF_06_DV_H_M2                                                                          0x40
#define _P47_D3_PT_41_PORT_CMN_RBUF_07_DU_H_M2                                                                          0x41
#define _P47_D3_PT_42_PORT_CMN_RBUF_07_DV_H_M2                                                                          0x42
#define _P47_D3_PT_43_PORT_CMN_LBUF_00_DU_H_M2                                                                          0x43
#define _P47_D3_PT_44_PORT_CMN_LBUF_00_DV_H_M2                                                                          0x44
#define _P47_D3_PT_45_PORT_CMN_LBUF_01_DU_H_M2                                                                          0x45
#define _P47_D3_PT_46_PORT_CMN_LBUF_01_DV_H_M2                                                                          0x46
#define _P47_D3_PT_47_PORT_CMN_LBUF_02_DU_H_M2                                                                          0x47
#define _P47_D3_PT_48_PORT_CMN_LBUF_02_DV_H_M2                                                                          0x48
#define _P47_D3_PT_49_PORT_CMN_LBUF_03_DU_H_M2                                                                          0x49
#define _P47_D3_PT_4A_PORT_CMN_LBUF_03_DV_H_M2                                                                          0x4A
#define _P47_D3_PT_4B_PORT_CMN_LBUF_04_DU_H_M2                                                                          0x4B
#define _P47_D3_PT_4C_PORT_CMN_LBUF_04_DV_H_M2                                                                          0x4C
#define _P47_D3_PT_4D_PORT_CMN_LBUF_05_DU_H_M2                                                                          0x4D
#define _P47_D3_PT_4E_PORT_CMN_LBUF_05_DV_H_M2                                                                          0x4E
#define _P47_D3_PT_4F_PORT_CMN_LBUF_06_DU_H_M2                                                                          0x4F
#define _P47_D3_PT_50_PORT_CMN_LBUF_06_DV_H_M2                                                                          0x50
#define _P47_D3_PT_51_PORT_CMN_LBUF_07_DU_H_M2                                                                          0x51
#define _P47_D3_PT_52_PORT_CMN_LBUF_07_DV_H_M2                                                                          0x52
#define _P47_D3_PT_53_PORT_CMN_MST_UMAX_H_M2                                                                            0x53
#define _P47_D3_PT_54_PORT_CMN_MST_UMAX_M_M2                                                                            0x54
#define _P47_D3_PT_55_PORT_CMN_RWID_UMAX_H_M2                                                                           0x55
#define _P47_D3_PT_56_PORT_CMN_RWID_UMAX_M_M2                                                                           0x56
#define _P47_D3_PT_57_PORT_CMN_LWID_UMAX_H_M2                                                                           0x57
#define _P47_D3_PT_58_PORT_CMN_LWID_UMAX_M_M2                                                                           0x58
#define _P47_D3_PT_59_PORT_CMN_RBUF_UMAX_H_M2                                                                           0x59
#define _P47_D3_PT_5A_PORT_CMN_RBUF_UMAX_M_M2                                                                           0x5A
#define _P47_D3_PT_5B_PORT_CMN_LBUF_UMAX_H_M2                                                                           0x5B
#define _P47_D3_PT_5C_PORT_CMN_LBUF_UMAX_M_M2                                                                           0x5C
#define _P47_D3_PT_5D_PORT_CMN_RBUF_HUE_H_M2                                                                            0x5D
#define _P47_D3_PT_5E_PORT_CMN_RBUF_HUE_M_M2                                                                            0x5E
#define _P47_D3_PT_5F_PORT_CMN_RWID_RANGE_H_M2                                                                          0x5F
#define _P47_D3_PT_60_PORT_CMN_RWID_RANGE_M_M2                                                                          0x60
#define _P47_D3_PT_61_PORT_CMN_MST_RANGE_H_M2                                                                           0x61
#define _P47_D3_PT_62_PORT_CMN_MST_RANGE_M_M2                                                                           0x62
#define _P47_D3_PT_63_PORT_CMN_LWID_RANGE_H_M2                                                                          0x63
#define _P47_D3_PT_64_PORT_CMN_LWID_RANGE_M_M2                                                                          0x64
#define _P47_D3_PT_65_PORT_CMN_LBUF_RANGE_H_M2                                                                          0x65
#define _P47_D3_PT_66_PORT_CMN_LBUF_RANGE_M_M2                                                                          0x66
#define _P47_D3_PT_67_PORT_CMN_BRI_RANGE_M2                                                                             0x67
#define _P47_D3_PT_68_PORT_CMN_BRI_BUF_EN_M2                                                                            0x68
#define _P47_D3_PT_69_PORT_CMN_M_AXIS_DELY_H_M2                                                                         0x69
#define _P47_D3_PT_6A_PORT_CMN_M_AXIS_DELY_L_M2                                                                         0x6A
#define _P47_D3_PT_6B_PORT_CMN_R_AXIS_DELY_H_M2                                                                         0x6B
#define _P47_D3_PT_6C_PORT_CMN_R_AXIS_DELY_L_M2                                                                         0x6C
#define _P47_D3_PT_6D_PORT_CMN_L_AXIS_DELY_H_M2                                                                         0x6D
#define _P47_D3_PT_6E_PORT_CMN_L_AXIS_DELY_L_M2                                                                         0x6E
#define _P47_D3_PT_6F_PORT_CMN_MST_00_01_DUDV_L_M2                                                                      0x6F
#define _P47_D3_PT_70_PORT_CMN_MST_02_03_DUDV_L_M2                                                                      0x70
#define _P47_D3_PT_71_PORT_CMN_MST_04_05_DUDV_L_M2                                                                      0x71
#define _P47_D3_PT_72_PORT_CMN_MST_06_07_DUDV_L_M2                                                                      0x72
#define _P47_D3_PT_73_PORT_CMN_RWID_00_01_UV_DUDV_L_M2                                                                  0x73
#define _P47_D3_PT_74_PORT_CMN_RWID_02_03_DUDV_L_M2                                                                     0x74
#define _P47_D3_PT_75_PORT_CMN_RWID_04_05_DUDV_L_M2                                                                     0x75
#define _P47_D3_PT_76_PORT_CMN_RWID_06_07_DUDV_L_M2                                                                     0x76
#define _P47_D3_PT_77_PORT_CMN_LWID_00_01_DUDV_L_M2                                                                     0x77
#define _P47_D3_PT_78_PORT_CMN_LWID_02_03_DUDV_L_M2                                                                     0x78
#define _P47_D3_PT_79_PORT_CMN_LWID_04_05_DUDV_L_M2                                                                     0x79
#define _P47_D3_PT_7A_PORT_CMN_LWID_06_07_DUDV_L_M2                                                                     0x7A
#define _P47_D3_PT_7B_PORT_CMN_RBUF_00_01_DUDV_L_M2                                                                     0x7B
#define _P47_D3_PT_7C_PORT_CMN_RBUF_02_03_DUDV_L_M2                                                                     0x7C
#define _P47_D3_PT_7D_PORT_CMN_RBUF_04_05_DUDV_L_M2                                                                     0x7D
#define _P47_D3_PT_7E_PORT_CMN_RBUF_06_07_DUDV_L_M2                                                                     0x7E
#define _P47_D3_PT_7F_PORT_CMN_LBUF_00_01_DUDV_L_M2                                                                     0x7F
#define _P47_D3_PT_80_PORT_CMN_LBUF_02_03_DUDV_L_M2                                                                     0x80
#define _P47_D3_PT_81_PORT_CMN_LBUF_04_05_DUDV_L_M2                                                                     0x81
#define _P47_D3_PT_82_PORT_CMN_LBUF_06_07_DUDV_L_M2                                                                     0x82
#define _P47_D3_PT_83_PORT_CMN_MST_WID_UMAX_L_M2                                                                        0x83
#define _P47_D3_PT_84_PORT_CMN_BUFFER_UMAX_L_M2                                                                         0x84
#define _P47_D3_PT_85_PORT_CMN_HUE_SET1_L_M2                                                                            0x85
#define _P47_D3_PT_86_PORT_CMN_HUE_SET0_L_M2                                                                            0x86
#define _P47_D3_PT_87_PORT_CMN_AXIS_DELY_L_M2                                                                           0x87


//--------------------------------------------------
// M2 Y-Peaking and Coring Part2 (D-Domain) (Page 47)
//--------------------------------------------------
#define _P47_D7_PT_00_PEAKING_C0_M2                                                                                     0x00
#define _P47_D7_PT_01_PEAKING_C1_M2                                                                                     0x01
#define _P47_D7_PT_02_PEAKING_C2_M2                                                                                     0x02
#define _P47_D7_PT_03_CORING_MIN_M2                                                                                     0x03
#define _P47_D7_PT_04_CORING_MAX_POS_M2                                                                                 0x04
#define _P47_D7_PT_05_CORING_MAX_NEG_M2                                                                                 0x05
#define _P47_D7_PT_06_PEAKING_HLW_CONTROL                                                                               0x06


//--------------------------------------------------
// DP Rx0 Video SEC Data Part2 Meta Sram Port Register (Page 60)
//--------------------------------------------------
#define _P60_E2_PT_00_META_SRAM_OUT_1                                                                                   0x00
#define _P60_E2_PT_01_META_SRAM_OUT_2                                                                                   0x01
#define _P60_E2_PT_02_META_SRAM_OUT_3                                                                                   0x02
#define _P60_E2_PT_03_META_SRAM_OUT_4                                                                                   0x03
#define _P60_E2_PT_04_META_SRAM_OUT_5                                                                                   0x04
#define _P60_E2_PT_05_META_SRAM_OUT_6                                                                                   0x05
#define _P60_E2_PT_06_META_SRAM_OUT_7                                                                                   0x06
#define _P60_E2_PT_07_META_SRAM_OUT_8                                                                                   0x07
#define _P60_E2_PT_08_META_SRAM_OUT_9                                                                                   0x08
#define _P60_E2_PT_09_META_SRAM_OUT_10                                                                                  0x09
#define _P60_E2_PT_0A_META_SRAM_OUT_11                                                                                  0x0A
#define _P60_E2_PT_0B_META_SRAM_OUT_12                                                                                  0x0B
#define _P60_E2_PT_0C_META_SRAM_OUT_13                                                                                  0x0C
#define _P60_E2_PT_0D_META_SRAM_OUT_14                                                                                  0x0D
#define _P60_E2_PT_0E_META_SRAM_OUT_15                                                                                  0x0E
#define _P60_E2_PT_0F_META_SRAM_OUT_16                                                                                  0x0F
#define _P60_E2_PT_10_META_SRAM_OUT_17                                                                                  0x10
#define _P60_E2_PT_11_META_SRAM_OUT_18                                                                                  0x11


//--------------------------------------------------
// USB2_PHY_BB Part0 (Page 64)
//--------------------------------------------------
#define _P64_62_PT_E0_USB_PHY_CTR_REG_00                                                                                0x00E0
#define _P64_62_PT_E1_USB_PHY_CTR_REG_01                                                                                0x00E1
#define _P64_62_PT_E2_USB_PHY_CTR_REG_02                                                                                0x00E2
#define _P64_62_PT_E3_USB_PHY_CTR_REG_03                                                                                0x00E3
#define _P64_62_PT_E4_USB_PHY_CTR_REG_04                                                                                0x00E4
#define _P64_62_PT_E5_USB_PHY_CTR_REG_05                                                                                0x00E5
#define _P64_62_PT_E6_USB_PHY_CTR_REG_06                                                                                0x00E6
#define _P64_62_PT_E7_USB_PHY_CTR_REG_07                                                                                0x00E7
#define _P64_62_PT_F0_USB_PHY_CTR_REG_08                                                                                0x00F0
#define _P64_62_PT_F1_USB_PHY_CTR_REG_09                                                                                0x00F1
#define _P64_62_PT_F2_USB_PHY_CTR_REG_0A                                                                                0x00F2
#define _P64_62_PT_F3_USB_PHY_CTR_REG_0B                                                                                0x00F3
#define _P64_62_PT_F4_USB_PHY_CTR_REG_0C                                                                                0x00F4
#define _P64_62_PT_F5_USB_PHY_CTR_REG_0D                                                                                0x00F5
#define _P64_62_PT_F6_USB_PHY_CTR_REG_0E                                                                                0x00F6
#define _P64_62_PT_F7_USB_PHY_CTR_REG_0F                                                                                0x00F7


//--------------------------------------------------
// USB2_PHY_BB Part1 (Page 64)
//--------------------------------------------------
#define _P64_62_PT_E0_USB_PHY_CTR_REG_10                                                                                0x01E0
#define _P64_62_PT_E1_USB_PHY_CTR_REG_11                                                                                0x01E1
#define _P64_62_PT_E2_USB_PHY_CTR_REG_12                                                                                0x01E2
#define _P64_62_PT_E3_USB_PHY_CTR_REG_13                                                                                0x01E3
#define _P64_62_PT_E5_USB_PHY_CTR_REG_15                                                                                0x01E5
#define _P64_62_PT_E6_USB_PHY_CTR_REG_16                                                                                0x01E6
#define _P64_62_PT_E7_USB_PHY_CTR_REG_17                                                                                0x01E7
#define _P64_62_PT_F6_USB_PHY_CTR_REG_1E                                                                                0x01F6
#define _P64_62_PT_F7_USB_PHY_CTR_REG_1F                                                                                0x01F7


//--------------------------------------------------
// USB2_PHY_BB Part2 (Page 64)
//--------------------------------------------------
#define _P64_62_PT_E0_USB_PHY_CTR_REG_20                                                                                0x02E0


//--------------------------------------------------
// D3 Port HDMI2.1 Function SCDC Port Register (Page 72)
//--------------------------------------------------
#define _P72_3A_PT_01_PORT_PAGE72_HDMI_SCDC_01                                                                          0x01
#define _P72_3A_PT_02_PORT_PAGE72_HDMI_SCDC_02                                                                          0x02
#define _P72_3A_PT_10_PORT_PAGE72_HDMI_SCDC_10                                                                          0x10
#define _P72_3A_PT_11_PORT_PAGE72_HDMI_SCDC_11                                                                          0x11
#define _P72_3A_PT_20_PORT_PAGE72_HDMI_SCDC_20                                                                          0x20
#define _P72_3A_PT_21_PORT_PAGE72_HDMI_SCDC_21                                                                          0x21
#define _P72_3A_PT_30_PORT_PAGE72_HDMI_SCDC_30                                                                          0x30
#define _P72_3A_PT_31_PORT_PAGE72_HDMI_SCDC_31                                                                          0x31
#define _P72_3A_PT_35_PORT_PAGE72_HDMI_SCDC_35                                                                          0x35
#define _P72_3A_PT_40_PORT_PAGE72_HDMI_SCDC_40                                                                          0x40
#define _P72_3A_PT_41_PORT_PAGE72_HDMI_SCDC_41                                                                          0x41
#define _P72_3A_PT_42_PORT_PAGE72_HDMI_SCDC_42                                                                          0x42
#define _P72_3A_PT_50_PORT_PAGE72_HDMI_SCDC_50                                                                          0x50
#define _P72_3A_PT_51_PORT_PAGE72_HDMI_SCDC_51                                                                          0x51
#define _P72_3A_PT_52_PORT_PAGE72_HDMI_SCDC_52                                                                          0x52
#define _P72_3A_PT_53_PORT_PAGE72_HDMI_SCDC_53                                                                          0x53
#define _P72_3A_PT_54_PORT_PAGE72_HDMI_SCDC_54                                                                          0x54
#define _P72_3A_PT_55_PORT_PAGE72_HDMI_SCDC_55                                                                          0x55
#define _P72_3A_PT_56_PORT_PAGE72_HDMI_SCDC_56                                                                          0x56
#define _P72_3A_PT_57_PORT_PAGE72_HDMI_SCDC_57                                                                          0x57
#define _P72_3A_PT_58_PORT_PAGE72_HDMI_SCDC_58                                                                          0x58
#define _P72_3A_PT_59_PORT_PAGE72_HDMI_SCDC_59                                                                          0x59
#define _P72_3A_PT_5A_PORT_PAGE72_HDMI_SCDC_5A                                                                          0x5A
#define _P72_3A_PT_C0_PORT_PAGE72_HDMI_SCDC_C0                                                                          0xC0
#define _P72_3A_PT_D0_PORT_PAGE72_HDMI_SCDC_D0                                                                          0xD0
#define _P72_3A_PT_D1_PORT_PAGE72_HDMI_SCDC_D1                                                                          0xD1
#define _P72_3A_PT_D2_PORT_PAGE72_HDMI_SCDC_D2                                                                          0xD2
#define _P72_3A_PT_D3_PORT_PAGE72_HDMI_SCDC_D3                                                                          0xD3
#define _P72_3A_PT_D4_PORT_PAGE72_HDMI_SCDC_D4                                                                          0xD4
#define _P72_3A_PT_D5_PORT_PAGE72_HDMI_SCDC_D5                                                                          0xD5
#define _P72_3A_PT_D6_PORT_PAGE72_HDMI_SCDC_D6                                                                          0xD6
#define _P72_3A_PT_D7_PORT_PAGE72_HDMI_SCDC_D7                                                                          0xD7
#define _P72_3A_PT_D8_PORT_PAGE72_HDMI_SCDC_D8                                                                          0xD8
#define _P72_3A_PT_D9_PORT_PAGE72_HDMI_SCDC_D9                                                                          0xD9
#define _P72_3A_PT_DA_PORT_PAGE72_HDMI_SCDC_DA                                                                          0xDA
#define _P72_3A_PT_DB_PORT_PAGE72_HDMI_SCDC_DB                                                                          0xDB
#define _P72_3A_PT_DC_PORT_PAGE72_HDMI_SCDC_DC                                                                          0xDC
#define _P72_3A_PT_DD_PORT_PAGE72_HDMI_SCDC_DD                                                                          0xDD
#define _P72_3A_PT_DE_PORT_PAGE72_HDMI_SCDC_DE                                                                          0xDE
#define _P72_3A_PT_DF_PORT_PAGE72_HDMI_SCDC_DF                                                                          0xDF
#define _P72_3A_PT_E0_PORT_PAGE72_HDMI_SCDC_E0                                                                          0xE0
#define _P72_3A_PT_E1_PORT_PAGE72_HDMI_SCDC_E1                                                                          0xE1
#define _P72_3A_PT_E2_PORT_PAGE72_HDMI_SCDC_E2                                                                          0xE2
#define _P72_3A_PT_E3_PORT_PAGE72_HDMI_SCDC_E3                                                                          0xE3
#define _P72_3A_PT_E4_PORT_PAGE72_HDMI_SCDC_E4                                                                          0xE4
#define _P72_3A_PT_E5_PORT_PAGE72_HDMI_SCDC_E5                                                                          0xE5
#define _P72_3A_PT_E6_PORT_PAGE72_HDMI_SCDC_E6                                                                          0xE6
#define _P72_3A_PT_E7_PORT_PAGE72_HDMI_SCDC_E7                                                                          0xE7
#define _P72_3A_PT_E8_PORT_PAGE72_HDMI_SCDC_E8                                                                          0xE8
#define _P72_3A_PT_E9_PORT_PAGE72_HDMI_SCDC_E9                                                                          0xE9
#define _P72_3A_PT_EA_PORT_PAGE72_HDMI_SCDC_EA                                                                          0xEA
#define _P72_3A_PT_EB_PORT_PAGE72_HDMI_SCDC_EB                                                                          0xEB
#define _P72_3A_PT_EC_PORT_PAGE72_HDMI_SCDC_EC                                                                          0xEC
#define _P72_3A_PT_ED_PORT_PAGE72_HDMI_SCDC_ED                                                                          0xED
#define _P72_3A_PT_EE_PORT_PAGE72_HDMI_SCDC_EE                                                                          0xEE
#define _P72_3A_PT_EF_PORT_PAGE72_HDMI_SCDC_EF                                                                          0xEF
#define _P72_3A_PT_F0_PORT_PAGE72_HDMI_SCDC_F0                                                                          0xF0
#define _P72_3A_PT_F1_PORT_PAGE72_HDMI_SCDC_F1                                                                          0xF1
#define _P72_3A_PT_F2_PORT_PAGE72_HDMI_SCDC_F2                                                                          0xF2
#define _P72_3A_PT_F3_PORT_PAGE72_HDMI_SCDC_F3                                                                          0xF3
#define _P72_3A_PT_F4_PORT_PAGE72_HDMI_SCDC_F4                                                                          0xF4
#define _P72_3A_PT_F5_PORT_PAGE72_HDMI_SCDC_F5                                                                          0xF5
#define _P72_3A_PT_F6_PORT_PAGE72_HDMI_SCDC_F6                                                                          0xF6
#define _P72_3A_PT_F7_PORT_PAGE72_HDMI_SCDC_F7                                                                          0xF7
#define _P72_3A_PT_F8_PORT_PAGE72_HDMI_SCDC_F8                                                                          0xF8
#define _P72_3A_PT_F9_PORT_PAGE72_HDMI_SCDC_F9                                                                          0xF9
#define _P72_3A_PT_FA_PORT_PAGE72_HDMI_SCDC_FA                                                                          0xFA
#define _P72_3A_PT_FB_PORT_PAGE72_HDMI_SCDC_FB                                                                          0xFB
#define _P72_3A_PT_FC_PORT_PAGE72_HDMI_SCDC_FC                                                                          0xFC
#define _P72_3A_PT_FD_PORT_PAGE72_HDMI_SCDC_FD                                                                          0xFD
#define _P72_3A_PT_FE_PORT_PAGE72_HDMI_SCDC_FE                                                                          0xFE
#define _P72_3A_PT_FF_PORT_PAGE72_HDMI_SCDC_FF                                                                          0xFF


//--------------------------------------------------
// D3 Port Overall HDMI Function HDCP Port Register (Page 72)
//--------------------------------------------------
#define _P72_C4_PT_00_PORT_PAGE72_BKSV0                                                                                 0x00
#define _P72_C4_PT_01_PORT_PAGE72_BKSV1                                                                                 0x01
#define _P72_C4_PT_02_PORT_PAGE72_BKSV2                                                                                 0x02
#define _P72_C4_PT_03_PORT_PAGE72_BKSV3                                                                                 0x03
#define _P72_C4_PT_04_PORT_PAGE72_BKSV4                                                                                 0x04
#define _P72_C4_PT_08_PORT_PAGE72_RI0                                                                                   0x08
#define _P72_C4_PT_09_PORT_PAGE72_RI1                                                                                   0x09
#define _P72_C4_PT_0A_PORT_PAGE72_PJ                                                                                    0x0A
#define _P72_C4_PT_10_PORT_PAGE72_AKSV0                                                                                 0x10
#define _P72_C4_PT_11_PORT_PAGE72_AKSV1                                                                                 0x11
#define _P72_C4_PT_12_PORT_PAGE72_AKSV2                                                                                 0x12
#define _P72_C4_PT_13_PORT_PAGE72_AKSV3                                                                                 0x13
#define _P72_C4_PT_14_PORT_PAGE72_AKSV4                                                                                 0x14
#define _P72_C4_PT_15_PORT_PAGE72_AINFO                                                                                 0x15
#define _P72_C4_PT_18_PORT_PAGE72_AN0                                                                                   0x18
#define _P72_C4_PT_19_PORT_PAGE72_AN1                                                                                   0x19
#define _P72_C4_PT_1A_PORT_PAGE72_AN2                                                                                   0x1A
#define _P72_C4_PT_1B_PORT_PAGE72_AN3                                                                                   0x1B
#define _P72_C4_PT_1C_PORT_PAGE72_AN4                                                                                   0x1C
#define _P72_C4_PT_1D_PORT_PAGE72_AN5                                                                                   0x1D
#define _P72_C4_PT_1E_PORT_PAGE72_AN6                                                                                   0x1E
#define _P72_C4_PT_1F_PORT_PAGE72_AN7                                                                                   0x1F
#define _P72_C4_PT_40_PORT_PAGE72_BCAPS                                                                                 0x40
#define _P72_C4_PT_42_PORT_PAGE72_BSTATUS                                                                               0x42
#define _P72_C4_PT_43_PORT_PAGE72_KSV_FIFO                                                                              0x43
#define _P72_C4_PT_50_PORT_PAGE72_HDCP2_VER                                                                             0x50
#define _P72_C4_PT_60_PORT_PAGE72_HDCP2_WR_MSG                                                                          0x60
#define _P72_C4_PT_70_PORT_PAGE72_HDCP2_STATUS1                                                                         0x70
#define _P72_C4_PT_71_PORT_PAGE72_HDCP2_STATUS2                                                                         0x71
#define _P72_C4_PT_80_PORT_PAGE72_HDCP2_RDMSG                                                                           0x80
#define _P72_C4_PT_C0_PORT_PAGE72_HDCP_FCR                                                                              0xC0
#define _P72_C4_PT_C1_PORT_PAGE72_HDCP_SIR                                                                              0xC1
#define _P72_C4_PT_C2_PORT_PAGE72_HDCP_SLAVE_ADD                                                                        0xC2


//--------------------------------------------------
// D3 Port Overall HDMI Function Video Port Register (Page 72)
//--------------------------------------------------
#define _P72_CA_PT_00_PORT_PAGE72_HDMI_SCR                                                                              0x00
#define _P72_CA_PT_01_PORT_PAGE72_HDMI_N_VAL                                                                            0x01
#define _P72_CA_PT_02_PORT_PAGE72_HDMI_BCHCR                                                                            0x02
#define _P72_CA_PT_03_PORT_PAGE72_HDMI_AFCR                                                                             0x03
#define _P72_CA_PT_04_PORT_PAGE72_HDMI_AFSR                                                                             0x04
#define _P72_CA_PT_05_PORT_PAGE72_HDMI_MAGCR1                                                                           0x05
#define _P72_CA_PT_06_PORT_PAGE72_HDMI_MAGCR2                                                                           0x06
#define _P72_CA_PT_07_PORT_PAGE72_HDMI_MAG_M_FINAL                                                                      0x07
#define _P72_CA_PT_08_PORT_PAGE72_HDMI_MAG_L_FINAL                                                                      0x08
#define _P72_CA_PT_09_PORT_PAGE72_HDMI_MAG_R_FINAL                                                                      0x09
#define _P72_CA_PT_0A_PORT_PAGE72_AUDIO_LD_P_TIME_M                                                                     0x0A
#define _P72_CA_PT_0B_PORT_PAGE72_AUDIO_LD_P_TIME_N                                                                     0x0B
#define _P72_CA_PT_0C_PORT_PAGE72_ZCD_CTRL                                                                              0x0C
#define _P72_CA_PT_0D_PORT_PAGE72_ZCD_TIMEOUT                                                                           0x0D
#define _P72_CA_PT_0E_PORT_PAGE72_ZCD_STATUS                                                                            0x0E
#define _P72_CA_PT_10_PORT_PAGE72_HDMI_CMCR                                                                             0x10
#define _P72_CA_PT_11_PORT_PAGE72_HDMI_MCAPR                                                                            0x11
#define _P72_CA_PT_12_PORT_PAGE72_HDMI_SCAPR                                                                            0x12
#define _P72_CA_PT_13_PORT_PAGE72_HDMI_DCAPR0                                                                           0x13
#define _P72_CA_PT_14_PORT_PAGE72_HDMI_DCAPR1                                                                           0x14
#define _P72_CA_PT_15_PORT_PAGE72_HDMI_PSCR                                                                             0x15
#define _P72_CA_PT_16_PORT_PAGE72_HDMI_FDDR                                                                             0x16
#define _P72_CA_PT_17_PORT_PAGE72_HDMI_FDDF                                                                             0x17
#define _P72_CA_PT_18_PORT_PAGE72_HDMI_MFDDR                                                                            0x18
#define _P72_CA_PT_19_PORT_PAGE72_HDMI_MFDDF                                                                            0x19
#define _P72_CA_PT_1A_PORT_PAGE72_HDMI_FTR                                                                              0x1A
#define _P72_CA_PT_1B_PORT_PAGE72_HDMI_FBR                                                                              0x1B
#define _P72_CA_PT_1C_PORT_PAGE72_HDMI_ICPSNCR0                                                                         0x1C
#define _P72_CA_PT_1D_PORT_PAGE72_HDMI_ICPSNCR1                                                                         0x1D
#define _P72_CA_PT_1E_PORT_PAGE72_HDMI_PCPSNCR0                                                                         0x1E
#define _P72_CA_PT_1F_PORT_PAGE72_HDMI_PCPSNCR1                                                                         0x1F
#define _P72_CA_PT_20_PORT_PAGE72_HDMI_ICTPSR0                                                                          0x20
#define _P72_CA_PT_21_PORT_PAGE72_HDMI_ICTPSR1                                                                          0x21
#define _P72_CA_PT_22_PORT_PAGE72_HDMI_PCTPSR0                                                                          0x22
#define _P72_CA_PT_23_PORT_PAGE72_HDMI_PCTPSR1                                                                          0x23
#define _P72_CA_PT_24_PORT_PAGE72_HDMI_ICBPSR0                                                                          0x24
#define _P72_CA_PT_25_PORT_PAGE72_HDMI_ICBPSR1                                                                          0x25
#define _P72_CA_PT_26_PORT_PAGE72_HDMI_PCBPSR0                                                                          0x26
#define _P72_CA_PT_27_PORT_PAGE72_HDMI_PCBPSR1                                                                          0x27
#define _P72_CA_PT_28_PORT_PAGE72_HDMI_NTX1024TR0                                                                       0x28
#define _P72_CA_PT_29_PORT_PAGE72_HDMI_NTX1024TR1                                                                       0x29
#define _P72_CA_PT_2A_PORT_PAGE72_HDMI_STBPR                                                                            0x2A
#define _P72_CA_PT_2B_PORT_PAGE72_HDMI_NCPER                                                                            0x2B
#define _P72_CA_PT_2C_PORT_PAGE72_HDMI_PETR                                                                             0x2C
#define _P72_CA_PT_2D_PORT_PAGE72_HDMI_AAPNR                                                                            0x2D
#define _P72_CA_PT_2E_PORT_PAGE72_HDMI_APDMCR                                                                           0x2E
#define _P72_CA_PT_30_PORT_PAGE72_HDMI_AVMCR                                                                            0x30
#define _P72_CA_PT_31_PORT_PAGE72_HDMI_WDCR0                                                                            0x31
#define _P72_CA_PT_32_PORT_PAGE72_HDMI_WDCR1                                                                            0x32
#define _P72_CA_PT_33_PORT_PAGE72_HDMI_WDCR2                                                                            0x33
#define _P72_CA_PT_34_PORT_PAGE72_HDMI_DBCR                                                                             0x34
#define _P72_CA_PT_35_PORT_PAGE72_HDMI_APTMCR0                                                                          0x35
#define _P72_CA_PT_36_PORT_PAGE72_HDMI_APTMCR1                                                                          0x36
#define _P72_CA_PT_3B_PORT_PAGE72_HDMI_DPCR3                                                                            0x3B
#define _P72_CA_PT_3C_PORT_PAGE72_HDMI_SUMCM                                                                            0x3C
#define _P72_CA_PT_3D_PORT_PAGE72_HDMI_SUMCL                                                                            0x3D
#define _P72_CA_PT_40_PORT_PAGE72_HDMI_AWDSR                                                                            0x40
#define _P72_CA_PT_41_PORT_PAGE72_HDMI_VWDSR                                                                            0x41
#define _P72_CA_PT_42_PORT_PAGE72_HDMI_PAMICR                                                                           0x42
#define _P72_CA_PT_43_PORT_PAGE72_HDMI_PTRSV0                                                                           0x43
#define _P72_CA_PT_44_PORT_PAGE72_HDMI_PTRSV1                                                                           0x44
#define _P72_CA_PT_45_PORT_PAGE72_HDMI_PVGCR0                                                                           0x45
#define _P72_CA_PT_46_PORT_PAGE72_HDMI_PVGCR1                                                                           0x46
#define _P72_CA_PT_47_PORT_PAGE72_HDMI_PVGCR2                                                                           0x47
#define _P72_CA_PT_48_PORT_PAGE72_HDMI_PVSR0                                                                            0x48
#define _P72_CA_PT_49_PORT_PAGE72_HDMI_PVSR1                                                                            0x49
#define _P72_CA_PT_4A_PORT_PAGE72_HDMI_PVSR2                                                                            0x4A
#define _P72_CA_PT_50_PORT_PAGE72_HDMI_VCR                                                                              0x50
#define _P72_CA_PT_51_PORT_PAGE72_HDMI_ACRCR                                                                            0x51
#define _P72_CA_PT_52_PORT_PAGE72_HDMI_ACRSR0                                                                           0x52
#define _P72_CA_PT_53_PORT_PAGE72_HDMI_ACRSR1                                                                           0x53
#define _P72_CA_PT_54_PORT_PAGE72_HDMI_ACRSR2                                                                           0x54
#define _P72_CA_PT_55_PORT_PAGE72_HDMI_ACRSR3                                                                           0x55
#define _P72_CA_PT_56_PORT_PAGE72_HDMI_ACRSR4                                                                           0x56
#define _P72_CA_PT_57_PORT_PAGE72_HDMI_ACS0                                                                             0x57
#define _P72_CA_PT_58_PORT_PAGE72_HDMI_ACS1                                                                             0x58
#define _P72_CA_PT_59_PORT_PAGE72_HDMI_ACS2                                                                             0x59
#define _P72_CA_PT_5A_PORT_PAGE72_HDMI_ACS3                                                                             0x5A
#define _P72_CA_PT_5B_PORT_PAGE72_HDMI_ACS4                                                                             0x5B
#define _P72_CA_PT_60_PORT_PAGE72_HDMI_INTCR                                                                            0x60
#define _P72_CA_PT_61_PORT_PAGE72_HDMI_ALCR                                                                             0x61
#define _P72_CA_PT_62_PORT_PAGE72_HDMI_AOCR                                                                             0x62
#define _P72_CA_PT_63_PORT_PAGE72_HDMI_PEAC1                                                                            0x63
#define _P72_CA_PT_64_PORT_PAGE72_HDMI_PEAC2                                                                            0x64
#define _P72_CA_PT_70_PORT_PAGE72_HDMI_BCSR                                                                             0x70
#define _P72_CA_PT_71_PORT_PAGE72_HDMI_ASR0                                                                             0x71
#define _P72_CA_PT_72_PORT_PAGE72_HDMI_ASR1                                                                             0x72
#define _P72_CA_PT_80_PORT_PAGE72_HDMI_DPC_SET0                                                                         0x80
#define _P72_CA_PT_81_PORT_PAGE72_HDMI_DPC_SET1                                                                         0x81
#define _P72_CA_PT_82_PORT_PAGE72_HDMI_DPC_SET2                                                                         0x82
#define _P72_CA_PT_83_PORT_PAGE72_HDMI_DPC_SET3                                                                         0x83
#define _P72_CA_PT_88_PORT_PAGE72_HDMI_DET_4                                                                            0x88
#define _P72_CA_PT_8A_PORT_PAGE72_AUDIO_FREQDET                                                                         0x8A
#define _P72_CA_PT_8B_PORT_PAGE72_AUDIO_FREQ_RESULT                                                                     0x8B
#define _P72_CA_PT_8C_PORT_PAGE72_AUDIO_FREQ_RESULT_M                                                                   0x8C
#define _P72_CA_PT_8D_PORT_PAGE72_AUDIO_FREQ_RESULT_L                                                                   0x8D
#define _P72_CA_PT_8E_PORT_PAGE72_XTAL_DIV                                                                              0x8E
#define _P72_CA_PT_8F_PORT_PAGE72_TH0                                                                                   0x8F
#define _P72_CA_PT_90_PORT_PAGE72_TH1                                                                                   0x90
#define _P72_CA_PT_91_PORT_PAGE72_TH2                                                                                   0x91
#define _P72_CA_PT_92_PORT_PAGE72_TH3                                                                                   0x92
#define _P72_CA_PT_93_PORT_PAGE72_TH4                                                                                   0x93
#define _P72_CA_PT_94_PORT_PAGE72_TH5                                                                                   0x94
#define _P72_CA_PT_95_PORT_PAGE72_PRESET_S_CODE0                                                                        0x95
#define _P72_CA_PT_96_PORT_PAGE72_PRESET_S_CODE1                                                                        0x96
#define _P72_CA_PT_97_PORT_PAGE72_PRESET_S_CODE2                                                                        0x97
#define _P72_CA_PT_98_PORT_PAGE72_PRESET_S2_CODE                                                                        0x98
#define _P72_CA_PT_99_PORT_PAGE72_PRESET_D_CODE_0                                                                       0x99
#define _P72_CA_PT_9A_PORT_PAGE72_PRESET_D_CODE_1                                                                       0x9A
#define _P72_CA_PT_9B_PORT_PAGE72_PRESET_D_CODE_2                                                                       0x9B
#define _P72_CA_PT_9C_PORT_PAGE72_PRESET_D_CODE_3                                                                       0x9C
#define _P72_CA_PT_9D_PORT_PAGE72_PRESET_D_CODE_4                                                                       0x9D
#define _P72_CA_PT_9E_PORT_PAGE72_PRESET_D_CODE_5                                                                       0x9E
#define _P72_CA_PT_9F_PORT_PAGE72_PRESET_AFSM_MOD                                                                       0x9F
#define _P72_CA_PT_A0_PORT_PAGE72_HDMI_AFIFO_SET                                                                        0xA0
#define _P72_CA_PT_A4_PORT_PAGE72_HDMI_PTRSV_2                                                                          0xA4
#define _P72_CA_PT_A5_PORT_PAGE72_HDMI_PTRSV_3                                                                          0xA5
#define _P72_CA_PT_A6_PORT_PAGE72_HDMI_PARSV                                                                            0xA6
#define _P72_CA_PT_A7_PORT_PAGE72_HDMI_GPVS_0                                                                           0xA7
#define _P72_CA_PT_A8_PORT_PAGE72_HDMI_PVSR_3                                                                           0xA8
#define _P72_CA_PT_A9_PORT_PAGE72_HDMI_PVSR_4                                                                           0xA9
#define _P72_CA_PT_AA_PORT_PAGE72_HDMI_PVGCR3                                                                           0xAA
#define _P72_CA_PT_AB_PORT_PAGE72_HDMI_PVGCR4                                                                           0xAB
#define _P72_CA_PT_AE_PORT_PAGE72_HDMI_GDI_TEST_FUNC                                                                    0xAE
#define _P72_CA_PT_AF_PORT_PAGE72_HDMI_BED_FUNC_0                                                                       0xAF
#define _P72_CA_PT_B0_PORT_PAGE72_HDMI_BED_FUNC_1                                                                       0xB0
#define _P72_CA_PT_B1_PORT_PAGE72_HDMI_BED_FUNC_2                                                                       0xB1
#define _P72_CA_PT_B2_PORT_PAGE72_HDMI_BED_FUNC_3                                                                       0xB2
#define _P72_CA_PT_B3_PORT_PAGE72_HDMI_BED_FUNC_4                                                                       0xB3
#define _P72_CA_PT_B4_PORT_PAGE72_HDMI_BED_FUNC_5                                                                       0xB4
#define _P72_CA_PT_B5_PORT_PAGE72_HDMI_BED_FUNC_6                                                                       0xB5
#define _P72_CA_PT_B6_PORT_PAGE72_HDMI_BED_FUNC_7                                                                       0xB6
#define _P72_CA_PT_B7_PORT_PAGE72_HDMI_BED_FUNC_8                                                                       0xB7
#define _P72_CA_PT_B8_PORT_PAGE72_HDMI_BED_FUNC_9                                                                       0xB8
#define _P72_CA_PT_B9_PORT_PAGE72_HDMI_BED_FUNC_10                                                                      0xB9
#define _P72_CA_PT_BA_PORT_PAGE72_HDMI_BED_FUNC_11                                                                      0xBA
#define _P72_CA_PT_BB_PORT_PAGE72_HDMI_BED_FUNC_12                                                                      0xBB


//--------------------------------------------------
// D3 Port Overall HDMI Function Video Port Register - New Function (Page 72)
//--------------------------------------------------
#define _P72_CA_PT_C0_PORT_PAGE72_PRESET_NF_CODE_0                                                                      0xC0
#define _P72_CA_PT_C1_PORT_PAGE72_PRESET_NF_CODE_1                                                                      0xC1
#define _P72_CA_PT_C2_PORT_PAGE72_PRESET_NF_CODE_2                                                                      0xC2
#define _P72_CA_PT_C3_PORT_PAGE72_PRESET_NF_CODE_3                                                                      0xC3
#define _P72_CA_PT_C4_PORT_PAGE72_PRESET_NF_CODE_4                                                                      0xC4
#define _P72_CA_PT_C5_PORT_PAGE72_PRESET_NF_CODE_5                                                                      0xC5
#define _P72_CA_PT_C6_PORT_PAGE72_PRESET_NF_CODE_6                                                                      0xC6
#define _P72_CA_PT_C7_PORT_PAGE72_PRESET_NF_CODE_7                                                                      0xC7
#define _P72_CA_PT_C8_PORT_PAGE72_PRESET_NF_CODE_8                                                                      0xC8
#define _P72_CA_PT_CC_PORT_PAGE72_PRESET_S_CODE0                                                                        0xCC
#define _P72_CA_PT_CD_PORT_PAGE72_PRESET_S_CODE1                                                                        0xCD
#define _P72_CA_PT_CE_PORT_PAGE72_PRESET_S_CODE2                                                                        0xCE
#define _P72_CA_PT_CF_PORT_PAGE72_PRESET_S2_CODE                                                                        0xCF
#define _P72_CA_PT_D0_PORT_PAGE72_HDMI_CMCR                                                                             0xD0
#define _P72_CA_PT_D2_PORT_PAGE72_HDMI_DNF_CODE_1                                                                       0xD2
#define _P72_CA_PT_D3_PORT_PAGE72_HDMI_DNF_CODE_2                                                                       0xD3
#define _P72_CA_PT_D4_PORT_PAGE72_HDMI_DNF_CODE_3                                                                       0xD4
#define _P72_CA_PT_D5_PORT_PAGE72_HDMI_SCAPR                                                                            0xD5
#define _P72_CA_PT_D6_PORT_PAGE72_AUD_BDRY_0                                                                            0xD6
#define _P72_CA_PT_D7_PORT_PAGE72_AUD_BDRY_1                                                                            0xD7
#define _P72_CA_PT_D8_PORT_PAGE72_AUD_BDRY_2                                                                            0xD8
#define _P72_CA_PT_D9_PORT_PAGE72_AUD_BDRY_3                                                                            0xD9
#define _P72_CA_PT_DA_PORT_PAGE72_AUD_BDRY_4                                                                            0xDA
#define _P72_CA_PT_DB_PORT_PAGE72_AUD_BDRY_5                                                                            0xDB
#define _P72_CA_PT_DC_PORT_PAGE72_AUD_BDRY_6                                                                            0xDC
#define _P72_CA_PT_DD_PORT_PAGE72_AUD_BDRY_7                                                                            0xDD
#define _P72_CA_PT_DE_PORT_PAGE72_AUD_BDRY_8                                                                            0xDE
#define _P72_CA_PT_DF_PORT_PAGE72_AUD_BDRY_9                                                                            0xDF
#define _P72_CA_PT_E0_PORT_PAGE72_AUD_BDRY_A                                                                            0xE0
#define _P72_CA_PT_E1_PORT_PAGE72_AUD_BDRY_B                                                                            0xE1
#define _P72_CA_PT_E2_PORT_PAGE72_P_SPREAD_0                                                                            0xE2
#define _P72_CA_PT_E3_PORT_PAGE72_P_SPREAD_1                                                                            0xE3
#define _P72_CA_PT_E4_PORT_PAGE72_P_SPREAD_2                                                                            0xE4
#define _P72_CA_PT_E5_PORT_PAGE72_P_SPREAD_3                                                                            0xE5
#define _P72_CA_PT_E6_PORT_PAGE72_NF_MAX                                                                                0xE6
#define _P72_CA_PT_E7_PORT_PAGE72_NF_MIN                                                                                0xE7
#define _P72_CA_PT_E8_PORT_PAGE72_NF_FINAL0                                                                             0xE8
#define _P72_CA_PT_E9_PORT_PAGE72_NF_FINAL1                                                                             0xE9
#define _P72_CA_PT_EA_PORT_PAGE72_NF_FINAL2                                                                             0xEA
#define _P72_CA_PT_EB_PORT_PAGE72_NF_OSEL                                                                               0xEB
#define _P72_CA_PT_EC_PORT_PAGE72_NF_MNDIV                                                                              0xEC
#define _P72_CA_PT_ED_PORT_PAGE72_NF_CTRL                                                                               0xED


//--------------------------------------------------
// D4 Port HDMI2.1 Function SCDC Port Register (Page 73)
//--------------------------------------------------
#define _P73_3A_PT_01_PORT_PAGE73_HDMI_SCDC_01                                                                          0x01
#define _P73_3A_PT_02_PORT_PAGE73_HDMI_SCDC_02                                                                          0x02
#define _P73_3A_PT_10_PORT_PAGE73_HDMI_SCDC_10                                                                          0x10
#define _P73_3A_PT_11_PORT_PAGE73_HDMI_SCDC_11                                                                          0x11
#define _P73_3A_PT_20_PORT_PAGE73_HDMI_SCDC_20                                                                          0x20
#define _P73_3A_PT_21_PORT_PAGE73_HDMI_SCDC_21                                                                          0x21
#define _P73_3A_PT_30_PORT_PAGE73_HDMI_SCDC_30                                                                          0x30
#define _P73_3A_PT_31_PORT_PAGE73_HDMI_SCDC_31                                                                          0x31
#define _P73_3A_PT_35_PORT_PAGE73_HDMI_SCDC_35                                                                          0x35
#define _P73_3A_PT_40_PORT_PAGE73_HDMI_SCDC_40                                                                          0x40
#define _P73_3A_PT_41_PORT_PAGE73_HDMI_SCDC_41                                                                          0x41
#define _P73_3A_PT_42_PORT_PAGE73_HDMI_SCDC_42                                                                          0x42
#define _P73_3A_PT_50_PORT_PAGE73_HDMI_SCDC_50                                                                          0x50
#define _P73_3A_PT_51_PORT_PAGE73_HDMI_SCDC_51                                                                          0x51
#define _P73_3A_PT_52_PORT_PAGE73_HDMI_SCDC_52                                                                          0x52
#define _P73_3A_PT_53_PORT_PAGE73_HDMI_SCDC_53                                                                          0x53
#define _P73_3A_PT_54_PORT_PAGE73_HDMI_SCDC_54                                                                          0x54
#define _P73_3A_PT_55_PORT_PAGE73_HDMI_SCDC_55                                                                          0x55
#define _P73_3A_PT_56_PORT_PAGE73_HDMI_SCDC_56                                                                          0x56
#define _P73_3A_PT_57_PORT_PAGE73_HDMI_SCDC_57                                                                          0x57
#define _P73_3A_PT_58_PORT_PAGE73_HDMI_SCDC_58                                                                          0x58
#define _P73_3A_PT_59_PORT_PAGE73_HDMI_SCDC_59                                                                          0x59
#define _P73_3A_PT_5A_PORT_PAGE73_HDMI_SCDC_5A                                                                          0x5A
#define _P73_3A_PT_C0_PORT_PAGE73_HDMI_SCDC_C0                                                                          0xC0
#define _P73_3A_PT_D0_PORT_PAGE73_HDMI_SCDC_D0                                                                          0xD0
#define _P73_3A_PT_D1_PORT_PAGE73_HDMI_SCDC_D1                                                                          0xD1
#define _P73_3A_PT_D2_PORT_PAGE73_HDMI_SCDC_D2                                                                          0xD2
#define _P73_3A_PT_D3_PORT_PAGE73_HDMI_SCDC_D3                                                                          0xD3
#define _P73_3A_PT_D4_PORT_PAGE73_HDMI_SCDC_D4                                                                          0xD4
#define _P73_3A_PT_D5_PORT_PAGE73_HDMI_SCDC_D5                                                                          0xD5
#define _P73_3A_PT_D6_PORT_PAGE73_HDMI_SCDC_D6                                                                          0xD6
#define _P73_3A_PT_D7_PORT_PAGE73_HDMI_SCDC_D7                                                                          0xD7
#define _P73_3A_PT_D8_PORT_PAGE73_HDMI_SCDC_D8                                                                          0xD8
#define _P73_3A_PT_D9_PORT_PAGE73_HDMI_SCDC_D9                                                                          0xD9
#define _P73_3A_PT_DA_PORT_PAGE73_HDMI_SCDC_DA                                                                          0xDA
#define _P73_3A_PT_DB_PORT_PAGE73_HDMI_SCDC_DB                                                                          0xDB
#define _P73_3A_PT_DC_PORT_PAGE73_HDMI_SCDC_DC                                                                          0xDC
#define _P73_3A_PT_DD_PORT_PAGE73_HDMI_SCDC_DD                                                                          0xDD
#define _P73_3A_PT_DE_PORT_PAGE73_HDMI_SCDC_DE                                                                          0xDE
#define _P73_3A_PT_DF_PORT_PAGE73_HDMI_SCDC_DF                                                                          0xDF
#define _P73_3A_PT_E0_PORT_PAGE73_HDMI_SCDC_E0                                                                          0xE0
#define _P73_3A_PT_E1_PORT_PAGE73_HDMI_SCDC_E1                                                                          0xE1
#define _P73_3A_PT_E2_PORT_PAGE73_HDMI_SCDC_E2                                                                          0xE2
#define _P73_3A_PT_E3_PORT_PAGE73_HDMI_SCDC_E3                                                                          0xE3
#define _P73_3A_PT_E4_PORT_PAGE73_HDMI_SCDC_E4                                                                          0xE4
#define _P73_3A_PT_E5_PORT_PAGE73_HDMI_SCDC_E5                                                                          0xE5
#define _P73_3A_PT_E6_PORT_PAGE73_HDMI_SCDC_E6                                                                          0xE6
#define _P73_3A_PT_E7_PORT_PAGE73_HDMI_SCDC_E7                                                                          0xE7
#define _P73_3A_PT_E8_PORT_PAGE73_HDMI_SCDC_E8                                                                          0xE8
#define _P73_3A_PT_E9_PORT_PAGE73_HDMI_SCDC_E9                                                                          0xE9
#define _P73_3A_PT_EA_PORT_PAGE73_HDMI_SCDC_EA                                                                          0xEA
#define _P73_3A_PT_EB_PORT_PAGE73_HDMI_SCDC_EB                                                                          0xEB
#define _P73_3A_PT_EC_PORT_PAGE73_HDMI_SCDC_EC                                                                          0xEC
#define _P73_3A_PT_ED_PORT_PAGE73_HDMI_SCDC_ED                                                                          0xED
#define _P73_3A_PT_EE_PORT_PAGE73_HDMI_SCDC_EE                                                                          0xEE
#define _P73_3A_PT_EF_PORT_PAGE73_HDMI_SCDC_EF                                                                          0xEF
#define _P73_3A_PT_F0_PORT_PAGE73_HDMI_SCDC_F0                                                                          0xF0
#define _P73_3A_PT_F1_PORT_PAGE73_HDMI_SCDC_F1                                                                          0xF1
#define _P73_3A_PT_F2_PORT_PAGE73_HDMI_SCDC_F2                                                                          0xF2
#define _P73_3A_PT_F3_PORT_PAGE73_HDMI_SCDC_F3                                                                          0xF3
#define _P73_3A_PT_F4_PORT_PAGE73_HDMI_SCDC_F4                                                                          0xF4
#define _P73_3A_PT_F5_PORT_PAGE73_HDMI_SCDC_F5                                                                          0xF5
#define _P73_3A_PT_F6_PORT_PAGE73_HDMI_SCDC_F6                                                                          0xF6
#define _P73_3A_PT_F7_PORT_PAGE73_HDMI_SCDC_F7                                                                          0xF7
#define _P73_3A_PT_F8_PORT_PAGE73_HDMI_SCDC_F8                                                                          0xF8
#define _P73_3A_PT_F9_PORT_PAGE73_HDMI_SCDC_F9                                                                          0xF9
#define _P73_3A_PT_FA_PORT_PAGE73_HDMI_SCDC_FA                                                                          0xFA
#define _P73_3A_PT_FB_PORT_PAGE73_HDMI_SCDC_FB                                                                          0xFB
#define _P73_3A_PT_FC_PORT_PAGE73_HDMI_SCDC_FC                                                                          0xFC
#define _P73_3A_PT_FD_PORT_PAGE73_HDMI_SCDC_FD                                                                          0xFD
#define _P73_3A_PT_FE_PORT_PAGE73_HDMI_SCDC_FE                                                                          0xFE
#define _P73_3A_PT_FF_PORT_PAGE73_HDMI_SCDC_FF                                                                          0xFF


//--------------------------------------------------
// D4 Port Overall HDMI Function HDCP Port Register (Page 73)
//--------------------------------------------------
#define _P73_C4_PT_00_PORT_PAGE73_BKSV0                                                                                 0x00
#define _P73_C4_PT_01_PORT_PAGE73_BKSV1                                                                                 0x01
#define _P73_C4_PT_02_PORT_PAGE73_BKSV2                                                                                 0x02
#define _P73_C4_PT_03_PORT_PAGE73_BKSV3                                                                                 0x03
#define _P73_C4_PT_04_PORT_PAGE73_BKSV4                                                                                 0x04
#define _P73_C4_PT_08_PORT_PAGE73_RI0                                                                                   0x08
#define _P73_C4_PT_09_PORT_PAGE73_RI1                                                                                   0x09
#define _P73_C4_PT_0A_PORT_PAGE73_PJ                                                                                    0x0A
#define _P73_C4_PT_10_PORT_PAGE73_AKSV0                                                                                 0x10
#define _P73_C4_PT_11_PORT_PAGE73_AKSV1                                                                                 0x11
#define _P73_C4_PT_12_PORT_PAGE73_AKSV2                                                                                 0x12
#define _P73_C4_PT_13_PORT_PAGE73_AKSV3                                                                                 0x13
#define _P73_C4_PT_14_PORT_PAGE73_AKSV4                                                                                 0x14
#define _P73_C4_PT_15_PORT_PAGE73_AINFO                                                                                 0x15
#define _P73_C4_PT_18_PORT_PAGE73_AN0                                                                                   0x18
#define _P73_C4_PT_19_PORT_PAGE73_AN1                                                                                   0x19
#define _P73_C4_PT_1A_PORT_PAGE73_AN2                                                                                   0x1A
#define _P73_C4_PT_1B_PORT_PAGE73_AN3                                                                                   0x1B
#define _P73_C4_PT_1C_PORT_PAGE73_AN4                                                                                   0x1C
#define _P73_C4_PT_1D_PORT_PAGE73_AN5                                                                                   0x1D
#define _P73_C4_PT_1E_PORT_PAGE73_AN6                                                                                   0x1E
#define _P73_C4_PT_1F_PORT_PAGE73_AN7                                                                                   0x1F
#define _P73_C4_PT_40_PORT_PAGE73_BCAPS                                                                                 0x40
#define _P73_C4_PT_42_PORT_PAGE73_BSTATUS                                                                               0x42
#define _P73_C4_PT_43_PORT_PAGE73_KSV_FIFO                                                                              0x43
#define _P73_C4_PT_50_PORT_PAGE73_HDCP2_VER                                                                             0x50
#define _P73_C4_PT_60_PORT_PAGE73_HDCP2_WR_MSG                                                                          0x60
#define _P73_C4_PT_70_PORT_PAGE73_HDCP2_STATUS1                                                                         0x70
#define _P73_C4_PT_71_PORT_PAGE73_HDCP2_STATUS2                                                                         0x71
#define _P73_C4_PT_80_PORT_PAGE73_HDCP2_RDMSG                                                                           0x80
#define _P73_C4_PT_C0_PORT_PAGE73_HDCP_FCR                                                                              0xC0
#define _P73_C4_PT_C1_PORT_PAGE73_HDCP_SIR                                                                              0xC1
#define _P73_C4_PT_C2_PORT_PAGE73_HDCP_SLAVE_ADD                                                                        0xC2


//--------------------------------------------------
// D4 Port Overall HDMI Function Video Port Register (Page 73)
//--------------------------------------------------
#define _P73_CA_PT_00_PORT_PAGE73_HDMI_SCR                                                                              0x00
#define _P73_CA_PT_01_PORT_PAGE73_HDMI_N_VAL                                                                            0x01
#define _P73_CA_PT_02_PORT_PAGE73_HDMI_BCHCR                                                                            0x02
#define _P73_CA_PT_03_PORT_PAGE73_HDMI_AFCR                                                                             0x03
#define _P73_CA_PT_04_PORT_PAGE73_HDMI_AFSR                                                                             0x04
#define _P73_CA_PT_05_PORT_PAGE73_HDMI_MAGCR1                                                                           0x05
#define _P73_CA_PT_06_PORT_PAGE73_HDMI_MAGCR2                                                                           0x06
#define _P73_CA_PT_07_PORT_PAGE73_HDMI_MAG_M_FINAL                                                                      0x07
#define _P73_CA_PT_08_PORT_PAGE73_HDMI_MAG_L_FINAL                                                                      0x08
#define _P73_CA_PT_09_PORT_PAGE73_HDMI_MAG_R_FINAL                                                                      0x09
#define _P73_CA_PT_0A_PORT_PAGE73_AUDIO_LD_P_TIME_M                                                                     0x0A
#define _P73_CA_PT_0B_PORT_PAGE73_AUDIO_LD_P_TIME_N                                                                     0x0B
#define _P73_CA_PT_0C_PORT_PAGE73_ZCD_CTRL                                                                              0x0C
#define _P73_CA_PT_0D_PORT_PAGE73_ZCD_TIMEOUT                                                                           0x0D
#define _P73_CA_PT_0E_PORT_PAGE73_ZCD_STATUS                                                                            0x0E
#define _P73_CA_PT_10_PORT_PAGE73_HDMI_CMCR                                                                             0x10
#define _P73_CA_PT_11_PORT_PAGE73_HDMI_MCAPR                                                                            0x11
#define _P73_CA_PT_12_PORT_PAGE73_HDMI_SCAPR                                                                            0x12
#define _P73_CA_PT_13_PORT_PAGE73_HDMI_DCAPR0                                                                           0x13
#define _P73_CA_PT_14_PORT_PAGE73_HDMI_DCAPR1                                                                           0x14
#define _P73_CA_PT_15_PORT_PAGE73_HDMI_PSCR                                                                             0x15
#define _P73_CA_PT_16_PORT_PAGE73_HDMI_FDDR                                                                             0x16
#define _P73_CA_PT_17_PORT_PAGE73_HDMI_FDDF                                                                             0x17
#define _P73_CA_PT_18_PORT_PAGE73_HDMI_MFDDR                                                                            0x18
#define _P73_CA_PT_19_PORT_PAGE73_HDMI_MFDDF                                                                            0x19
#define _P73_CA_PT_1A_PORT_PAGE73_HDMI_FTR                                                                              0x1A
#define _P73_CA_PT_1B_PORT_PAGE73_HDMI_FBR                                                                              0x1B
#define _P73_CA_PT_1C_PORT_PAGE73_HDMI_ICPSNCR0                                                                         0x1C
#define _P73_CA_PT_1D_PORT_PAGE73_HDMI_ICPSNCR1                                                                         0x1D
#define _P73_CA_PT_1E_PORT_PAGE73_HDMI_PCPSNCR0                                                                         0x1E
#define _P73_CA_PT_1F_PORT_PAGE73_HDMI_PCPSNCR1                                                                         0x1F
#define _P73_CA_PT_20_PORT_PAGE73_HDMI_ICTPSR0                                                                          0x20
#define _P73_CA_PT_21_PORT_PAGE73_HDMI_ICTPSR1                                                                          0x21
#define _P73_CA_PT_22_PORT_PAGE73_HDMI_PCTPSR0                                                                          0x22
#define _P73_CA_PT_23_PORT_PAGE73_HDMI_PCTPSR1                                                                          0x23
#define _P73_CA_PT_24_PORT_PAGE73_HDMI_ICBPSR0                                                                          0x24
#define _P73_CA_PT_25_PORT_PAGE73_HDMI_ICBPSR1                                                                          0x25
#define _P73_CA_PT_26_PORT_PAGE73_HDMI_PCBPSR0                                                                          0x26
#define _P73_CA_PT_27_PORT_PAGE73_HDMI_PCBPSR1                                                                          0x27
#define _P73_CA_PT_28_PORT_PAGE73_HDMI_NTX1024TR0                                                                       0x28
#define _P73_CA_PT_29_PORT_PAGE73_HDMI_NTX1024TR1                                                                       0x29
#define _P73_CA_PT_2A_PORT_PAGE73_HDMI_STBPR                                                                            0x2A
#define _P73_CA_PT_2B_PORT_PAGE73_HDMI_NCPER                                                                            0x2B
#define _P73_CA_PT_2C_PORT_PAGE73_HDMI_PETR                                                                             0x2C
#define _P73_CA_PT_2D_PORT_PAGE73_HDMI_AAPNR                                                                            0x2D
#define _P73_CA_PT_2E_PORT_PAGE73_HDMI_APDMCR                                                                           0x2E
#define _P73_CA_PT_30_PORT_PAGE73_HDMI_AVMCR                                                                            0x30
#define _P73_CA_PT_31_PORT_PAGE73_HDMI_WDCR0                                                                            0x31
#define _P73_CA_PT_32_PORT_PAGE73_HDMI_WDCR1                                                                            0x32
#define _P73_CA_PT_33_PORT_PAGE73_HDMI_WDCR2                                                                            0x33
#define _P73_CA_PT_34_PORT_PAGE73_HDMI_DBCR                                                                             0x34
#define _P73_CA_PT_35_PORT_PAGE73_HDMI_APTMCR0                                                                          0x35
#define _P73_CA_PT_36_PORT_PAGE73_HDMI_APTMCR1                                                                          0x36
#define _P73_CA_PT_3B_PORT_PAGE73_HDMI_DPCR3                                                                            0x3B
#define _P73_CA_PT_3C_PORT_PAGE73_HDMI_SUMCM                                                                            0x3C
#define _P73_CA_PT_3D_PORT_PAGE73_HDMI_SUMCL                                                                            0x3D
#define _P73_CA_PT_40_PORT_PAGE73_HDMI_AWDSR                                                                            0x40
#define _P73_CA_PT_41_PORT_PAGE73_HDMI_VWDSR                                                                            0x41
#define _P73_CA_PT_42_PORT_PAGE73_HDMI_PAMICR                                                                           0x42
#define _P73_CA_PT_43_PORT_PAGE73_HDMI_PTRSV0                                                                           0x43
#define _P73_CA_PT_44_PORT_PAGE73_HDMI_PTRSV1                                                                           0x44
#define _P73_CA_PT_45_PORT_PAGE73_HDMI_PVGCR0                                                                           0x45
#define _P73_CA_PT_46_PORT_PAGE73_HDMI_PVGCR1                                                                           0x46
#define _P73_CA_PT_47_PORT_PAGE73_HDMI_PVGCR2                                                                           0x47
#define _P73_CA_PT_48_PORT_PAGE73_HDMI_PVSR0                                                                            0x48
#define _P73_CA_PT_49_PORT_PAGE73_HDMI_PVSR1                                                                            0x49
#define _P73_CA_PT_4A_PORT_PAGE73_HDMI_PVSR2                                                                            0x4A
#define _P73_CA_PT_50_PORT_PAGE73_HDMI_VCR                                                                              0x50
#define _P73_CA_PT_51_PORT_PAGE73_HDMI_ACRCR                                                                            0x51
#define _P73_CA_PT_52_PORT_PAGE73_HDMI_ACRSR0                                                                           0x52
#define _P73_CA_PT_53_PORT_PAGE73_HDMI_ACRSR1                                                                           0x53
#define _P73_CA_PT_54_PORT_PAGE73_HDMI_ACRSR2                                                                           0x54
#define _P73_CA_PT_55_PORT_PAGE73_HDMI_ACRSR3                                                                           0x55
#define _P73_CA_PT_56_PORT_PAGE73_HDMI_ACRSR4                                                                           0x56
#define _P73_CA_PT_57_PORT_PAGE73_HDMI_ACS0                                                                             0x57
#define _P73_CA_PT_58_PORT_PAGE73_HDMI_ACS1                                                                             0x58
#define _P73_CA_PT_59_PORT_PAGE73_HDMI_ACS2                                                                             0x59
#define _P73_CA_PT_5A_PORT_PAGE73_HDMI_ACS3                                                                             0x5A
#define _P73_CA_PT_5B_PORT_PAGE73_HDMI_ACS4                                                                             0x5B
#define _P73_CA_PT_60_PORT_PAGE73_HDMI_INTCR                                                                            0x60
#define _P73_CA_PT_61_PORT_PAGE73_HDMI_ALCR                                                                             0x61
#define _P73_CA_PT_62_PORT_PAGE73_HDMI_AOCR                                                                             0x62
#define _P73_CA_PT_63_PORT_PAGE73_HDMI_PEAC1                                                                            0x63
#define _P73_CA_PT_64_PORT_PAGE73_HDMI_PEAC2                                                                            0x64
#define _P73_CA_PT_70_PORT_PAGE73_HDMI_BCSR                                                                             0x70
#define _P73_CA_PT_71_PORT_PAGE73_HDMI_ASR0                                                                             0x71
#define _P73_CA_PT_72_PORT_PAGE73_HDMI_ASR1                                                                             0x72
#define _P73_CA_PT_80_PORT_PAGE73_HDMI_DPC_SET0                                                                         0x80
#define _P73_CA_PT_81_PORT_PAGE73_HDMI_DPC_SET1                                                                         0x81
#define _P73_CA_PT_82_PORT_PAGE73_HDMI_DPC_SET2                                                                         0x82
#define _P73_CA_PT_83_PORT_PAGE73_HDMI_DPC_SET3                                                                         0x83
#define _P73_CA_PT_88_PORT_PAGE73_HDMI_DET_4                                                                            0x88
#define _P73_CA_PT_8A_PORT_PAGE73_AUDIO_FREQDET                                                                         0x8A
#define _P73_CA_PT_8B_PORT_PAGE73_AUDIO_FREQ_RESULT                                                                     0x8B
#define _P73_CA_PT_8C_PORT_PAGE73_AUDIO_FREQ_RESULT_M                                                                   0x8C
#define _P73_CA_PT_8D_PORT_PAGE73_AUDIO_FREQ_RESULT_L                                                                   0x8D
#define _P73_CA_PT_8E_PORT_PAGE73_XTAL_DIV                                                                              0x8E
#define _P73_CA_PT_8F_PORT_PAGE73_TH0                                                                                   0x8F
#define _P73_CA_PT_90_PORT_PAGE73_TH1                                                                                   0x90
#define _P73_CA_PT_91_PORT_PAGE73_TH2                                                                                   0x91
#define _P73_CA_PT_92_PORT_PAGE73_TH3                                                                                   0x92
#define _P73_CA_PT_93_PORT_PAGE73_TH4                                                                                   0x93
#define _P73_CA_PT_94_PORT_PAGE73_TH5                                                                                   0x94
#define _P73_CA_PT_95_PORT_PAGE73_PRESET_S_CODE0                                                                        0x95
#define _P73_CA_PT_96_PORT_PAGE73_PRESET_S_CODE1                                                                        0x96
#define _P73_CA_PT_97_PORT_PAGE73_PRESET_S_CODE2                                                                        0x97
#define _P73_CA_PT_98_PORT_PAGE73_PRESET_S2_CODE                                                                        0x98
#define _P73_CA_PT_99_PORT_PAGE73_PRESET_D_CODE_0                                                                       0x99
#define _P73_CA_PT_9A_PORT_PAGE73_PRESET_D_CODE_1                                                                       0x9A
#define _P73_CA_PT_9B_PORT_PAGE73_PRESET_D_CODE_2                                                                       0x9B
#define _P73_CA_PT_9C_PORT_PAGE73_PRESET_D_CODE_3                                                                       0x9C
#define _P73_CA_PT_9D_PORT_PAGE73_PRESET_D_CODE_4                                                                       0x9D
#define _P73_CA_PT_9E_PORT_PAGE73_PRESET_D_CODE_5                                                                       0x9E
#define _P73_CA_PT_9F_PORT_PAGE73_PRESET_AFSM_MOD                                                                       0x9F
#define _P73_CA_PT_A0_PORT_PAGE73_HDMI_AFIFO_SET                                                                        0xA0
#define _P73_CA_PT_A4_PORT_PAGE73_HDMI_PTRSV_2                                                                          0xA4
#define _P73_CA_PT_A5_PORT_PAGE73_HDMI_PTRSV_3                                                                          0xA5
#define _P73_CA_PT_A6_PORT_PAGE73_HDMI_PARSV                                                                            0xA6
#define _P73_CA_PT_A7_PORT_PAGE73_HDMI_GPVS_0                                                                           0xA7
#define _P73_CA_PT_A8_PORT_PAGE73_HDMI_PVSR_3                                                                           0xA8
#define _P73_CA_PT_A9_PORT_PAGE73_HDMI_PVSR_4                                                                           0xA9
#define _P73_CA_PT_AA_PORT_PAGE73_HDMI_PVGCR3                                                                           0xAA
#define _P73_CA_PT_AB_PORT_PAGE73_HDMI_PVGCR4                                                                           0xAB
#define _P73_CA_PT_AE_PORT_PAGE73_HDMI_GDI_TEST_FUNC                                                                    0xAE
#define _P73_CA_PT_AF_PORT_PAGE73_HDMI_BED_FUNC_0                                                                       0xAF
#define _P73_CA_PT_B0_PORT_PAGE73_HDMI_BED_FUNC_1                                                                       0xB0
#define _P73_CA_PT_B1_PORT_PAGE73_HDMI_BED_FUNC_2                                                                       0xB1
#define _P73_CA_PT_B2_PORT_PAGE73_HDMI_BED_FUNC_3                                                                       0xB2
#define _P73_CA_PT_B3_PORT_PAGE73_HDMI_BED_FUNC_4                                                                       0xB3
#define _P73_CA_PT_B4_PORT_PAGE73_HDMI_BED_FUNC_5                                                                       0xB4
#define _P73_CA_PT_B5_PORT_PAGE73_HDMI_BED_FUNC_6                                                                       0xB5
#define _P73_CA_PT_B6_PORT_PAGE73_HDMI_BED_FUNC_7                                                                       0xB6
#define _P73_CA_PT_B7_PORT_PAGE73_HDMI_BED_FUNC_8                                                                       0xB7
#define _P73_CA_PT_B8_PORT_PAGE73_HDMI_BED_FUNC_9                                                                       0xB8
#define _P73_CA_PT_B9_PORT_PAGE73_HDMI_BED_FUNC_10                                                                      0xB9
#define _P73_CA_PT_BA_PORT_PAGE73_HDMI_BED_FUNC_11                                                                      0xBA
#define _P73_CA_PT_BB_PORT_PAGE73_HDMI_BED_FUNC_12                                                                      0xBB


//--------------------------------------------------
// D4 Port Overall HDMI Function Video Port Register - New Function (Page 73)
//--------------------------------------------------
#define _P73_CA_PT_C0_PORT_PAGE73_PRESET_NF_CODE_0                                                                      0xC0
#define _P73_CA_PT_C1_PORT_PAGE73_PRESET_NF_CODE_1                                                                      0xC1
#define _P73_CA_PT_C2_PORT_PAGE73_PRESET_NF_CODE_2                                                                      0xC2
#define _P73_CA_PT_C3_PORT_PAGE73_PRESET_NF_CODE_3                                                                      0xC3
#define _P73_CA_PT_C4_PORT_PAGE73_PRESET_NF_CODE_4                                                                      0xC4
#define _P73_CA_PT_C5_PORT_PAGE73_PRESET_NF_CODE_5                                                                      0xC5
#define _P73_CA_PT_C6_PORT_PAGE73_PRESET_NF_CODE_6                                                                      0xC6
#define _P73_CA_PT_C7_PORT_PAGE73_PRESET_NF_CODE_7                                                                      0xC7
#define _P73_CA_PT_C8_PORT_PAGE73_PRESET_NF_CODE_8                                                                      0xC8
#define _P73_CA_PT_CC_PORT_PAGE73_PRESET_S_CODE0                                                                        0xCC
#define _P73_CA_PT_CD_PORT_PAGE73_PRESET_S_CODE1                                                                        0xCD
#define _P73_CA_PT_CE_PORT_PAGE73_PRESET_S_CODE2                                                                        0xCE
#define _P73_CA_PT_CF_PORT_PAGE73_PRESET_S2_CODE                                                                        0xCF
#define _P73_CA_PT_D0_PORT_PAGE73_HDMI_CMCR                                                                             0xD0
#define _P73_CA_PT_D2_PORT_PAGE73_HDMI_DNF_CODE_1                                                                       0xD2
#define _P73_CA_PT_D3_PORT_PAGE73_HDMI_DNF_CODE_2                                                                       0xD3
#define _P73_CA_PT_D4_PORT_PAGE73_HDMI_DNF_CODE_3                                                                       0xD4
#define _P73_CA_PT_D5_PORT_PAGE73_HDMI_SCAPR                                                                            0xD5
#define _P73_CA_PT_D6_PORT_PAGE73_AUD_BDRY_0                                                                            0xD6
#define _P73_CA_PT_D7_PORT_PAGE73_AUD_BDRY_1                                                                            0xD7
#define _P73_CA_PT_D8_PORT_PAGE73_AUD_BDRY_2                                                                            0xD8
#define _P73_CA_PT_D9_PORT_PAGE73_AUD_BDRY_3                                                                            0xD9
#define _P73_CA_PT_DA_PORT_PAGE73_AUD_BDRY_4                                                                            0xDA
#define _P73_CA_PT_DB_PORT_PAGE73_AUD_BDRY_5                                                                            0xDB
#define _P73_CA_PT_DC_PORT_PAGE73_AUD_BDRY_6                                                                            0xDC
#define _P73_CA_PT_DD_PORT_PAGE73_AUD_BDRY_7                                                                            0xDD
#define _P73_CA_PT_DE_PORT_PAGE73_AUD_BDRY_8                                                                            0xDE
#define _P73_CA_PT_DF_PORT_PAGE73_AUD_BDRY_9                                                                            0xDF
#define _P73_CA_PT_E0_PORT_PAGE73_AUD_BDRY_A                                                                            0xE0
#define _P73_CA_PT_E1_PORT_PAGE73_AUD_BDRY_B                                                                            0xE1
#define _P73_CA_PT_E2_PORT_PAGE73_P_SPREAD_0                                                                            0xE2
#define _P73_CA_PT_E3_PORT_PAGE73_P_SPREAD_1                                                                            0xE3
#define _P73_CA_PT_E4_PORT_PAGE73_P_SPREAD_2                                                                            0xE4
#define _P73_CA_PT_E5_PORT_PAGE73_P_SPREAD_3                                                                            0xE5
#define _P73_CA_PT_E6_PORT_PAGE73_NF_MAX                                                                                0xE6
#define _P73_CA_PT_E7_PORT_PAGE73_NF_MIN                                                                                0xE7
#define _P73_CA_PT_E8_PORT_PAGE73_NF_FINAL0                                                                             0xE8
#define _P73_CA_PT_E9_PORT_PAGE73_NF_FINAL1                                                                             0xE9
#define _P73_CA_PT_EA_PORT_PAGE73_NF_FINAL2                                                                             0xEA
#define _P73_CA_PT_EB_PORT_PAGE73_NF_OSEL                                                                               0xEB
#define _P73_CA_PT_EC_PORT_PAGE73_NF_MNDIV                                                                              0xEC
#define _P73_CA_PT_ED_PORT_PAGE73_NF_CTRL                                                                               0xED


//--------------------------------------------------
// DP 2.0 Rx1 Audio Channel Status (Page 75)
//--------------------------------------------------
#define _P75_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _P75_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _P75_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _P75_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _P75_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _P75_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _P75_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _P75_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _P75_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _P75_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _P75_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _P75_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _P75_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _P75_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _P75_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _P75_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _P75_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _P75_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _P75_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _P75_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _P75_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _P75_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _P75_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _P75_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _P75_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _P75_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _P75_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _P75_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _P75_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _P75_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _P75_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _P75_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _P75_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _P75_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _P75_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _P75_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _P75_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _P75_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _P75_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _P75_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _P75_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _P75_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _P75_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _P75_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _P75_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _P75_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _P75_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _P75_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _P75_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _P75_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _P75_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _P75_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// D3 Port Overall HDMI2.1 Legacy Function Video Port Register (Page 77)
//--------------------------------------------------
#define _P77_CA_PT_00_PORT_PAGE77_HDMI_SCR                                                                              0x00
#define _P77_CA_PT_01_PORT_PAGE77_HDMI_N_VAL                                                                            0x01
#define _P77_CA_PT_02_PORT_PAGE77_HDMI_BCHCR                                                                            0x02
#define _P77_CA_PT_03_PORT_PAGE77_HDMI_AFCR                                                                             0x03
#define _P77_CA_PT_04_PORT_PAGE77_HDMI_AFSR                                                                             0x04
#define _P77_CA_PT_05_PORT_PAGE77_HDMI_MAGCR1                                                                           0x05
#define _P77_CA_PT_06_PORT_PAGE77_HDMI_MAGCR2                                                                           0x06
#define _P77_CA_PT_07_PORT_PAGE77_HDMI_MAG_M_FINAL                                                                      0x07
#define _P77_CA_PT_08_PORT_PAGE77_HDMI_MAG_L_FINAL                                                                      0x08
#define _P77_CA_PT_09_PORT_PAGE77_HDMI_MAG_R_FINAL                                                                      0x09
#define _P77_CA_PT_0A_PORT_PAGE77_AUDIO_LD_P_TIME_M                                                                     0x0A
#define _P77_CA_PT_0B_PORT_PAGE77_AUDIO_LD_P_TIME_N                                                                     0x0B
#define _P77_CA_PT_0C_PORT_PAGE77_ZCD_CTRL                                                                              0x0C
#define _P77_CA_PT_0D_PORT_PAGE77_ZCD_TIMEOUT                                                                           0x0D
#define _P77_CA_PT_0E_PORT_PAGE77_ZCD_STATUS                                                                            0x0E
#define _P77_CA_PT_10_PORT_PAGE77_HDMI_CMCR                                                                             0x10
#define _P77_CA_PT_11_PORT_PAGE77_HDMI_MCAPR                                                                            0x11
#define _P77_CA_PT_12_PORT_PAGE77_HDMI_SCAPR                                                                            0x12
#define _P77_CA_PT_13_PORT_PAGE77_HDMI_DCAPR0                                                                           0x13
#define _P77_CA_PT_14_PORT_PAGE77_HDMI_DCAPR1                                                                           0x14
#define _P77_CA_PT_15_PORT_PAGE77_HDMI_PSCR                                                                             0x15
#define _P77_CA_PT_16_PORT_PAGE77_HDMI_FDDR                                                                             0x16
#define _P77_CA_PT_17_PORT_PAGE77_HDMI_FDDF                                                                             0x17
#define _P77_CA_PT_18_PORT_PAGE77_HDMI_MFDDR                                                                            0x18
#define _P77_CA_PT_19_PORT_PAGE77_HDMI_MFDDF                                                                            0x19
#define _P77_CA_PT_1A_PORT_PAGE77_HDMI_FTR                                                                              0x1A
#define _P77_CA_PT_1B_PORT_PAGE77_HDMI_FBR                                                                              0x1B
#define _P77_CA_PT_1C_PORT_PAGE77_HDMI_ICPSNCR0                                                                         0x1C
#define _P77_CA_PT_1D_PORT_PAGE77_HDMI_ICPSNCR1                                                                         0x1D
#define _P77_CA_PT_1E_PORT_PAGE77_HDMI_PCPSNCR0                                                                         0x1E
#define _P77_CA_PT_1F_PORT_PAGE77_HDMI_PCPSNCR1                                                                         0x1F
#define _P77_CA_PT_20_PORT_PAGE77_HDMI_ICTPSR0                                                                          0x20
#define _P77_CA_PT_21_PORT_PAGE77_HDMI_ICTPSR1                                                                          0x21
#define _P77_CA_PT_22_PORT_PAGE77_HDMI_PCTPSR0                                                                          0x22
#define _P77_CA_PT_23_PORT_PAGE77_HDMI_PCTPSR1                                                                          0x23
#define _P77_CA_PT_24_PORT_PAGE77_HDMI_ICBPSR0                                                                          0x24
#define _P77_CA_PT_25_PORT_PAGE77_HDMI_ICBPSR1                                                                          0x25
#define _P77_CA_PT_26_PORT_PAGE77_HDMI_PCBPSR0                                                                          0x26
#define _P77_CA_PT_27_PORT_PAGE77_HDMI_PCBPSR1                                                                          0x27
#define _P77_CA_PT_28_PORT_PAGE77_HDMI_NTX1024TR0                                                                       0x28
#define _P77_CA_PT_29_PORT_PAGE77_HDMI_NTX1024TR1                                                                       0x29
#define _P77_CA_PT_2A_PORT_PAGE77_HDMI_STBPR                                                                            0x2A
#define _P77_CA_PT_2B_PORT_PAGE77_HDMI_PCBPSR2                                                                          0x2B
#define _P77_CA_PT_2C_PORT_PAGE77_HDMI_PCBPSR3                                                                          0x2C
#define _P77_CA_PT_2D_PORT_PAGE77_HDMI_AAPNR                                                                            0x2D
#define _P77_CA_PT_2E_PORT_PAGE77_HDMI_PCBPSR4                                                                          0x2E
#define _P77_CA_PT_30_PORT_PAGE77_HDMI_AVMCR                                                                            0x30
#define _P77_CA_PT_31_PORT_PAGE77_HDMI_WDCR0                                                                            0x31
#define _P77_CA_PT_32_PORT_PAGE77_HDMI_WDCR1                                                                            0x32
#define _P77_CA_PT_33_PORT_PAGE77_HDMI_WDCR2                                                                            0x33
#define _P77_CA_PT_34_PORT_PAGE77_HDMI_DBCR                                                                             0x34
#define _P77_CA_PT_35_PORT_PAGE77_HDMI_APTMCR0                                                                          0x35
#define _P77_CA_PT_36_PORT_PAGE77_HDMI_APTMCR1                                                                          0x36
#define _P77_CA_PT_38_PORT_PAGE78_HDMI_DPCR0                                                                            0x38
#define _P77_CA_PT_39_PORT_PAGE78_HDMI_DPCR1                                                                            0x39
#define _P77_CA_PT_3A_PORT_PAGE78_HDMI_DPCR2                                                                            0x3A
#define _P77_CA_PT_3B_PORT_PAGE77_HDMI_DPCR3                                                                            0x3B
#define _P77_CA_PT_3C_PORT_PAGE78_HDMI_DPCR4                                                                            0x3C
#define _P77_CA_PT_3D_PORT_PAGE78_HDMI_DPCR5                                                                            0x3D
#define _P77_CA_PT_3E_PORT_PAGE78_HDMI_DPCR6                                                                            0x3E
#define _P77_CA_PT_3F_PORT_PAGE78_HDMI_DPCR7                                                                            0x3F
#define _P77_CA_PT_40_PORT_PAGE77_HDMI_AWDSR                                                                            0x40
#define _P77_CA_PT_41_PORT_PAGE77_HDMI_VWDSR                                                                            0x41
#define _P77_CA_PT_42_PORT_PAGE77_HDMI_PAMICR                                                                           0x42
#define _P77_CA_PT_43_PORT_PAGE77_HDMI_PTRSV0                                                                           0x43
#define _P77_CA_PT_44_PORT_PAGE77_HDMI_PTRSV1                                                                           0x44
#define _P77_CA_PT_45_PORT_PAGE77_HDMI_PVGCR0                                                                           0x45
#define _P77_CA_PT_46_PORT_PAGE77_HDMI_PVGCR1                                                                           0x46
#define _P77_CA_PT_47_PORT_PAGE77_HDMI_PVGCR2                                                                           0x47
#define _P77_CA_PT_48_PORT_PAGE77_HDMI_PVSR0                                                                            0x48
#define _P77_CA_PT_49_PORT_PAGE77_HDMI_PVSR1                                                                            0x49
#define _P77_CA_PT_4A_PORT_PAGE77_HDMI_PVSR2                                                                            0x4A
#define _P77_CA_PT_50_PORT_PAGE77_HDMI_VCR                                                                              0x50
#define _P77_CA_PT_51_PORT_PAGE77_HDMI_ACRCR                                                                            0x51
#define _P77_CA_PT_52_PORT_PAGE77_HDMI_ACRSR0                                                                           0x52
#define _P77_CA_PT_53_PORT_PAGE77_HDMI_ACRSR1                                                                           0x53
#define _P77_CA_PT_54_PORT_PAGE77_HDMI_ACRSR2                                                                           0x54
#define _P77_CA_PT_55_PORT_PAGE77_HDMI_ACRSR3                                                                           0x55
#define _P77_CA_PT_56_PORT_PAGE77_HDMI_ACRSR4                                                                           0x56
#define _P77_CA_PT_57_PORT_PAGE77_HDMI_ACS0                                                                             0x57
#define _P77_CA_PT_58_PORT_PAGE77_HDMI_ACS1                                                                             0x58
#define _P77_CA_PT_59_PORT_PAGE77_HDMI_ACS2                                                                             0x59
#define _P77_CA_PT_5A_PORT_PAGE77_HDMI_ACS3                                                                             0x5A
#define _P77_CA_PT_5B_PORT_PAGE77_HDMI_ACS4                                                                             0x5B
#define _P77_CA_PT_60_PORT_PAGE77_HDMI_INTCR                                                                            0x60
#define _P77_CA_PT_61_PORT_PAGE77_HDMI_ALCR                                                                             0x61
#define _P77_CA_PT_62_PORT_PAGE77_HDMI_AOCR                                                                             0x62
#define _P77_CA_PT_63_PORT_PAGE77_HDMI_PEAC1                                                                            0x63
#define _P77_CA_PT_64_PORT_PAGE77_HDMI_PEAC2                                                                            0x64
#define _P77_CA_PT_70_PORT_PAGE77_HDMI_BCSR                                                                             0x70
#define _P77_CA_PT_71_PORT_PAGE77_HDMI_ASR0                                                                             0x71
#define _P77_CA_PT_72_PORT_PAGE77_HDMI_ASR1                                                                             0x72
#define _P77_CA_PT_80_PORT_PAGE77_HDMI_DPC_SET0                                                                         0x80
#define _P77_CA_PT_81_PORT_PAGE77_DUMMY0                                                                                0x81
#define _P77_CA_PT_82_PORT_PAGE77_HDMI_DPC_SET2                                                                         0x82
#define _P77_CA_PT_83_PORT_PAGE77_HDMI_DPC_SET3                                                                         0x83
#define _P77_CA_PT_88_PORT_PAGE77_HDMI_DET_4                                                                            0x88
#define _P77_CA_PT_8A_PORT_PAGE77_AUDIO_FREQDET                                                                         0x8A
#define _P77_CA_PT_8B_PORT_PAGE77_AUDIO_FREQ_RESULT                                                                     0x8B
#define _P77_CA_PT_8C_PORT_PAGE77_AUDIO_FREQ_RESULT_M                                                                   0x8C
#define _P77_CA_PT_8D_PORT_PAGE77_AUDIO_FREQ_RESULT_L                                                                   0x8D
#define _P77_CA_PT_8E_PORT_PAGE77_XTAL_DIV                                                                              0x8E
#define _P77_CA_PT_8F_PORT_PAGE77_TH0                                                                                   0x8F
#define _P77_CA_PT_90_PORT_PAGE77_TH1                                                                                   0x90
#define _P77_CA_PT_91_PORT_PAGE77_TH2                                                                                   0x91
#define _P77_CA_PT_92_PORT_PAGE77_TH3                                                                                   0x92
#define _P77_CA_PT_93_PORT_PAGE77_TH4                                                                                   0x93
#define _P77_CA_PT_94_PORT_PAGE77_TH5                                                                                   0x94
#define _P77_CA_PT_95_PORT_PAGE77_PRESET_S_CODE0                                                                        0x95
#define _P77_CA_PT_96_PORT_PAGE77_PRESET_S_CODE1                                                                        0x96
#define _P77_CA_PT_97_PORT_PAGE77_PRESET_S_CODE2                                                                        0x97
#define _P77_CA_PT_98_PORT_PAGE77_PRESET_S2_CODE                                                                        0x98
#define _P77_CA_PT_99_PORT_PAGE77_PRESET_D_CODE_0                                                                       0x99
#define _P77_CA_PT_9A_PORT_PAGE77_PRESET_D_CODE_1                                                                       0x9A
#define _P77_CA_PT_9B_PORT_PAGE77_PRESET_D_CODE_2                                                                       0x9B
#define _P77_CA_PT_9C_PORT_PAGE77_PRESET_D_CODE_3                                                                       0x9C
#define _P77_CA_PT_9D_PORT_PAGE77_PRESET_D_CODE_4                                                                       0x9D
#define _P77_CA_PT_9E_PORT_PAGE77_PRESET_D_CODE_5                                                                       0x9E
#define _P77_CA_PT_9F_PORT_PAGE77_PRESET_AFSM_MOD                                                                       0x9F
#define _P77_CA_PT_A0_PORT_PAGE77_HDMI_AFIFO_SET                                                                        0xA0
#define _P77_CA_PT_A4_PORT_PAGE77_HDMI_PTRSV_2                                                                          0xA4
#define _P77_CA_PT_A5_PORT_PAGE77_HDMI_PTRSV_3                                                                          0xA5
#define _P77_CA_PT_A6_PORT_PAGE77_HDMI_PARSV                                                                            0xA6
#define _P77_CA_PT_A7_PORT_PAGE77_HDMI_GPVS_0                                                                           0xA7
#define _P77_CA_PT_A8_PORT_PAGE77_HDMI_PVSR_3                                                                           0xA8
#define _P77_CA_PT_A9_PORT_PAGE77_HDMI_PVSR_4                                                                           0xA9
#define _P77_CA_PT_AA_PORT_PAGE77_HDMI_PVGCR3                                                                           0xAA
#define _P77_CA_PT_AB_PORT_PAGE77_HDMI_PVGCR4                                                                           0xAB
#define _P77_CA_PT_AE_PORT_PAGE77_DUMMY1                                                                                0xAE
#define _P77_CA_PT_AF_PORT_PAGE77_DUMMY2                                                                                0xAF
#define _P77_CA_PT_B0_PORT_PAGE77_DUMMY3                                                                                0xB0
#define _P77_CA_PT_B2_PORT_PAGE77_DUMMY4                                                                                0xB2
#define _P77_CA_PT_B3_PORT_PAGE77_DUMMY5                                                                                0xB3
#define _P77_CA_PT_B4_PORT_PAGE77_DUMMY6                                                                                0xB4
#define _P77_CA_PT_B5_PORT_PAGE77_HDMI_BED_FUNC_6                                                                       0xB5
#define _P77_CA_PT_B6_PORT_PAGE77_DUMMY7                                                                                0xB6
#define _P77_CA_PT_B7_PORT_PAGE77_DUMMY8                                                                                0xB7


//--------------------------------------------------
// D3 Port Overall HDMI2.1 Legacy Function Video Port Register - New Function (Page 77)
//--------------------------------------------------
#define _P77_CA_PT_C0_PORT_PAGE77_PRESET_NF_CODE_0                                                                      0xC0
#define _P77_CA_PT_C1_PORT_PAGE77_PRESET_NF_CODE_1                                                                      0xC1
#define _P77_CA_PT_C2_PORT_PAGE77_PRESET_NF_CODE_2                                                                      0xC2
#define _P77_CA_PT_C3_PORT_PAGE77_PRESET_NF_CODE_3                                                                      0xC3
#define _P77_CA_PT_C4_PORT_PAGE77_PRESET_NF_CODE_4                                                                      0xC4
#define _P77_CA_PT_C5_PORT_PAGE77_PRESET_NF_CODE_5                                                                      0xC5
#define _P77_CA_PT_C6_PORT_PAGE77_PRESET_NF_CODE_6                                                                      0xC6
#define _P77_CA_PT_C7_PORT_PAGE77_PRESET_NF_CODE_7                                                                      0xC7
#define _P77_CA_PT_C8_PORT_PAGE77_PRESET_NF_CODE_8                                                                      0xC8
#define _P77_CA_PT_CC_PORT_PAGE77_PRESET_S_CODE0                                                                        0xCC
#define _P77_CA_PT_CD_PORT_PAGE77_PRESET_S_CODE1                                                                        0xCD
#define _P77_CA_PT_CE_PORT_PAGE77_PRESET_S_CODE2                                                                        0xCE
#define _P77_CA_PT_CF_PORT_PAGE77_PRESET_S2_CODE                                                                        0xCF
#define _P77_CA_PT_D0_PORT_PAGE77_HDMI_CMCR                                                                             0xD0
#define _P77_CA_PT_D2_PORT_PAGE77_HDMI_DNF_CODE_1                                                                       0xD2
#define _P77_CA_PT_D3_PORT_PAGE77_HDMI_DNF_CODE_2                                                                       0xD3
#define _P77_CA_PT_D4_PORT_PAGE77_HDMI_DNF_CODE_3                                                                       0xD4
#define _P77_CA_PT_D5_PORT_PAGE77_HDMI_SCAPR                                                                            0xD5
#define _P77_CA_PT_D6_PORT_PAGE77_AUD_BDRY_0                                                                            0xD6
#define _P77_CA_PT_D7_PORT_PAGE77_AUD_BDRY_1                                                                            0xD7
#define _P77_CA_PT_D8_PORT_PAGE77_AUD_BDRY_2                                                                            0xD8
#define _P77_CA_PT_D9_PORT_PAGE77_AUD_BDRY_3                                                                            0xD9
#define _P77_CA_PT_DA_PORT_PAGE77_AUD_BDRY_4                                                                            0xDA
#define _P77_CA_PT_DB_PORT_PAGE77_AUD_BDRY_5                                                                            0xDB
#define _P77_CA_PT_DC_PORT_PAGE77_AUD_BDRY_6                                                                            0xDC
#define _P77_CA_PT_DD_PORT_PAGE77_AUD_BDRY_7                                                                            0xDD
#define _P77_CA_PT_DE_PORT_PAGE77_AUD_BDRY_8                                                                            0xDE
#define _P77_CA_PT_DF_PORT_PAGE77_AUD_BDRY_9                                                                            0xDF
#define _P77_CA_PT_E0_PORT_PAGE77_AUD_BDRY_A                                                                            0xE0
#define _P77_CA_PT_E1_PORT_PAGE77_AUD_BDRY_B                                                                            0xE1
#define _P77_CA_PT_E2_PORT_PAGE77_P_SPREAD_0                                                                            0xE2
#define _P77_CA_PT_E3_PORT_PAGE77_P_SPREAD_1                                                                            0xE3
#define _P77_CA_PT_E4_PORT_PAGE77_P_SPREAD_2                                                                            0xE4
#define _P77_CA_PT_E5_PORT_PAGE77_P_SPREAD_3                                                                            0xE5
#define _P77_CA_PT_E6_PORT_PAGE77_NF_MAX                                                                                0xE6
#define _P77_CA_PT_E7_PORT_PAGE77_NF_MIN                                                                                0xE7
#define _P77_CA_PT_E8_PORT_PAGE77_NF_FINAL0                                                                             0xE8
#define _P77_CA_PT_E9_PORT_PAGE77_NF_FINAL1                                                                             0xE9
#define _P77_CA_PT_EA_PORT_PAGE77_NF_FINAL2                                                                             0xEA
#define _P77_CA_PT_EB_PORT_PAGE77_NF_OSEL                                                                               0xEB
#define _P77_CA_PT_EC_PORT_PAGE77_MNDIV                                                                                 0xEC
#define _P77_CA_PT_ED_PORT_PAGE77_NF_CTRL                                                                               0xED


//--------------------------------------------------
// D4 Port Overall HDMI2.1 Legacy Function Video Port Register (Page 78)
//--------------------------------------------------
#define _P78_CA_PT_00_PORT_PAGE78_HDMI_SCR                                                                              0x00
#define _P78_CA_PT_01_PORT_PAGE78_HDMI_N_VAL                                                                            0x01
#define _P78_CA_PT_02_PORT_PAGE78_HDMI_BCHCR                                                                            0x02
#define _P78_CA_PT_03_PORT_PAGE78_HDMI_AFCR                                                                             0x03
#define _P78_CA_PT_04_PORT_PAGE78_HDMI_AFSR                                                                             0x04
#define _P78_CA_PT_05_PORT_PAGE78_HDMI_MAGCR1                                                                           0x05
#define _P78_CA_PT_06_PORT_PAGE78_HDMI_MAGCR2                                                                           0x06
#define _P78_CA_PT_07_PORT_PAGE78_HDMI_MAG_M_FINAL                                                                      0x07
#define _P78_CA_PT_08_PORT_PAGE78_HDMI_MAG_L_FINAL                                                                      0x08
#define _P78_CA_PT_09_PORT_PAGE78_HDMI_MAG_R_FINAL                                                                      0x09
#define _P78_CA_PT_0A_PORT_PAGE78_AUDIO_LD_P_TIME_M                                                                     0x0A
#define _P78_CA_PT_0B_PORT_PAGE78_AUDIO_LD_P_TIME_N                                                                     0x0B
#define _P78_CA_PT_0C_PORT_PAGE78_ZCD_CTRL                                                                              0x0C
#define _P78_CA_PT_0D_PORT_PAGE78_ZCD_TIMEOUT                                                                           0x0D
#define _P78_CA_PT_0E_PORT_PAGE78_ZCD_STATUS                                                                            0x0E
#define _P78_CA_PT_10_PORT_PAGE78_HDMI_CMCR                                                                             0x10
#define _P78_CA_PT_11_PORT_PAGE78_HDMI_MCAPR                                                                            0x11
#define _P78_CA_PT_12_PORT_PAGE78_HDMI_SCAPR                                                                            0x12
#define _P78_CA_PT_13_PORT_PAGE78_HDMI_DCAPR0                                                                           0x13
#define _P78_CA_PT_14_PORT_PAGE78_HDMI_DCAPR1                                                                           0x14
#define _P78_CA_PT_15_PORT_PAGE78_HDMI_PSCR                                                                             0x15
#define _P78_CA_PT_16_PORT_PAGE78_HDMI_FDDR                                                                             0x16
#define _P78_CA_PT_17_PORT_PAGE78_HDMI_FDDF                                                                             0x17
#define _P78_CA_PT_18_PORT_PAGE78_HDMI_MFDDR                                                                            0x18
#define _P78_CA_PT_19_PORT_PAGE78_HDMI_MFDDF                                                                            0x19
#define _P78_CA_PT_1A_PORT_PAGE78_HDMI_FTR                                                                              0x1A
#define _P78_CA_PT_1B_PORT_PAGE78_HDMI_FBR                                                                              0x1B
#define _P78_CA_PT_1C_PORT_PAGE78_HDMI_ICPSNCR0                                                                         0x1C
#define _P78_CA_PT_1D_PORT_PAGE78_HDMI_ICPSNCR1                                                                         0x1D
#define _P78_CA_PT_1E_PORT_PAGE78_HDMI_PCPSNCR0                                                                         0x1E
#define _P78_CA_PT_1F_PORT_PAGE78_HDMI_PCPSNCR1                                                                         0x1F
#define _P78_CA_PT_20_PORT_PAGE78_HDMI_ICTPSR0                                                                          0x20
#define _P78_CA_PT_21_PORT_PAGE78_HDMI_ICTPSR1                                                                          0x21
#define _P78_CA_PT_22_PORT_PAGE78_HDMI_PCTPSR0                                                                          0x22
#define _P78_CA_PT_23_PORT_PAGE78_HDMI_PCTPSR1                                                                          0x23
#define _P78_CA_PT_24_PORT_PAGE78_HDMI_ICBPSR0                                                                          0x24
#define _P78_CA_PT_25_PORT_PAGE78_HDMI_ICBPSR1                                                                          0x25
#define _P78_CA_PT_26_PORT_PAGE78_HDMI_PCBPSR0                                                                          0x26
#define _P78_CA_PT_27_PORT_PAGE78_HDMI_PCBPSR1                                                                          0x27
#define _P78_CA_PT_28_PORT_PAGE78_HDMI_NTX1024TR0                                                                       0x28
#define _P78_CA_PT_29_PORT_PAGE78_HDMI_NTX1024TR1                                                                       0x29
#define _P78_CA_PT_2A_PORT_PAGE78_HDMI_STBPR                                                                            0x2A
#define _P78_CA_PT_2B_PORT_PAGE78_HDMI_PCBPSR2                                                                          0x2B
#define _P78_CA_PT_2C_PORT_PAGE78_HDMI_PCBPSR3                                                                          0x2C
#define _P78_CA_PT_2D_PORT_PAGE78_HDMI_AAPNR                                                                            0x2D
#define _P78_CA_PT_2E_PORT_PAGE78_HDMI_PCBPSR4                                                                          0x2E
#define _P78_CA_PT_30_PORT_PAGE78_HDMI_AVMCR                                                                            0x30
#define _P78_CA_PT_31_PORT_PAGE78_HDMI_WDCR0                                                                            0x31
#define _P78_CA_PT_32_PORT_PAGE78_HDMI_WDCR1                                                                            0x32
#define _P78_CA_PT_33_PORT_PAGE78_HDMI_WDCR2                                                                            0x33
#define _P78_CA_PT_34_PORT_PAGE78_HDMI_DBCR                                                                             0x34
#define _P78_CA_PT_35_PORT_PAGE78_HDMI_APTMCR0                                                                          0x35
#define _P78_CA_PT_36_PORT_PAGE78_HDMI_APTMCR1                                                                          0x36
#define _P78_CA_PT_38_PORT_PAGE77_HDMI_DPCR0                                                                            0x38
#define _P78_CA_PT_39_PORT_PAGE77_HDMI_DPCR1                                                                            0x39
#define _P78_CA_PT_3A_PORT_PAGE77_HDMI_DPCR2                                                                            0x3A
#define _P78_CA_PT_3B_PORT_PAGE77_HDMI_DPCR3                                                                            0x3B
#define _P78_CA_PT_3C_PORT_PAGE77_HDMI_DPCR4                                                                            0x3C
#define _P78_CA_PT_3D_PORT_PAGE77_HDMI_DPCR5                                                                            0x3D
#define _P78_CA_PT_3E_PORT_PAGE77_HDMI_DPCR6                                                                            0x3E
#define _P78_CA_PT_3F_PORT_PAGE77_HDMI_DPCR7                                                                            0x3F
#define _P78_CA_PT_40_PORT_PAGE78_HDMI_AWDSR                                                                            0x40
#define _P78_CA_PT_41_PORT_PAGE78_HDMI_VWDSR                                                                            0x41
#define _P78_CA_PT_42_PORT_PAGE78_HDMI_PAMICR                                                                           0x42
#define _P78_CA_PT_43_PORT_PAGE78_HDMI_PTRSV0                                                                           0x43
#define _P78_CA_PT_44_PORT_PAGE78_HDMI_PTRSV1                                                                           0x44
#define _P78_CA_PT_45_PORT_PAGE78_HDMI_PVGCR0                                                                           0x45
#define _P78_CA_PT_46_PORT_PAGE78_HDMI_PVGCR1                                                                           0x46
#define _P78_CA_PT_47_PORT_PAGE78_HDMI_PVGCR2                                                                           0x47
#define _P78_CA_PT_48_PORT_PAGE78_HDMI_PVSR0                                                                            0x48
#define _P78_CA_PT_49_PORT_PAGE78_HDMI_PVSR1                                                                            0x49
#define _P78_CA_PT_4A_PORT_PAGE78_HDMI_PVSR2                                                                            0x4A
#define _P78_CA_PT_50_PORT_PAGE78_HDMI_VCR                                                                              0x50
#define _P78_CA_PT_51_PORT_PAGE78_HDMI_ACRCR                                                                            0x51
#define _P78_CA_PT_52_PORT_PAGE78_HDMI_ACRSR0                                                                           0x52
#define _P78_CA_PT_53_PORT_PAGE78_HDMI_ACRSR1                                                                           0x53
#define _P78_CA_PT_54_PORT_PAGE78_HDMI_ACRSR2                                                                           0x54
#define _P78_CA_PT_55_PORT_PAGE78_HDMI_ACRSR3                                                                           0x55
#define _P78_CA_PT_56_PORT_PAGE78_HDMI_ACRSR4                                                                           0x56
#define _P78_CA_PT_57_PORT_PAGE78_HDMI_ACS0                                                                             0x57
#define _P78_CA_PT_58_PORT_PAGE78_HDMI_ACS1                                                                             0x58
#define _P78_CA_PT_59_PORT_PAGE78_HDMI_ACS2                                                                             0x59
#define _P78_CA_PT_5A_PORT_PAGE78_HDMI_ACS3                                                                             0x5A
#define _P78_CA_PT_5B_PORT_PAGE78_HDMI_ACS4                                                                             0x5B
#define _P78_CA_PT_60_PORT_PAGE78_HDMI_INTCR                                                                            0x60
#define _P78_CA_PT_61_PORT_PAGE78_HDMI_ALCR                                                                             0x61
#define _P78_CA_PT_62_PORT_PAGE78_HDMI_AOCR                                                                             0x62
#define _P78_CA_PT_63_PORT_PAGE78_HDMI_PEAC1                                                                            0x63
#define _P78_CA_PT_64_PORT_PAGE78_HDMI_PEAC2                                                                            0x64
#define _P78_CA_PT_70_PORT_PAGE78_HDMI_BCSR                                                                             0x70
#define _P78_CA_PT_71_PORT_PAGE78_HDMI_ASR0                                                                             0x71
#define _P78_CA_PT_72_PORT_PAGE78_HDMI_ASR1                                                                             0x72
#define _P78_CA_PT_80_PORT_PAGE78_HDMI_DPC_SET0                                                                         0x80
#define _P78_CA_PT_81_PORT_PAGE78_DUMMY0                                                                                0x81
#define _P78_CA_PT_82_PORT_PAGE78_HDMI_DPC_SET2                                                                         0x82
#define _P78_CA_PT_83_PORT_PAGE78_HDMI_DPC_SET3                                                                         0x83
#define _P78_CA_PT_88_PORT_PAGE78_HDMI_DET_4                                                                            0x88
#define _P78_CA_PT_8A_PORT_PAGE78_AUDIO_FREQDET                                                                         0x8A
#define _P78_CA_PT_8B_PORT_PAGE78_AUDIO_FREQ_RESULT                                                                     0x8B
#define _P78_CA_PT_8C_PORT_PAGE78_AUDIO_FREQ_RESULT_M                                                                   0x8C
#define _P78_CA_PT_8D_PORT_PAGE78_AUDIO_FREQ_RESULT_L                                                                   0x8D
#define _P78_CA_PT_8E_PORT_PAGE78_XTAL_DIV                                                                              0x8E
#define _P78_CA_PT_8F_PORT_PAGE78_TH0                                                                                   0x8F
#define _P78_CA_PT_90_PORT_PAGE78_TH1                                                                                   0x90
#define _P78_CA_PT_91_PORT_PAGE78_TH2                                                                                   0x91
#define _P78_CA_PT_92_PORT_PAGE78_TH3                                                                                   0x92
#define _P78_CA_PT_93_PORT_PAGE78_TH4                                                                                   0x93
#define _P78_CA_PT_94_PORT_PAGE78_TH5                                                                                   0x94
#define _P78_CA_PT_95_PORT_PAGE78_PRESET_S_CODE0                                                                        0x95
#define _P78_CA_PT_96_PORT_PAGE78_PRESET_S_CODE1                                                                        0x96
#define _P78_CA_PT_97_PORT_PAGE78_PRESET_S_CODE2                                                                        0x97
#define _P78_CA_PT_98_PORT_PAGE78_PRESET_S2_CODE                                                                        0x98
#define _P78_CA_PT_99_PORT_PAGE78_PRESET_D_CODE_0                                                                       0x99
#define _P78_CA_PT_9A_PORT_PAGE78_PRESET_D_CODE_1                                                                       0x9A
#define _P78_CA_PT_9B_PORT_PAGE78_PRESET_D_CODE_2                                                                       0x9B
#define _P78_CA_PT_9C_PORT_PAGE78_PRESET_D_CODE_3                                                                       0x9C
#define _P78_CA_PT_9D_PORT_PAGE78_PRESET_D_CODE_4                                                                       0x9D
#define _P78_CA_PT_9E_PORT_PAGE78_PRESET_D_CODE_5                                                                       0x9E
#define _P78_CA_PT_9F_PORT_PAGE78_PRESET_AFSM_MOD                                                                       0x9F
#define _P78_CA_PT_A0_PORT_PAGE78_HDMI_AFIFO_SET                                                                        0xA0
#define _P78_CA_PT_A4_PORT_PAGE78_HDMI_PTRSV_2                                                                          0xA4
#define _P78_CA_PT_A5_PORT_PAGE78_HDMI_PTRSV_3                                                                          0xA5
#define _P78_CA_PT_A6_PORT_PAGE78_HDMI_PARSV                                                                            0xA6
#define _P78_CA_PT_A7_PORT_PAGE78_HDMI_GPVS_0                                                                           0xA7
#define _P78_CA_PT_A8_PORT_PAGE78_HDMI_PVSR_3                                                                           0xA8
#define _P78_CA_PT_A9_PORT_PAGE78_HDMI_PVSR_4                                                                           0xA9
#define _P78_CA_PT_AA_PORT_PAGE78_HDMI_PVGCR3                                                                           0xAA
#define _P78_CA_PT_AB_PORT_PAGE78_HDMI_PVGCR4                                                                           0xAB
#define _P78_CA_PT_AE_PORT_PAGE78_DUMMY1                                                                                0xAE
#define _P78_CA_PT_AF_PORT_PAGE78_DUMMY2                                                                                0xAF
#define _P78_CA_PT_B0_PORT_PAGE78_DUMMY3                                                                                0xB0
#define _P78_CA_PT_B2_PORT_PAGE78_DUMMY4                                                                                0xB2
#define _P78_CA_PT_B3_PORT_PAGE78_DUMMY5                                                                                0xB3
#define _P78_CA_PT_B4_PORT_PAGE78_DUMMY6                                                                                0xB4
#define _P78_CA_PT_B5_PORT_PAGE78_HDMI_BED_FUNC_6                                                                       0xB5
#define _P78_CA_PT_B6_PORT_PAGE78_DUMMY7                                                                                0xB6
#define _P78_CA_PT_B7_PORT_PAGE78_DUMMY8                                                                                0xB7


//--------------------------------------------------
// D4 Port Overall HDMI2.1 Legacy Function Video Port Register - New Function (Page 78)
//--------------------------------------------------
#define _P78_CA_PT_C0_PORT_PAGE78_PRESET_NF_CODE_0                                                                      0xC0
#define _P78_CA_PT_C1_PORT_PAGE78_PRESET_NF_CODE_1                                                                      0xC1
#define _P78_CA_PT_C2_PORT_PAGE78_PRESET_NF_CODE_2                                                                      0xC2
#define _P78_CA_PT_C3_PORT_PAGE78_PRESET_NF_CODE_3                                                                      0xC3
#define _P78_CA_PT_C4_PORT_PAGE78_PRESET_NF_CODE_4                                                                      0xC4
#define _P78_CA_PT_C5_PORT_PAGE78_PRESET_NF_CODE_5                                                                      0xC5
#define _P78_CA_PT_C6_PORT_PAGE78_PRESET_NF_CODE_6                                                                      0xC6
#define _P78_CA_PT_C7_PORT_PAGE78_PRESET_NF_CODE_7                                                                      0xC7
#define _P78_CA_PT_C8_PORT_PAGE78_PRESET_NF_CODE_8                                                                      0xC8
#define _P78_CA_PT_CC_PORT_PAGE78_PRESET_S_CODE0                                                                        0xCC
#define _P78_CA_PT_CD_PORT_PAGE78_PRESET_S_CODE1                                                                        0xCD
#define _P78_CA_PT_CE_PORT_PAGE78_PRESET_S_CODE2                                                                        0xCE
#define _P78_CA_PT_CF_PORT_PAGE78_PRESET_S2_CODE                                                                        0xCF
#define _P78_CA_PT_D0_PORT_PAGE78_HDMI_CMCR                                                                             0xD0
#define _P78_CA_PT_D2_PORT_PAGE78_HDMI_DNF_CODE_1                                                                       0xD2
#define _P78_CA_PT_D3_PORT_PAGE78_HDMI_DNF_CODE_2                                                                       0xD3
#define _P78_CA_PT_D4_PORT_PAGE78_HDMI_DNF_CODE_3                                                                       0xD4
#define _P78_CA_PT_D5_PORT_PAGE78_HDMI_SCAPR                                                                            0xD5
#define _P78_CA_PT_D6_PORT_PAGE78_AUD_BDRY_0                                                                            0xD6
#define _P78_CA_PT_D7_PORT_PAGE78_AUD_BDRY_1                                                                            0xD7
#define _P78_CA_PT_D8_PORT_PAGE78_AUD_BDRY_2                                                                            0xD8
#define _P78_CA_PT_D9_PORT_PAGE78_AUD_BDRY_3                                                                            0xD9
#define _P78_CA_PT_DA_PORT_PAGE78_AUD_BDRY_4                                                                            0xDA
#define _P78_CA_PT_DB_PORT_PAGE78_AUD_BDRY_5                                                                            0xDB
#define _P78_CA_PT_DC_PORT_PAGE78_AUD_BDRY_6                                                                            0xDC
#define _P78_CA_PT_DD_PORT_PAGE78_AUD_BDRY_7                                                                            0xDD
#define _P78_CA_PT_DE_PORT_PAGE78_AUD_BDRY_8                                                                            0xDE
#define _P78_CA_PT_DF_PORT_PAGE78_AUD_BDRY_9                                                                            0xDF
#define _P78_CA_PT_E0_PORT_PAGE78_AUD_BDRY_A                                                                            0xE0
#define _P78_CA_PT_E1_PORT_PAGE78_AUD_BDRY_B                                                                            0xE1
#define _P78_CA_PT_E2_PORT_PAGE78_P_SPREAD_0                                                                            0xE2
#define _P78_CA_PT_E3_PORT_PAGE78_P_SPREAD_1                                                                            0xE3
#define _P78_CA_PT_E4_PORT_PAGE78_P_SPREAD_2                                                                            0xE4
#define _P78_CA_PT_E5_PORT_PAGE78_P_SPREAD_3                                                                            0xE5
#define _P78_CA_PT_E6_PORT_PAGE78_NF_MAX                                                                                0xE6
#define _P78_CA_PT_E7_PORT_PAGE78_NF_MIN                                                                                0xE7
#define _P78_CA_PT_E8_PORT_PAGE78_NF_FINAL0                                                                             0xE8
#define _P78_CA_PT_E9_PORT_PAGE78_NF_FINAL1                                                                             0xE9
#define _P78_CA_PT_EA_PORT_PAGE78_NF_FINAL2                                                                             0xEA
#define _P78_CA_PT_EB_PORT_PAGE78_NF_OSEL                                                                               0xEB
#define _P78_CA_PT_EC_PORT_PAGE78_MNDIV                                                                                 0xEC
#define _P78_CA_PT_ED_PORT_PAGE78_NF_CTRL                                                                               0xED


//--------------------------------------------------
// S1 Scaling Down Control Port Register (Page 80)
//--------------------------------------------------
#define _P80_25_PT_00_V_SD_INIT_S1                                                                                      0x00
#define _P80_25_PT_01_V_SD_FACTOR_H_S1                                                                                  0x01
#define _P80_25_PT_02_V_SD_FACTOR_M_S1                                                                                  0x02
#define _P80_25_PT_03_V_SD_FACTOR_L_S1                                                                                  0x03
#define _P80_25_PT_04_H_SD_INIT_S1                                                                                      0x04
#define _P80_25_PT_05_H_SD_FACTOR_H_S1                                                                                  0x05
#define _P80_25_PT_06_H_SD_FACTOR_M_S1                                                                                  0x06
#define _P80_25_PT_07_H_SD_FACTOR_L_S1                                                                                  0x07
#define _P80_25_PT_08_H_SD_ACC_H_S1                                                                                     0x08
#define _P80_25_PT_09_H_SD_ACC_M_S1                                                                                     0x09
#define _P80_25_PT_0A_H_SD_ACC_WIDTH_H_S1                                                                               0x0A
#define _P80_25_PT_0B_H_SD_ACC_WIDTH_L_S1                                                                               0x0B
#define _P80_25_PT_0C_SD_FLAT_WIDTH_H_S1                                                                                0x0C
#define _P80_25_PT_0D_SD_FLAT_WIDTH_L_S1                                                                                0x0D
#define _P80_25_PT_0E_H_SD_ACC_L_S1                                                                                     0x0E
#define _P80_25_PT_36_SD_OUT_WID_M_S1                                                                                   0x36
#define _P80_25_PT_37_SD_OUT_WID_L_S1                                                                                   0x37
#define _P80_25_PT_38_SD_OUT_LEN_M_S1                                                                                   0x38
#define _P80_25_PT_39_SD_OUT_LEN_L_S1                                                                                   0x39
#define _P80_25_PT_3A_SD_OUT_EXTENSION_S1                                                                               0x3A
#define _P80_25_PT_40_V_SD_INIT_M_S1                                                                                    0x40
#define _P80_25_PT_41_V_SD_INIT_L_S1                                                                                    0x41
#define _P80_25_PT_42_V_SD_FACTOR_L1_S1                                                                                 0x42
#define _P80_25_PT_43_H_SD_INIT_M_S1                                                                                    0x43
#define _P80_25_PT_44_H_SD_INIT_L_S1                                                                                    0x44
#define _P80_25_PT_45_H_SD_INIT_H_S1                                                                                    0x45
#define _P80_25_PT_46_EXTRA_DEN_SETTING_S1                                                                              0x46
#define _P80_25_PT_47_EXTRA_DEN_SETTING2_S1                                                                             0x47
#define _P80_25_PT_50_SD_BIST_CTRL0_S1                                                                                  0x50
#define _P80_25_PT_51_SD_BIST_CTRL1_S1                                                                                  0x51
#define _P80_25_PT_52_SD_BIST_CTRL2_S1                                                                                  0x52
#define _P80_25_PT_53_SD_BIST_CTRL3_S1                                                                                  0x53


//--------------------------------------------------
// S1 I Domain Pattern Generator (Page 80)
//--------------------------------------------------
#define _P80_25_PT_10_I_PG_CTRL_0_S1                                                                                    0x10
#define _P80_25_PT_11_I_PG_CTRL_1_S1                                                                                    0x11
#define _P80_25_PT_12_INITIAL_R_L_S1                                                                                    0x12
#define _P80_25_PT_13_INITIAL_G_L_S1                                                                                    0x13
#define _P80_25_PT_14_INITIAL_B_L_S1                                                                                    0x14
#define _P80_25_PT_15_INITIAL_RGB_M_S1                                                                                  0x15
#define _P80_25_PT_16_INITIAL_RGB_H_S1                                                                                  0x16
#define _P80_25_PT_17_PATTERN_RESET_S1                                                                                  0x17


//--------------------------------------------------
// S1 I Domain Pattern Generator Part2 (Page 80)
//--------------------------------------------------
#define _P80_25_PT_62_I_PG_R_CTRL_S1                                                                                    0x62
#define _P80_25_PT_63_I_PG_G_CTRL_S1                                                                                    0x63
#define _P80_25_PT_64_I_PG_B_CTRL_S1                                                                                    0x64
#define _P80_25_PT_65_I_PG_R_INITIAL_S1                                                                                 0x65
#define _P80_25_PT_66_I_PG_G_INITIAL_S1                                                                                 0x66
#define _P80_25_PT_67_I_PG_B_INITIAL_S1                                                                                 0x67
#define _P80_25_PT_68_I_PG_PIXEL_DELTA_H_S1                                                                             0x68
#define _P80_25_PT_69_I_PG_LINE_DELTA_H_S1                                                                              0x69
#define _P80_25_PT_6A_I_PG_PIXEL_STEP_H_S1                                                                              0x6A
#define _P80_25_PT_6B_I_PG_LINE_STEP_H_S1                                                                               0x6B
#define _P80_25_PT_6C_I_PG_DELTA_H_STEP_M_S1                                                                            0x6C
#define _P80_25_PT_6D_I_PG_STEP_L_S1                                                                                    0x6D
#define _P80_25_PT_6E_I_PG_INITIAL_M_STEP_L_S1                                                                          0x6E
#define _P80_25_PT_6F_I_PG_INITIAL_L_CTRL_S1                                                                            0x6F
#define _P80_25_PT_70_I_PG_DELTA_L_S1                                                                                   0x70
#define _P80_25_PT_71_I_PG_STEP_H_EXTEND_S1                                                                             0x71
#define _P80_25_PT_72_I_PG_DDR_TOGGLE_CONTROL_S1                                                                        0x72
#define _P80_25_PT_73_I_PG_DDR_INITIAL_VALUE0_S1                                                                        0x73
#define _P80_25_PT_74_I_PG_DDR_INITIAL_VALUE1_S1                                                                        0x74
#define _P80_25_PT_75_I_PG_DDR_INITIAL_VALUE2_S1                                                                        0x75
#define _P80_25_PT_76_I_PG_DDR_INITIAL_VALUE3_S1                                                                        0x76


//--------------------------------------------------
// R2 Display Format Port Register (Page 80)
//--------------------------------------------------
#define _P80_2B_PT_03_DISPLAY_HOR_BG_STA_H_R2                                                                           0x03
#define _P80_2B_PT_04_DISPLAY_HOR_BG_STA_L_R2                                                                           0x04
#define _P80_2B_PT_05_DISPLAY_HOR_ACT_STA_H_R2_1                                                                        0x05
#define _P80_2B_PT_06_DISPLAY_HOR_ACT_STA_L_R2_1                                                                        0x06
#define _P80_2B_PT_07_DISPLAY_HOR_ACT_END_H_R2_1                                                                        0x07
#define _P80_2B_PT_08_DISPLAY_HOR_ACT_END_L_R2_1                                                                        0x08
#define _P80_2B_PT_09_DISPLAY_HOR_BG_END_H_R2                                                                           0x09
#define _P80_2B_PT_0A_DISPLAY_HOR_BG_END_L_S_R2                                                                         0x0A
#define _P80_2B_PT_0E_DISPLAY_VER_BG_STA_H_S_R2                                                                         0x0E
#define _P80_2B_PT_0F_DISPLAY_VER_BG_STA_L_S_R2                                                                         0x0F
#define _P80_2B_PT_10_DISPLAY_VER_ACT_STA_H_R2_1                                                                        0x10
#define _P80_2B_PT_11_DISPLAY_VER_ACT_STA_L_R2_1                                                                        0x11
#define _P80_2B_PT_12_DISPLAY_VER_ACT_END_H_R2_1                                                                        0x12
#define _P80_2B_PT_13_DISPLAY_VER_ACT_END_L_R2_1                                                                        0x13
#define _P80_2B_PT_14_DISPLAY_VER_BG_END_H_R2                                                                           0x14
#define _P80_2B_PT_15_DISPLAY_VER_BG_END_L_R2                                                                           0x15


//--------------------------------------------------
// R2 Mdomain Control Disp Top Avg Request (Page 80)
//--------------------------------------------------
#define _P80_2B_PT_40_DISP_HOR_REQUEST_FACTOR_H_R2_A1                                                                   0x40
#define _P80_2B_PT_41_DISP_HOR_REQUEST_FACTOR_M_R2_A1                                                                   0x41
#define _P80_2B_PT_42_DISP_HOR_REQUEST_FACTOR_L_R2_A1                                                                   0x42


//--------------------------------------------------
// R2 Buffer Underflow Monitor (Page 80)
//--------------------------------------------------
#define _P80_2B_PT_52_UNDERFLOW_MONITOR_R2_A1_0                                                                         0x52
#define _P80_2B_PT_53_UNDERFLOW_MONITOR_R2_A1_1                                                                         0x53
#define _P80_2B_PT_54_UNDERFLOW_MONITOR_R2_A1_2                                                                         0x54


//--------------------------------------------------
// R2 FIFO Window Port Register (Page 80)
//--------------------------------------------------
#define _P80_31_PT_00_DISPLAY_READ_WID_BSU_H_R2_ACTIVE1                                                                 0x00
#define _P80_31_PT_01_DISPLAY_READ_WID_BSU_L_R2_ACTIVE1                                                                 0x01
#define _P80_31_PT_02_DISPLAY_READ_LEN_BSU_L_R2_ACTIVE1                                                                 0x02
#define _P80_31_PT_03_DISPLAY_READ_WID_LEN_BSU_H_R2_ACTIVE1                                                             0x03


//--------------------------------------------------
// R2 Active1 Scaling Up Function Port Register (Page 80)
//--------------------------------------------------
#define _P80_34_PT_00_HOR_SCALE_FACTOR_H_R2_ACTIVE1                                                                     0x00
#define _P80_34_PT_01_HOR_SCALE_FACTOR_M_R2_ACTIVE1                                                                     0x01
#define _P80_34_PT_02_HOR_SCALE_FACTOR_L_R2_ACTIVE1                                                                     0x02
#define _P80_34_PT_03_VER_SCALE_FACTOR_H_R2_ACTIVE1                                                                     0x03
#define _P80_34_PT_04_VER_SCALE_FACTOR_M_R2_ACTIVE1                                                                     0x04
#define _P80_34_PT_05_VER_SCALE_FACTOR_L_R2_ACTIVE1                                                                     0x05
#define _P80_34_PT_06_HOR_SCALE_FACTOR_SEG1_H_R2_ACTIVE1                                                                0x06
#define _P80_34_PT_07_HOR_SCALE_FACTOR_SEG1_L_R2_ACTIVE1                                                                0x07
#define _P80_34_PT_08_HOR_SCALE_FACTOR_SEG2_H_R2_ACTIVE1                                                                0x08
#define _P80_34_PT_09_HOR_SCALE_FACTOR_SEG2_L_R2_ACTIVE1                                                                0x09
#define _P80_34_PT_0A_HOR_SCALE_FACTOR_SEG3_H_R2_ACTIVE1                                                                0x0A
#define _P80_34_PT_0B_HOR_SCALE_FACTOR_SEG3_L_R2_ACTIVE1                                                                0x0B
#define _P80_34_PT_0C_HOR_SCALE_FACTOR_DELTA1_H_R2_ACTIVE1                                                              0x0C
#define _P80_34_PT_0D_HOR_SCALE_FACTOR_DELTA1_L_R2_ACTIVE1                                                              0x0D
#define _P80_34_PT_0E_HOR_SCALE_FACTOR_DELTA2_H_R2_ACTIVE1                                                              0x0E
#define _P80_34_PT_0F_HOR_SCALE_FACTOR_DELTA2_L_R2_ACTIVE1                                                              0x0F
#define _P80_34_PT_10_HOR_FILTER_COEF_INI_R2_ACTIVE1                                                                    0x10
#define _P80_34_PT_11_VER_FILTER_COEF_INI_R2_ACTIVE1                                                                    0x11
#define _P80_34_PT_14_HOR_FILTER_COEF_INI_M_R2_ACTIVE1                                                                  0x14
#define _P80_34_PT_15_HOR_FILTER_COEF_INI_L_R2_ACTIVE1                                                                  0x15
#define _P80_34_PT_16_VER_FILTER_COEF_INI_M_R2_ACTIVE1                                                                  0x16
#define _P80_34_PT_17_VER_FILTER_COEF_INI_L_R2_ACTIVE1                                                                  0x17
#define _P80_34_PT_18_DUMMY                                                                                             0x18
#define _P80_34_PT_19_SCALE_UP_FOR_LINE_INTERLEAVE_R2_ACTIVE1                                                           0x19
#define _P80_34_PT_1A_BIST_CLK_R2_EVEN                                                                                  0x1A
#define _P80_34_PT_1B_BIST_CTRL_R2_EVEN                                                                                 0x1B
#define _P80_34_PT_1C_BIST_RESULT_R2_EVEN                                                                               0x1C


//--------------------------------------------------
// S1 I-Domain Color Conversion Port Register (Page 80)
//--------------------------------------------------
#define _P80_9D_PT_00_H00_HIGH_BYTE_S1                                                                                  0x00
#define _P80_9D_PT_01_H00_MIDDLE_BYTE_S1                                                                                0x01
#define _P80_9D_PT_02_H01_HIGH_BYTE_S1                                                                                  0x02
#define _P80_9D_PT_03_H01_MIDDLE_BYTE_S1                                                                                0x03
#define _P80_9D_PT_04_H02_HIGH_BYTE_S1                                                                                  0x04
#define _P80_9D_PT_05_H02_MIDDLE_BYTE_S1                                                                                0x05
#define _P80_9D_PT_06_H10_HIGH_BYTE_S1                                                                                  0x06
#define _P80_9D_PT_07_H10_MIDDLE_BYTE_S1                                                                                0x07
#define _P80_9D_PT_08_H11_HIGH_BYTE_S1                                                                                  0x08
#define _P80_9D_PT_09_H11_MIDDLE_BYTE_S1                                                                                0x09
#define _P80_9D_PT_0A_H12_HIGH_BYTE_S1                                                                                  0x0A
#define _P80_9D_PT_0B_H12_MIDDLE_BYTE_S1                                                                                0x0B
#define _P80_9D_PT_0C_H20_HIGH_BYTE_S1                                                                                  0x0C
#define _P80_9D_PT_0D_H20_MIDDLE_BYTE_S1                                                                                0x0D
#define _P80_9D_PT_0E_H21_HIGH_BYTE_S1                                                                                  0x0E
#define _P80_9D_PT_0F_H21_MIDDLE_BYTE_S1                                                                                0x0F
#define _P80_9D_PT_10_H22_HIGH_BYTE_S1                                                                                  0x10
#define _P80_9D_PT_11_H22_MIDDLE_BYTE_S1                                                                                0x11
#define _P80_9D_PT_12_H00_H01_LOW_BYTE_S1                                                                               0x12
#define _P80_9D_PT_13_H02_H10_LOW_BYTE_S1                                                                               0x13
#define _P80_9D_PT_14_H11_H12_LOW_BYTE_S1                                                                               0x14
#define _P80_9D_PT_15_H20_H21_LOW_BYTE_S1                                                                               0x15
#define _P80_9D_PT_16_H22_LOW_BYTE_S1                                                                                   0x16


//--------------------------------------------------
// DP 1.4 Rx0 Audio Channel Status (Page B6)
//--------------------------------------------------
#define _PB6_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _PB6_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _PB6_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _PB6_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _PB6_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _PB6_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _PB6_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _PB6_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _PB6_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _PB6_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _PB6_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _PB6_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _PB6_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _PB6_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _PB6_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _PB6_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _PB6_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _PB6_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _PB6_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _PB6_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _PB6_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _PB6_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _PB6_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _PB6_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _PB6_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _PB6_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _PB6_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _PB6_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _PB6_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _PB6_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _PB6_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _PB6_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _PB6_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _PB6_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _PB6_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _PB6_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _PB6_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _PB6_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _PB6_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _PB6_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _PB6_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _PB6_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _PB6_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _PB6_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _PB6_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _PB6_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _PB6_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _PB6_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _PB6_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _PB6_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _PB6_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _PB6_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// DP 1.4 Rx1 Audio Channel Status (Page B9)
//--------------------------------------------------
#define _PB9_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _PB9_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _PB9_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _PB9_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _PB9_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _PB9_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _PB9_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _PB9_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _PB9_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _PB9_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _PB9_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _PB9_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _PB9_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _PB9_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _PB9_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _PB9_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _PB9_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _PB9_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _PB9_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _PB9_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _PB9_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _PB9_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _PB9_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _PB9_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _PB9_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _PB9_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _PB9_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _PB9_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _PB9_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _PB9_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _PB9_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _PB9_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _PB9_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _PB9_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _PB9_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _PB9_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _PB9_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _PB9_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _PB9_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _PB9_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _PB9_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _PB9_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _PB9_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _PB9_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _PB9_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _PB9_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _PB9_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _PB9_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _PB9_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _PB9_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _PB9_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _PB9_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// DP 1.4 Rx2 Audio Channel Status (Page C7)
//--------------------------------------------------
#define _PC7_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _PC7_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _PC7_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _PC7_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _PC7_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _PC7_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _PC7_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _PC7_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _PC7_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _PC7_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _PC7_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _PC7_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _PC7_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _PC7_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _PC7_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _PC7_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _PC7_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _PC7_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _PC7_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _PC7_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _PC7_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _PC7_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _PC7_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _PC7_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _PC7_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _PC7_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _PC7_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _PC7_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _PC7_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _PC7_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _PC7_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _PC7_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _PC7_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _PC7_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _PC7_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _PC7_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _PC7_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _PC7_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _PC7_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _PC7_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _PC7_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _PC7_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _PC7_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _PC7_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _PC7_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _PC7_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _PC7_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _PC7_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _PC7_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _PC7_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _PC7_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _PC7_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// DP Rx2 Video SEC Data Part2 Meta Sram Port Register (Page D1)
//--------------------------------------------------
#define _PD1_E2_PT_00_META_SRAM_OUT_1                                                                                   0x00
#define _PD1_E2_PT_01_META_SRAM_OUT_2                                                                                   0x01
#define _PD1_E2_PT_02_META_SRAM_OUT_3                                                                                   0x02
#define _PD1_E2_PT_03_META_SRAM_OUT_4                                                                                   0x03
#define _PD1_E2_PT_04_META_SRAM_OUT_5                                                                                   0x04
#define _PD1_E2_PT_05_META_SRAM_OUT_6                                                                                   0x05
#define _PD1_E2_PT_06_META_SRAM_OUT_7                                                                                   0x06
#define _PD1_E2_PT_07_META_SRAM_OUT_8                                                                                   0x07
#define _PD1_E2_PT_08_META_SRAM_OUT_9                                                                                   0x08
#define _PD1_E2_PT_09_META_SRAM_OUT_10                                                                                  0x09
#define _PD1_E2_PT_0A_META_SRAM_OUT_11                                                                                  0x0A
#define _PD1_E2_PT_0B_META_SRAM_OUT_12                                                                                  0x0B
#define _PD1_E2_PT_0C_META_SRAM_OUT_13                                                                                  0x0C
#define _PD1_E2_PT_0D_META_SRAM_OUT_14                                                                                  0x0D
#define _PD1_E2_PT_0E_META_SRAM_OUT_15                                                                                  0x0E
#define _PD1_E2_PT_0F_META_SRAM_OUT_16                                                                                  0x0F
#define _PD1_E2_PT_10_META_SRAM_OUT_17                                                                                  0x10
#define _PD1_E2_PT_11_META_SRAM_OUT_18                                                                                  0x11


//--------------------------------------------------
// DP 2.0 Rx2 Audio Channel Status (Page D4)
//--------------------------------------------------
#define _PD4_AC_PT_00_SPDIF_CS_1                                                                                        0x00
#define _PD4_AC_PT_01_SPDIF_CS_2                                                                                        0x01
#define _PD4_AC_PT_02_SPDIF_CS_3                                                                                        0x02
#define _PD4_AC_PT_03_SPDIF_CS_4                                                                                        0x03
#define _PD4_AC_PT_04_SPDIF_CS_5                                                                                        0x04
#define _PD4_AC_PT_05_SPDIF_CS_6                                                                                        0x05
#define _PD4_AC_PT_06_SPDIF_CS_7                                                                                        0x06
#define _PD4_AC_PT_07_SPDIF_CS_8                                                                                        0x07
#define _PD4_AC_PT_08_SPDIF_CS_9                                                                                        0x08
#define _PD4_AC_PT_09_SPDIF_CS_10                                                                                       0x09
#define _PD4_AC_PT_0A_SPDIF_CS_11                                                                                       0x0A
#define _PD4_AC_PT_0B_SPDIF_CS_12                                                                                       0x0B
#define _PD4_AC_PT_0C_SPDIF_CS_13                                                                                       0x0C
#define _PD4_AC_PT_0D_SPDIF_CS_14                                                                                       0x0D
#define _PD4_AC_PT_0E_SPDIF_CS_15                                                                                       0x0E
#define _PD4_AC_PT_0F_SPDIF_CS_16                                                                                       0x0F
#define _PD4_AC_PT_10_SPDIF_CS_17                                                                                       0x10
#define _PD4_AC_PT_11_SPDIF_CS_18                                                                                       0x11
#define _PD4_AC_PT_12_SPDIF_CS_19                                                                                       0x12
#define _PD4_AC_PT_13_SPDIF_CS_20                                                                                       0x13
#define _PD4_AC_PT_14_SPDIF_CS_21                                                                                       0x14
#define _PD4_AC_PT_15_SPDIF_CS_22                                                                                       0x15
#define _PD4_AC_PT_16_SPDIF_CS_23                                                                                       0x16
#define _PD4_AC_PT_17_SPDIF_CS_24                                                                                       0x17
#define _PD4_AC_PT_1C_DP_AUD_CH_STATUS0                                                                                 0x1C
#define _PD4_AC_PT_1D_DP_AUD_CH_STATUS1                                                                                 0x1D
#define _PD4_AC_PT_1E_DP_AUD_CH_STATUS2                                                                                 0x1E
#define _PD4_AC_PT_1F_DP_AUD_CH_STATUS3                                                                                 0x1F
#define _PD4_AC_PT_20_DP_AUD_CH_STATUS4                                                                                 0x20
#define _PD4_AC_PT_21_DP_AUD_CH_STATUS5                                                                                 0x21
#define _PD4_AC_PT_22_DP_AUD_CH_STATUS6                                                                                 0x22
#define _PD4_AC_PT_23_DP_AUD_CH_STATUS7                                                                                 0x23
#define _PD4_AC_PT_24_DP_AUD_CH_STATUS8                                                                                 0x24
#define _PD4_AC_PT_25_DP_AUD_CH_STATUS9                                                                                 0x25
#define _PD4_AC_PT_26_DP_AUD_CH_STATUS10                                                                                0x26
#define _PD4_AC_PT_27_DP_AUD_CH_STATUS11                                                                                0x27
#define _PD4_AC_PT_28_DP_AUD_CH_STATUS12                                                                                0x28
#define _PD4_AC_PT_29_DP_AUD_CH_STATUS13                                                                                0x29
#define _PD4_AC_PT_2A_DP_AUD_CH_STATUS14                                                                                0x2A
#define _PD4_AC_PT_2B_DP_AUD_CH_STATUS15                                                                                0x2B
#define _PD4_AC_PT_2C_DP_AUD_CH_STATUS16                                                                                0x2C
#define _PD4_AC_PT_2D_DP_AUD_CH_STATUS17                                                                                0x2D
#define _PD4_AC_PT_2E_DP_AUD_CH_STATUS18                                                                                0x2E
#define _PD4_AC_PT_2F_DP_AUD_CH_STATUS19                                                                                0x2F
#define _PD4_AC_PT_30_DP_AUD_CH_STATUS20                                                                                0x30
#define _PD4_AC_PT_31_DP_AUD_CH_STATUS21                                                                                0x31
#define _PD4_AC_PT_32_DP_AUD_CH_STATUS22                                                                                0x32
#define _PD4_AC_PT_33_DP_AUD_CH_STATUS23                                                                                0x33
#define _PD4_AC_PT_34_DP_AUD_CH12_CS                                                                                    0x34
#define _PD4_AC_PT_35_DP_AUD_CH34_CS                                                                                    0x35
#define _PD4_AC_PT_36_DP_AUD_CH56_CS                                                                                    0x36
#define _PD4_AC_PT_37_DP_AUD_CH78_CS                                                                                    0x37


//--------------------------------------------------
// USB 2.0 EHCI Host Controller (Page DF)
//--------------------------------------------------
#define _PDF_04_PT_000_EHCI_CAP_LENGTH                                                                                  0x0000
#define _PDF_04_PT_000_EHCI_CAP_RSV                                                                                     0x0001
#define _PDF_04_PT_000_EHCI_HCI_VERSION_0                                                                               0x0002
#define _PDF_04_PT_000_EHCI_HCI_VERSION_1                                                                               0x0003
#define _PDF_04_PT_004_EHCI_HCS_PARAMS_0                                                                                0x0040
#define _PDF_04_PT_004_EHCI_HCS_PARAMS_1                                                                                0x0041
#define _PDF_04_PT_004_EHCI_HCS_PARAMS_2                                                                                0x0042
#define _PDF_04_PT_004_EHCI_HCS_PARAMS_3                                                                                0x0043
#define _PDF_04_PT_008_EHCI_HCC_PARAMS_0                                                                                0x0080
#define _PDF_04_PT_008_EHCI_HCC_PARAMS_1                                                                                0x0081
#define _PDF_04_PT_008_EHCI_HCC_PARAMS_2                                                                                0x0082
#define _PDF_04_PT_008_EHCI_HCC_PARAMS_3                                                                                0x0083
#define _PDF_04_PT_00C_EHCI_HCSP_PORTROUTE_0                                                                            0x00C0
#define _PDF_04_PT_00C_EHCI_HCSP_PORTROUTE_1                                                                            0x00C1
#define _PDF_04_PT_00C_EHCI_HCSP_PORTROUTE_2                                                                            0x00C2
#define _PDF_04_PT_00C_EHCI_HCSP_PORTROUTE_3                                                                            0x00C3
#define _PDF_04_PT_010_EHCI_USB_CMD_0                                                                                   0x0100
#define _PDF_04_PT_010_EHCI_USB_CMD_1                                                                                   0x0101
#define _PDF_04_PT_010_EHCI_USB_CMD_2                                                                                   0x0102
#define _PDF_04_PT_010_EHCI_USB_CMD_3                                                                                   0x0103
#define _PDF_04_PT_014_EHCI_USB_STS_0                                                                                   0x0140
#define _PDF_04_PT_014_EHCI_USB_STS_1                                                                                   0x0141
#define _PDF_04_PT_014_EHCI_USB_STS_2                                                                                   0x0142
#define _PDF_04_PT_014_EHCI_USB_STS_3                                                                                   0x0143
#define _PDF_04_PT_018_EHCI_USB_INTR_0                                                                                  0x0180
#define _PDF_04_PT_018_EHCI_USB_INTR_1                                                                                  0x0181
#define _PDF_04_PT_018_EHCI_USB_INTR_2                                                                                  0x0182
#define _PDF_04_PT_018_EHCI_USB_INTR_3                                                                                  0x0183
#define _PDF_04_PT_01C_EHCI_FRINDEX_0                                                                                   0x01C0
#define _PDF_04_PT_01C_EHCI_FRINDEX_1                                                                                   0x01C1
#define _PDF_04_PT_01C_EHCI_FRINDEX_2                                                                                   0x01C2
#define _PDF_04_PT_01C_EHCI_FRINDEX_3                                                                                   0x01C3
#define _PDF_04_PT_020_EHCI_CTRLDS_SEGMENT_0                                                                            0x0200
#define _PDF_04_PT_020_EHCI_CTRLDS_SEGMENT_1                                                                            0x0201
#define _PDF_04_PT_020_EHCI_CTRLDS_SEGMENT_2                                                                            0x0202
#define _PDF_04_PT_020_EHCI_CTRLDS_SEGMENT_3                                                                            0x0203
#define _PDF_04_PT_024_EHCI_PERIODIC_LIST_BASE_0                                                                        0x0240
#define _PDF_04_PT_024_EHCI_PERIODIC_LIST_BASE_1                                                                        0x0241
#define _PDF_04_PT_024_EHCI_PERIODIC_LIST_BASE_2                                                                        0x0242
#define _PDF_04_PT_024_EHCI_PERIODIC_LIST_BASE_3                                                                        0x0243
#define _PDF_04_PT_028_EHCI_ASYNC_LIST_ADDR_0                                                                           0x0280
#define _PDF_04_PT_028_EHCI_ASYNC_LIST_ADDR_1                                                                           0x0281
#define _PDF_04_PT_028_EHCI_ASYNC_LIST_ADDR_2                                                                           0x0282
#define _PDF_04_PT_028_EHCI_ASYNC_LIST_ADDR_3                                                                           0x0283
#define _PDF_04_PT_050_EHCI_CONFIG_FLAG_0                                                                               0x0500
#define _PDF_04_PT_050_EHCI_CONFIG_FLAG_1                                                                               0x0501
#define _PDF_04_PT_050_EHCI_CONFIG_FLAG_2                                                                               0x0502
#define _PDF_04_PT_050_EHCI_CONFIG_FLAG_3                                                                               0x0503
#define _PDF_04_PT_054_EHCI_PORTSC_0                                                                                    0x0540
#define _PDF_04_PT_054_EHCI_PORTSC_1                                                                                    0x0541
#define _PDF_04_PT_054_EHCI_PORTSC_2                                                                                    0x0542
#define _PDF_04_PT_054_EHCI_PORTSC_3                                                                                    0x0543
#define _PDF_04_PT_090_EHCI_INSNREG00_0                                                                                 0x0900
#define _PDF_04_PT_090_EHCI_INSNREG00_1                                                                                 0x0901
#define _PDF_04_PT_090_EHCI_INSNREG00_2                                                                                 0x0902
#define _PDF_04_PT_090_EHCI_INSNREG00_3                                                                                 0x0903
#define _PDF_04_PT_094_EHCI_INSNREG01_0                                                                                 0x0940
#define _PDF_04_PT_094_EHCI_INSNREG01_1                                                                                 0x0941
#define _PDF_04_PT_094_EHCI_INSNREG01_2                                                                                 0x0942
#define _PDF_04_PT_094_EHCI_INSNREG01_3                                                                                 0x0943
#define _PDF_04_PT_098_EHCI_INSNREG02_0                                                                                 0x0980
#define _PDF_04_PT_098_EHCI_INSNREG02_1                                                                                 0x0981
#define _PDF_04_PT_098_EHCI_INSNREG02_2                                                                                 0x0982
#define _PDF_04_PT_098_EHCI_INSNREG02_3                                                                                 0x0983
#define _PDF_04_PT_09C_EHCI_INSNREG03_0                                                                                 0x09C0
#define _PDF_04_PT_09C_EHCI_INSNREG03_1                                                                                 0x09C1
#define _PDF_04_PT_09C_EHCI_INSNREG03_2                                                                                 0x09C2
#define _PDF_04_PT_09C_EHCI_INSNREG03_3                                                                                 0x09C3
#define _PDF_04_PT_0A0_EHCI_INSNREG04_0                                                                                 0x0A00
#define _PDF_04_PT_0A0_EHCI_INSNREG04_1                                                                                 0x0A01
#define _PDF_04_PT_0A0_EHCI_INSNREG04_2                                                                                 0x0A02
#define _PDF_04_PT_0A0_EHCI_INSNREG04_3                                                                                 0x0A03
#define _PDF_04_PT_0A4_EHCI_INSNREG05_0                                                                                 0x0A40
#define _PDF_04_PT_0A4_EHCI_INSNREG05_1                                                                                 0x0A41
#define _PDF_04_PT_0A4_EHCI_INSNREG05_2                                                                                 0x0A42
#define _PDF_04_PT_0A4_EHCI_INSNREG05_3                                                                                 0x0A43
#define _PDF_04_PT_0A8_EHCI_INSNREG06_0                                                                                 0x0A80
#define _PDF_04_PT_0A8_EHCI_INSNREG06_1                                                                                 0x0A81
#define _PDF_04_PT_0A8_EHCI_INSNREG06_2                                                                                 0x0A82
#define _PDF_04_PT_0A8_EHCI_INSNREG06_3                                                                                 0x0A83
#define _PDF_04_PT_0AC_EHCI_INSNREG07_0                                                                                 0x0AC0
#define _PDF_04_PT_0AC_EHCI_INSNREG07_1                                                                                 0x0AC1
#define _PDF_04_PT_0AC_EHCI_INSNREG07_2                                                                                 0x0AC2
#define _PDF_04_PT_0AC_EHCI_INSNREG07_3                                                                                 0x0AC3


//--------------------------------------------------
// USB OHCI Host Controller (Page DF)
//--------------------------------------------------
#define _PDF_04_PT_100_OHCI_HCREVISION_0                                                                                0x1000
#define _PDF_04_PT_100_OHCI_HCREVISION_1                                                                                0x1001
#define _PDF_04_PT_100_OHCI_HCREVISION_2                                                                                0x1002
#define _PDF_04_PT_100_OHCI_HCREVISION_3                                                                                0x1003
#define _PDF_04_PT_104_OHCI_HCCONTROL_0                                                                                 0x1040
#define _PDF_04_PT_104_OHCI_HCCONTROL_1                                                                                 0x1041
#define _PDF_04_PT_104_OHCI_HCCONTROL_2                                                                                 0x1042
#define _PDF_04_PT_104_OHCI_HCCONTROL_3                                                                                 0x1043
#define _PDF_04_PT_108_OHCI_HCCOMMAND_STS_0                                                                             0x1080
#define _PDF_04_PT_108_OHCI_HCCOMMAND_STS_1                                                                             0x1081
#define _PDF_04_PT_108_OHCI_HCCOMMAND_STS_2                                                                             0x1082
#define _PDF_04_PT_108_OHCI_HCCOMMAND_STS_3                                                                             0x1083
#define _PDF_04_PT_10C_OHCI_HCINTERRUPT_STS_0                                                                           0x10C0
#define _PDF_04_PT_10C_OHCI_HCINTERRUPT_STS_1                                                                           0x10C1
#define _PDF_04_PT_10C_OHCI_HCINTERRUPT_STS_2                                                                           0x10C2
#define _PDF_04_PT_10C_OHCI_HCINTERRUPT_STS_3                                                                           0x10C3
#define _PDF_04_PT_110_OHCI_HCINTERRUPT_EN_0                                                                            0x1100
#define _PDF_04_PT_110_OHCI_HCINTERRUPT_EN_1                                                                            0x1101
#define _PDF_04_PT_110_OHCI_HCINTERRUPT_EN_2                                                                            0x1102
#define _PDF_04_PT_110_OHCI_HCINTERRUPT_EN_3                                                                            0x1103
#define _PDF_04_PT_114_OHCI_HCINTERRUPT_DIS_0                                                                           0x1140
#define _PDF_04_PT_114_OHCI_HCINTERRUPT_DIS_1                                                                           0x1141
#define _PDF_04_PT_114_OHCI_HCINTERRUPT_DIS_2                                                                           0x1142
#define _PDF_04_PT_114_OHCI_HCINTERRUPT_DIS_3                                                                           0x1143
#define _PDF_04_PT_118_OHCI_HCCA_0                                                                                      0x1180
#define _PDF_04_PT_118_OHCI_HCCA_1                                                                                      0x1181
#define _PDF_04_PT_118_OHCI_HCCA_2                                                                                      0x1182
#define _PDF_04_PT_118_OHCI_HCCA_3                                                                                      0x1183
#define _PDF_04_PT_11C_OHCI_HCPERIODCURR_ED_0                                                                           0x11C0
#define _PDF_04_PT_11C_OHCI_HCPERIODCURR_ED_1                                                                           0x11C1
#define _PDF_04_PT_11C_OHCI_HCPERIODCURR_ED_2                                                                           0x11C2
#define _PDF_04_PT_11C_OHCI_HCPERIODCURR_ED_3                                                                           0x11C3
#define _PDF_04_PT_120_OHCI_HCCONTROLHEAD_ED_0                                                                          0x1200
#define _PDF_04_PT_120_OHCI_HCCONTROLHEAD_ED_1                                                                          0x1201
#define _PDF_04_PT_120_OHCI_HCCONTROLHEAD_ED_2                                                                          0x1202
#define _PDF_04_PT_120_OHCI_HCCONTROLHEAD_ED_3                                                                          0x1203
#define _PDF_04_PT_124_OHCI_HCCONTROLCURR_ED_0                                                                          0x1240
#define _PDF_04_PT_124_OHCI_HCCONTROLCURR_ED_1                                                                          0x1241
#define _PDF_04_PT_124_OHCI_HCCONTROLCURR_ED_2                                                                          0x1242
#define _PDF_04_PT_124_OHCI_HCCONTROLCURR_ED_3                                                                          0x1243
#define _PDF_04_PT_128_OHCI_HCBULK_ED_0                                                                                 0x1280
#define _PDF_04_PT_128_OHCI_HCBULK_ED_1                                                                                 0x1281
#define _PDF_04_PT_128_OHCI_HCBULK_ED_2                                                                                 0x1282
#define _PDF_04_PT_128_OHCI_HCBULK_ED_3                                                                                 0x1283
#define _PDF_04_PT_12C_OHCI_HCBULKCURR_ED_0                                                                             0x12C0
#define _PDF_04_PT_12C_OHCI_HCBULKCURR_ED_1                                                                             0x12C1
#define _PDF_04_PT_12C_OHCI_HCBULKCURR_ED_2                                                                             0x12C2
#define _PDF_04_PT_12C_OHCI_HCBULKCURR_ED_3                                                                             0x12C3
#define _PDF_04_PT_130_OHCI_HCDONEHEAD_0                                                                                0x1300
#define _PDF_04_PT_130_OHCI_HCDONEHEAD_1                                                                                0x1301
#define _PDF_04_PT_130_OHCI_HCDONEHEAD_2                                                                                0x1302
#define _PDF_04_PT_130_OHCI_HCDONEHEAD_3                                                                                0x1303
#define _PDF_04_PT_134_OHCI_HCFMINTERVAL_0                                                                              0x1340
#define _PDF_04_PT_134_OHCI_HCFMINTERVAL_1                                                                              0x1341
#define _PDF_04_PT_134_OHCI_HCFMINTERVAL_2                                                                              0x1342
#define _PDF_04_PT_134_OHCI_HCFMINTERVAL_3                                                                              0x1343
#define _PDF_04_PT_138_OHCI_HCFMREMAINING_0                                                                             0x1380
#define _PDF_04_PT_138_OHCI_HCFMREMAINING_1                                                                             0x1381
#define _PDF_04_PT_138_OHCI_HCFMREMAINING_2                                                                             0x1382
#define _PDF_04_PT_138_OHCI_HCFMREMAINING_3                                                                             0x1383
#define _PDF_04_PT_13C_OHCI_HCFMNUMBER_0                                                                                0x13C0
#define _PDF_04_PT_13C_OHCI_HCFMNUMBER_1                                                                                0x13C1
#define _PDF_04_PT_13C_OHCI_HCFMNUMBER_2                                                                                0x13C2
#define _PDF_04_PT_13C_OHCI_HCFMNUMBER_3                                                                                0x13C3
#define _PDF_04_PT_140_OHCI_HCPERIODICSTART_0                                                                           0x1400
#define _PDF_04_PT_140_OHCI_HCPERIODICSTART_1                                                                           0x1401
#define _PDF_04_PT_140_OHCI_HCPERIODICSTART_2                                                                           0x1402
#define _PDF_04_PT_140_OHCI_HCPERIODICSTART_3                                                                           0x1403
#define _PDF_04_PT_144_OHCI_HCLSTHRESHOLD_0                                                                             0x1440
#define _PDF_04_PT_144_OHCI_HCLSTHRESHOLD_1                                                                             0x1441
#define _PDF_04_PT_144_OHCI_HCLSTHRESHOLD_2                                                                             0x1442
#define _PDF_04_PT_144_OHCI_HCLSTHRESHOLD_3                                                                             0x1443
#define _PDF_04_PT_148_OHCI_HCRHDESCRIPTORA_0                                                                           0x1480
#define _PDF_04_PT_148_OHCI_HCRHDESCRIPTORA_1                                                                           0x1481
#define _PDF_04_PT_148_OHCI_HCRHDESCRIPTORA_2                                                                           0x1482
#define _PDF_04_PT_148_OHCI_HCRHDESCRIPTORA_3                                                                           0x1483
#define _PDF_04_PT_14C_OHCI_HCRHDESCRIPTORB_0                                                                           0x14C0
#define _PDF_04_PT_14C_OHCI_HCRHDESCRIPTORB_1                                                                           0x14C1
#define _PDF_04_PT_14C_OHCI_HCRHDESCRIPTORB_2                                                                           0x14C2
#define _PDF_04_PT_14C_OHCI_HCRHDESCRIPTORB_3                                                                           0x14C3
#define _PDF_04_PT_150_OHCI_HCRHSTATUS_0                                                                                0x1500
#define _PDF_04_PT_150_OHCI_HCRHSTATUS_1                                                                                0x1501
#define _PDF_04_PT_150_OHCI_HCRHSTATUS_2                                                                                0x1502
#define _PDF_04_PT_150_OHCI_HCRHSTATUS_3                                                                                0x1503
#define _PDF_04_PT_154_OHCI_HCRHPORTSTATUS_0                                                                            0x1540
#define _PDF_04_PT_154_OHCI_HCRHPORTSTATUS_1                                                                            0x1541
#define _PDF_04_PT_154_OHCI_HCRHPORTSTATUS_2                                                                            0x1542
#define _PDF_04_PT_154_OHCI_HCRHPORTSTATUS_3                                                                            0x1543
#define _PDF_04_PT_198_OHCI_INSNREG06_0                                                                                 0x1980
#define _PDF_04_PT_198_OHCI_INSNREG06_1                                                                                 0x1981
#define _PDF_04_PT_198_OHCI_INSNREG06_2                                                                                 0x1982
#define _PDF_04_PT_198_OHCI_INSNREG06_3                                                                                 0x1983
#define _PDF_04_PT_19C_OHCI_INSNREG07_0                                                                                 0x19C0
#define _PDF_04_PT_19C_OHCI_INSNREG07_1                                                                                 0x19C1
#define _PDF_04_PT_19C_OHCI_INSNREG07_2                                                                                 0x19C2
#define _PDF_04_PT_19C_OHCI_INSNREG07_3                                                                                 0x19C3


//--------------------------------------------------
// USB2_PHY_HOST Part0 (Page DF)
//--------------------------------------------------
#define _PDF_62_PT_E0_USB_PHY_CTR_REG_00                                                                                0x00E0
#define _PDF_62_PT_E1_USB_PHY_CTR_REG_01                                                                                0x00E1
#define _PDF_62_PT_E2_USB_PHY_CTR_REG_02                                                                                0x00E2
#define _PDF_62_PT_E3_USB_PHY_CTR_REG_03                                                                                0x00E3
#define _PDF_62_PT_E4_USB_PHY_CTR_REG_04                                                                                0x00E4
#define _PDF_62_PT_E5_USB_PHY_CTR_REG_05                                                                                0x00E5
#define _PDF_62_PT_E6_USB_PHY_CTR_REG_06                                                                                0x00E6
#define _PDF_62_PT_E7_USB_PHY_CTR_REG_07                                                                                0x00E7
#define _PDF_62_PT_F0_USB_PHY_CTR_REG_08                                                                                0x00F0
#define _PDF_62_PT_F1_USB_PHY_CTR_REG_09                                                                                0x00F1
#define _PDF_62_PT_F2_USB_PHY_CTR_REG_0A                                                                                0x00F2
#define _PDF_62_PT_F3_USB_PHY_CTR_REG_0B                                                                                0x00F3
#define _PDF_62_PT_F4_USB_PHY_CTR_REG_0C                                                                                0x00F4
#define _PDF_62_PT_F5_USB_PHY_CTR_REG_0D                                                                                0x00F5
#define _PDF_62_PT_F6_USB_PHY_CTR_REG_0E                                                                                0x00F6
#define _PDF_62_PT_F7_USB_PHY_CTR_REG_0F                                                                                0x00F7


//--------------------------------------------------
// USB2_PHY_HOST Part1 (Page DF)
//--------------------------------------------------
#define _PDF_62_PT_E0_USB_PHY_CTR_REG_10                                                                                0x01E0
#define _PDF_62_PT_E1_USB_PHY_CTR_REG_11                                                                                0x01E1
#define _PDF_62_PT_E2_USB_PHY_CTR_REG_12                                                                                0x01E2
#define _PDF_62_PT_E3_USB_PHY_CTR_REG_13                                                                                0x01E3
#define _PDF_62_PT_E5_USB_PHY_CTR_REG_15                                                                                0x01E5
#define _PDF_62_PT_E6_USB_PHY_CTR_REG_16                                                                                0x01E6
#define _PDF_62_PT_E7_USB_PHY_CTR_REG_17                                                                                0x01E7
#define _PDF_62_PT_F6_USB_PHY_CTR_REG_1E                                                                                0x01F6
#define _PDF_62_PT_F7_USB_PHY_CTR_REG_1F                                                                                0x01F7


//--------------------------------------------------
// USB2_PHY_HOST Part2 (Page DF)
//--------------------------------------------------
#define _PDF_62_PT_E0_USB_PHY_CTR_REG_20                                                                                0x02E0
#define _PDF_62_PT_E1_USB_PHY_CTR_REG_21                                                                                0x02E1
#define _PDF_62_PT_E2_USB_PHY_CTR_REG_22                                                                                0x02E2
#define _PDF_62_PT_E3_USB_PHY_CTR_REG_23                                                                                0x02E3
#define _PDF_62_PT_E7_USB_PHY_CTR_REG_27                                                                                0x02E7


//--------------------------------------------------
// eARC Tx SPDIF In CS Table Port Register (Page E5)
//--------------------------------------------------
#define _PE5_12_PT_00_SPDIF_IN_CH_STATUS_BYTE_0                                                                         0x00
#define _PE5_12_PT_01_SPDIF_IN_CH_STATUS_BYTE_1                                                                         0x01
#define _PE5_12_PT_02_SPDIF_IN_CH_STATUS_BYTE_2                                                                         0x02
#define _PE5_12_PT_03_SPDIF_IN_CH_STATUS_BYTE_3                                                                         0x03
#define _PE5_12_PT_04_SPDIF_IN_CH_STATUS_BYTE_4                                                                         0x04
#define _PE5_12_PT_05_SPDIF_IN_CH_STATUS_BYTE_5                                                                         0x05
#define _PE5_12_PT_06_SPDIF_IN_CH_STATUS_BYTE_6                                                                         0x06
#define _PE5_12_PT_07_SPDIF_IN_CH_STATUS_BYTE_7                                                                         0x07
#define _PE5_12_PT_08_SPDIF_IN_CH_STATUS_BYTE_8                                                                         0x08
#define _PE5_12_PT_09_SPDIF_IN_CH_STATUS_BYTE_9                                                                         0x09
#define _PE5_12_PT_0A_SPDIF_IN_CH_STATUS_BYTE_10                                                                        0x0A
#define _PE5_12_PT_0B_SPDIF_IN_CH_STATUS_BYTE_11                                                                        0x0B
#define _PE5_12_PT_0C_SPDIF_IN_CH_STATUS_BYTE_12                                                                        0x0C
#define _PE5_12_PT_0D_SPDIF_IN_CH_STATUS_BYTE_13                                                                        0x0D
#define _PE5_12_PT_0E_SPDIF_IN_CH_STATUS_BYTE_14                                                                        0x0E
#define _PE5_12_PT_0F_SPDIF_IN_CH_STATUS_BYTE_15                                                                        0x0F
#define _PE5_12_PT_10_SPDIF_IN_CH_STATUS_BYTE_16                                                                        0x10
#define _PE5_12_PT_11_SPDIF_IN_CH_STATUS_BYTE_17                                                                        0x11
#define _PE5_12_PT_12_SPDIF_IN_CH_STATUS_BYTE_18                                                                        0x12
#define _PE5_12_PT_13_SPDIF_IN_CH_STATUS_BYTE_19                                                                        0x13
#define _PE5_12_PT_14_SPDIF_IN_CH_STATUS_BYTE_20                                                                        0x14
#define _PE5_12_PT_15_SPDIF_IN_CH_STATUS_BYTE_21                                                                        0x15
#define _PE5_12_PT_16_SPDIF_IN_CH_STATUS_BYTE_22                                                                        0x16
#define _PE5_12_PT_17_SPDIF_IN_CH_STATUS_BYTE_23                                                                        0x17
#define _PE5_12_PT_18_SPDIF_IN_OHTER_CH_STATUS_BIT_23_20                                                                0x18


//--------------------------------------------------
// eARC Tx CS Regen Table Port Register (Page E5)
//--------------------------------------------------
#define _PE5_27_PT_00_CH_STATUS_REGEN_BYTE_0                                                                            0x00
#define _PE5_27_PT_01_CH_STATUS_REGEN_BYTE_1                                                                            0x01
#define _PE5_27_PT_02_CH_STATUS_REGEN_BYTE_2                                                                            0x02
#define _PE5_27_PT_03_CH_STATUS_REGEN_BYTE_3                                                                            0x03
#define _PE5_27_PT_04_CH_STATUS_REGEN_BYTE_4                                                                            0x04
#define _PE5_27_PT_05_CH_STATUS_REGEN_BYTE_5                                                                            0x05
#define _PE5_27_PT_06_CH_STATUS_REGEN_BYTE_6                                                                            0x06
#define _PE5_27_PT_07_CH_STATUS_REGEN_BYTE_7                                                                            0x07
#define _PE5_27_PT_08_CH_STATUS_REGEN_BYTE_8                                                                            0x08
#define _PE5_27_PT_09_CH_STATUS_REGEN_BYTE_9                                                                            0x09
#define _PE5_27_PT_0A_CH_STATUS_REGEN_BYTE_10                                                                           0x0A
#define _PE5_27_PT_0B_CH_STATUS_REGEN_BYTE_11                                                                           0x0B
#define _PE5_27_PT_0C_CH_STATUS_REGEN_BYTE_12                                                                           0x0C
#define _PE5_27_PT_0D_CH_STATUS_REGEN_BYTE_13                                                                           0x0D
#define _PE5_27_PT_0E_CH_STATUS_REGEN_BYTE_14                                                                           0x0E
#define _PE5_27_PT_0F_CH_STATUS_REGEN_BYTE_15                                                                           0x0F
#define _PE5_27_PT_10_CH_STATUS_REGEN_BYTE_16                                                                           0x10
#define _PE5_27_PT_11_CH_STATUS_REGEN_BYTE_17                                                                           0x11
#define _PE5_27_PT_12_CH_STATUS_REGEN_BYTE_18                                                                           0x12
#define _PE5_27_PT_13_CH_STATUS_REGEN_BYTE_19                                                                           0x13
#define _PE5_27_PT_14_CH_STATUS_REGEN_BYTE_20                                                                           0x14
#define _PE5_27_PT_15_CH_STATUS_REGEN_BYTE_21                                                                           0x15
#define _PE5_27_PT_16_CH_STATUS_REGEN_BYTE_22                                                                           0x16
#define _PE5_27_PT_17_CH_STATUS_REGEN_BYTE_23                                                                           0x17
#define _PE5_27_PT_18_CH_STATUS_REGEN_R_CH_BIT_23_20                                                                    0x18


//--------------------------------------------------
// eARC Tx U Bit Regen Table0 Port Register (Page E5)
//--------------------------------------------------
#define _PE5_2B_PT_00_PORT_PAGEE5_U_BIT_TABLE0_BYTE_0                                                                   0x00
#define _PE5_2B_PT_01_PORT_PAGEE5_U_BIT_TABLE0_BYTE_1                                                                   0x01
#define _PE5_2B_PT_02_PORT_PAGEE5_U_BIT_TABLE0_BYTE_2                                                                   0x02
#define _PE5_2B_PT_03_PORT_PAGEE5_U_BIT_TABLE0_BYTE_3                                                                   0x03
#define _PE5_2B_PT_04_PORT_PAGEE5_U_BIT_TABLE0_BYTE_4                                                                   0x04
#define _PE5_2B_PT_05_PORT_PAGEE5_U_BIT_TABLE0_BYTE_5                                                                   0x05
#define _PE5_2B_PT_06_PORT_PAGEE5_U_BIT_TABLE0_BYTE_6                                                                   0x06
#define _PE5_2B_PT_07_PORT_PAGEE5_U_BIT_TABLE0_BYTE_7                                                                   0x07
#define _PE5_2B_PT_08_PORT_PAGEE5_U_BIT_TABLE0_BYTE_8                                                                   0x08
#define _PE5_2B_PT_09_PORT_PAGEE5_U_BIT_TABLE0_BYTE_9                                                                   0x09
#define _PE5_2B_PT_0A_PORT_PAGEE5_U_BIT_TABLE0_BYTE_10                                                                  0x0A
#define _PE5_2B_PT_0B_PORT_PAGEE5_U_BIT_TABLE0_BYTE_11                                                                  0x0B
#define _PE5_2B_PT_0C_PORT_PAGEE5_U_BIT_TABLE0_BYTE_12                                                                  0x0C
#define _PE5_2B_PT_0D_PORT_PAGEE5_U_BIT_TABLE0_BYTE_13                                                                  0x0D
#define _PE5_2B_PT_0E_PORT_PAGEE5_U_BIT_TABLE0_BYTE_14                                                                  0x0E
#define _PE5_2B_PT_0F_PORT_PAGEE5_U_BIT_TABLE0_BYTE_15                                                                  0x0F
#define _PE5_2B_PT_10_PORT_PAGEE5_U_BIT_TABLE0_BYTE_16                                                                  0x10
#define _PE5_2B_PT_11_PORT_PAGEE5_U_BIT_TABLE0_BYTE_17                                                                  0x11
#define _PE5_2B_PT_12_PORT_PAGEE5_U_BIT_TABLE0_BYTE_18                                                                  0x12
#define _PE5_2B_PT_13_PORT_PAGEE5_U_BIT_TABLE0_BYTE_19                                                                  0x13
#define _PE5_2B_PT_14_PORT_PAGEE5_U_BIT_TABLE0_BYTE_20                                                                  0x14
#define _PE5_2B_PT_15_PORT_PAGEE5_U_BIT_TABLE0_BYTE_21                                                                  0x15
#define _PE5_2B_PT_16_PORT_PAGEE5_U_BIT_TABLE0_BYTE_22                                                                  0x16
#define _PE5_2B_PT_17_PORT_PAGEE5_U_BIT_TABLE0_BYTE_23                                                                  0x17
#define _PE5_2B_PT_18_PORT_PAGEE5_U_BIT_TABLE0_BYTE_24                                                                  0x18
#define _PE5_2B_PT_19_PORT_PAGEE5_U_BIT_TABLE0_BYTE_25                                                                  0x19
#define _PE5_2B_PT_1A_PORT_PAGEE5_U_BIT_TABLE0_BYTE_26                                                                  0x1A
#define _PE5_2B_PT_1B_PORT_PAGEE5_U_BIT_TABLE0_BYTE_27                                                                  0x1B
#define _PE5_2B_PT_1C_PORT_PAGEE5_U_BIT_TABLE0_BYTE_28                                                                  0x1C
#define _PE5_2B_PT_1D_PORT_PAGEE5_U_BIT_TABLE0_BYTE_29                                                                  0x1D
#define _PE5_2B_PT_1E_PORT_PAGEE5_U_BIT_TABLE0_BYTE_30                                                                  0x1E
#define _PE5_2B_PT_1F_PORT_PAGEE5_U_BIT_TABLE0_BYTE_31                                                                  0x1F
#define _PE5_2B_PT_20_PORT_PAGEE5_U_BIT_TABLE0_BYTE_32                                                                  0x20
#define _PE5_2B_PT_21_PORT_PAGEE5_U_BIT_TABLE0_BYTE_33                                                                  0x21
#define _PE5_2B_PT_22_PORT_PAGEE5_U_BIT_TABLE0_BYTE_34                                                                  0x22
#define _PE5_2B_PT_23_PORT_PAGEE5_U_BIT_TABLE0_BYTE_35                                                                  0x23
#define _PE5_2B_PT_24_PORT_PAGEE5_U_BIT_TABLE0_BYTE_36                                                                  0x24
#define _PE5_2B_PT_25_PORT_PAGEE5_U_BIT_TABLE0_BYTE_37                                                                  0x25
#define _PE5_2B_PT_26_PORT_PAGEE5_U_BIT_TABLE0_BYTE_38                                                                  0x26
#define _PE5_2B_PT_27_PORT_PAGEE5_U_BIT_TABLE0_BYTE_39                                                                  0x27
#define _PE5_2B_PT_28_PORT_PAGEE5_U_BIT_TABLE0_BYTE_40                                                                  0x28
#define _PE5_2B_PT_29_PORT_PAGEE5_U_BIT_TABLE0_BYTE_41                                                                  0x29
#define _PE5_2B_PT_2A_PORT_PAGEE5_U_BIT_TABLE0_BYTE_42                                                                  0x2A
#define _PE5_2B_PT_2B_PORT_PAGEE5_U_BIT_TABLE0_BYTE_43                                                                  0x2B
#define _PE5_2B_PT_2C_PORT_PAGEE5_U_BIT_TABLE0_BYTE_44                                                                  0x2C
#define _PE5_2B_PT_2D_PORT_PAGEE5_U_BIT_TABLE0_BYTE_45                                                                  0x2D
#define _PE5_2B_PT_2E_PORT_PAGEE5_U_BIT_TABLE0_BYTE_46                                                                  0x2E


//--------------------------------------------------
// eARC Tx U Bit Regen Table1 Port Register (Page E5)
//--------------------------------------------------
#define _PE5_2D_PT_00_PORT_PAGEE5_U_BIT_TABLE1_BYTE_0                                                                   0x00
#define _PE5_2D_PT_01_PORT_PAGEE5_U_BIT_TABLE1_BYTE_1                                                                   0x01
#define _PE5_2D_PT_02_PORT_PAGEE5_U_BIT_TABLE1_BYTE_2                                                                   0x02
#define _PE5_2D_PT_03_PORT_PAGEE5_U_BIT_TABLE1_BYTE_3                                                                   0x03
#define _PE5_2D_PT_04_PORT_PAGEE5_U_BIT_TABLE1_BYTE_4                                                                   0x04
#define _PE5_2D_PT_05_PORT_PAGEE5_U_BIT_TABLE1_BYTE_5                                                                   0x05
#define _PE5_2D_PT_06_PORT_PAGEE5_U_BIT_TABLE1_BYTE_6                                                                   0x06
#define _PE5_2D_PT_07_PORT_PAGEE5_U_BIT_TABLE1_BYTE_7                                                                   0x07
#define _PE5_2D_PT_08_PORT_PAGEE5_U_BIT_TABLE1_BYTE_8                                                                   0x08
#define _PE5_2D_PT_09_PORT_PAGEE5_U_BIT_TABLE1_BYTE_9                                                                   0x09
#define _PE5_2D_PT_0A_PORT_PAGEE5_U_BIT_TABLE1_BYTE_10                                                                  0x0A
#define _PE5_2D_PT_0B_PORT_PAGEE5_U_BIT_TABLE1_BYTE_11                                                                  0x0B
#define _PE5_2D_PT_0C_PORT_PAGEE5_U_BIT_TABLE1_BYTE_12                                                                  0x0C
#define _PE5_2D_PT_0D_PORT_PAGEE5_U_BIT_TABLE1_BYTE_13                                                                  0x0D
#define _PE5_2D_PT_0E_PORT_PAGEE5_U_BIT_TABLE1_BYTE_14                                                                  0x0E
#define _PE5_2D_PT_0F_PORT_PAGEE5_U_BIT_TABLE1_BYTE_15                                                                  0x0F
#define _PE5_2D_PT_10_PORT_PAGEE5_U_BIT_TABLE1_BYTE_16                                                                  0x10
#define _PE5_2D_PT_11_PORT_PAGEE5_U_BIT_TABLE1_BYTE_17                                                                  0x11
#define _PE5_2D_PT_12_PORT_PAGEE5_U_BIT_TABLE1_BYTE_18                                                                  0x12
#define _PE5_2D_PT_13_PORT_PAGEE5_U_BIT_TABLE1_BYTE_19                                                                  0x13
#define _PE5_2D_PT_14_PORT_PAGEE5_U_BIT_TABLE1_BYTE_20                                                                  0x14
#define _PE5_2D_PT_15_PORT_PAGEE5_U_BIT_TABLE1_BYTE_21                                                                  0x15
#define _PE5_2D_PT_16_PORT_PAGEE5_U_BIT_TABLE1_BYTE_22                                                                  0x16
#define _PE5_2D_PT_17_PORT_PAGEE5_U_BIT_TABLE1_BYTE_23                                                                  0x17
#define _PE5_2D_PT_18_PORT_PAGEE5_U_BIT_TABLE1_BYTE_24                                                                  0x18
#define _PE5_2D_PT_19_PORT_PAGEE5_U_BIT_TABLE1_BYTE_25                                                                  0x19
#define _PE5_2D_PT_1A_PORT_PAGEE5_U_BIT_TABLE1_BYTE_26                                                                  0x1A
#define _PE5_2D_PT_1B_PORT_PAGEE5_U_BIT_TABLE1_BYTE_27                                                                  0x1B
#define _PE5_2D_PT_1C_PORT_PAGEE5_U_BIT_TABLE1_BYTE_28                                                                  0x1C
#define _PE5_2D_PT_1D_PORT_PAGEE5_U_BIT_TABLE1_BYTE_29                                                                  0x1D
#define _PE5_2D_PT_1E_PORT_PAGEE5_U_BIT_TABLE1_BYTE_30                                                                  0x1E
#define _PE5_2D_PT_1F_PORT_PAGEE5_U_BIT_TABLE1_BYTE_31                                                                  0x1F
#define _PE5_2D_PT_20_PORT_PAGEE5_U_BIT_TABLE1_BYTE_32                                                                  0x20
#define _PE5_2D_PT_21_PORT_PAGEE5_U_BIT_TABLE1_BYTE_33                                                                  0x21
#define _PE5_2D_PT_22_PORT_PAGEE5_U_BIT_TABLE1_BYTE_34                                                                  0x22
#define _PE5_2D_PT_23_PORT_PAGEE5_U_BIT_TABLE1_BYTE_35                                                                  0x23
#define _PE5_2D_PT_24_PORT_PAGEE5_U_BIT_TABLE1_BYTE_36                                                                  0x24
#define _PE5_2D_PT_25_PORT_PAGEE5_U_BIT_TABLE1_BYTE_37                                                                  0x25
#define _PE5_2D_PT_26_PORT_PAGEE5_U_BIT_TABLE1_BYTE_38                                                                  0x26
#define _PE5_2D_PT_27_PORT_PAGEE5_U_BIT_TABLE1_BYTE_39                                                                  0x27
#define _PE5_2D_PT_28_PORT_PAGEE5_U_BIT_TABLE1_BYTE_40                                                                  0x28
#define _PE5_2D_PT_29_PORT_PAGEE5_U_BIT_TABLE1_BYTE_41                                                                  0x29
#define _PE5_2D_PT_2A_PORT_PAGEE5_U_BIT_TABLE1_BYTE_42                                                                  0x2A
#define _PE5_2D_PT_2B_PORT_PAGEE5_U_BIT_TABLE1_BYTE_43                                                                  0x2B
#define _PE5_2D_PT_2C_PORT_PAGEE5_U_BIT_TABLE1_BYTE_44                                                                  0x2C
#define _PE5_2D_PT_2D_PORT_PAGEE5_U_BIT_TABLE1_BYTE_45                                                                  0x2D
#define _PE5_2D_PT_2E_PORT_PAGEE5_U_BIT_TABLE1_BYTE_46                                                                  0x2E


//--------------------------------------------------
// eARC Tx U Bit Regen Table2 Port Register (Page E5)
//--------------------------------------------------
#define _PE5_2F_PT_00_PORT_PAGEE5_U_BIT_TABLE2_BYTE_0                                                                   0x00
#define _PE5_2F_PT_01_PORT_PAGEE5_U_BIT_TABLE2_BYTE_1                                                                   0x01
#define _PE5_2F_PT_02_PORT_PAGEE5_U_BIT_TABLE2_BYTE_2                                                                   0x02
#define _PE5_2F_PT_03_PORT_PAGEE5_U_BIT_TABLE2_BYTE_3                                                                   0x03
#define _PE5_2F_PT_04_PORT_PAGEE5_U_BIT_TABLE2_BYTE_4                                                                   0x04
#define _PE5_2F_PT_05_PORT_PAGEE5_U_BIT_TABLE2_BYTE_5                                                                   0x05
#define _PE5_2F_PT_06_PORT_PAGEE5_U_BIT_TABLE2_BYTE_6                                                                   0x06
#define _PE5_2F_PT_07_PORT_PAGEE5_U_BIT_TABLE2_BYTE_7                                                                   0x07
#define _PE5_2F_PT_08_PORT_PAGEE5_U_BIT_TABLE2_BYTE_8                                                                   0x08
#define _PE5_2F_PT_09_PORT_PAGEE5_U_BIT_TABLE2_BYTE_9                                                                   0x09
#define _PE5_2F_PT_0A_PORT_PAGEE5_U_BIT_TABLE2_BYTE_10                                                                  0x0A
#define _PE5_2F_PT_0B_PORT_PAGEE5_U_BIT_TABLE2_BYTE_11                                                                  0x0B
#define _PE5_2F_PT_0C_PORT_PAGEE5_U_BIT_TABLE2_BYTE_12                                                                  0x0C
#define _PE5_2F_PT_0D_PORT_PAGEE5_U_BIT_TABLE2_BYTE_13                                                                  0x0D
#define _PE5_2F_PT_0E_PORT_PAGEE5_U_BIT_TABLE2_BYTE_14                                                                  0x0E
#define _PE5_2F_PT_0F_PORT_PAGEE5_U_BIT_TABLE2_BYTE_15                                                                  0x0F
#define _PE5_2F_PT_10_PORT_PAGEE5_U_BIT_TABLE2_BYTE_16                                                                  0x10
#define _PE5_2F_PT_11_PORT_PAGEE5_U_BIT_TABLE2_BYTE_17                                                                  0x11
#define _PE5_2F_PT_12_PORT_PAGEE5_U_BIT_TABLE2_BYTE_18                                                                  0x12
#define _PE5_2F_PT_13_PORT_PAGEE5_U_BIT_TABLE2_BYTE_19                                                                  0x13
#define _PE5_2F_PT_14_PORT_PAGEE5_U_BIT_TABLE2_BYTE_20                                                                  0x14
#define _PE5_2F_PT_15_PORT_PAGEE5_U_BIT_TABLE2_BYTE_21                                                                  0x15
#define _PE5_2F_PT_16_PORT_PAGEE5_U_BIT_TABLE2_BYTE_22                                                                  0x16
#define _PE5_2F_PT_17_PORT_PAGEE5_U_BIT_TABLE2_BYTE_23                                                                  0x17
#define _PE5_2F_PT_18_PORT_PAGEE5_U_BIT_TABLE2_BYTE_24                                                                  0x18
#define _PE5_2F_PT_19_PORT_PAGEE5_U_BIT_TABLE2_BYTE_25                                                                  0x19
#define _PE5_2F_PT_1A_PORT_PAGEE5_U_BIT_TABLE2_BYTE_26                                                                  0x1A
#define _PE5_2F_PT_1B_PORT_PAGEE5_U_BIT_TABLE2_BYTE_27                                                                  0x1B
#define _PE5_2F_PT_1C_PORT_PAGEE5_U_BIT_TABLE2_BYTE_28                                                                  0x1C
#define _PE5_2F_PT_1D_PORT_PAGEE5_U_BIT_TABLE2_BYTE_29                                                                  0x1D
#define _PE5_2F_PT_1E_PORT_PAGEE5_U_BIT_TABLE2_BYTE_30                                                                  0x1E
#define _PE5_2F_PT_1F_PORT_PAGEE5_U_BIT_TABLE2_BYTE_31                                                                  0x1F
#define _PE5_2F_PT_20_PORT_PAGEE5_U_BIT_TABLE2_BYTE_32                                                                  0x20
#define _PE5_2F_PT_21_PORT_PAGEE5_U_BIT_TABLE2_BYTE_33                                                                  0x21
#define _PE5_2F_PT_22_PORT_PAGEE5_U_BIT_TABLE2_BYTE_34                                                                  0x22
#define _PE5_2F_PT_23_PORT_PAGEE5_U_BIT_TABLE2_BYTE_35                                                                  0x23
#define _PE5_2F_PT_24_PORT_PAGEE5_U_BIT_TABLE2_BYTE_36                                                                  0x24
#define _PE5_2F_PT_25_PORT_PAGEE5_U_BIT_TABLE2_BYTE_37                                                                  0x25
#define _PE5_2F_PT_26_PORT_PAGEE5_U_BIT_TABLE2_BYTE_38                                                                  0x26
#define _PE5_2F_PT_27_PORT_PAGEE5_U_BIT_TABLE2_BYTE_39                                                                  0x27
#define _PE5_2F_PT_28_PORT_PAGEE5_U_BIT_TABLE2_BYTE_40                                                                  0x28
#define _PE5_2F_PT_29_PORT_PAGEE5_U_BIT_TABLE2_BYTE_41                                                                  0x29
#define _PE5_2F_PT_2A_PORT_PAGEE5_U_BIT_TABLE2_BYTE_42                                                                  0x2A
#define _PE5_2F_PT_2B_PORT_PAGEE5_U_BIT_TABLE2_BYTE_43                                                                  0x2B
#define _PE5_2F_PT_2C_PORT_PAGEE5_U_BIT_TABLE2_BYTE_44                                                                  0x2C
#define _PE5_2F_PT_2D_PORT_PAGEE5_U_BIT_TABLE2_BYTE_45                                                                  0x2D
#define _PE5_2F_PT_2E_PORT_PAGEE5_U_BIT_TABLE2_BYTE_46                                                                  0x2E


//--------------------------------------------------
// eARC Tx CM Master Read Data DFF Table Port Register (Page E5)
//--------------------------------------------------
#define _PE5_D8_PT_00_PORT_PAGEE5_CM_READ_DATA_BYTE_0                                                                   0x00
#define _PE5_D8_PT_01_PORT_PAGEE5_CM_READ_DATA_BYTE_1                                                                   0x01
#define _PE5_D8_PT_02_PORT_PAGEE5_CM_READ_DATA_BYTE_2                                                                   0x02
#define _PE5_D8_PT_03_PORT_PAGEE5_CM_READ_DATA_BYTE_3                                                                   0x03
#define _PE5_D8_PT_04_PORT_PAGEE5_CM_READ_DATA_BYTE_4                                                                   0x04
#define _PE5_D8_PT_05_PORT_PAGEE5_CM_READ_DATA_BYTE_5                                                                   0x05
#define _PE5_D8_PT_06_PORT_PAGEE5_CM_READ_DATA_BYTE_6                                                                   0x06
#define _PE5_D8_PT_07_PORT_PAGEE5_CM_READ_DATA_BYTE_7                                                                   0x07
#define _PE5_D8_PT_08_PORT_PAGEE5_CM_READ_DATA_BYTE_8                                                                   0x08
#define _PE5_D8_PT_09_PORT_PAGEE5_CM_READ_DATA_BYTE_9                                                                   0x09
#define _PE5_D8_PT_0A_PORT_PAGEE5_CM_READ_DATA_BYTE_10                                                                  0x0A
#define _PE5_D8_PT_0B_PORT_PAGEE5_CM_READ_DATA_BYTE_11                                                                  0x0B
#define _PE5_D8_PT_0C_PORT_PAGEE5_CM_READ_DATA_BYTE_12                                                                  0x0C
#define _PE5_D8_PT_0D_PORT_PAGEE5_CM_READ_DATA_BYTE_13                                                                  0x0D
#define _PE5_D8_PT_0E_PORT_PAGEE5_CM_READ_DATA_BYTE_14                                                                  0x0E
#define _PE5_D8_PT_0F_PORT_PAGEE5_CM_READ_DATA_BYTE_15                                                                  0x0F
#define _PE5_D8_PT_10_PORT_PAGEE5_CM_READ_DATA_BYTE_16                                                                  0x10
#define _PE5_D8_PT_11_PORT_PAGEE5_CM_READ_DATA_BYTE_17                                                                  0x11
#define _PE5_D8_PT_12_PORT_PAGEE5_CM_READ_DATA_BYTE_18                                                                  0x12
#define _PE5_D8_PT_13_PORT_PAGEE5_CM_READ_DATA_BYTE_19                                                                  0x13
#define _PE5_D8_PT_14_PORT_PAGEE5_CM_READ_DATA_BYTE_20                                                                  0x14
#define _PE5_D8_PT_15_PORT_PAGEE5_CM_READ_DATA_BYTE_21                                                                  0x15
#define _PE5_D8_PT_16_PORT_PAGEE5_CM_READ_DATA_BYTE_22                                                                  0x16
#define _PE5_D8_PT_17_PORT_PAGEE5_CM_READ_DATA_BYTE_23                                                                  0x17
#define _PE5_D8_PT_18_PORT_PAGEE5_CM_READ_DATA_BYTE_24                                                                  0x18
#define _PE5_D8_PT_19_PORT_PAGEE5_CM_READ_DATA_BYTE_25                                                                  0x19
#define _PE5_D8_PT_1A_PORT_PAGEE5_CM_READ_DATA_BYTE_26                                                                  0x1A
#define _PE5_D8_PT_1B_PORT_PAGEE5_CM_READ_DATA_BYTE_27                                                                  0x1B
#define _PE5_D8_PT_1C_PORT_PAGEE5_CM_READ_DATA_BYTE_28                                                                  0x1C
#define _PE5_D8_PT_1D_PORT_PAGEE5_CM_READ_DATA_BYTE_29                                                                  0x1D
#define _PE5_D8_PT_1E_PORT_PAGEE5_CM_READ_DATA_BYTE_30                                                                  0x1E
#define _PE5_D8_PT_1F_PORT_PAGEE5_CM_READ_DATA_BYTE_31                                                                  0x1F
#define _PE5_D8_PT_20_PORT_PAGEE5_CM_READ_DATA_BYTE_32                                                                  0x20
#define _PE5_D8_PT_21_PORT_PAGEE5_CM_READ_DATA_BYTE_33                                                                  0x21
#define _PE5_D8_PT_22_PORT_PAGEE5_CM_READ_DATA_BYTE_34                                                                  0x22
#define _PE5_D8_PT_23_PORT_PAGEE5_CM_READ_DATA_BYTE_35                                                                  0x23
#define _PE5_D8_PT_24_PORT_PAGEE5_CM_READ_DATA_BYTE_36                                                                  0x24
#define _PE5_D8_PT_25_PORT_PAGEE5_CM_READ_DATA_BYTE_37                                                                  0x25
#define _PE5_D8_PT_26_PORT_PAGEE5_CM_READ_DATA_BYTE_38                                                                  0x26
#define _PE5_D8_PT_27_PORT_PAGEE5_CM_READ_DATA_BYTE_39                                                                  0x27
#define _PE5_D8_PT_28_PORT_PAGEE5_CM_READ_DATA_BYTE_40                                                                  0x28
#define _PE5_D8_PT_29_PORT_PAGEE5_CM_READ_DATA_BYTE_41                                                                  0x29
#define _PE5_D8_PT_2A_PORT_PAGEE5_CM_READ_DATA_BYTE_42                                                                  0x2A
#define _PE5_D8_PT_2B_PORT_PAGEE5_CM_READ_DATA_BYTE_43                                                                  0x2B
#define _PE5_D8_PT_2C_PORT_PAGEE5_CM_READ_DATA_BYTE_44                                                                  0x2C
#define _PE5_D8_PT_2D_PORT_PAGEE5_CM_READ_DATA_BYTE_45                                                                  0x2D
#define _PE5_D8_PT_2E_PORT_PAGEE5_CM_READ_DATA_BYTE_46                                                                  0x2E
#define _PE5_D8_PT_2F_PORT_PAGEE5_CM_READ_DATA_BYTE_47                                                                  0x2F
#define _PE5_D8_PT_30_PORT_PAGEE5_CM_READ_DATA_BYTE_48                                                                  0x30
#define _PE5_D8_PT_31_PORT_PAGEE5_CM_READ_DATA_BYTE_49                                                                  0x31
#define _PE5_D8_PT_32_PORT_PAGEE5_CM_READ_DATA_BYTE_50                                                                  0x32
#define _PE5_D8_PT_33_PORT_PAGEE5_CM_READ_DATA_BYTE_51                                                                  0x33
#define _PE5_D8_PT_34_PORT_PAGEE5_CM_READ_DATA_BYTE_52                                                                  0x34
#define _PE5_D8_PT_35_PORT_PAGEE5_CM_READ_DATA_BYTE_53                                                                  0x35
#define _PE5_D8_PT_36_PORT_PAGEE5_CM_READ_DATA_BYTE_54                                                                  0x36
#define _PE5_D8_PT_37_PORT_PAGEE5_CM_READ_DATA_BYTE_55                                                                  0x37
#define _PE5_D8_PT_38_PORT_PAGEE5_CM_READ_DATA_BYTE_56                                                                  0x38
#define _PE5_D8_PT_39_PORT_PAGEE5_CM_READ_DATA_BYTE_57                                                                  0x39
#define _PE5_D8_PT_3A_PORT_PAGEE5_CM_READ_DATA_BYTE_58                                                                  0x3A
#define _PE5_D8_PT_3B_PORT_PAGEE5_CM_READ_DATA_BYTE_59                                                                  0x3B
#define _PE5_D8_PT_3C_PORT_PAGEE5_CM_READ_DATA_BYTE_60                                                                  0x3C
#define _PE5_D8_PT_3D_PORT_PAGEE5_CM_READ_DATA_BYTE_61                                                                  0x3D
#define _PE5_D8_PT_3E_PORT_PAGEE5_CM_READ_DATA_BYTE_62                                                                  0x3E
#define _PE5_D8_PT_3F_PORT_PAGEE5_CM_READ_DATA_BYTE_63                                                                  0x3F
#define _PE5_D8_PT_40_PORT_PAGEE5_CM_READ_DATA_BYTE_64                                                                  0x40
#define _PE5_D8_PT_41_PORT_PAGEE5_CM_READ_DATA_BYTE_65                                                                  0x41
#define _PE5_D8_PT_42_PORT_PAGEE5_CM_READ_DATA_BYTE_66                                                                  0x42
#define _PE5_D8_PT_43_PORT_PAGEE5_CM_READ_DATA_BYTE_67                                                                  0x43
#define _PE5_D8_PT_44_PORT_PAGEE5_CM_READ_DATA_BYTE_68                                                                  0x44
#define _PE5_D8_PT_45_PORT_PAGEE5_CM_READ_DATA_BYTE_69                                                                  0x45
#define _PE5_D8_PT_46_PORT_PAGEE5_CM_READ_DATA_BYTE_70                                                                  0x46
#define _PE5_D8_PT_47_PORT_PAGEE5_CM_READ_DATA_BYTE_71                                                                  0x47
#define _PE5_D8_PT_48_PORT_PAGEE5_CM_READ_DATA_BYTE_72                                                                  0x48
#define _PE5_D8_PT_49_PORT_PAGEE5_CM_READ_DATA_BYTE_73                                                                  0x49
#define _PE5_D8_PT_4A_PORT_PAGEE5_CM_READ_DATA_BYTE_74                                                                  0x4A
#define _PE5_D8_PT_4B_PORT_PAGEE5_CM_READ_DATA_BYTE_75                                                                  0x4B
#define _PE5_D8_PT_4C_PORT_PAGEE5_CM_READ_DATA_BYTE_76                                                                  0x4C
#define _PE5_D8_PT_4D_PORT_PAGEE5_CM_READ_DATA_BYTE_77                                                                  0x4D
#define _PE5_D8_PT_4E_PORT_PAGEE5_CM_READ_DATA_BYTE_78                                                                  0x4E
#define _PE5_D8_PT_4F_PORT_PAGEE5_CM_READ_DATA_BYTE_79                                                                  0x4F
#define _PE5_D8_PT_50_PORT_PAGEE5_CM_READ_DATA_BYTE_80                                                                  0x50
#define _PE5_D8_PT_51_PORT_PAGEE5_CM_READ_DATA_BYTE_81                                                                  0x51
#define _PE5_D8_PT_52_PORT_PAGEE5_CM_READ_DATA_BYTE_82                                                                  0x52
#define _PE5_D8_PT_53_PORT_PAGEE5_CM_READ_DATA_BYTE_83                                                                  0x53
#define _PE5_D8_PT_54_PORT_PAGEE5_CM_READ_DATA_BYTE_84                                                                  0x54
#define _PE5_D8_PT_55_PORT_PAGEE5_CM_READ_DATA_BYTE_85                                                                  0x55
#define _PE5_D8_PT_56_PORT_PAGEE5_CM_READ_DATA_BYTE_86                                                                  0x56
#define _PE5_D8_PT_57_PORT_PAGEE5_CM_READ_DATA_BYTE_87                                                                  0x57
#define _PE5_D8_PT_58_PORT_PAGEE5_CM_READ_DATA_BYTE_88                                                                  0x58
#define _PE5_D8_PT_59_PORT_PAGEE5_CM_READ_DATA_BYTE_89                                                                  0x59
#define _PE5_D8_PT_5A_PORT_PAGEE5_CM_READ_DATA_BYTE_90                                                                  0x5A
#define _PE5_D8_PT_5B_PORT_PAGEE5_CM_READ_DATA_BYTE_91                                                                  0x5B
#define _PE5_D8_PT_5C_PORT_PAGEE5_CM_READ_DATA_BYTE_92                                                                  0x5C
#define _PE5_D8_PT_5D_PORT_PAGEE5_CM_READ_DATA_BYTE_93                                                                  0x5D
#define _PE5_D8_PT_5E_PORT_PAGEE5_CM_READ_DATA_BYTE_94                                                                  0x5E
#define _PE5_D8_PT_5F_PORT_PAGEE5_CM_READ_DATA_BYTE_95                                                                  0x5F
#define _PE5_D8_PT_60_PORT_PAGEE5_CM_READ_DATA_BYTE_96                                                                  0x60
#define _PE5_D8_PT_61_PORT_PAGEE5_CM_READ_DATA_BYTE_97                                                                  0x61
#define _PE5_D8_PT_62_PORT_PAGEE5_CM_READ_DATA_BYTE_98                                                                  0x62
#define _PE5_D8_PT_63_PORT_PAGEE5_CM_READ_DATA_BYTE_99                                                                  0x63
#define _PE5_D8_PT_64_PORT_PAGEE5_CM_READ_DATA_BYTE_100                                                                 0x64
#define _PE5_D8_PT_65_PORT_PAGEE5_CM_READ_DATA_BYTE_101                                                                 0x65
#define _PE5_D8_PT_66_PORT_PAGEE5_CM_READ_DATA_BYTE_102                                                                 0x66
#define _PE5_D8_PT_67_PORT_PAGEE5_CM_READ_DATA_BYTE_103                                                                 0x67
#define _PE5_D8_PT_68_PORT_PAGEE5_CM_READ_DATA_BYTE_104                                                                 0x68
#define _PE5_D8_PT_69_PORT_PAGEE5_CM_READ_DATA_BYTE_105                                                                 0x69
#define _PE5_D8_PT_6A_PORT_PAGEE5_CM_READ_DATA_BYTE_106                                                                 0x6A
#define _PE5_D8_PT_6B_PORT_PAGEE5_CM_READ_DATA_BYTE_107                                                                 0x6B
#define _PE5_D8_PT_6C_PORT_PAGEE5_CM_READ_DATA_BYTE_108                                                                 0x6C
#define _PE5_D8_PT_6D_PORT_PAGEE5_CM_READ_DATA_BYTE_109                                                                 0x6D
#define _PE5_D8_PT_6E_PORT_PAGEE5_CM_READ_DATA_BYTE_110                                                                 0x6E
#define _PE5_D8_PT_6F_PORT_PAGEE5_CM_READ_DATA_BYTE_111                                                                 0x6F
#define _PE5_D8_PT_70_PORT_PAGEE5_CM_READ_DATA_BYTE_112                                                                 0x70
#define _PE5_D8_PT_71_PORT_PAGEE5_CM_READ_DATA_BYTE_113                                                                 0x71
#define _PE5_D8_PT_72_PORT_PAGEE5_CM_READ_DATA_BYTE_114                                                                 0x72
#define _PE5_D8_PT_73_PORT_PAGEE5_CM_READ_DATA_BYTE_115                                                                 0x73
#define _PE5_D8_PT_74_PORT_PAGEE5_CM_READ_DATA_BYTE_116                                                                 0x74
#define _PE5_D8_PT_75_PORT_PAGEE5_CM_READ_DATA_BYTE_117                                                                 0x75
#define _PE5_D8_PT_76_PORT_PAGEE5_CM_READ_DATA_BYTE_118                                                                 0x76
#define _PE5_D8_PT_77_PORT_PAGEE5_CM_READ_DATA_BYTE_119                                                                 0x77
#define _PE5_D8_PT_78_PORT_PAGEE5_CM_READ_DATA_BYTE_120                                                                 0x78
#define _PE5_D8_PT_79_PORT_PAGEE5_CM_READ_DATA_BYTE_121                                                                 0x79
#define _PE5_D8_PT_7A_PORT_PAGEE5_CM_READ_DATA_BYTE_122                                                                 0x7A
#define _PE5_D8_PT_7B_PORT_PAGEE5_CM_READ_DATA_BYTE_123                                                                 0x7B
#define _PE5_D8_PT_7C_PORT_PAGEE5_CM_READ_DATA_BYTE_124                                                                 0x7C
#define _PE5_D8_PT_7D_PORT_PAGEE5_CM_READ_DATA_BYTE_125                                                                 0x7D
#define _PE5_D8_PT_7E_PORT_PAGEE5_CM_READ_DATA_BYTE_126                                                                 0x7E
#define _PE5_D8_PT_7F_PORT_PAGEE5_CM_READ_DATA_BYTE_127                                                                 0x7F
#define _PE5_D8_PT_80_PORT_PAGEE5_CM_READ_DATA_BYTE_128                                                                 0x80
#define _PE5_D8_PT_81_PORT_PAGEE5_CM_READ_DATA_BYTE_129                                                                 0x81
#define _PE5_D8_PT_82_PORT_PAGEE5_CM_READ_DATA_BYTE_130                                                                 0x82
#define _PE5_D8_PT_83_PORT_PAGEE5_CM_READ_DATA_BYTE_131                                                                 0x83
#define _PE5_D8_PT_84_PORT_PAGEE5_CM_READ_DATA_BYTE_132                                                                 0x84
#define _PE5_D8_PT_85_PORT_PAGEE5_CM_READ_DATA_BYTE_133                                                                 0x85
#define _PE5_D8_PT_86_PORT_PAGEE5_CM_READ_DATA_BYTE_134                                                                 0x86
#define _PE5_D8_PT_87_PORT_PAGEE5_CM_READ_DATA_BYTE_135                                                                 0x87
#define _PE5_D8_PT_88_PORT_PAGEE5_CM_READ_DATA_BYTE_136                                                                 0x88
#define _PE5_D8_PT_89_PORT_PAGEE5_CM_READ_DATA_BYTE_137                                                                 0x89
#define _PE5_D8_PT_8A_PORT_PAGEE5_CM_READ_DATA_BYTE_138                                                                 0x8A
#define _PE5_D8_PT_8B_PORT_PAGEE5_CM_READ_DATA_BYTE_139                                                                 0x8B
#define _PE5_D8_PT_8C_PORT_PAGEE5_CM_READ_DATA_BYTE_140                                                                 0x8C
#define _PE5_D8_PT_8D_PORT_PAGEE5_CM_READ_DATA_BYTE_141                                                                 0x8D
#define _PE5_D8_PT_8E_PORT_PAGEE5_CM_READ_DATA_BYTE_142                                                                 0x8E
#define _PE5_D8_PT_8F_PORT_PAGEE5_CM_READ_DATA_BYTE_143                                                                 0x8F
#define _PE5_D8_PT_90_PORT_PAGEE5_CM_READ_DATA_BYTE_144                                                                 0x90
#define _PE5_D8_PT_91_PORT_PAGEE5_CM_READ_DATA_BYTE_145                                                                 0x91
#define _PE5_D8_PT_92_PORT_PAGEE5_CM_READ_DATA_BYTE_146                                                                 0x92
#define _PE5_D8_PT_93_PORT_PAGEE5_CM_READ_DATA_BYTE_147                                                                 0x93
#define _PE5_D8_PT_94_PORT_PAGEE5_CM_READ_DATA_BYTE_148                                                                 0x94
#define _PE5_D8_PT_95_PORT_PAGEE5_CM_READ_DATA_BYTE_149                                                                 0x95
#define _PE5_D8_PT_96_PORT_PAGEE5_CM_READ_DATA_BYTE_150                                                                 0x96
#define _PE5_D8_PT_97_PORT_PAGEE5_CM_READ_DATA_BYTE_151                                                                 0x97
#define _PE5_D8_PT_98_PORT_PAGEE5_CM_READ_DATA_BYTE_152                                                                 0x98
#define _PE5_D8_PT_99_PORT_PAGEE5_CM_READ_DATA_BYTE_153                                                                 0x99
#define _PE5_D8_PT_9A_PORT_PAGEE5_CM_READ_DATA_BYTE_154                                                                 0x9A
#define _PE5_D8_PT_9B_PORT_PAGEE5_CM_READ_DATA_BYTE_155                                                                 0x9B
#define _PE5_D8_PT_9C_PORT_PAGEE5_CM_READ_DATA_BYTE_156                                                                 0x9C
#define _PE5_D8_PT_9D_PORT_PAGEE5_CM_READ_DATA_BYTE_157                                                                 0x9D
#define _PE5_D8_PT_9E_PORT_PAGEE5_CM_READ_DATA_BYTE_158                                                                 0x9E
#define _PE5_D8_PT_9F_PORT_PAGEE5_CM_READ_DATA_BYTE_159                                                                 0x9F
#define _PE5_D8_PT_A0_PORT_PAGEE5_CM_READ_DATA_BYTE_160                                                                 0xA0
#define _PE5_D8_PT_A1_PORT_PAGEE5_CM_READ_DATA_BYTE_161                                                                 0xA1
#define _PE5_D8_PT_A2_PORT_PAGEE5_CM_READ_DATA_BYTE_162                                                                 0xA2
#define _PE5_D8_PT_A3_PORT_PAGEE5_CM_READ_DATA_BYTE_163                                                                 0xA3
#define _PE5_D8_PT_A4_PORT_PAGEE5_CM_READ_DATA_BYTE_164                                                                 0xA4
#define _PE5_D8_PT_A5_PORT_PAGEE5_CM_READ_DATA_BYTE_165                                                                 0xA5
#define _PE5_D8_PT_A6_PORT_PAGEE5_CM_READ_DATA_BYTE_166                                                                 0xA6
#define _PE5_D8_PT_A7_PORT_PAGEE5_CM_READ_DATA_BYTE_167                                                                 0xA7
#define _PE5_D8_PT_A8_PORT_PAGEE5_CM_READ_DATA_BYTE_168                                                                 0xA8
#define _PE5_D8_PT_A9_PORT_PAGEE5_CM_READ_DATA_BYTE_169                                                                 0xA9
#define _PE5_D8_PT_AA_PORT_PAGEE5_CM_READ_DATA_BYTE_170                                                                 0xAA
#define _PE5_D8_PT_AB_PORT_PAGEE5_CM_READ_DATA_BYTE_171                                                                 0xAB
#define _PE5_D8_PT_AC_PORT_PAGEE5_CM_READ_DATA_BYTE_172                                                                 0xAC
#define _PE5_D8_PT_AD_PORT_PAGEE5_CM_READ_DATA_BYTE_173                                                                 0xAD
#define _PE5_D8_PT_AE_PORT_PAGEE5_CM_READ_DATA_BYTE_174                                                                 0xAE
#define _PE5_D8_PT_AF_PORT_PAGEE5_CM_READ_DATA_BYTE_175                                                                 0xAF
#define _PE5_D8_PT_B0_PORT_PAGEE5_CM_READ_DATA_BYTE_176                                                                 0xB0
#define _PE5_D8_PT_B1_PORT_PAGEE5_CM_READ_DATA_BYTE_177                                                                 0xB1
#define _PE5_D8_PT_B2_PORT_PAGEE5_CM_READ_DATA_BYTE_178                                                                 0xB2
#define _PE5_D8_PT_B3_PORT_PAGEE5_CM_READ_DATA_BYTE_179                                                                 0xB3
#define _PE5_D8_PT_B4_PORT_PAGEE5_CM_READ_DATA_BYTE_180                                                                 0xB4
#define _PE5_D8_PT_B5_PORT_PAGEE5_CM_READ_DATA_BYTE_181                                                                 0xB5
#define _PE5_D8_PT_B6_PORT_PAGEE5_CM_READ_DATA_BYTE_182                                                                 0xB6
#define _PE5_D8_PT_B7_PORT_PAGEE5_CM_READ_DATA_BYTE_183                                                                 0xB7
#define _PE5_D8_PT_B8_PORT_PAGEE5_CM_READ_DATA_BYTE_184                                                                 0xB8
#define _PE5_D8_PT_B9_PORT_PAGEE5_CM_READ_DATA_BYTE_185                                                                 0xB9
#define _PE5_D8_PT_BA_PORT_PAGEE5_CM_READ_DATA_BYTE_186                                                                 0xBA
#define _PE5_D8_PT_BB_PORT_PAGEE5_CM_READ_DATA_BYTE_187                                                                 0xBB
#define _PE5_D8_PT_BC_PORT_PAGEE5_CM_READ_DATA_BYTE_188                                                                 0xBC
#define _PE5_D8_PT_BD_PORT_PAGEE5_CM_READ_DATA_BYTE_189                                                                 0xBD
#define _PE5_D8_PT_BE_PORT_PAGEE5_CM_READ_DATA_BYTE_190                                                                 0xBE
#define _PE5_D8_PT_BF_PORT_PAGEE5_CM_READ_DATA_BYTE_191                                                                 0xBF
#define _PE5_D8_PT_C0_PORT_PAGEE5_CM_READ_DATA_BYTE_192                                                                 0xC0
#define _PE5_D8_PT_C1_PORT_PAGEE5_CM_READ_DATA_BYTE_193                                                                 0xC1
#define _PE5_D8_PT_C2_PORT_PAGEE5_CM_READ_DATA_BYTE_194                                                                 0xC2
#define _PE5_D8_PT_C3_PORT_PAGEE5_CM_READ_DATA_BYTE_195                                                                 0xC3
#define _PE5_D8_PT_C4_PORT_PAGEE5_CM_READ_DATA_BYTE_196                                                                 0xC4
#define _PE5_D8_PT_C5_PORT_PAGEE5_CM_READ_DATA_BYTE_197                                                                 0xC5
#define _PE5_D8_PT_C6_PORT_PAGEE5_CM_READ_DATA_BYTE_198                                                                 0xC6
#define _PE5_D8_PT_C7_PORT_PAGEE5_CM_READ_DATA_BYTE_199                                                                 0xC7
#define _PE5_D8_PT_C8_PORT_PAGEE5_CM_READ_DATA_BYTE_200                                                                 0xC8
#define _PE5_D8_PT_C9_PORT_PAGEE5_CM_READ_DATA_BYTE_201                                                                 0xC9
#define _PE5_D8_PT_CA_PORT_PAGEE5_CM_READ_DATA_BYTE_202                                                                 0xCA
#define _PE5_D8_PT_CB_PORT_PAGEE5_CM_READ_DATA_BYTE_203                                                                 0xCB
#define _PE5_D8_PT_CC_PORT_PAGEE5_CM_READ_DATA_BYTE_204                                                                 0xCC
#define _PE5_D8_PT_CD_PORT_PAGEE5_CM_READ_DATA_BYTE_205                                                                 0xCD
#define _PE5_D8_PT_CE_PORT_PAGEE5_CM_READ_DATA_BYTE_206                                                                 0xCE
#define _PE5_D8_PT_CF_PORT_PAGEE5_CM_READ_DATA_BYTE_207                                                                 0xCF
#define _PE5_D8_PT_D0_PORT_PAGEE5_CM_READ_DATA_BYTE_208                                                                 0xD0
#define _PE5_D8_PT_D1_PORT_PAGEE5_CM_READ_DATA_BYTE_209                                                                 0xD1
#define _PE5_D8_PT_D2_PORT_PAGEE5_CM_READ_DATA_BYTE_210                                                                 0xD2
#define _PE5_D8_PT_D3_PORT_PAGEE5_CM_READ_DATA_BYTE_211                                                                 0xD3
#define _PE5_D8_PT_D4_PORT_PAGEE5_CM_READ_DATA_BYTE_212                                                                 0xD4
#define _PE5_D8_PT_D5_PORT_PAGEE5_CM_READ_DATA_BYTE_213                                                                 0xD5
#define _PE5_D8_PT_D6_PORT_PAGEE5_CM_READ_DATA_BYTE_214                                                                 0xD6
#define _PE5_D8_PT_D7_PORT_PAGEE5_CM_READ_DATA_BYTE_215                                                                 0xD7
#define _PE5_D8_PT_D8_PORT_PAGEE5_CM_READ_DATA_BYTE_216                                                                 0xD8
#define _PE5_D8_PT_D9_PORT_PAGEE5_CM_READ_DATA_BYTE_217                                                                 0xD9
#define _PE5_D8_PT_DA_PORT_PAGEE5_CM_READ_DATA_BYTE_218                                                                 0xDA
#define _PE5_D8_PT_DB_PORT_PAGEE5_CM_READ_DATA_BYTE_219                                                                 0xDB
#define _PE5_D8_PT_DC_PORT_PAGEE5_CM_READ_DATA_BYTE_220                                                                 0xDC
#define _PE5_D8_PT_DD_PORT_PAGEE5_CM_READ_DATA_BYTE_221                                                                 0xDD
#define _PE5_D8_PT_DE_PORT_PAGEE5_CM_READ_DATA_BYTE_222                                                                 0xDE
#define _PE5_D8_PT_DF_PORT_PAGEE5_CM_READ_DATA_BYTE_223                                                                 0xDF
#define _PE5_D8_PT_E0_PORT_PAGEE5_CM_READ_DATA_BYTE_224                                                                 0xE0
#define _PE5_D8_PT_E1_PORT_PAGEE5_CM_READ_DATA_BYTE_225                                                                 0xE1
#define _PE5_D8_PT_E2_PORT_PAGEE5_CM_READ_DATA_BYTE_226                                                                 0xE2
#define _PE5_D8_PT_E3_PORT_PAGEE5_CM_READ_DATA_BYTE_227                                                                 0xE3
#define _PE5_D8_PT_E4_PORT_PAGEE5_CM_READ_DATA_BYTE_228                                                                 0xE4
#define _PE5_D8_PT_E5_PORT_PAGEE5_CM_READ_DATA_BYTE_229                                                                 0xE5
#define _PE5_D8_PT_E6_PORT_PAGEE5_CM_READ_DATA_BYTE_230                                                                 0xE6
#define _PE5_D8_PT_E7_PORT_PAGEE5_CM_READ_DATA_BYTE_231                                                                 0xE7
#define _PE5_D8_PT_E8_PORT_PAGEE5_CM_READ_DATA_BYTE_232                                                                 0xE8
#define _PE5_D8_PT_E9_PORT_PAGEE5_CM_READ_DATA_BYTE_233                                                                 0xE9
#define _PE5_D8_PT_EA_PORT_PAGEE5_CM_READ_DATA_BYTE_234                                                                 0xEA
#define _PE5_D8_PT_EB_PORT_PAGEE5_CM_READ_DATA_BYTE_235                                                                 0xEB
#define _PE5_D8_PT_EC_PORT_PAGEE5_CM_READ_DATA_BYTE_236                                                                 0xEC
#define _PE5_D8_PT_ED_PORT_PAGEE5_CM_READ_DATA_BYTE_237                                                                 0xED
#define _PE5_D8_PT_EE_PORT_PAGEE5_CM_READ_DATA_BYTE_238                                                                 0xEE
#define _PE5_D8_PT_EF_PORT_PAGEE5_CM_READ_DATA_BYTE_239                                                                 0xEF
#define _PE5_D8_PT_F0_PORT_PAGEE5_CM_READ_DATA_BYTE_240                                                                 0xF0
#define _PE5_D8_PT_F1_PORT_PAGEE5_CM_READ_DATA_BYTE_241                                                                 0xF1
#define _PE5_D8_PT_F2_PORT_PAGEE5_CM_READ_DATA_BYTE_242                                                                 0xF2
#define _PE5_D8_PT_F3_PORT_PAGEE5_CM_READ_DATA_BYTE_243                                                                 0xF3
#define _PE5_D8_PT_F4_PORT_PAGEE5_CM_READ_DATA_BYTE_244                                                                 0xF4
#define _PE5_D8_PT_F5_PORT_PAGEE5_CM_READ_DATA_BYTE_245                                                                 0xF5
#define _PE5_D8_PT_F6_PORT_PAGEE5_CM_READ_DATA_BYTE_246                                                                 0xF6
#define _PE5_D8_PT_F7_PORT_PAGEE5_CM_READ_DATA_BYTE_247                                                                 0xF7
#define _PE5_D8_PT_F8_PORT_PAGEE5_CM_READ_DATA_BYTE_248                                                                 0xF8
#define _PE5_D8_PT_F9_PORT_PAGEE5_CM_READ_DATA_BYTE_249                                                                 0xF9
#define _PE5_D8_PT_FA_PORT_PAGEE5_CM_READ_DATA_BYTE_250                                                                 0xFA
#define _PE5_D8_PT_FB_PORT_PAGEE5_CM_READ_DATA_BYTE_251                                                                 0xFB
#define _PE5_D8_PT_FC_PORT_PAGEE5_CM_READ_DATA_BYTE_252                                                                 0xFC
#define _PE5_D8_PT_FD_PORT_PAGEE5_CM_READ_DATA_BYTE_253                                                                 0xFD
#define _PE5_D8_PT_FE_PORT_PAGEE5_CM_READ_DATA_BYTE_254                                                                 0xFE
#define _PE5_D8_PT_FF_PORT_PAGEE5_CM_READ_DATA_BYTE_255                                                                 0xFF


//--------------------------------------------------
// eARC Tx CM Master Write Data DFF Table Port Register (Page E5)
//--------------------------------------------------
#define _PE5_DA_PT_00_PORT_PAGEE5_CM_WRITE_DATA_BYTE_0                                                                  0x00
#define _PE5_DA_PT_01_PORT_PAGEE5_CM_WRITE_DATA_BYTE_1                                                                  0x01
#define _PE5_DA_PT_02_PORT_PAGEE5_CM_WRITE_DATA_BYTE_2                                                                  0x02
#define _PE5_DA_PT_03_PORT_PAGEE5_CM_WRITE_DATA_BYTE_3                                                                  0x03
#define _PE5_DA_PT_04_PORT_PAGEE5_CM_WRITE_DATA_BYTE_4                                                                  0x04
#define _PE5_DA_PT_05_PORT_PAGEE5_CM_WRITE_DATA_BYTE_5                                                                  0x05
#define _PE5_DA_PT_06_PORT_PAGEE5_CM_WRITE_DATA_BYTE_6                                                                  0x06
#define _PE5_DA_PT_07_PORT_PAGEE5_CM_WRITE_DATA_BYTE_7                                                                  0x07
#define _PE5_DA_PT_08_PORT_PAGEE5_CM_WRITE_DATA_BYTE_8                                                                  0x08
#define _PE5_DA_PT_09_PORT_PAGEE5_CM_WRITE_DATA_BYTE_9                                                                  0x09
#define _PE5_DA_PT_0A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_10                                                                 0x0A
#define _PE5_DA_PT_0B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_11                                                                 0x0B
#define _PE5_DA_PT_0C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_12                                                                 0x0C
#define _PE5_DA_PT_0D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_13                                                                 0x0D
#define _PE5_DA_PT_0E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_14                                                                 0x0E
#define _PE5_DA_PT_0F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_15                                                                 0x0F
#define _PE5_DA_PT_10_PORT_PAGEE5_CM_WRITE_DATA_BYTE_16                                                                 0x10
#define _PE5_DA_PT_11_PORT_PAGEE5_CM_WRITE_DATA_BYTE_17                                                                 0x11
#define _PE5_DA_PT_12_PORT_PAGEE5_CM_WRITE_DATA_BYTE_18                                                                 0x12
#define _PE5_DA_PT_13_PORT_PAGEE5_CM_WRITE_DATA_BYTE_19                                                                 0x13
#define _PE5_DA_PT_14_PORT_PAGEE5_CM_WRITE_DATA_BYTE_20                                                                 0x14
#define _PE5_DA_PT_15_PORT_PAGEE5_CM_WRITE_DATA_BYTE_21                                                                 0x15
#define _PE5_DA_PT_16_PORT_PAGEE5_CM_WRITE_DATA_BYTE_22                                                                 0x16
#define _PE5_DA_PT_17_PORT_PAGEE5_CM_WRITE_DATA_BYTE_23                                                                 0x17
#define _PE5_DA_PT_18_PORT_PAGEE5_CM_WRITE_DATA_BYTE_24                                                                 0x18
#define _PE5_DA_PT_19_PORT_PAGEE5_CM_WRITE_DATA_BYTE_25                                                                 0x19
#define _PE5_DA_PT_1A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_26                                                                 0x1A
#define _PE5_DA_PT_1B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_27                                                                 0x1B
#define _PE5_DA_PT_1C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_28                                                                 0x1C
#define _PE5_DA_PT_1D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_29                                                                 0x1D
#define _PE5_DA_PT_1E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_30                                                                 0x1E
#define _PE5_DA_PT_1F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_31                                                                 0x1F
#define _PE5_DA_PT_20_PORT_PAGEE5_CM_WRITE_DATA_BYTE_32                                                                 0x20
#define _PE5_DA_PT_21_PORT_PAGEE5_CM_WRITE_DATA_BYTE_33                                                                 0x21
#define _PE5_DA_PT_22_PORT_PAGEE5_CM_WRITE_DATA_BYTE_34                                                                 0x22
#define _PE5_DA_PT_23_PORT_PAGEE5_CM_WRITE_DATA_BYTE_35                                                                 0x23
#define _PE5_DA_PT_24_PORT_PAGEE5_CM_WRITE_DATA_BYTE_36                                                                 0x24
#define _PE5_DA_PT_25_PORT_PAGEE5_CM_WRITE_DATA_BYTE_37                                                                 0x25
#define _PE5_DA_PT_26_PORT_PAGEE5_CM_WRITE_DATA_BYTE_38                                                                 0x26
#define _PE5_DA_PT_27_PORT_PAGEE5_CM_WRITE_DATA_BYTE_39                                                                 0x27
#define _PE5_DA_PT_28_PORT_PAGEE5_CM_WRITE_DATA_BYTE_40                                                                 0x28
#define _PE5_DA_PT_29_PORT_PAGEE5_CM_WRITE_DATA_BYTE_41                                                                 0x29
#define _PE5_DA_PT_2A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_42                                                                 0x2A
#define _PE5_DA_PT_2B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_43                                                                 0x2B
#define _PE5_DA_PT_2C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_44                                                                 0x2C
#define _PE5_DA_PT_2D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_45                                                                 0x2D
#define _PE5_DA_PT_2E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_46                                                                 0x2E
#define _PE5_DA_PT_2F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_47                                                                 0x2F
#define _PE5_DA_PT_30_PORT_PAGEE5_CM_WRITE_DATA_BYTE_48                                                                 0x30
#define _PE5_DA_PT_31_PORT_PAGEE5_CM_WRITE_DATA_BYTE_49                                                                 0x31
#define _PE5_DA_PT_32_PORT_PAGEE5_CM_WRITE_DATA_BYTE_50                                                                 0x32
#define _PE5_DA_PT_33_PORT_PAGEE5_CM_WRITE_DATA_BYTE_51                                                                 0x33
#define _PE5_DA_PT_34_PORT_PAGEE5_CM_WRITE_DATA_BYTE_52                                                                 0x34
#define _PE5_DA_PT_35_PORT_PAGEE5_CM_WRITE_DATA_BYTE_53                                                                 0x35
#define _PE5_DA_PT_36_PORT_PAGEE5_CM_WRITE_DATA_BYTE_54                                                                 0x36
#define _PE5_DA_PT_37_PORT_PAGEE5_CM_WRITE_DATA_BYTE_55                                                                 0x37
#define _PE5_DA_PT_38_PORT_PAGEE5_CM_WRITE_DATA_BYTE_56                                                                 0x38
#define _PE5_DA_PT_39_PORT_PAGEE5_CM_WRITE_DATA_BYTE_57                                                                 0x39
#define _PE5_DA_PT_3A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_58                                                                 0x3A
#define _PE5_DA_PT_3B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_59                                                                 0x3B
#define _PE5_DA_PT_3C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_60                                                                 0x3C
#define _PE5_DA_PT_3D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_61                                                                 0x3D
#define _PE5_DA_PT_3E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_62                                                                 0x3E
#define _PE5_DA_PT_3F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_63                                                                 0x3F
#define _PE5_DA_PT_40_PORT_PAGEE5_CM_WRITE_DATA_BYTE_64                                                                 0x40
#define _PE5_DA_PT_41_PORT_PAGEE5_CM_WRITE_DATA_BYTE_65                                                                 0x41
#define _PE5_DA_PT_42_PORT_PAGEE5_CM_WRITE_DATA_BYTE_66                                                                 0x42
#define _PE5_DA_PT_43_PORT_PAGEE5_CM_WRITE_DATA_BYTE_67                                                                 0x43
#define _PE5_DA_PT_44_PORT_PAGEE5_CM_WRITE_DATA_BYTE_68                                                                 0x44
#define _PE5_DA_PT_45_PORT_PAGEE5_CM_WRITE_DATA_BYTE_69                                                                 0x45
#define _PE5_DA_PT_46_PORT_PAGEE5_CM_WRITE_DATA_BYTE_70                                                                 0x46
#define _PE5_DA_PT_47_PORT_PAGEE5_CM_WRITE_DATA_BYTE_71                                                                 0x47
#define _PE5_DA_PT_48_PORT_PAGEE5_CM_WRITE_DATA_BYTE_72                                                                 0x48
#define _PE5_DA_PT_49_PORT_PAGEE5_CM_WRITE_DATA_BYTE_73                                                                 0x49
#define _PE5_DA_PT_4A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_74                                                                 0x4A
#define _PE5_DA_PT_4B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_75                                                                 0x4B
#define _PE5_DA_PT_4C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_76                                                                 0x4C
#define _PE5_DA_PT_4D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_77                                                                 0x4D
#define _PE5_DA_PT_4E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_78                                                                 0x4E
#define _PE5_DA_PT_4F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_79                                                                 0x4F
#define _PE5_DA_PT_50_PORT_PAGEE5_CM_WRITE_DATA_BYTE_80                                                                 0x50
#define _PE5_DA_PT_51_PORT_PAGEE5_CM_WRITE_DATA_BYTE_81                                                                 0x51
#define _PE5_DA_PT_52_PORT_PAGEE5_CM_WRITE_DATA_BYTE_82                                                                 0x52
#define _PE5_DA_PT_53_PORT_PAGEE5_CM_WRITE_DATA_BYTE_83                                                                 0x53
#define _PE5_DA_PT_54_PORT_PAGEE5_CM_WRITE_DATA_BYTE_84                                                                 0x54
#define _PE5_DA_PT_55_PORT_PAGEE5_CM_WRITE_DATA_BYTE_85                                                                 0x55
#define _PE5_DA_PT_56_PORT_PAGEE5_CM_WRITE_DATA_BYTE_86                                                                 0x56
#define _PE5_DA_PT_57_PORT_PAGEE5_CM_WRITE_DATA_BYTE_87                                                                 0x57
#define _PE5_DA_PT_58_PORT_PAGEE5_CM_WRITE_DATA_BYTE_88                                                                 0x58
#define _PE5_DA_PT_59_PORT_PAGEE5_CM_WRITE_DATA_BYTE_89                                                                 0x59
#define _PE5_DA_PT_5A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_90                                                                 0x5A
#define _PE5_DA_PT_5B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_91                                                                 0x5B
#define _PE5_DA_PT_5C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_92                                                                 0x5C
#define _PE5_DA_PT_5D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_93                                                                 0x5D
#define _PE5_DA_PT_5E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_94                                                                 0x5E
#define _PE5_DA_PT_5F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_95                                                                 0x5F
#define _PE5_DA_PT_60_PORT_PAGEE5_CM_WRITE_DATA_BYTE_96                                                                 0x60
#define _PE5_DA_PT_61_PORT_PAGEE5_CM_WRITE_DATA_BYTE_97                                                                 0x61
#define _PE5_DA_PT_62_PORT_PAGEE5_CM_WRITE_DATA_BYTE_98                                                                 0x62
#define _PE5_DA_PT_63_PORT_PAGEE5_CM_WRITE_DATA_BYTE_99                                                                 0x63
#define _PE5_DA_PT_64_PORT_PAGEE5_CM_WRITE_DATA_BYTE_100                                                                0x64
#define _PE5_DA_PT_65_PORT_PAGEE5_CM_WRITE_DATA_BYTE_101                                                                0x65
#define _PE5_DA_PT_66_PORT_PAGEE5_CM_WRITE_DATA_BYTE_102                                                                0x66
#define _PE5_DA_PT_67_PORT_PAGEE5_CM_WRITE_DATA_BYTE_103                                                                0x67
#define _PE5_DA_PT_68_PORT_PAGEE5_CM_WRITE_DATA_BYTE_104                                                                0x68
#define _PE5_DA_PT_69_PORT_PAGEE5_CM_WRITE_DATA_BYTE_105                                                                0x69
#define _PE5_DA_PT_6A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_106                                                                0x6A
#define _PE5_DA_PT_6B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_107                                                                0x6B
#define _PE5_DA_PT_6C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_108                                                                0x6C
#define _PE5_DA_PT_6D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_109                                                                0x6D
#define _PE5_DA_PT_6E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_110                                                                0x6E
#define _PE5_DA_PT_6F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_111                                                                0x6F
#define _PE5_DA_PT_70_PORT_PAGEE5_CM_WRITE_DATA_BYTE_112                                                                0x70
#define _PE5_DA_PT_71_PORT_PAGEE5_CM_WRITE_DATA_BYTE_113                                                                0x71
#define _PE5_DA_PT_72_PORT_PAGEE5_CM_WRITE_DATA_BYTE_114                                                                0x72
#define _PE5_DA_PT_73_PORT_PAGEE5_CM_WRITE_DATA_BYTE_115                                                                0x73
#define _PE5_DA_PT_74_PORT_PAGEE5_CM_WRITE_DATA_BYTE_116                                                                0x74
#define _PE5_DA_PT_75_PORT_PAGEE5_CM_WRITE_DATA_BYTE_117                                                                0x75
#define _PE5_DA_PT_76_PORT_PAGEE5_CM_WRITE_DATA_BYTE_118                                                                0x76
#define _PE5_DA_PT_77_PORT_PAGEE5_CM_WRITE_DATA_BYTE_119                                                                0x77
#define _PE5_DA_PT_78_PORT_PAGEE5_CM_WRITE_DATA_BYTE_120                                                                0x78
#define _PE5_DA_PT_79_PORT_PAGEE5_CM_WRITE_DATA_BYTE_121                                                                0x79
#define _PE5_DA_PT_7A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_122                                                                0x7A
#define _PE5_DA_PT_7B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_123                                                                0x7B
#define _PE5_DA_PT_7C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_124                                                                0x7C
#define _PE5_DA_PT_7D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_125                                                                0x7D
#define _PE5_DA_PT_7E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_126                                                                0x7E
#define _PE5_DA_PT_7F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_127                                                                0x7F
#define _PE5_DA_PT_80_PORT_PAGEE5_CM_WRITE_DATA_BYTE_128                                                                0x80
#define _PE5_DA_PT_81_PORT_PAGEE5_CM_WRITE_DATA_BYTE_129                                                                0x81
#define _PE5_DA_PT_82_PORT_PAGEE5_CM_WRITE_DATA_BYTE_130                                                                0x82
#define _PE5_DA_PT_83_PORT_PAGEE5_CM_WRITE_DATA_BYTE_131                                                                0x83
#define _PE5_DA_PT_84_PORT_PAGEE5_CM_WRITE_DATA_BYTE_132                                                                0x84
#define _PE5_DA_PT_85_PORT_PAGEE5_CM_WRITE_DATA_BYTE_133                                                                0x85
#define _PE5_DA_PT_86_PORT_PAGEE5_CM_WRITE_DATA_BYTE_134                                                                0x86
#define _PE5_DA_PT_87_PORT_PAGEE5_CM_WRITE_DATA_BYTE_135                                                                0x87
#define _PE5_DA_PT_88_PORT_PAGEE5_CM_WRITE_DATA_BYTE_136                                                                0x88
#define _PE5_DA_PT_89_PORT_PAGEE5_CM_WRITE_DATA_BYTE_137                                                                0x89
#define _PE5_DA_PT_8A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_138                                                                0x8A
#define _PE5_DA_PT_8B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_139                                                                0x8B
#define _PE5_DA_PT_8C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_140                                                                0x8C
#define _PE5_DA_PT_8D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_141                                                                0x8D
#define _PE5_DA_PT_8E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_142                                                                0x8E
#define _PE5_DA_PT_8F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_143                                                                0x8F
#define _PE5_DA_PT_90_PORT_PAGEE5_CM_WRITE_DATA_BYTE_144                                                                0x90
#define _PE5_DA_PT_91_PORT_PAGEE5_CM_WRITE_DATA_BYTE_145                                                                0x91
#define _PE5_DA_PT_92_PORT_PAGEE5_CM_WRITE_DATA_BYTE_146                                                                0x92
#define _PE5_DA_PT_93_PORT_PAGEE5_CM_WRITE_DATA_BYTE_147                                                                0x93
#define _PE5_DA_PT_94_PORT_PAGEE5_CM_WRITE_DATA_BYTE_148                                                                0x94
#define _PE5_DA_PT_95_PORT_PAGEE5_CM_WRITE_DATA_BYTE_149                                                                0x95
#define _PE5_DA_PT_96_PORT_PAGEE5_CM_WRITE_DATA_BYTE_150                                                                0x96
#define _PE5_DA_PT_97_PORT_PAGEE5_CM_WRITE_DATA_BYTE_151                                                                0x97
#define _PE5_DA_PT_98_PORT_PAGEE5_CM_WRITE_DATA_BYTE_152                                                                0x98
#define _PE5_DA_PT_99_PORT_PAGEE5_CM_WRITE_DATA_BYTE_153                                                                0x99
#define _PE5_DA_PT_9A_PORT_PAGEE5_CM_WRITE_DATA_BYTE_154                                                                0x9A
#define _PE5_DA_PT_9B_PORT_PAGEE5_CM_WRITE_DATA_BYTE_155                                                                0x9B
#define _PE5_DA_PT_9C_PORT_PAGEE5_CM_WRITE_DATA_BYTE_156                                                                0x9C
#define _PE5_DA_PT_9D_PORT_PAGEE5_CM_WRITE_DATA_BYTE_157                                                                0x9D
#define _PE5_DA_PT_9E_PORT_PAGEE5_CM_WRITE_DATA_BYTE_158                                                                0x9E
#define _PE5_DA_PT_9F_PORT_PAGEE5_CM_WRITE_DATA_BYTE_159                                                                0x9F
#define _PE5_DA_PT_A0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_160                                                                0xA0
#define _PE5_DA_PT_A1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_161                                                                0xA1
#define _PE5_DA_PT_A2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_162                                                                0xA2
#define _PE5_DA_PT_A3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_163                                                                0xA3
#define _PE5_DA_PT_A4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_164                                                                0xA4
#define _PE5_DA_PT_A5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_165                                                                0xA5
#define _PE5_DA_PT_A6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_166                                                                0xA6
#define _PE5_DA_PT_A7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_167                                                                0xA7
#define _PE5_DA_PT_A8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_168                                                                0xA8
#define _PE5_DA_PT_A9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_169                                                                0xA9
#define _PE5_DA_PT_AA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_170                                                                0xAA
#define _PE5_DA_PT_AB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_171                                                                0xAB
#define _PE5_DA_PT_AC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_172                                                                0xAC
#define _PE5_DA_PT_AD_PORT_PAGEE5_CM_WRITE_DATA_BYTE_173                                                                0xAD
#define _PE5_DA_PT_AE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_174                                                                0xAE
#define _PE5_DA_PT_AF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_175                                                                0xAF
#define _PE5_DA_PT_B0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_176                                                                0xB0
#define _PE5_DA_PT_B1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_177                                                                0xB1
#define _PE5_DA_PT_B2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_178                                                                0xB2
#define _PE5_DA_PT_B3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_179                                                                0xB3
#define _PE5_DA_PT_B4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_180                                                                0xB4
#define _PE5_DA_PT_B5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_181                                                                0xB5
#define _PE5_DA_PT_B6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_182                                                                0xB6
#define _PE5_DA_PT_B7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_183                                                                0xB7
#define _PE5_DA_PT_B8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_184                                                                0xB8
#define _PE5_DA_PT_B9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_185                                                                0xB9
#define _PE5_DA_PT_BA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_186                                                                0xBA
#define _PE5_DA_PT_BB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_187                                                                0xBB
#define _PE5_DA_PT_BC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_188                                                                0xBC
#define _PE5_DA_PT_BD_PORT_PAGEE5_CM_WRITE_DATA_BYTE_189                                                                0xBD
#define _PE5_DA_PT_BE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_190                                                                0xBE
#define _PE5_DA_PT_BF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_191                                                                0xBF
#define _PE5_DA_PT_C0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_192                                                                0xC0
#define _PE5_DA_PT_C1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_193                                                                0xC1
#define _PE5_DA_PT_C2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_194                                                                0xC2
#define _PE5_DA_PT_C3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_195                                                                0xC3
#define _PE5_DA_PT_C4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_196                                                                0xC4
#define _PE5_DA_PT_C5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_197                                                                0xC5
#define _PE5_DA_PT_C6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_198                                                                0xC6
#define _PE5_DA_PT_C7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_199                                                                0xC7
#define _PE5_DA_PT_C8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_200                                                                0xC8
#define _PE5_DA_PT_C9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_201                                                                0xC9
#define _PE5_DA_PT_CA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_202                                                                0xCA
#define _PE5_DA_PT_CB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_203                                                                0xCB
#define _PE5_DA_PT_CC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_204                                                                0xCC
#define _PE5_DA_PT_CD_PORT_PAGEE5_CM_WRITE_DATA_BYTE_205                                                                0xCD
#define _PE5_DA_PT_CE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_206                                                                0xCE
#define _PE5_DA_PT_CF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_207                                                                0xCF
#define _PE5_DA_PT_D0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_208                                                                0xD0
#define _PE5_DA_PT_D1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_209                                                                0xD1
#define _PE5_DA_PT_D2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_210                                                                0xD2
#define _PE5_DA_PT_D3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_211                                                                0xD3
#define _PE5_DA_PT_D4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_212                                                                0xD4
#define _PE5_DA_PT_D5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_213                                                                0xD5
#define _PE5_DA_PT_D6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_214                                                                0xD6
#define _PE5_DA_PT_D7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_215                                                                0xD7
#define _PE5_DA_PT_D8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_216                                                                0xD8
#define _PE5_DA_PT_D9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_217                                                                0xD9
#define _PE5_DA_PT_DA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_218                                                                0xDA
#define _PE5_DA_PT_DB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_219                                                                0xDB
#define _PE5_DA_PT_DC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_220                                                                0xDC
#define _PE5_DA_PT_DD_PORT_PAGEE5_CM_WRITE_DATA_BYTE_221                                                                0xDD
#define _PE5_DA_PT_DE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_222                                                                0xDE
#define _PE5_DA_PT_DF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_223                                                                0xDF
#define _PE5_DA_PT_E0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_224                                                                0xE0
#define _PE5_DA_PT_E1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_225                                                                0xE1
#define _PE5_DA_PT_E2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_226                                                                0xE2
#define _PE5_DA_PT_E3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_227                                                                0xE3
#define _PE5_DA_PT_E4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_228                                                                0xE4
#define _PE5_DA_PT_E5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_229                                                                0xE5
#define _PE5_DA_PT_E6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_230                                                                0xE6
#define _PE5_DA_PT_E7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_231                                                                0xE7
#define _PE5_DA_PT_E8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_232                                                                0xE8
#define _PE5_DA_PT_E9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_233                                                                0xE9
#define _PE5_DA_PT_EA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_234                                                                0xEA
#define _PE5_DA_PT_EB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_235                                                                0xEB
#define _PE5_DA_PT_EC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_236                                                                0xEC
#define _PE5_DA_PT_ED_PORT_PAGEE5_CM_WRITE_DATA_BYTE_237                                                                0xED
#define _PE5_DA_PT_EE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_238                                                                0xEE
#define _PE5_DA_PT_EF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_239                                                                0xEF
#define _PE5_DA_PT_F0_PORT_PAGEE5_CM_WRITE_DATA_BYTE_240                                                                0xF0
#define _PE5_DA_PT_F1_PORT_PAGEE5_CM_WRITE_DATA_BYTE_241                                                                0xF1
#define _PE5_DA_PT_F2_PORT_PAGEE5_CM_WRITE_DATA_BYTE_242                                                                0xF2
#define _PE5_DA_PT_F3_PORT_PAGEE5_CM_WRITE_DATA_BYTE_243                                                                0xF3
#define _PE5_DA_PT_F4_PORT_PAGEE5_CM_WRITE_DATA_BYTE_244                                                                0xF4
#define _PE5_DA_PT_F5_PORT_PAGEE5_CM_WRITE_DATA_BYTE_245                                                                0xF5
#define _PE5_DA_PT_F6_PORT_PAGEE5_CM_WRITE_DATA_BYTE_246                                                                0xF6
#define _PE5_DA_PT_F7_PORT_PAGEE5_CM_WRITE_DATA_BYTE_247                                                                0xF7
#define _PE5_DA_PT_F8_PORT_PAGEE5_CM_WRITE_DATA_BYTE_248                                                                0xF8
#define _PE5_DA_PT_F9_PORT_PAGEE5_CM_WRITE_DATA_BYTE_249                                                                0xF9
#define _PE5_DA_PT_FA_PORT_PAGEE5_CM_WRITE_DATA_BYTE_250                                                                0xFA
#define _PE5_DA_PT_FB_PORT_PAGEE5_CM_WRITE_DATA_BYTE_251                                                                0xFB
#define _PE5_DA_PT_FC_PORT_PAGEE5_CM_WRITE_DATA_BYTE_252                                                                0xFC
#define _PE5_DA_PT_FD_PORT_PAGEE5_CM_WRITE_DATA_BYTE_253                                                                0xFD
#define _PE5_DA_PT_FE_PORT_PAGEE5_CM_WRITE_DATA_BYTE_254                                                                0xFE
#define _PE5_DA_PT_FF_PORT_PAGEE5_CM_WRITE_DATA_BYTE_255                                                                0xFF


//--------------------------------------------------
// DP Rx0 AUX DPCD Table (Page B18002)
//--------------------------------------------------
#define _PB18002_34_PT_00000_DPCD_REV                                                                                   0x00000
#define _PB18002_34_PT_00001_DPCD_MAX_LINK_RATE                                                                         0x00001
#define _PB18002_34_PT_00002_DPCD_MAX_LINK_COUNT                                                                        0x00002
#define _PB18002_34_PT_00003_DPCD_MAX_DOWNSPREAD                                                                        0x00003
#define _PB18002_34_PT_00004_DPCD_NORP                                                                                  0x00004
#define _PB18002_34_PT_00005_DPCD_DOWNSTREAM_PORT                                                                       0x00005
#define _PB18002_34_PT_00006_DPCD_MAIN_LINK_CH_CODING                                                                   0x00006
#define _PB18002_34_PT_00007_DPCD_DOWNSTREAM_PORT_COUNT                                                                 0x00007
#define _PB18002_34_PT_00008_DPCD_RX_PORT0_CAP0                                                                         0x00008
#define _PB18002_34_PT_00009_DPCD_RX_PORT0_CAP1                                                                         0x00009
#define _PB18002_34_PT_0000A_DPCD_RX_PORT1_CAP0                                                                         0x0000A
#define _PB18002_34_PT_0000B_DPCD_RX_PORT1_CAP1                                                                         0x0000B
#define _PB18002_34_PT_0000C_DPCD_I2C_SPEED_CTRL                                                                        0x0000C
#define _PB18002_34_PT_0000D_DPCD_EDP_CON_CAP                                                                           0x0000D
#define _PB18002_34_PT_0000E_DPCD_E_RESERVE                                                                             0x0000E
#define _PB18002_34_PT_0000F_DPCD_0000F                                                                                 0x0000F
#define _PB18002_34_PT_00020_DPCD_SINK_VIDEO_FALLBACK_FORMATS                                                           0x00020
#define _PB18002_34_PT_00021_MSTM_CAP                                                                                   0x00021
#define _PB18002_34_PT_00022_NUMBER_OF_AUDIO_ENDPOINTS                                                                  0x00022
#define _PB18002_34_PT_0002E_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CAPABILITIES                                       0x0002E
#define _PB18002_34_PT_00030_GUID30                                                                                     0x00030
#define _PB18002_34_PT_00031_GUID31                                                                                     0x00031
#define _PB18002_34_PT_00032_GUID32                                                                                     0x00032
#define _PB18002_34_PT_00033_GUID33                                                                                     0x00033
#define _PB18002_34_PT_00034_GUID34                                                                                     0x00034
#define _PB18002_34_PT_00035_GUID35                                                                                     0x00035
#define _PB18002_34_PT_00036_GUID36                                                                                     0x00036
#define _PB18002_34_PT_00037_GUID37                                                                                     0x00037
#define _PB18002_34_PT_00038_GUID38                                                                                     0x00038
#define _PB18002_34_PT_00039_GUID39                                                                                     0x00039
#define _PB18002_34_PT_0003A_GUID3A                                                                                     0x0003A
#define _PB18002_34_PT_0003B_GUID3B                                                                                     0x0003B
#define _PB18002_34_PT_0003C_GUID3C                                                                                     0x0003C
#define _PB18002_34_PT_0003D_GUID3D                                                                                     0x0003D
#define _PB18002_34_PT_0003E_GUID3E                                                                                     0x0003E
#define _PB18002_34_PT_0003F_GUID3F                                                                                     0x0003F
#define _PB18002_34_PT_00050_DPCD_00050                                                                                 0x00050
#define _PB18002_34_PT_00051_DPCD_00051                                                                                 0x00051
#define _PB18002_34_PT_00060_DPCD_00060                                                                                 0x00060
#define _PB18002_34_PT_00061_DPCD_00061                                                                                 0x00061
#define _PB18002_34_PT_00062_DPCD_00062                                                                                 0x00062
#define _PB18002_34_PT_00063_DPCD_00063                                                                                 0x00063
#define _PB18002_34_PT_00064_DPCD_00064                                                                                 0x00064
#define _PB18002_34_PT_00065_DPCD_00065                                                                                 0x00065
#define _PB18002_34_PT_00066_DPCD_00066                                                                                 0x00066
#define _PB18002_34_PT_00067_DPCD_00067                                                                                 0x00067
#define _PB18002_34_PT_00068_DPCD_00068                                                                                 0x00068
#define _PB18002_34_PT_00069_DPCD_00069                                                                                 0x00069
#define _PB18002_34_PT_0006A_DPCD_0006A                                                                                 0x0006A
#define _PB18002_34_PT_0006B_DPCD_0006B                                                                                 0x0006B
#define _PB18002_34_PT_0006C_DPCD_0006C                                                                                 0x0006C
#define _PB18002_34_PT_0006D_DPCD_0006D                                                                                 0x0006D
#define _PB18002_34_PT_0006E_DPCD_0006E                                                                                 0x0006E
#define _PB18002_34_PT_0006F_DPCD_0006F                                                                                 0x0006F
#define _PB18002_34_PT_00080_DPCD_80                                                                                    0x00080
#define _PB18002_34_PT_00081_DPCD_81                                                                                    0x00081
#define _PB18002_34_PT_00082_DPCD_82                                                                                    0x00082
#define _PB18002_34_PT_00083_DPCD_83                                                                                    0x00083
#define _PB18002_34_PT_00084_DPCD_84                                                                                    0x00084
#define _PB18002_34_PT_00085_DPCD_85                                                                                    0x00085
#define _PB18002_34_PT_00086_DPCD_86                                                                                    0x00086
#define _PB18002_34_PT_00087_DPCD_87                                                                                    0x00087
#define _PB18002_34_PT_00088_DPCD_88                                                                                    0x00088
#define _PB18002_34_PT_00089_DPCD_89                                                                                    0x00089
#define _PB18002_34_PT_0008A_DPCD_8A                                                                                    0x0008A
#define _PB18002_34_PT_0008B_DPCD_8B                                                                                    0x0008B
#define _PB18002_34_PT_0008C_DPCD_8C                                                                                    0x0008C
#define _PB18002_34_PT_0008D_DPCD_8D                                                                                    0x0008D
#define _PB18002_34_PT_0008E_DPCD_8E                                                                                    0x0008E
#define _PB18002_34_PT_0008F_DPCD_8F                                                                                    0x0008F
#define _PB18002_34_PT_00090_DPCD_FEC_CAPABILITY                                                                        0x00090
#define _PB18002_34_PT_00091_DPCD_FEC_CAPABILITY_1                                                                      0x00091
#define _PB18002_34_PT_00092_DPCD_00092                                                                                 0x00092
#define _PB18002_34_PT_00093_DPCD_00093                                                                                 0x00093
#define _PB18002_34_PT_00094_DPCD_00094                                                                                 0x00094
#define _PB18002_34_PT_00095_DPCD_00095                                                                                 0x00095
#define _PB18002_34_PT_00096_DPCD_00096                                                                                 0x00096
#define _PB18002_34_PT_00097_DPCD_00097                                                                                 0x00097
#define _PB18002_34_PT_00098_DPCD_00098                                                                                 0x00098
#define _PB18002_34_PT_00099_DPCD_00099                                                                                 0x00099
#define _PB18002_34_PT_0009A_DPCD_0009A                                                                                 0x0009A
#define _PB18002_34_PT_0009B_DPCD_0009B                                                                                 0x0009B
#define _PB18002_34_PT_0009C_DPCD_0009C                                                                                 0x0009C
#define _PB18002_34_PT_0009D_DPCD_0009D                                                                                 0x0009D
#define _PB18002_34_PT_0009E_DPCD_0009E                                                                                 0x0009E
#define _PB18002_34_PT_000A0_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_0                                                       0x000A0
#define _PB18002_34_PT_000A1_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_1                                                       0x000A1
#define _PB18002_34_PT_000A2_DPCD_BRANCH_DSC_MAX_LINE_BUFFER_WIDTH                                                      0x000A2
#define _PB18002_34_PT_000A3_DPCD_DFP_CAP_EXT_SUPPORT                                                                   0x000A3
#define _PB18002_34_PT_000A4_DPCD_DFP_MAX_PIXEL_RATE_0                                                                  0x000A4
#define _PB18002_34_PT_000A5_DPCD_DFP_MAX_PIXEL_RATE_1                                                                  0x000A5
#define _PB18002_34_PT_000A6_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_0                                                      0x000A6
#define _PB18002_34_PT_000A7_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_1                                                      0x000A7
#define _PB18002_34_PT_000A8_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_0                                                     0x000A8
#define _PB18002_34_PT_000A9_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_1                                                     0x000A9
#define _PB18002_34_PT_000AA_DPCD_DFP_SUPPORTED_PIXEL_ENCODING_FORMAT                                                   0x000AA
#define _PB18002_34_PT_000AB_DPCD_DFP_RGB_PIXEL_COMPONENT_BIT_DEPTH                                                     0x000AB
#define _PB18002_34_PT_000AC_DPCD_DFP_YUV444_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AC
#define _PB18002_34_PT_000AD_DPCD_DFP_YUV422_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AD
#define _PB18002_34_PT_000AE_DPCD_DFP_YUV420_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AE
#define _PB18002_34_PT_000AF_DPCD_DFP_CAP_EXT_RESERVED                                                                  0x000AF
#define _PB18002_34_PT_000B0_DPCD_000B0                                                                                 0x000B0
#define _PB18002_34_PT_000B1_DPCD_000B1                                                                                 0x000B1
#define _PB18002_34_PT_000B2_DPCD_000B2                                                                                 0x000B2
#define _PB18002_34_PT_000B3_DPCD_000B3                                                                                 0x000B3
#define _PB18002_34_PT_000B4_DPCD_000B4                                                                                 0x000B4
#define _PB18002_34_PT_000B5_DPCD_000B5                                                                                 0x000B5
#define _PB18002_34_PT_000B6_DPCD_000B6                                                                                 0x000B6
#define _PB18002_34_PT_00100_DPCD_LINK_BW_SET                                                                           0x00100
#define _PB18002_34_PT_00101_DPCD_LINK_COUNT_SET                                                                        0x00101
#define _PB18002_34_PT_00102_DPCD_TRAINING_PATTERN_SET                                                                  0x00102
#define _PB18002_34_PT_00103_DPCD_TRAINING_LANE0_SET                                                                    0x00103
#define _PB18002_34_PT_00104_DPCD_TRAINING_LANE1_SET                                                                    0x00104
#define _PB18002_34_PT_00105_DPCD_TRAINING_LANE2_SET                                                                    0x00105
#define _PB18002_34_PT_00106_DPCD_TRAINING_LANE3_SET                                                                    0x00106
#define _PB18002_34_PT_00107_DPCD_DOWNSPREAD_CTRL                                                                       0x00107
#define _PB18002_34_PT_00108_DPCD_MLC_CODING_SET                                                                        0x00108
#define _PB18002_34_PT_00109_DPCD_I2C_SPEED_SET                                                                         0x00109
#define _PB18002_34_PT_0010A_DPCD_EDP_CON_SET                                                                           0x0010A
#define _PB18002_34_PT_0010B_DPCD10B                                                                                    0x0010B
#define _PB18002_34_PT_0010C_DPCD10C                                                                                    0x0010C
#define _PB18002_34_PT_0010D_DPCD10D                                                                                    0x0010D
#define _PB18002_34_PT_0010E_DPCD10E                                                                                    0x0010E
#define _PB18002_34_PT_0010F_DPCD10F                                                                                    0x0010F
#define _PB18002_34_PT_00110_CABLE_ATTRIBUTES_UPDATED_BY_DPTX                                                           0x00110
#define _PB18002_34_PT_00111_DPCD111                                                                                    0x00111
#define _PB18002_34_PT_00116_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CONFIGURATION                                      0x00116
#define _PB18002_34_PT_00118_DPCD118                                                                                    0x00118
#define _PB18002_34_PT_00119_DPCD119                                                                                    0x00119
#define _PB18002_34_PT_0011A_SOURCE_ADAPTIVE_SYNC_SETUP                                                                 0x0011A
#define _PB18002_34_PT_0011B_ADAPTIVE_SYNC_SDP_TRANSMISSION_TIMING_CONFIG                                               0x0011B
#define _PB18002_34_PT_00120_DPCD_FEC_CONFIGURATION                                                                     0x00120
#define _PB18002_34_PT_00121_DPCD_SDP_ERROR_DETECTION_CONFIG                                                            0x00121
#define _PB18002_34_PT_00160_DPCD_00160                                                                                 0x00160
#define _PB18002_34_PT_00161_DPCD_00161                                                                                 0x00161
#define _PB18002_34_PT_001A1_DPCD1A1                                                                                    0x001A1
#define _PB18002_34_PT_001B0_DPCD_001B0                                                                                 0x001B0
#define _PB18002_34_PT_001B1_DPCD1B1                                                                                    0x001B1
#define _PB18002_34_PT_001C0_DPCD1C0                                                                                    0x001C0
#define _PB18002_34_PT_001C1_DPCD1C1                                                                                    0x001C1
#define _PB18002_34_PT_001C2_DPCD1C2                                                                                    0x001C2
#define _PB18002_34_PT_00200_DPCD_SINK_COUNT                                                                            0x00200
#define _PB18002_34_PT_00201_DPCD_DEVICE_IRQ_VECTOR                                                                     0x00201
#define _PB18002_34_PT_00202_DPCD_LANE0_1_STATUS                                                                        0x00202
#define _PB18002_34_PT_00203_DPCD_LANE2_3_STATUS                                                                        0x00203
#define _PB18002_34_PT_00204_LANE_ALIGN_STATUS_UPDATED                                                                  0x00204
#define _PB18002_34_PT_00205_SINK_STATUS                                                                                0x00205
#define _PB18002_34_PT_00206_ADJUST_REQUEST_LANE0_1                                                                     0x00206
#define _PB18002_34_PT_00207_ADJUST_REQUEST_LANE2_3                                                                     0x00207
#define _PB18002_34_PT_00208_TRAINING_SCORE_LANE0                                                                       0x00208
#define _PB18002_34_PT_00209_TRAINING_SCORE_LANE1                                                                       0x00209
#define _PB18002_34_PT_0020A_TRAINING_SCORE_LANE2                                                                       0x0020A
#define _PB18002_34_PT_0020B_TRAINING_SCORE_LANE3                                                                       0x0020B
#define _PB18002_34_PT_0020F_DSC_STATUS_20F                                                                             0x0020F
#define _PB18002_34_PT_00210_SYMBOL_ERROR_COUNT_LANE0_L                                                                 0x00210
#define _PB18002_34_PT_00211_SYMBOL_ERROR_COUNT_LANE0_H                                                                 0x00211
#define _PB18002_34_PT_00212_SYMBOL_ERROR_COUNT_LANE1_L                                                                 0x00212
#define _PB18002_34_PT_00213_SYMBOL_ERROR_COUNT_LANE1_H                                                                 0x00213
#define _PB18002_34_PT_00214_SYMBOL_ERROR_COUNT_LANE2_L                                                                 0x00214
#define _PB18002_34_PT_00215_SYMBOL_ERROR_COUNT_LANE2_H                                                                 0x00215
#define _PB18002_34_PT_00216_SYMBOL_ERROR_COUNT_LANE3_L                                                                 0x00216
#define _PB18002_34_PT_00217_SYMBOL_ERROR_COUNT_LANE3_H                                                                 0x00217
#define _PB18002_34_PT_00218_TEST_REQUEST                                                                               0x00218
#define _PB18002_34_PT_00219_TEST_LINK_RATE                                                                             0x00219
#define _PB18002_34_PT_00220_TEST_LANE_COUNT                                                                            0x00220
#define _PB18002_34_PT_00221_TEST_VIDEO_PATTERN_TYPE                                                                    0x00221
#define _PB18002_34_PT_00222_TEST_H_TOTAL_H                                                                             0x00222
#define _PB18002_34_PT_00223_TEST_H_TOTAL_L                                                                             0x00223
#define _PB18002_34_PT_00224_TEST_V_TOTAL_H                                                                             0x00224
#define _PB18002_34_PT_00225_TEST_V_TOTAL_L                                                                             0x00225
#define _PB18002_34_PT_00226_TEST_H_START_H                                                                             0x00226
#define _PB18002_34_PT_00227_TEST_H_START_L                                                                             0x00227
#define _PB18002_34_PT_00228_TEST_V_START_H                                                                             0x00228
#define _PB18002_34_PT_00229_TEST_V_START_L                                                                             0x00229
#define _PB18002_34_PT_0022A_TEST_HSYNC_H                                                                               0x0022A
#define _PB18002_34_PT_0022B_TEST_HSYNC_L                                                                               0x0022B
#define _PB18002_34_PT_0022C_TEST_VSYNC_H                                                                               0x0022C
#define _PB18002_34_PT_0022D_TEST_VSYNC_L                                                                               0x0022D
#define _PB18002_34_PT_0022E_TEST_H_WIDTH_H                                                                             0x0022E
#define _PB18002_34_PT_0022F_TEST_H_WIDTH_L                                                                             0x0022F
#define _PB18002_34_PT_00230_TEST_V_WIDTH_H                                                                             0x00230
#define _PB18002_34_PT_00231_TEST_V_WIDTH_L                                                                             0x00231
#define _PB18002_34_PT_00232_TEST_MISC1                                                                                 0x00232
#define _PB18002_34_PT_00233_TEST_MISC2                                                                                 0x00233
#define _PB18002_34_PT_00234_TEST_REFRESH_RATE_NUM                                                                      0x00234
#define _PB18002_34_PT_00240_TEST_CRC_R_CR_L                                                                            0x00240
#define _PB18002_34_PT_00241_TEST_CRC_R_CR_H                                                                            0x00241
#define _PB18002_34_PT_00242_TEST_CRC_G_Y_L                                                                             0x00242
#define _PB18002_34_PT_00243_TEST_CRC_G_Y_H                                                                             0x00243
#define _PB18002_34_PT_00244_TEST_CRC_B_CB_L                                                                            0x00244
#define _PB18002_34_PT_00245_TEST_CRC_B_CB_H                                                                            0x00245
#define _PB18002_34_PT_00246_TEST_SINK_MISC                                                                             0x00246
#define _PB18002_34_PT_00248_PHY_TEST_PATTERN                                                                           0x00248
#define _PB18002_34_PT_00249_SQUARE_PATTERN_NUM                                                                         0x00249
#define _PB18002_34_PT_0024A_DPCD_0024A                                                                                 0x0024A
#define _PB18002_34_PT_0024B_DPCD_0024B                                                                                 0x0024B
#define _PB18002_34_PT_00250_DPCD_00250                                                                                 0x00250
#define _PB18002_34_PT_00251_DPCD_00251                                                                                 0x00251
#define _PB18002_34_PT_00252_DPCD_00252                                                                                 0x00252
#define _PB18002_34_PT_00253_DPCD_00253                                                                                 0x00253
#define _PB18002_34_PT_00254_DPCD_00254                                                                                 0x00254
#define _PB18002_34_PT_00255_DPCD_00255                                                                                 0x00255
#define _PB18002_34_PT_00256_DPCD_00256                                                                                 0x00256
#define _PB18002_34_PT_00257_DPCD_00257                                                                                 0x00257
#define _PB18002_34_PT_00258_DPCD_00258                                                                                 0x00258
#define _PB18002_34_PT_00259_DPCD_00259                                                                                 0x00259
#define _PB18002_34_PT_0025A_DPCD_0025A                                                                                 0x0025A
#define _PB18002_34_PT_0025B_DPCD_0025B                                                                                 0x0025B
#define _PB18002_34_PT_00260_TEST_RESPONSE                                                                              0x00260
#define _PB18002_34_PT_00261_TEST_EDID_CHECKSUM                                                                         0x00261
#define _PB18002_34_PT_00262_DSC_CRC_00                                                                                 0x00262
#define _PB18002_34_PT_00263_DSC_CRC_01                                                                                 0x00263
#define _PB18002_34_PT_00264_DSC_CRC_10                                                                                 0x00264
#define _PB18002_34_PT_00265_DSC_CRC_11                                                                                 0x00265
#define _PB18002_34_PT_00266_DSC_CRC_20                                                                                 0x00266
#define _PB18002_34_PT_00267_DSC_CRC_21                                                                                 0x00267
#define _PB18002_34_PT_00270_TEST_SINK                                                                                  0x00270
#define _PB18002_34_PT_00271_TEST_AUDIO_MODE                                                                            0x00271
#define _PB18002_34_PT_00272_TEST_AUDIO_PATTERN_TYPE                                                                    0x00272
#define _PB18002_34_PT_00273_TEST_AUDIO_PERIOD_CH1                                                                      0x00273
#define _PB18002_34_PT_00274_TEST_AUDIO_PERIOD_CH2                                                                      0x00274
#define _PB18002_34_PT_00275_TEST_AUDIO_PERIOD_CH3                                                                      0x00275
#define _PB18002_34_PT_00276_TEST_AUDIO_PERIOD_CH4                                                                      0x00276
#define _PB18002_34_PT_00277_TEST_AUDIO_PERIOD_CH5                                                                      0x00277
#define _PB18002_34_PT_00278_TEST_AUDIO_PERIOD_CH6                                                                      0x00278
#define _PB18002_34_PT_00279_TEST_AUDIO_PERIOD_CH7                                                                      0x00279
#define _PB18002_34_PT_0027A_TEST_AUDIO_PERIOD_CH8                                                                      0x0027A
#define _PB18002_34_PT_00280_DPCD_FEC_STATUS                                                                            0x00280
#define _PB18002_34_PT_00281_DPCD_FEC_ERROR_COUNT_0                                                                     0x00281
#define _PB18002_34_PT_00282_DPCD_FEC_ERROR_COUNT_1                                                                     0x00282
#define _PB18002_34_PT_002C0_DPCD2C0                                                                                    0x002C0
#define _PB18002_34_PT_002C1_DPCD2C1                                                                                    0x002C1
#define _PB18002_34_PT_002C2_DPCD2C2                                                                                    0x002C2
#define _PB18002_34_PT_002C3_DPCD2C3                                                                                    0x002C3
#define _PB18002_34_PT_002C4_DPCD2C4                                                                                    0x002C4
#define _PB18002_34_PT_002C5_DPCD2C5                                                                                    0x002C5
#define _PB18002_34_PT_002C6_DPCD2C6                                                                                    0x002C6
#define _PB18002_34_PT_002C7_DPCD2C7                                                                                    0x002C7
#define _PB18002_34_PT_002C8_DPCD2C8                                                                                    0x002C8
#define _PB18002_34_PT_002C9_DPCD2C9                                                                                    0x002C9
#define _PB18002_34_PT_002CA_DPCD2CA                                                                                    0x002CA
#define _PB18002_34_PT_002CB_DPCD2CB                                                                                    0x002CB
#define _PB18002_34_PT_002CC_DPCD2CC                                                                                    0x002CC
#define _PB18002_34_PT_002CD_DPCD2CD                                                                                    0x002CD
#define _PB18002_34_PT_002CE_DPCD2CE                                                                                    0x002CE
#define _PB18002_34_PT_002CF_DPCD2CF                                                                                    0x002CF
#define _PB18002_34_PT_002D0_DPCD2D0                                                                                    0x002D0
#define _PB18002_34_PT_002D1_DPCD2D1                                                                                    0x002D1
#define _PB18002_34_PT_002D2_DPCD2D2                                                                                    0x002D2
#define _PB18002_34_PT_002D3_DPCD2D3                                                                                    0x002D3
#define _PB18002_34_PT_002D4_DPCD2D4                                                                                    0x002D4
#define _PB18002_34_PT_002D5_DPCD2D5                                                                                    0x002D5
#define _PB18002_34_PT_002D6_DPCD2D6                                                                                    0x002D6
#define _PB18002_34_PT_002D7_DPCD2D7                                                                                    0x002D7
#define _PB18002_34_PT_002D8_DPCD2D8                                                                                    0x002D8
#define _PB18002_34_PT_002D9_DPCD2D9                                                                                    0x002D9
#define _PB18002_34_PT_002DA_DPCD2DA                                                                                    0x002DA
#define _PB18002_34_PT_002DB_DPCD2DB                                                                                    0x002DB
#define _PB18002_34_PT_002DC_DPCD2DC                                                                                    0x002DC
#define _PB18002_34_PT_002DD_DPCD2DD                                                                                    0x002DD
#define _PB18002_34_PT_002DE_DPCD2DE                                                                                    0x002DE
#define _PB18002_34_PT_002DF_DPCD2DF                                                                                    0x002DF
#define _PB18002_34_PT_002E0_DPCD2E0                                                                                    0x002E0
#define _PB18002_34_PT_002E1_DPCD2E1                                                                                    0x002E1
#define _PB18002_34_PT_002E2_DPCD2E2                                                                                    0x002E2
#define _PB18002_34_PT_002E3_DPCD2E3                                                                                    0x002E3
#define _PB18002_34_PT_002E4_DPCD2E4                                                                                    0x002E4
#define _PB18002_34_PT_002E5_DPCD2E5                                                                                    0x002E5
#define _PB18002_34_PT_002E6_DPCD2E6                                                                                    0x002E6
#define _PB18002_34_PT_002E7_DPCD2E7                                                                                    0x002E7
#define _PB18002_34_PT_002E8_DPCD2E8                                                                                    0x002E8
#define _PB18002_34_PT_002E9_DPCD2E9                                                                                    0x002E9
#define _PB18002_34_PT_002EA_DPCD2EA                                                                                    0x002EA
#define _PB18002_34_PT_002EB_DPCD2EB                                                                                    0x002EB
#define _PB18002_34_PT_002EC_DPCD2EC                                                                                    0x002EC
#define _PB18002_34_PT_002ED_DPCD2ED                                                                                    0x002ED
#define _PB18002_34_PT_002EE_DPCD2EE                                                                                    0x002EE
#define _PB18002_34_PT_002EF_DPCD2EF                                                                                    0x002EF
#define _PB18002_34_PT_002F0_DPCD2F0                                                                                    0x002F0
#define _PB18002_34_PT_002F1_DPCD2F1                                                                                    0x002F1
#define _PB18002_34_PT_002F2_DPCD2F2                                                                                    0x002F2
#define _PB18002_34_PT_002F3_DPCD2F3                                                                                    0x002F3
#define _PB18002_34_PT_002F4_DPCD2F4                                                                                    0x002F4
#define _PB18002_34_PT_002F5_DPCD2F5                                                                                    0x002F5
#define _PB18002_34_PT_002F6_DPCD2F6                                                                                    0x002F6
#define _PB18002_34_PT_002F7_DPCD2F7                                                                                    0x002F7
#define _PB18002_34_PT_002F8_DPCD2F8                                                                                    0x002F8
#define _PB18002_34_PT_002F9_DPCD2F9                                                                                    0x002F9
#define _PB18002_34_PT_002FA_DPCD2FA                                                                                    0x002FA
#define _PB18002_34_PT_002FB_DPCD2FB                                                                                    0x002FB
#define _PB18002_34_PT_002FC_DPCD2FC                                                                                    0x002FC
#define _PB18002_34_PT_002FD_DPCD2FD                                                                                    0x002FD
#define _PB18002_34_PT_002FE_DPCD2FE                                                                                    0x002FE
#define _PB18002_34_PT_002FF_DPCD2FF                                                                                    0x002FF
#define _PB18002_34_PT_00300_SOURCE_VENDOR_IEEE_OUI_L                                                                   0x00300
#define _PB18002_34_PT_00301_SOURCE_VENDOR_IEEE_OUI_M                                                                   0x00301
#define _PB18002_34_PT_00302_SOURCE_VENDOR_IEEE_OUI_H                                                                   0x00302
#define _PB18002_34_PT_00303_DPCD_303                                                                                   0x00303
#define _PB18002_34_PT_00304_DPCD_304                                                                                   0x00304
#define _PB18002_34_PT_00305_DPCD_305                                                                                   0x00305
#define _PB18002_34_PT_00306_DPCD_306                                                                                   0x00306
#define _PB18002_34_PT_00307_DPCD_307                                                                                   0x00307
#define _PB18002_34_PT_00308_DPCD_308                                                                                   0x00308
#define _PB18002_34_PT_00309_DPCD_309                                                                                   0x00309
#define _PB18002_34_PT_0030A_DPCD_30A                                                                                   0x0030A
#define _PB18002_34_PT_0030B_DPCD_30B                                                                                   0x0030B
#define _PB18002_34_PT_0030C_DPCD_30C                                                                                   0x0030C
#define _PB18002_34_PT_0030D_DPCD_30D                                                                                   0x0030D
#define _PB18002_34_PT_0030E_DPCD_30E                                                                                   0x0030E
#define _PB18002_34_PT_0030F_DPCD_30F                                                                                   0x0030F
#define _PB18002_34_PT_00310_DPCD_310                                                                                   0x00310
#define _PB18002_34_PT_00311_DPCD_311                                                                                   0x00311
#define _PB18002_34_PT_00312_DPCD_312                                                                                   0x00312
#define _PB18002_34_PT_00313_DPCD_313                                                                                   0x00313
#define _PB18002_34_PT_00314_DPCD_314                                                                                   0x00314
#define _PB18002_34_PT_00315_DPCD_315                                                                                   0x00315
#define _PB18002_34_PT_00316_DPCD_316                                                                                   0x00316
#define _PB18002_34_PT_00317_DPCD_317                                                                                   0x00317
#define _PB18002_34_PT_00318_DPCD_318                                                                                   0x00318
#define _PB18002_34_PT_00319_DPCD_319                                                                                   0x00319
#define _PB18002_34_PT_0031A_DPCD_31A                                                                                   0x0031A
#define _PB18002_34_PT_0031B_DPCD_31B                                                                                   0x0031B
#define _PB18002_34_PT_0031C_DPCD_31C                                                                                   0x0031C
#define _PB18002_34_PT_0031D_DPCD_31D                                                                                   0x0031D
#define _PB18002_34_PT_0031E_DPCD_31E                                                                                   0x0031E
#define _PB18002_34_PT_0031F_DPCD_31F                                                                                   0x0031F
#define _PB18002_34_PT_00340_DPCD_INTEL_EDPHDR_CAPS_0                                                                   0x00340
#define _PB18002_34_PT_00341_DPCD_INTEL_EDPHDR_CAPS_1                                                                   0x00341
#define _PB18002_34_PT_00342_DPCD_INTEL_EDPHDR_CAPS_2                                                                   0x00342
#define _PB18002_34_PT_00343_DPCD_INTEL_EDPHDR_CAPS_3                                                                   0x00343
#define _PB18002_34_PT_00344_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_0                                                     0x00344
#define _PB18002_34_PT_00345_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_1                                                     0x00345
#define _PB18002_34_PT_00346_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_0                                                      0x00346
#define _PB18002_34_PT_00347_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_1                                                      0x00347
#define _PB18002_34_PT_00348_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_2                                                      0x00348
#define _PB18002_34_PT_00349_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_3                                                      0x00349
#define _PB18002_34_PT_0034A_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_0                                               0x0034A
#define _PB18002_34_PT_0034B_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_1                                               0x0034B
#define _PB18002_34_PT_0034C_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_2                                               0x0034C
#define _PB18002_34_PT_0034D_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_3                                               0x0034D
#define _PB18002_34_PT_0034E_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_4                                               0x0034E
#define _PB18002_34_PT_0034F_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_5                                               0x0034F
#define _PB18002_34_PT_00350_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_6                                               0x00350
#define _PB18002_34_PT_00351_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_7                                               0x00351
#define _PB18002_34_PT_00352_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_0                                                       0x00352
#define _PB18002_34_PT_00353_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_1                                                       0x00353
#define _PB18002_34_PT_00354_DPCD_INTEL_EDP_BRIGHTNESS_NITS_0                                                           0x00354
#define _PB18002_34_PT_00355_DPCD_INTEL_EDP_BRIGHTNESS_NITS_1                                                           0x00355
#define _PB18002_34_PT_00356_DPCD_INTEL_EDP_BRIGHTNESS_NITS_2                                                           0x00356
#define _PB18002_34_PT_00357_DPCD_INTEL_EDP_BRIGHTNESS_NITS_3                                                           0x00357
#define _PB18002_34_PT_00358_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_0                                                   0x00358
#define _PB18002_34_PT_00359_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_1                                                   0x00359
#define _PB18002_34_PT_00360_AS_SDP_0                                                                                   0x00360
#define _PB18002_34_PT_00361_AS_SDP_1                                                                                   0x00361
#define _PB18002_34_PT_00362_AS_SDP_2                                                                                   0x00362
#define _PB18002_34_PT_00363_AS_SDP_3                                                                                   0x00363
#define _PB18002_34_PT_00364_AS_SDP_4                                                                                   0x00364
#define _PB18002_34_PT_00365_AS_SDP_5                                                                                   0x00365
#define _PB18002_34_PT_00366_AS_SDP_6                                                                                   0x00366
#define _PB18002_34_PT_00367_AS_SDP_7                                                                                   0x00367
#define _PB18002_34_PT_00368_AS_SDP_8                                                                                   0x00368
#define _PB18002_34_PT_00369_AS_SDP_9                                                                                   0x00369
#define _PB18002_34_PT_0036A_AS_SDP_A                                                                                   0x0036A
#define _PB18002_34_PT_0036B_AS_SDP_B                                                                                   0x0036B
#define _PB18002_34_PT_0036C_AS_SDP_C                                                                                   0x0036C
#define _PB18002_34_PT_0036D_AS_SDP_D                                                                                   0x0036D
#define _PB18002_34_PT_0036E_AS_SDP_E                                                                                   0x0036E
#define _PB18002_34_PT_0036F_AS_SDP_F                                                                                   0x0036F
#define _PB18002_34_PT_00400_SINK_VENDOR_IEEE_OUI_L                                                                     0x00400
#define _PB18002_34_PT_00401_SINK_VENDOR_IEEE_OUI_M                                                                     0x00401
#define _PB18002_34_PT_00402_SINK_VENDOR_IEEE_OUI_H                                                                     0x00402
#define _PB18002_34_PT_00403_DPCD_403                                                                                   0x00403
#define _PB18002_34_PT_00404_DPCD_404                                                                                   0x00404
#define _PB18002_34_PT_00405_DPCD_405                                                                                   0x00405
#define _PB18002_34_PT_00406_DPCD_406                                                                                   0x00406
#define _PB18002_34_PT_00407_DPCD_407                                                                                   0x00407
#define _PB18002_34_PT_00408_DPCD_408                                                                                   0x00408
#define _PB18002_34_PT_00409_DPCD_409                                                                                   0x00409
#define _PB18002_34_PT_0040A_DPCD_40A                                                                                   0x0040A
#define _PB18002_34_PT_0040B_DPCD_40B                                                                                   0x0040B
#define _PB18002_34_PT_0040C_DPCD_40C                                                                                   0x0040C
#define _PB18002_34_PT_0040D_DPCD_40D                                                                                   0x0040D
#define _PB18002_34_PT_0040E_DPCD_40E                                                                                   0x0040E
#define _PB18002_34_PT_0040F_DPCD_40F                                                                                   0x0040F
#define _PB18002_34_PT_00410_SINK_EQUALIZER_COUNT                                                                       0x00410
#define _PB18002_34_PT_00411_SINK_EQUALIZER_SET                                                                         0x00411
#define _PB18002_34_PT_00412_ELT_PRESET_COUNT                                                                           0x00412
#define _PB18002_34_PT_00413_ELT_PRESET                                                                                 0x00413
#define _PB18002_34_PT_00500_DPCD_500                                                                                   0x00500
#define _PB18002_34_PT_00501_DPCD_501                                                                                   0x00501
#define _PB18002_34_PT_00502_DPCD_502                                                                                   0x00502
#define _PB18002_34_PT_00503_DPCD_503                                                                                   0x00503
#define _PB18002_34_PT_00504_DPCD_504                                                                                   0x00504
#define _PB18002_34_PT_00505_DPCD_505                                                                                   0x00505
#define _PB18002_34_PT_00506_DPCD_506                                                                                   0x00506
#define _PB18002_34_PT_00507_DPCD_507                                                                                   0x00507
#define _PB18002_34_PT_00508_DPCD_508                                                                                   0x00508
#define _PB18002_34_PT_00509_DPCD_509                                                                                   0x00509
#define _PB18002_34_PT_0050A_DPCD_50A                                                                                   0x0050A
#define _PB18002_34_PT_0050B_DPCD_50B                                                                                   0x0050B
#define _PB18002_34_PT_0050C_DPCD_50C                                                                                   0x0050C
#define _PB18002_34_PT_0050D_DPCD_50D                                                                                   0x0050D
#define _PB18002_34_PT_0050E_DPCD_50E                                                                                   0x0050E
#define _PB18002_34_PT_0050F_DPCD_50F                                                                                   0x0050F
#define _PB18002_34_PT_00510_DPCD_510                                                                                   0x00510
#define _PB18002_34_PT_00511_DPCD_511                                                                                   0x00511
#define _PB18002_34_PT_00512_DPCD_512                                                                                   0x00512
#define _PB18002_34_PT_00513_DPCD_513                                                                                   0x00513
#define _PB18002_34_PT_00514_DPCD_514                                                                                   0x00514
#define _PB18002_34_PT_00515_DPCD_515                                                                                   0x00515
#define _PB18002_34_PT_00516_DPCD_516                                                                                   0x00516
#define _PB18002_34_PT_00517_DPCD_517                                                                                   0x00517
#define _PB18002_34_PT_00518_DPCD_518                                                                                   0x00518
#define _PB18002_34_PT_00519_DPCD_519                                                                                   0x00519
#define _PB18002_34_PT_0051A_DPCD_51A                                                                                   0x0051A
#define _PB18002_34_PT_0051B_DPCD_51B                                                                                   0x0051B
#define _PB18002_34_PT_0051C_DPCD_51C                                                                                   0x0051C
#define _PB18002_34_PT_0051D_DPCD_51D                                                                                   0x0051D
#define _PB18002_34_PT_0051E_DPCD_51E                                                                                   0x0051E
#define _PB18002_34_PT_0051F_DPCD_51F                                                                                   0x0051F
#define _PB18002_34_PT_00520_DPCD_520                                                                                   0x00520
#define _PB18002_34_PT_00521_DPCD_521                                                                                   0x00521
#define _PB18002_34_PT_00522_DPCD_522                                                                                   0x00522
#define _PB18002_34_PT_00523_DPCD_523                                                                                   0x00523
#define _PB18002_34_PT_00524_DPCD_524                                                                                   0x00524
#define _PB18002_34_PT_00525_DPCD_525                                                                                   0x00525
#define _PB18002_34_PT_00526_DPCD_526                                                                                   0x00526
#define _PB18002_34_PT_00527_DPCD_527                                                                                   0x00527
#define _PB18002_34_PT_00528_DPCD_528                                                                                   0x00528
#define _PB18002_34_PT_00529_DPCD_529                                                                                   0x00529
#define _PB18002_34_PT_0052A_DPCD_52A                                                                                   0x0052A
#define _PB18002_34_PT_0052B_DPCD_52B                                                                                   0x0052B
#define _PB18002_34_PT_0052C_DPCD_52C                                                                                   0x0052C
#define _PB18002_34_PT_0052D_DPCD_52D                                                                                   0x0052D
#define _PB18002_34_PT_0052E_DPCD_52E                                                                                   0x0052E
#define _PB18002_34_PT_0052F_DPCD_52F                                                                                   0x0052F
#define _PB18002_34_PT_0053D_DPCD_53D                                                                                   0x0053D
#define _PB18002_34_PT_0056F_DPCD_56F                                                                                   0x0056F
#define _PB18002_34_PT_00570_DPCD_570                                                                                   0x00570
#define _PB18002_34_PT_00571_DPCD_571                                                                                   0x00571
#define _PB18002_34_PT_00600_SINK_CONTROL                                                                               0x00600
#define _PB18002_34_PT_00750_DPCD_SINK_VIDEO_READY_DELAY                                                                0x00750
#define _PB18002_34_PT_00751_DPCD_SINK_TRAILING_VIDEO_DELAY                                                             0x00751
#define _PB18002_34_PT_02002_DPCD_SINK_COUNT_ESI                                                                        0x02002
#define _PB18002_34_PT_02003_DPCD_2003                                                                                  0x02003
#define _PB18002_34_PT_02004_DPCD_2004                                                                                  0x02004
#define _PB18002_34_PT_02005_DPCD_2005                                                                                  0x02005
#define _PB18002_34_PT_0200B_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_STATUS                                             0x0200B
#define _PB18002_34_PT_0200C_DPCD_200C                                                                                  0x0200C
#define _PB18002_34_PT_0200D_DPCD_200D                                                                                  0x0200D
#define _PB18002_34_PT_0200E_DPCD_200E                                                                                  0x0200E
#define _PB18002_34_PT_0200F_DPCD_200F                                                                                  0x0200F
#define _PB18002_34_PT_02011_DSC_STATUS_2011                                                                            0x02011
#define _PB18002_34_PT_02020_DPCD_02020                                                                                 0x02020
#define _PB18002_34_PT_02021_DPCD_02021                                                                                 0x02021
#define _PB18002_34_PT_02022_DPCD_02022                                                                                 0x02022
#define _PB18002_34_PT_02023_DPCD_02023                                                                                 0x02023
#define _PB18002_34_PT_02024_DPCD_02024                                                                                 0x02024
#define _PB18002_34_PT_02200_DPCD_2200                                                                                  0x02200
#define _PB18002_34_PT_02201_DPCD_2201                                                                                  0x02201
#define _PB18002_34_PT_02202_DPCD_2202                                                                                  0x02202
#define _PB18002_34_PT_02203_DPCD_2203                                                                                  0x02203
#define _PB18002_34_PT_02204_DPCD_2204                                                                                  0x02204
#define _PB18002_34_PT_02205_DPCD_2205                                                                                  0x02205
#define _PB18002_34_PT_02206_DPCD_2206                                                                                  0x02206
#define _PB18002_34_PT_02207_DPCD_2207                                                                                  0x02207
#define _PB18002_34_PT_02208_DPCD_2208                                                                                  0x02208
#define _PB18002_34_PT_02209_DPCD_2209                                                                                  0x02209
#define _PB18002_34_PT_0220A_DPCD_220A                                                                                  0x0220A
#define _PB18002_34_PT_0220B_DPCD_220B                                                                                  0x0220B
#define _PB18002_34_PT_0220C_DPCD_220C                                                                                  0x0220C
#define _PB18002_34_PT_0220D_DPCD_220D                                                                                  0x0220D
#define _PB18002_34_PT_0220E_DPCD_220E                                                                                  0x0220E
#define _PB18002_34_PT_0220F_DPCD_220F                                                                                  0x0220F
#define _PB18002_34_PT_02210_DPCD_2210                                                                                  0x02210
#define _PB18002_34_PT_02211_DPCD_2211                                                                                  0x02211
#define _PB18002_34_PT_02212_DPCD_2212                                                                                  0x02212
#define _PB18002_34_PT_02213_DPCD_2213                                                                                  0x02213
#define _PB18002_34_PT_02214_DPCD_2214                                                                                  0x02214
#define _PB18002_34_PT_02215_DPCD_2215                                                                                  0x02215
#define _PB18002_34_PT_02216_DPCD_2216                                                                                  0x02216
#define _PB18002_34_PT_02217_CABLE_ATTRIBUTES_UPDATED_BY_DPRX                                                           0x02217
#define _PB18002_34_PT_02218_ADAPTIVE_SYNC_CAPABILITY_2                                                                 0x02218
#define _PB18002_34_PT_02219_DPCD_2219                                                                                  0x02219
#define _PB18002_34_PT_0221A_DPCD_221A                                                                                  0x0221A
#define _PB18002_34_PT_0221B_DPCD_221B                                                                                  0x0221B
#define _PB18002_34_PT_0221C_DPCD_221C                                                                                  0x0221C
#define _PB18002_34_PT_0221D_DPCD_221D                                                                                  0x0221D
#define _PB18002_34_PT_0221E_DPCD_221E                                                                                  0x0221E
#define _PB18002_34_PT_0221F_DPCD_221F                                                                                  0x0221F
#define _PB18002_34_PT_02220_DPCD_2220                                                                                  0x02220
#define _PB18002_34_PT_02221_DPCD_2221                                                                                  0x02221
#define _PB18002_34_PT_02222_DPCD_2222                                                                                  0x02222
#define _PB18002_34_PT_02223_DPCD_2223                                                                                  0x02223
#define _PB18002_34_PT_02224_DPCD_2224                                                                                  0x02224
#define _PB18002_34_PT_02225_DPCD_2225                                                                                  0x02225
#define _PB18002_34_PT_02226_DPCD_2226                                                                                  0x02226
#define _PB18002_34_PT_02227_DPCD_2227                                                                                  0x02227
#define _PB18002_34_PT_02228_DPCD_2228                                                                                  0x02228
#define _PB18002_34_PT_02229_DPCD_2229                                                                                  0x02229
#define _PB18002_34_PT_0222A_DPCD_222A                                                                                  0x0222A
#define _PB18002_34_PT_0222B_DPCD_222B                                                                                  0x0222B
#define _PB18002_34_PT_0222C_DPCD_222C                                                                                  0x0222C
#define _PB18002_34_PT_0222D_DPCD_222D                                                                                  0x0222D
#define _PB18002_34_PT_0222E_DPCD_222E                                                                                  0x0222E
#define _PB18002_34_PT_0222F_DPCD_222F                                                                                  0x0222F
#define _PB18002_34_PT_02230_DPCD_2230                                                                                  0x02230
#define _PB18002_34_PT_02231_DPCD_2231                                                                                  0x02231
#define _PB18002_34_PT_02232_DPCD_2232                                                                                  0x02232
#define _PB18002_34_PT_02233_DPCD_2233                                                                                  0x02233
#define _PB18002_34_PT_02234_DPCD_2234                                                                                  0x02234
#define _PB18002_34_PT_02235_DPCD_2235                                                                                  0x02235
#define _PB18002_34_PT_02236_DPCD_2236                                                                                  0x02236
#define _PB18002_34_PT_02237_DPCD_2237                                                                                  0x02237
#define _PB18002_34_PT_02238_DPCD_2238                                                                                  0x02238
#define _PB18002_34_PT_02239_DPCD_2239                                                                                  0x02239
#define _PB18002_34_PT_0223A_DPCD_223A                                                                                  0x0223A
#define _PB18002_34_PT_0223B_DPCD_223B                                                                                  0x0223B
#define _PB18002_34_PT_0223C_DPCD_223C                                                                                  0x0223C
#define _PB18002_34_PT_0223D_DPCD_223D                                                                                  0x0223D
#define _PB18002_34_PT_0223E_DPCD_223E                                                                                  0x0223E
#define _PB18002_34_PT_0223F_DPCD_223F                                                                                  0x0223F
#define _PB18002_34_PT_02240_DPCD_2240                                                                                  0x02240
#define _PB18002_34_PT_02241_DPCD_2241                                                                                  0x02241
#define _PB18002_34_PT_02242_DPCD_2242                                                                                  0x02242
#define _PB18002_34_PT_02243_DPCD_2243                                                                                  0x02243
#define _PB18002_34_PT_02244_DPCD_2244                                                                                  0x02244
#define _PB18002_34_PT_02245_DPCD_2245                                                                                  0x02245
#define _PB18002_34_PT_02246_DPCD_2246                                                                                  0x02246
#define _PB18002_34_PT_02247_DPCD_2247                                                                                  0x02247
#define _PB18002_34_PT_02248_DPCD_2248                                                                                  0x02248
#define _PB18002_34_PT_02249_DPCD_2249                                                                                  0x02249
#define _PB18002_34_PT_0224A_DPCD_224A                                                                                  0x0224A
#define _PB18002_34_PT_0224B_DPCD_224B                                                                                  0x0224B
#define _PB18002_34_PT_0224C_DPCD_224C                                                                                  0x0224C
#define _PB18002_34_PT_0224D_DPCD_224D                                                                                  0x0224D
#define _PB18002_34_PT_0224E_DPCD_224E                                                                                  0x0224E
#define _PB18002_34_PT_0224F_DPCD_224F                                                                                  0x0224F
#define _PB18002_34_PT_02250_DPCD_2250                                                                                  0x02250
#define _PB18002_34_PT_02251_DPCD_2251                                                                                  0x02251
#define _PB18002_34_PT_02252_DPCD_2252                                                                                  0x02252
#define _PB18002_34_PT_02260_DPCD_2260                                                                                  0x02260
#define _PB18002_34_PT_02261_DPCD_2261                                                                                  0x02261
#define _PB18002_34_PT_02262_DPCD_2262                                                                                  0x02262
#define _PB18002_34_PT_02263_DPCD_2263                                                                                  0x02263
#define _PB18002_34_PT_02264_DPCD_2264                                                                                  0x02264
#define _PB18002_34_PT_02265_DPCD_2265                                                                                  0x02265
#define _PB18002_34_PT_02266_DPCD_2266                                                                                  0x02266
#define _PB18002_34_PT_02267_DPCD_2267                                                                                  0x02267
#define _PB18002_34_PT_02268_DPCD_2268                                                                                  0x02268
#define _PB18002_34_PT_02269_DPCD_2269                                                                                  0x02269
#define _PB18002_34_PT_0226A_DPCD_226A                                                                                  0x0226A
#define _PB18002_34_PT_0226B_DPCD_226B                                                                                  0x0226B
#define _PB18002_34_PT_0226C_DPCD_226C                                                                                  0x0226C
#define _PB18002_34_PT_0226D_DPCD_226D                                                                                  0x0226D
#define _PB18002_34_PT_0226E_DPCD_226E                                                                                  0x0226E
#define _PB18002_34_PT_0226F_DPCD_226F                                                                                  0x0226F
#define _PB18002_34_PT_02270_DPCD_2270                                                                                  0x02270
#define _PB18002_34_PT_02271_DPCD_2271                                                                                  0x02271
#define _PB18002_34_PT_02272_DPCD_2272                                                                                  0x02272
#define _PB18002_34_PT_02273_DPCD_2273                                                                                  0x02273
#define _PB18002_34_PT_02274_DPCD_2274                                                                                  0x02274
#define _PB18002_34_PT_02275_DPCD_2275                                                                                  0x02275
#define _PB18002_34_PT_02276_DPCD_2276                                                                                  0x02276
#define _PB18002_34_PT_02277_DPCD_2277                                                                                  0x02277
#define _PB18002_34_PT_02278_DPCD_2278                                                                                  0x02278
#define _PB18002_34_PT_02279_DPCD_2279                                                                                  0x02279
#define _PB18002_34_PT_02300_DPCD_2300                                                                                  0x02300
#define _PB18002_34_PT_02301_DPCD_2301                                                                                  0x02301
#define _PB18002_34_PT_02302_DPCD_2302                                                                                  0x02302
#define _PB18002_34_PT_02303_DPCD_2303                                                                                  0x02303
#define _PB18002_34_PT_02304_DPCD_2304                                                                                  0x02304
#define _PB18002_34_PT_02305_DPCD_2305                                                                                  0x02305
#define _PB18002_34_PT_02306_DPCD_2306                                                                                  0x02306
#define _PB18002_34_PT_02307_DPCD_2307                                                                                  0x02307
#define _PB18002_34_PT_02308_DPCD_2308                                                                                  0x02308
#define _PB18002_34_PT_02309_DPCD_2309                                                                                  0x02309
#define _PB18002_34_PT_0230A_DPCD_230A                                                                                  0x0230A
#define _PB18002_34_PT_0230B_DPCD_230B                                                                                  0x0230B
#define _PB18002_34_PT_0230C_DPCD_230C                                                                                  0x0230C
#define _PB18002_34_PT_0230D_DPCD_230D                                                                                  0x0230D
#define _PB18002_34_PT_0230E_DPCD_230E                                                                                  0x0230E
#define _PB18002_34_PT_0230F_DPCD_230F                                                                                  0x0230F
#define _PB18002_34_PT_02310_DPCD_2310                                                                                  0x02310
#define _PB18002_34_PT_02311_DPCD_2311                                                                                  0x02311
#define _PB18002_34_PT_02312_DPCD_2312                                                                                  0x02312
#define _PB18002_34_PT_02313_DPCD_2313                                                                                  0x02313
#define _PB18002_34_PT_02314_DPCD_2314                                                                                  0x02314
#define _PB18002_34_PT_02315_DPCD_2315                                                                                  0x02315
#define _PB18002_34_PT_02316_DPCD_2316                                                                                  0x02316
#define _PB18002_34_PT_02317_DPCD_2317                                                                                  0x02317
#define _PB18002_34_PT_02318_DPCD_2318                                                                                  0x02318
#define _PB18002_34_PT_02319_DPCD_2319                                                                                  0x02319
#define _PB18002_34_PT_0231A_DPCD_231A                                                                                  0x0231A
#define _PB18002_34_PT_0231B_DPCD_231B                                                                                  0x0231B
#define _PB18002_34_PT_0231C_DPCD_231C                                                                                  0x0231C
#define _PB18002_34_PT_0231D_DPCD_231D                                                                                  0x0231D
#define _PB18002_34_PT_0231E_DPCD_231E                                                                                  0x0231E
#define _PB18002_34_PT_0231F_DPCD_231F                                                                                  0x0231F
#define _PB18002_34_PT_02320_DPCD_2320                                                                                  0x02320
#define _PB18002_34_PT_02321_DPCD_2321                                                                                  0x02321
#define _PB18002_34_PT_02322_DPCD_2322                                                                                  0x02322
#define _PB18002_34_PT_02323_DPCD_2323                                                                                  0x02323
#define _PB18002_34_PT_02324_DPCD_2324                                                                                  0x02324
#define _PB18002_34_PT_02325_DPCD_2325                                                                                  0x02325
#define _PB18002_34_PT_02326_DPCD_2326                                                                                  0x02326
#define _PB18002_34_PT_02327_DPCD_2327                                                                                  0x02327
#define _PB18002_34_PT_02328_DPCD_2328                                                                                  0x02328
#define _PB18002_34_PT_02329_DPCD_2329                                                                                  0x02329
#define _PB18002_34_PT_0232A_DPCD_232A                                                                                  0x0232A
#define _PB18002_34_PT_0232B_DPCD_232B                                                                                  0x0232B
#define _PB18002_34_PT_0232C_DPCD_232C                                                                                  0x0232C
#define _PB18002_34_PT_0232D_DPCD_232D                                                                                  0x0232D
#define _PB18002_34_PT_0232E_DPCD_232E                                                                                  0x0232E
#define _PB18002_34_PT_0232F_DPCD_232F                                                                                  0x0232F
#define _PB18002_34_PT_02330_DPCD_2330                                                                                  0x02330
#define _PB18002_34_PT_02331_DPCD_2331                                                                                  0x02331
#define _PB18002_34_PT_02332_DPCD_2332                                                                                  0x02332
#define _PB18002_34_PT_02333_DPCD_2333                                                                                  0x02333
#define _PB18002_34_PT_02334_DPCD_2334                                                                                  0x02334
#define _PB18002_34_PT_02335_DPCD_2335                                                                                  0x02335
#define _PB18002_34_PT_02336_DPCD_2336                                                                                  0x02336
#define _PB18002_34_PT_02337_DPCD_2337                                                                                  0x02337
#define _PB18002_34_PT_02338_DPCD_2338                                                                                  0x02338
#define _PB18002_34_PT_02339_DPCD_2339                                                                                  0x02339
#define _PB18002_34_PT_0233A_DPCD_233A                                                                                  0x0233A
#define _PB18002_34_PT_0233B_DPCD_233B                                                                                  0x0233B
#define _PB18002_34_PT_0233C_DPCD_233C                                                                                  0x0233C
#define _PB18002_34_PT_0233D_DPCD_233D                                                                                  0x0233D
#define _PB18002_34_PT_0233E_DPCD_233E                                                                                  0x0233E
#define _PB18002_34_PT_0233F_DPCD_233F                                                                                  0x0233F
#define _PB18002_34_PT_02340_DPCD_2340                                                                                  0x02340
#define _PB18002_34_PT_02341_DPCD_2341                                                                                  0x02341
#define _PB18002_34_PT_02342_DPCD_2342                                                                                  0x02342
#define _PB18002_34_PT_02343_DPCD_2343                                                                                  0x02343
#define _PB18002_34_PT_02344_DPCD_2344                                                                                  0x02344
#define _PB18002_34_PT_02345_DPCD_2345                                                                                  0x02345
#define _PB18002_34_PT_02346_DPCD_2346                                                                                  0x02346
#define _PB18002_34_PT_02347_DPCD_2347                                                                                  0x02347
#define _PB18002_34_PT_02348_DPCD_2348                                                                                  0x02348
#define _PB18002_34_PT_02349_DPCD_2349                                                                                  0x02349
#define _PB18002_34_PT_0234A_DPCD_234A                                                                                  0x0234A
#define _PB18002_34_PT_0234B_DPCD_234B                                                                                  0x0234B
#define _PB18002_34_PT_0234C_DPCD_234C                                                                                  0x0234C
#define _PB18002_34_PT_0234D_DPCD_234D                                                                                  0x0234D
#define _PB18002_34_PT_0234E_DPCD_234E                                                                                  0x0234E
#define _PB18002_34_PT_0234F_DPCD_234F                                                                                  0x0234F
#define _PB18002_34_PT_02350_DPCD_2350                                                                                  0x02350
#define _PB18002_34_PT_02351_DPCD_2351                                                                                  0x02351
#define _PB18002_34_PT_03000_DPCD_3000                                                                                  0x03000
#define _PB18002_34_PT_03001_DPCD_3001                                                                                  0x03001
#define _PB18002_34_PT_03002_DPCD_3002                                                                                  0x03002
#define _PB18002_34_PT_03003_DPCD_3003                                                                                  0x03003
#define _PB18002_34_PT_03004_DPCD_3004                                                                                  0x03004
#define _PB18002_34_PT_0300E_DPCD_300E                                                                                  0x0300E
#define _PB18002_34_PT_0300F_DPCD_300F                                                                                  0x0300F
#define _PB18002_34_PT_03010_DPCD_3010                                                                                  0x03010
#define _PB18002_34_PT_03011_DPCD_3011                                                                                  0x03011
#define _PB18002_34_PT_03012_DPCD_3012                                                                                  0x03012
#define _PB18002_34_PT_03013_DPCD_3013                                                                                  0x03013
#define _PB18002_34_PT_03014_DPCD_3014                                                                                  0x03014
#define _PB18002_34_PT_03015_DPCD_3015                                                                                  0x03015
#define _PB18002_34_PT_03016_DPCD_3016                                                                                  0x03016
#define _PB18002_34_PT_03017_DPCD_3017                                                                                  0x03017
#define _PB18002_34_PT_03018_DPCD_3018                                                                                  0x03018
#define _PB18002_34_PT_03019_DPCD_3019                                                                                  0x03019
#define _PB18002_34_PT_0301A_DPCD_301A                                                                                  0x0301A
#define _PB18002_34_PT_0301B_DPCD_301B                                                                                  0x0301B
#define _PB18002_34_PT_0301C_DPCD_301C                                                                                  0x0301C
#define _PB18002_34_PT_0301D_DPCD_301D                                                                                  0x0301D
#define _PB18002_34_PT_0301E_DPCD_301E                                                                                  0x0301E
#define _PB18002_34_PT_0301F_DPCD_301F                                                                                  0x0301F
#define _PB18002_34_PT_03020_DPCD_3020                                                                                  0x03020
#define _PB18002_34_PT_03021_DPCD_3021                                                                                  0x03021
#define _PB18002_34_PT_03022_DPCD_3022                                                                                  0x03022
#define _PB18002_34_PT_03023_DPCD_3023                                                                                  0x03023
#define _PB18002_34_PT_03024_DPCD_3024                                                                                  0x03024
#define _PB18002_34_PT_03025_DPCD_3025                                                                                  0x03025
#define _PB18002_34_PT_03026_DPCD_3026                                                                                  0x03026
#define _PB18002_34_PT_03027_DPCD_3027                                                                                  0x03027
#define _PB18002_34_PT_03028_DPCD_3028                                                                                  0x03028
#define _PB18002_34_PT_03029_DPCD_3029                                                                                  0x03029
#define _PB18002_34_PT_0302A_DPCD_302A                                                                                  0x0302A
#define _PB18002_34_PT_0302B_DPCD_302B                                                                                  0x0302B
#define _PB18002_34_PT_0302C_DPCD_302C                                                                                  0x0302C
#define _PB18002_34_PT_0302D_DPCD_302D                                                                                  0x0302D
#define _PB18002_34_PT_0302E_DPCD_302E                                                                                  0x0302E
#define _PB18002_34_PT_0302F_DPCD_302F                                                                                  0x0302F
#define _PB18002_34_PT_03030_DPCD_3030                                                                                  0x03030
#define _PB18002_34_PT_03031_DPCD_3031                                                                                  0x03031
#define _PB18002_34_PT_03032_DPCD_3032                                                                                  0x03032
#define _PB18002_34_PT_03033_DPCD_3033                                                                                  0x03033
#define _PB18002_34_PT_03034_DPCD_3034                                                                                  0x03034
#define _PB18002_34_PT_03035_DPCD_3035                                                                                  0x03035
#define _PB18002_34_PT_03036_DPCD_3036                                                                                  0x03036
#define _PB18002_34_PT_03037_DPCD_3037                                                                                  0x03037
#define _PB18002_34_PT_03038_DPCD_3038                                                                                  0x03038
#define _PB18002_34_PT_03039_DPCD_3039                                                                                  0x03039
#define _PB18002_34_PT_0303A_DPCD_303A                                                                                  0x0303A
#define _PB18002_34_PT_0303B_DPCD_303B                                                                                  0x0303B
#define _PB18002_34_PT_0303C_DPCD_303C                                                                                  0x0303C
#define _PB18002_34_PT_03050_DPCD_3050                                                                                  0x03050
#define _PB18002_34_PT_03051_DPCD_3051                                                                                  0x03051
#define _PB18002_34_PT_03052_DPCD_3052                                                                                  0x03052
#define _PB18002_34_PT_03053_DPCD_3053                                                                                  0x03053
#define _PB18002_34_PT_03054_DPCD_3054                                                                                  0x03054
#define _PB18002_34_PT_03055_DPCD_3055                                                                                  0x03055
#define _PB18002_34_PT_03056_DPCD_3056                                                                                  0x03056
#define _PB18002_34_PT_03057_DPCD_3057                                                                                  0x03057
#define _PB18002_34_PT_03058_DPCD_3058                                                                                  0x03058
#define _PB18002_34_PT_03059_DPCD_3059                                                                                  0x03059
#define _PB18002_34_PT_0305A_DPCD_305A                                                                                  0x0305A
#define _PB18002_34_PT_0305B_DPCD_305B                                                                                  0x0305B
#define _PB18002_34_PT_03100_DPCD_03100                                                                                 0x03100
#define _PB18002_34_PT_03180_DPCD_03180                                                                                 0x03180
#define _PB18002_34_PT_03181_DPCD_03181                                                                                 0x03181
#define _PB18002_34_PT_03182_DPCD_03182                                                                                 0x03182
#define _PB18002_34_PT_03183_DPCD_03183                                                                                 0x03183
#define _PB18002_34_PT_03184_DPCD_03184                                                                                 0x03184
#define _PB18002_34_PT_03185_DPCD_03185                                                                                 0x03185
#define _PB18002_34_PT_60000_VENDOR_ID_BYTE_0                                                                           0x60000
#define _PB18002_34_PT_60001_VENDOR_ID_BYTE_1                                                                           0x60001
#define _PB18002_34_PT_60002_PRODUCT_ID_BYTE_0                                                                          0x60002
#define _PB18002_34_PT_60003_PRODUCT_ID_BYTE_1                                                                          0x60003
#define _PB18002_34_PT_60004_VERSION_NUMBER_BYTE_0                                                                      0x60004
#define _PB18002_34_PT_60005_VERSION_NUMBER_BYTE_1                                                                      0x60005
#define _PB18002_34_PT_60006_TOUCH_CAPABILITY                                                                           0x60006
#define _PB18002_34_PT_60007_TOUCH_STATUS                                                                               0x60007
#define _PB18002_34_PT_60008_TOUCH_PARAMETERS_BYTE_0                                                                    0x60008
#define _PB18002_34_PT_60009_TOUCH_PARAMETERS_BYTE_1                                                                    0x60009
#define _PB18002_34_PT_6000A_TOUCH_PARAMETERS_BYTE_2                                                                    0x6000A
#define _PB18002_34_PT_6000B_TOUCH_PARAMETERS_BYTE_3                                                                    0x6000B
#define _PB18002_34_PT_6000C_CONFIGURE_TOUCH                                                                            0x6000C
#define _PB18002_34_PT_6000E_IDLE_RATES0                                                                                0x6000E
#define _PB18002_34_PT_6000F_IDLE_RATES1                                                                                0x6000F
#define _PB18002_34_PT_60010_IDLE_RATES2                                                                                0x60010
#define _PB18002_34_PT_60011_IDLE_RATES3                                                                                0x60011
#define _PB18002_34_PT_60012_IDLE_RATES4                                                                                0x60012
#define _PB18002_34_PT_60013_IDLE_RATES5                                                                                0x60013
#define _PB18002_34_PT_60014_IDLE_RATES6                                                                                0x60014
#define _PB18002_34_PT_60015_IDLE_RATES7                                                                                0x60015
#define _PB18002_34_PT_60016_IDLE_RATES8                                                                                0x60016
#define _PB18002_34_PT_60017_IDLE_RATES9                                                                                0x60017
#define _PB18002_34_PT_60018_IDLE_RATES10                                                                               0x60018
#define _PB18002_34_PT_60019_IDLE_RATES11                                                                               0x60019
#define _PB18002_34_PT_6001A_IDLE_RATES12                                                                               0x6001A
#define _PB18002_34_PT_6001B_IDLE_RATES13                                                                               0x6001B
#define _PB18002_34_PT_6001C_IDLE_RATES14                                                                               0x6001C
#define _PB18002_34_PT_6001D_FEATURE_REPORT_SIZE_MAX_BYTE0                                                              0x6001D
#define _PB18002_34_PT_6001E_FEATURE_REPORT_SIZE_MAX_BYTE1                                                              0x6001E
#define _PB18002_34_PT_68000_HDCP_BKSV_BYTE_0                                                                           0x68000
#define _PB18002_34_PT_68001_HDCP_BKSV_BYTE_1                                                                           0x68001
#define _PB18002_34_PT_68002_HDCP_BKSV_BYTE_2                                                                           0x68002
#define _PB18002_34_PT_68003_HDCP_BKSV_BYTE_3                                                                           0x68003
#define _PB18002_34_PT_68004_HDCP_BKSV_BYTE_4                                                                           0x68004
#define _PB18002_34_PT_68005_HDCP_R0_PLUM_BYTE_0                                                                        0x68005
#define _PB18002_34_PT_68006_HDCP_R0_PLUM_BYTE_1                                                                        0x68006
#define _PB18002_34_PT_68007_HDCP_AKSV_BYTE_0                                                                           0x68007
#define _PB18002_34_PT_68008_HDCP_AKSV_BYTE_1                                                                           0x68008
#define _PB18002_34_PT_68009_HDCP_AKSV_BYTE_2                                                                           0x68009
#define _PB18002_34_PT_6800A_HDCP_AKSV_BYTE_3                                                                           0x6800A
#define _PB18002_34_PT_6800B_HDCP_AKSV_BYTE_4                                                                           0x6800B
#define _PB18002_34_PT_6800C_HDCP_AN_BYTE_0                                                                             0x6800C
#define _PB18002_34_PT_6800D_HDCP_AN_BYTE_1                                                                             0x6800D
#define _PB18002_34_PT_6800E_HDCP_AN_BYTE_2                                                                             0x6800E
#define _PB18002_34_PT_6800F_HDCP_AN_BYTE_3                                                                             0x6800F
#define _PB18002_34_PT_68010_HDCP_AN_BYTE_4                                                                             0x68010
#define _PB18002_34_PT_68011_HDCP_AN_BYTE_5                                                                             0x68011
#define _PB18002_34_PT_68012_HDCP_AN_BYTE_6                                                                             0x68012
#define _PB18002_34_PT_68013_HDCP_AN_BYTE_7                                                                             0x68013
#define _PB18002_34_PT_68014_DPCD_68014                                                                                 0x68014
#define _PB18002_34_PT_68015_DPCD_68015                                                                                 0x68015
#define _PB18002_34_PT_68016_DPCD_68016                                                                                 0x68016
#define _PB18002_34_PT_68017_DPCD_68017                                                                                 0x68017
#define _PB18002_34_PT_68018_DPCD_68018                                                                                 0x68018
#define _PB18002_34_PT_68019_DPCD_68019                                                                                 0x68019
#define _PB18002_34_PT_6801A_DPCD_6801A                                                                                 0x6801A
#define _PB18002_34_PT_6801B_DPCD_6801B                                                                                 0x6801B
#define _PB18002_34_PT_6801C_DPCD_6801C                                                                                 0x6801C
#define _PB18002_34_PT_6801D_DPCD_6801D                                                                                 0x6801D
#define _PB18002_34_PT_6801E_DPCD_6801E                                                                                 0x6801E
#define _PB18002_34_PT_6801F_DPCD_6801F                                                                                 0x6801F
#define _PB18002_34_PT_68020_DPCD_68020                                                                                 0x68020
#define _PB18002_34_PT_68021_DPCD_68021                                                                                 0x68021
#define _PB18002_34_PT_68022_DPCD_68022                                                                                 0x68022
#define _PB18002_34_PT_68023_DPCD_68023                                                                                 0x68023
#define _PB18002_34_PT_68024_DPCD_68024                                                                                 0x68024
#define _PB18002_34_PT_68025_DPCD_68025                                                                                 0x68025
#define _PB18002_34_PT_68026_DPCD_68026                                                                                 0x68026
#define _PB18002_34_PT_68027_DPCD_68027                                                                                 0x68027
#define _PB18002_34_PT_68028_HDCP_BCAPS                                                                                 0x68028
#define _PB18002_34_PT_68029_HDCP_BSTATUS                                                                               0x68029
#define _PB18002_34_PT_6802A_DPCD_6802A                                                                                 0x6802A
#define _PB18002_34_PT_6802B_DPCD_6802B                                                                                 0x6802B
#define _PB18002_34_PT_6802C_DPCD_6802C                                                                                 0x6802C
#define _PB18002_34_PT_6802D_DPCD_6802D                                                                                 0x6802D
#define _PB18002_34_PT_6802E_DPCD_6802E                                                                                 0x6802E
#define _PB18002_34_PT_6802F_DPCD_6802F                                                                                 0x6802F
#define _PB18002_34_PT_68030_DPCD_68030                                                                                 0x68030
#define _PB18002_34_PT_68031_DPCD_68031                                                                                 0x68031
#define _PB18002_34_PT_68032_DPCD_68032                                                                                 0x68032
#define _PB18002_34_PT_68033_DPCD_68033                                                                                 0x68033
#define _PB18002_34_PT_68034_DPCD_68034                                                                                 0x68034
#define _PB18002_34_PT_68035_DPCD_68035                                                                                 0x68035
#define _PB18002_34_PT_68036_DPCD_68036                                                                                 0x68036
#define _PB18002_34_PT_68037_DPCD_68037                                                                                 0x68037
#define _PB18002_34_PT_68038_DPCD_68038                                                                                 0x68038
#define _PB18002_34_PT_68039_DPCD_68039                                                                                 0x68039
#define _PB18002_34_PT_6803A_DPCD_6803A                                                                                 0x6803A
#define _PB18002_34_PT_6803B_DPCD_6803B                                                                                 0x6803B
#define _PB18002_34_PT_69000_DPCD_69000                                                                                 0x69000
#define _PB18002_34_PT_69008_DPCD_69008                                                                                 0x69008
#define _PB18002_34_PT_6900B_DPCD_6900B                                                                                 0x6900B
#define _PB18002_34_PT_69215_DPCD_69215                                                                                 0x69215
#define _PB18002_34_PT_6921D_DPCD_6921D                                                                                 0x6921D
#define _PB18002_34_PT_69220_DPCD_69220                                                                                 0x69220
#define _PB18002_34_PT_692A0_DPCD_692A0                                                                                 0x692A0
#define _PB18002_34_PT_692B0_DPCD_692B0                                                                                 0x692B0
#define _PB18002_34_PT_692C0_DPCD_692C0                                                                                 0x692C0
#define _PB18002_34_PT_692E0_DPCD_692E0                                                                                 0x692E0
#define _PB18002_34_PT_692F0_DPCD_692F0                                                                                 0x692F0
#define _PB18002_34_PT_692F8_DPCD_692F8                                                                                 0x692F8
#define _PB18002_34_PT_69318_DPCD_69318                                                                                 0x69318
#define _PB18002_34_PT_6932F_DPCD_69328                                                                                 0x6932F
#define _PB18002_34_PT_69330_DPCD_69330                                                                                 0x69330
#define _PB18002_34_PT_69334_DPCD_69332                                                                                 0x69334
#define _PB18002_34_PT_69335_DPCD_69335                                                                                 0x69335
#define _PB18002_34_PT_69345_DPCD_69345                                                                                 0x69345
#define _PB18002_34_PT_693E0_DPCD_693E0                                                                                 0x693E0
#define _PB18002_34_PT_693F0_DPCD_693F0                                                                                 0x693F0
#define _PB18002_34_PT_693F3_DPCD_693F3                                                                                 0x693F3
#define _PB18002_34_PT_693F5_DPCD_693F5                                                                                 0x693F5
#define _PB18002_34_PT_69473_DPCD_69473                                                                                 0x69473
#define _PB18002_34_PT_69493_DPCD_69493                                                                                 0x69493
#define _PB18002_34_PT_69494_DPCD_69494                                                                                 0x69494
#define _PB18002_34_PT_69495_DPCD_69495                                                                                 0x69495
#define _PB18002_34_PT_FFF00_DPCD_FFF00                                                                                 0xFFF00
#define _PB18002_34_PT_FFF01_DPCD_FFF01                                                                                 0xFFF01
#define _PB18002_34_PT_FFFFF_AAR_MODE                                                                                   0xFFFFF


//--------------------------------------------------
// DP Rx1 AUX DPCD Table (Page B19002)
//--------------------------------------------------
#define _PB19002_34_PT_00000_DPCD_REV                                                                                   0x00000
#define _PB19002_34_PT_00001_DPCD_MAX_LINK_RATE                                                                         0x00001
#define _PB19002_34_PT_00002_DPCD_MAX_LINK_COUNT                                                                        0x00002
#define _PB19002_34_PT_00003_DPCD_MAX_DOWNSPREAD                                                                        0x00003
#define _PB19002_34_PT_00004_DPCD_NORP                                                                                  0x00004
#define _PB19002_34_PT_00005_DPCD_DOWNSTREAM_PORT                                                                       0x00005
#define _PB19002_34_PT_00006_DPCD_MAIN_LINK_CH_CODING                                                                   0x00006
#define _PB19002_34_PT_00007_DPCD_DOWNSTREAM_PORT_COUNT                                                                 0x00007
#define _PB19002_34_PT_00008_DPCD_RX_PORT0_CAP0                                                                         0x00008
#define _PB19002_34_PT_00009_DPCD_RX_PORT0_CAP1                                                                         0x00009
#define _PB19002_34_PT_0000A_DPCD_RX_PORT1_CAP0                                                                         0x0000A
#define _PB19002_34_PT_0000B_DPCD_RX_PORT1_CAP1                                                                         0x0000B
#define _PB19002_34_PT_0000C_DPCD_I2C_SPEED_CTRL                                                                        0x0000C
#define _PB19002_34_PT_0000D_DPCD_EDP_CON_CAP                                                                           0x0000D
#define _PB19002_34_PT_0000E_DPCD_E_RESERVE                                                                             0x0000E
#define _PB19002_34_PT_0000F_DPCD_0000F                                                                                 0x0000F
#define _PB19002_34_PT_00020_DPCD_SINK_VIDEO_FALLBACK_FORMATS                                                           0x00020
#define _PB19002_34_PT_00021_MSTM_CAP                                                                                   0x00021
#define _PB19002_34_PT_00022_NUMBER_OF_AUDIO_ENDPOINTS                                                                  0x00022
#define _PB19002_34_PT_0002E_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CAPABILITIES                                       0x0002E
#define _PB19002_34_PT_00030_GUID30                                                                                     0x00030
#define _PB19002_34_PT_00031_GUID31                                                                                     0x00031
#define _PB19002_34_PT_00032_GUID32                                                                                     0x00032
#define _PB19002_34_PT_00033_GUID33                                                                                     0x00033
#define _PB19002_34_PT_00034_GUID34                                                                                     0x00034
#define _PB19002_34_PT_00035_GUID35                                                                                     0x00035
#define _PB19002_34_PT_00036_GUID36                                                                                     0x00036
#define _PB19002_34_PT_00037_GUID37                                                                                     0x00037
#define _PB19002_34_PT_00038_GUID38                                                                                     0x00038
#define _PB19002_34_PT_00039_GUID39                                                                                     0x00039
#define _PB19002_34_PT_0003A_GUID3A                                                                                     0x0003A
#define _PB19002_34_PT_0003B_GUID3B                                                                                     0x0003B
#define _PB19002_34_PT_0003C_GUID3C                                                                                     0x0003C
#define _PB19002_34_PT_0003D_GUID3D                                                                                     0x0003D
#define _PB19002_34_PT_0003E_GUID3E                                                                                     0x0003E
#define _PB19002_34_PT_0003F_GUID3F                                                                                     0x0003F
#define _PB19002_34_PT_00050_DPCD_00050                                                                                 0x00050
#define _PB19002_34_PT_00051_DPCD_00051                                                                                 0x00051
#define _PB19002_34_PT_00060_DPCD_00060                                                                                 0x00060
#define _PB19002_34_PT_00061_DPCD_00061                                                                                 0x00061
#define _PB19002_34_PT_00062_DPCD_00062                                                                                 0x00062
#define _PB19002_34_PT_00063_DPCD_00063                                                                                 0x00063
#define _PB19002_34_PT_00064_DPCD_00064                                                                                 0x00064
#define _PB19002_34_PT_00065_DPCD_00065                                                                                 0x00065
#define _PB19002_34_PT_00066_DPCD_00066                                                                                 0x00066
#define _PB19002_34_PT_00067_DPCD_00067                                                                                 0x00067
#define _PB19002_34_PT_00068_DPCD_00068                                                                                 0x00068
#define _PB19002_34_PT_00069_DPCD_00069                                                                                 0x00069
#define _PB19002_34_PT_0006A_DPCD_0006A                                                                                 0x0006A
#define _PB19002_34_PT_0006B_DPCD_0006B                                                                                 0x0006B
#define _PB19002_34_PT_0006C_DPCD_0006C                                                                                 0x0006C
#define _PB19002_34_PT_0006D_DPCD_0006D                                                                                 0x0006D
#define _PB19002_34_PT_0006E_DPCD_0006E                                                                                 0x0006E
#define _PB19002_34_PT_0006F_DPCD_0006F                                                                                 0x0006F
#define _PB19002_34_PT_00080_DPCD_80                                                                                    0x00080
#define _PB19002_34_PT_00081_DPCD_81                                                                                    0x00081
#define _PB19002_34_PT_00082_DPCD_82                                                                                    0x00082
#define _PB19002_34_PT_00083_DPCD_83                                                                                    0x00083
#define _PB19002_34_PT_00084_DPCD_84                                                                                    0x00084
#define _PB19002_34_PT_00085_DPCD_85                                                                                    0x00085
#define _PB19002_34_PT_00086_DPCD_86                                                                                    0x00086
#define _PB19002_34_PT_00087_DPCD_87                                                                                    0x00087
#define _PB19002_34_PT_00088_DPCD_88                                                                                    0x00088
#define _PB19002_34_PT_00089_DPCD_89                                                                                    0x00089
#define _PB19002_34_PT_0008A_DPCD_8A                                                                                    0x0008A
#define _PB19002_34_PT_0008B_DPCD_8B                                                                                    0x0008B
#define _PB19002_34_PT_0008C_DPCD_8C                                                                                    0x0008C
#define _PB19002_34_PT_0008D_DPCD_8D                                                                                    0x0008D
#define _PB19002_34_PT_0008E_DPCD_8E                                                                                    0x0008E
#define _PB19002_34_PT_0008F_DPCD_8F                                                                                    0x0008F
#define _PB19002_34_PT_00090_DPCD_FEC_CAPABILITY                                                                        0x00090
#define _PB19002_34_PT_00091_DPCD_FEC_CAPABILITY_1                                                                      0x00091
#define _PB19002_34_PT_00092_DPCD_00092                                                                                 0x00092
#define _PB19002_34_PT_00093_DPCD_00093                                                                                 0x00093
#define _PB19002_34_PT_00094_DPCD_00094                                                                                 0x00094
#define _PB19002_34_PT_00095_DPCD_00095                                                                                 0x00095
#define _PB19002_34_PT_00096_DPCD_00096                                                                                 0x00096
#define _PB19002_34_PT_00097_DPCD_00097                                                                                 0x00097
#define _PB19002_34_PT_00098_DPCD_00098                                                                                 0x00098
#define _PB19002_34_PT_00099_DPCD_00099                                                                                 0x00099
#define _PB19002_34_PT_0009A_DPCD_0009A                                                                                 0x0009A
#define _PB19002_34_PT_0009B_DPCD_0009B                                                                                 0x0009B
#define _PB19002_34_PT_0009C_DPCD_0009C                                                                                 0x0009C
#define _PB19002_34_PT_0009D_DPCD_0009D                                                                                 0x0009D
#define _PB19002_34_PT_0009E_DPCD_0009E                                                                                 0x0009E
#define _PB19002_34_PT_000A0_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_0                                                       0x000A0
#define _PB19002_34_PT_000A1_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_1                                                       0x000A1
#define _PB19002_34_PT_000A2_DPCD_BRANCH_DSC_MAX_LINE_BUFFER_WIDTH                                                      0x000A2
#define _PB19002_34_PT_000A3_DPCD_DFP_CAP_EXT_SUPPORT                                                                   0x000A3
#define _PB19002_34_PT_000A4_DPCD_DFP_MAX_PIXEL_RATE_0                                                                  0x000A4
#define _PB19002_34_PT_000A5_DPCD_DFP_MAX_PIXEL_RATE_1                                                                  0x000A5
#define _PB19002_34_PT_000A6_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_0                                                      0x000A6
#define _PB19002_34_PT_000A7_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_1                                                      0x000A7
#define _PB19002_34_PT_000A8_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_0                                                     0x000A8
#define _PB19002_34_PT_000A9_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_1                                                     0x000A9
#define _PB19002_34_PT_000AA_DPCD_DFP_SUPPORTED_PIXEL_ENCODING_FORMAT                                                   0x000AA
#define _PB19002_34_PT_000AB_DPCD_DFP_RGB_PIXEL_COMPONENT_BIT_DEPTH                                                     0x000AB
#define _PB19002_34_PT_000AC_DPCD_DFP_YUV444_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AC
#define _PB19002_34_PT_000AD_DPCD_DFP_YUV422_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AD
#define _PB19002_34_PT_000AE_DPCD_DFP_YUV420_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AE
#define _PB19002_34_PT_000AF_DPCD_DFP_CAP_EXT_RESERVED                                                                  0x000AF
#define _PB19002_34_PT_000B0_DPCD_000B0                                                                                 0x000B0
#define _PB19002_34_PT_000B1_DPCD_000B1                                                                                 0x000B1
#define _PB19002_34_PT_000B2_DPCD_000B2                                                                                 0x000B2
#define _PB19002_34_PT_000B3_DPCD_000B3                                                                                 0x000B3
#define _PB19002_34_PT_000B4_DPCD_000B4                                                                                 0x000B4
#define _PB19002_34_PT_000B5_DPCD_000B5                                                                                 0x000B5
#define _PB19002_34_PT_000B6_DPCD_000B6                                                                                 0x000B6
#define _PB19002_34_PT_00100_DPCD_LINK_BW_SET                                                                           0x00100
#define _PB19002_34_PT_00101_DPCD_LINK_COUNT_SET                                                                        0x00101
#define _PB19002_34_PT_00102_DPCD_TRAINING_PATTERN_SET                                                                  0x00102
#define _PB19002_34_PT_00103_DPCD_TRAINING_LANE0_SET                                                                    0x00103
#define _PB19002_34_PT_00104_DPCD_TRAINING_LANE1_SET                                                                    0x00104
#define _PB19002_34_PT_00105_DPCD_TRAINING_LANE2_SET                                                                    0x00105
#define _PB19002_34_PT_00106_DPCD_TRAINING_LANE3_SET                                                                    0x00106
#define _PB19002_34_PT_00107_DPCD_DOWNSPREAD_CTRL                                                                       0x00107
#define _PB19002_34_PT_00108_DPCD_MLC_CODING_SET                                                                        0x00108
#define _PB19002_34_PT_00109_DPCD_I2C_SPEED_SET                                                                         0x00109
#define _PB19002_34_PT_0010A_DPCD_EDP_CON_SET                                                                           0x0010A
#define _PB19002_34_PT_0010B_DPCD10B                                                                                    0x0010B
#define _PB19002_34_PT_0010C_DPCD10C                                                                                    0x0010C
#define _PB19002_34_PT_0010D_DPCD10D                                                                                    0x0010D
#define _PB19002_34_PT_0010E_DPCD10E                                                                                    0x0010E
#define _PB19002_34_PT_0010F_DPCD10F                                                                                    0x0010F
#define _PB19002_34_PT_00110_CABLE_ATTRIBUTES_UPDATED_BY_DPTX                                                           0x00110
#define _PB19002_34_PT_00111_DPCD111                                                                                    0x00111
#define _PB19002_34_PT_00116_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CONFIGURATION                                      0x00116
#define _PB19002_34_PT_00118_DPCD118                                                                                    0x00118
#define _PB19002_34_PT_00119_DPCD119                                                                                    0x00119
#define _PB19002_34_PT_0011A_SOURCE_ADAPTIVE_SYNC_SETUP                                                                 0x0011A
#define _PB19002_34_PT_0011B_ADAPTIVE_SYNC_SDP_TRANSMISSION_TIMING_CONFIG                                               0x0011B
#define _PB19002_34_PT_00120_DPCD_FEC_CONFIGURATION                                                                     0x00120
#define _PB19002_34_PT_00121_DPCD_SDP_ERROR_DETECTION_CONFIG                                                            0x00121
#define _PB19002_34_PT_00160_DPCD_00160                                                                                 0x00160
#define _PB19002_34_PT_00161_DPCD_00161                                                                                 0x00161
#define _PB19002_34_PT_001A1_DPCD1A1                                                                                    0x001A1
#define _PB19002_34_PT_001B0_DPCD_001B0                                                                                 0x001B0
#define _PB19002_34_PT_001B1_DPCD1B1                                                                                    0x001B1
#define _PB19002_34_PT_001C0_DPCD1C0                                                                                    0x001C0
#define _PB19002_34_PT_001C1_DPCD1C1                                                                                    0x001C1
#define _PB19002_34_PT_001C2_DPCD1C2                                                                                    0x001C2
#define _PB19002_34_PT_00200_DPCD_SINK_COUNT                                                                            0x00200
#define _PB19002_34_PT_00201_DPCD_DEVICE_IRQ_VECTOR                                                                     0x00201
#define _PB19002_34_PT_00202_DPCD_LANE0_1_STATUS                                                                        0x00202
#define _PB19002_34_PT_00203_DPCD_LANE2_3_STATUS                                                                        0x00203
#define _PB19002_34_PT_00204_LANE_ALIGN_STATUS_UPDATED                                                                  0x00204
#define _PB19002_34_PT_00205_SINK_STATUS                                                                                0x00205
#define _PB19002_34_PT_00206_ADJUST_REQUEST_LANE0_1                                                                     0x00206
#define _PB19002_34_PT_00207_ADJUST_REQUEST_LANE2_3                                                                     0x00207
#define _PB19002_34_PT_00208_TRAINING_SCORE_LANE0                                                                       0x00208
#define _PB19002_34_PT_00209_TRAINING_SCORE_LANE1                                                                       0x00209
#define _PB19002_34_PT_0020A_TRAINING_SCORE_LANE2                                                                       0x0020A
#define _PB19002_34_PT_0020B_TRAINING_SCORE_LANE3                                                                       0x0020B
#define _PB19002_34_PT_0020F_DSC_STATUS_20F                                                                             0x0020F
#define _PB19002_34_PT_00210_SYMBOL_ERROR_COUNT_LANE0_L                                                                 0x00210
#define _PB19002_34_PT_00211_SYMBOL_ERROR_COUNT_LANE0_H                                                                 0x00211
#define _PB19002_34_PT_00212_SYMBOL_ERROR_COUNT_LANE1_L                                                                 0x00212
#define _PB19002_34_PT_00213_SYMBOL_ERROR_COUNT_LANE1_H                                                                 0x00213
#define _PB19002_34_PT_00214_SYMBOL_ERROR_COUNT_LANE2_L                                                                 0x00214
#define _PB19002_34_PT_00215_SYMBOL_ERROR_COUNT_LANE2_H                                                                 0x00215
#define _PB19002_34_PT_00216_SYMBOL_ERROR_COUNT_LANE3_L                                                                 0x00216
#define _PB19002_34_PT_00217_SYMBOL_ERROR_COUNT_LANE3_H                                                                 0x00217
#define _PB19002_34_PT_00218_TEST_REQUEST                                                                               0x00218
#define _PB19002_34_PT_00219_TEST_LINK_RATE                                                                             0x00219
#define _PB19002_34_PT_00220_TEST_LANE_COUNT                                                                            0x00220
#define _PB19002_34_PT_00221_TEST_VIDEO_PATTERN_TYPE                                                                    0x00221
#define _PB19002_34_PT_00222_TEST_H_TOTAL_H                                                                             0x00222
#define _PB19002_34_PT_00223_TEST_H_TOTAL_L                                                                             0x00223
#define _PB19002_34_PT_00224_TEST_V_TOTAL_H                                                                             0x00224
#define _PB19002_34_PT_00225_TEST_V_TOTAL_L                                                                             0x00225
#define _PB19002_34_PT_00226_TEST_H_START_H                                                                             0x00226
#define _PB19002_34_PT_00227_TEST_H_START_L                                                                             0x00227
#define _PB19002_34_PT_00228_TEST_V_START_H                                                                             0x00228
#define _PB19002_34_PT_00229_TEST_V_START_L                                                                             0x00229
#define _PB19002_34_PT_0022A_TEST_HSYNC_H                                                                               0x0022A
#define _PB19002_34_PT_0022B_TEST_HSYNC_L                                                                               0x0022B
#define _PB19002_34_PT_0022C_TEST_VSYNC_H                                                                               0x0022C
#define _PB19002_34_PT_0022D_TEST_VSYNC_L                                                                               0x0022D
#define _PB19002_34_PT_0022E_TEST_H_WIDTH_H                                                                             0x0022E
#define _PB19002_34_PT_0022F_TEST_H_WIDTH_L                                                                             0x0022F
#define _PB19002_34_PT_00230_TEST_V_WIDTH_H                                                                             0x00230
#define _PB19002_34_PT_00231_TEST_V_WIDTH_L                                                                             0x00231
#define _PB19002_34_PT_00232_TEST_MISC1                                                                                 0x00232
#define _PB19002_34_PT_00233_TEST_MISC2                                                                                 0x00233
#define _PB19002_34_PT_00234_TEST_REFRESH_RATE_NUM                                                                      0x00234
#define _PB19002_34_PT_00240_TEST_CRC_R_CR_L                                                                            0x00240
#define _PB19002_34_PT_00241_TEST_CRC_R_CR_H                                                                            0x00241
#define _PB19002_34_PT_00242_TEST_CRC_G_Y_L                                                                             0x00242
#define _PB19002_34_PT_00243_TEST_CRC_G_Y_H                                                                             0x00243
#define _PB19002_34_PT_00244_TEST_CRC_B_CB_L                                                                            0x00244
#define _PB19002_34_PT_00245_TEST_CRC_B_CB_H                                                                            0x00245
#define _PB19002_34_PT_00246_TEST_SINK_MISC                                                                             0x00246
#define _PB19002_34_PT_00248_PHY_TEST_PATTERN                                                                           0x00248
#define _PB19002_34_PT_00249_SQUARE_PATTERN_NUM                                                                         0x00249
#define _PB19002_34_PT_0024A_DPCD_0024A                                                                                 0x0024A
#define _PB19002_34_PT_0024B_DPCD_0024B                                                                                 0x0024B
#define _PB19002_34_PT_00250_DPCD_00250                                                                                 0x00250
#define _PB19002_34_PT_00251_DPCD_00251                                                                                 0x00251
#define _PB19002_34_PT_00252_DPCD_00252                                                                                 0x00252
#define _PB19002_34_PT_00253_DPCD_00253                                                                                 0x00253
#define _PB19002_34_PT_00254_DPCD_00254                                                                                 0x00254
#define _PB19002_34_PT_00255_DPCD_00255                                                                                 0x00255
#define _PB19002_34_PT_00256_DPCD_00256                                                                                 0x00256
#define _PB19002_34_PT_00257_DPCD_00257                                                                                 0x00257
#define _PB19002_34_PT_00258_DPCD_00258                                                                                 0x00258
#define _PB19002_34_PT_00259_DPCD_00259                                                                                 0x00259
#define _PB19002_34_PT_0025A_DPCD_0025A                                                                                 0x0025A
#define _PB19002_34_PT_0025B_DPCD_0025B                                                                                 0x0025B
#define _PB19002_34_PT_00260_TEST_RESPONSE                                                                              0x00260
#define _PB19002_34_PT_00261_TEST_EDID_CHECKSUM                                                                         0x00261
#define _PB19002_34_PT_00262_DSC_CRC_00                                                                                 0x00262
#define _PB19002_34_PT_00263_DSC_CRC_01                                                                                 0x00263
#define _PB19002_34_PT_00264_DSC_CRC_10                                                                                 0x00264
#define _PB19002_34_PT_00265_DSC_CRC_11                                                                                 0x00265
#define _PB19002_34_PT_00266_DSC_CRC_20                                                                                 0x00266
#define _PB19002_34_PT_00267_DSC_CRC_21                                                                                 0x00267
#define _PB19002_34_PT_00270_TEST_SINK                                                                                  0x00270
#define _PB19002_34_PT_00271_TEST_AUDIO_MODE                                                                            0x00271
#define _PB19002_34_PT_00272_TEST_AUDIO_PATTERN_TYPE                                                                    0x00272
#define _PB19002_34_PT_00273_TEST_AUDIO_PERIOD_CH1                                                                      0x00273
#define _PB19002_34_PT_00274_TEST_AUDIO_PERIOD_CH2                                                                      0x00274
#define _PB19002_34_PT_00275_TEST_AUDIO_PERIOD_CH3                                                                      0x00275
#define _PB19002_34_PT_00276_TEST_AUDIO_PERIOD_CH4                                                                      0x00276
#define _PB19002_34_PT_00277_TEST_AUDIO_PERIOD_CH5                                                                      0x00277
#define _PB19002_34_PT_00278_TEST_AUDIO_PERIOD_CH6                                                                      0x00278
#define _PB19002_34_PT_00279_TEST_AUDIO_PERIOD_CH7                                                                      0x00279
#define _PB19002_34_PT_0027A_TEST_AUDIO_PERIOD_CH8                                                                      0x0027A
#define _PB19002_34_PT_00280_DPCD_FEC_STATUS                                                                            0x00280
#define _PB19002_34_PT_00281_DPCD_FEC_ERROR_COUNT_0                                                                     0x00281
#define _PB19002_34_PT_00282_DPCD_FEC_ERROR_COUNT_1                                                                     0x00282
#define _PB19002_34_PT_002C0_DPCD2C0                                                                                    0x002C0
#define _PB19002_34_PT_002C1_DPCD2C1                                                                                    0x002C1
#define _PB19002_34_PT_002C2_DPCD2C2                                                                                    0x002C2
#define _PB19002_34_PT_002C3_DPCD2C3                                                                                    0x002C3
#define _PB19002_34_PT_002C4_DPCD2C4                                                                                    0x002C4
#define _PB19002_34_PT_002C5_DPCD2C5                                                                                    0x002C5
#define _PB19002_34_PT_002C6_DPCD2C6                                                                                    0x002C6
#define _PB19002_34_PT_002C7_DPCD2C7                                                                                    0x002C7
#define _PB19002_34_PT_002C8_DPCD2C8                                                                                    0x002C8
#define _PB19002_34_PT_002C9_DPCD2C9                                                                                    0x002C9
#define _PB19002_34_PT_002CA_DPCD2CA                                                                                    0x002CA
#define _PB19002_34_PT_002CB_DPCD2CB                                                                                    0x002CB
#define _PB19002_34_PT_002CC_DPCD2CC                                                                                    0x002CC
#define _PB19002_34_PT_002CD_DPCD2CD                                                                                    0x002CD
#define _PB19002_34_PT_002CE_DPCD2CE                                                                                    0x002CE
#define _PB19002_34_PT_002CF_DPCD2CF                                                                                    0x002CF
#define _PB19002_34_PT_002D0_DPCD2D0                                                                                    0x002D0
#define _PB19002_34_PT_002D1_DPCD2D1                                                                                    0x002D1
#define _PB19002_34_PT_002D2_DPCD2D2                                                                                    0x002D2
#define _PB19002_34_PT_002D3_DPCD2D3                                                                                    0x002D3
#define _PB19002_34_PT_002D4_DPCD2D4                                                                                    0x002D4
#define _PB19002_34_PT_002D5_DPCD2D5                                                                                    0x002D5
#define _PB19002_34_PT_002D6_DPCD2D6                                                                                    0x002D6
#define _PB19002_34_PT_002D7_DPCD2D7                                                                                    0x002D7
#define _PB19002_34_PT_002D8_DPCD2D8                                                                                    0x002D8
#define _PB19002_34_PT_002D9_DPCD2D9                                                                                    0x002D9
#define _PB19002_34_PT_002DA_DPCD2DA                                                                                    0x002DA
#define _PB19002_34_PT_002DB_DPCD2DB                                                                                    0x002DB
#define _PB19002_34_PT_002DC_DPCD2DC                                                                                    0x002DC
#define _PB19002_34_PT_002DD_DPCD2DD                                                                                    0x002DD
#define _PB19002_34_PT_002DE_DPCD2DE                                                                                    0x002DE
#define _PB19002_34_PT_002DF_DPCD2DF                                                                                    0x002DF
#define _PB19002_34_PT_002E0_DPCD2E0                                                                                    0x002E0
#define _PB19002_34_PT_002E1_DPCD2E1                                                                                    0x002E1
#define _PB19002_34_PT_002E2_DPCD2E2                                                                                    0x002E2
#define _PB19002_34_PT_002E3_DPCD2E3                                                                                    0x002E3
#define _PB19002_34_PT_002E4_DPCD2E4                                                                                    0x002E4
#define _PB19002_34_PT_002E5_DPCD2E5                                                                                    0x002E5
#define _PB19002_34_PT_002E6_DPCD2E6                                                                                    0x002E6
#define _PB19002_34_PT_002E7_DPCD2E7                                                                                    0x002E7
#define _PB19002_34_PT_002E8_DPCD2E8                                                                                    0x002E8
#define _PB19002_34_PT_002E9_DPCD2E9                                                                                    0x002E9
#define _PB19002_34_PT_002EA_DPCD2EA                                                                                    0x002EA
#define _PB19002_34_PT_002EB_DPCD2EB                                                                                    0x002EB
#define _PB19002_34_PT_002EC_DPCD2EC                                                                                    0x002EC
#define _PB19002_34_PT_002ED_DPCD2ED                                                                                    0x002ED
#define _PB19002_34_PT_002EE_DPCD2EE                                                                                    0x002EE
#define _PB19002_34_PT_002EF_DPCD2EF                                                                                    0x002EF
#define _PB19002_34_PT_002F0_DPCD2F0                                                                                    0x002F0
#define _PB19002_34_PT_002F1_DPCD2F1                                                                                    0x002F1
#define _PB19002_34_PT_002F2_DPCD2F2                                                                                    0x002F2
#define _PB19002_34_PT_002F3_DPCD2F3                                                                                    0x002F3
#define _PB19002_34_PT_002F4_DPCD2F4                                                                                    0x002F4
#define _PB19002_34_PT_002F5_DPCD2F5                                                                                    0x002F5
#define _PB19002_34_PT_002F6_DPCD2F6                                                                                    0x002F6
#define _PB19002_34_PT_002F7_DPCD2F7                                                                                    0x002F7
#define _PB19002_34_PT_002F8_DPCD2F8                                                                                    0x002F8
#define _PB19002_34_PT_002F9_DPCD2F9                                                                                    0x002F9
#define _PB19002_34_PT_002FA_DPCD2FA                                                                                    0x002FA
#define _PB19002_34_PT_002FB_DPCD2FB                                                                                    0x002FB
#define _PB19002_34_PT_002FC_DPCD2FC                                                                                    0x002FC
#define _PB19002_34_PT_002FD_DPCD2FD                                                                                    0x002FD
#define _PB19002_34_PT_002FE_DPCD2FE                                                                                    0x002FE
#define _PB19002_34_PT_002FF_DPCD2FF                                                                                    0x002FF
#define _PB19002_34_PT_00300_SOURCE_VENDOR_IEEE_OUI_L                                                                   0x00300
#define _PB19002_34_PT_00301_SOURCE_VENDOR_IEEE_OUI_M                                                                   0x00301
#define _PB19002_34_PT_00302_SOURCE_VENDOR_IEEE_OUI_H                                                                   0x00302
#define _PB19002_34_PT_00303_DPCD_303                                                                                   0x00303
#define _PB19002_34_PT_00304_DPCD_304                                                                                   0x00304
#define _PB19002_34_PT_00305_DPCD_305                                                                                   0x00305
#define _PB19002_34_PT_00306_DPCD_306                                                                                   0x00306
#define _PB19002_34_PT_00307_DPCD_307                                                                                   0x00307
#define _PB19002_34_PT_00308_DPCD_308                                                                                   0x00308
#define _PB19002_34_PT_00309_DPCD_309                                                                                   0x00309
#define _PB19002_34_PT_0030A_DPCD_30A                                                                                   0x0030A
#define _PB19002_34_PT_0030B_DPCD_30B                                                                                   0x0030B
#define _PB19002_34_PT_0030C_DPCD_30C                                                                                   0x0030C
#define _PB19002_34_PT_0030D_DPCD_30D                                                                                   0x0030D
#define _PB19002_34_PT_0030E_DPCD_30E                                                                                   0x0030E
#define _PB19002_34_PT_0030F_DPCD_30F                                                                                   0x0030F
#define _PB19002_34_PT_00310_DPCD_310                                                                                   0x00310
#define _PB19002_34_PT_00311_DPCD_311                                                                                   0x00311
#define _PB19002_34_PT_00312_DPCD_312                                                                                   0x00312
#define _PB19002_34_PT_00313_DPCD_313                                                                                   0x00313
#define _PB19002_34_PT_00314_DPCD_314                                                                                   0x00314
#define _PB19002_34_PT_00315_DPCD_315                                                                                   0x00315
#define _PB19002_34_PT_00316_DPCD_316                                                                                   0x00316
#define _PB19002_34_PT_00317_DPCD_317                                                                                   0x00317
#define _PB19002_34_PT_00318_DPCD_318                                                                                   0x00318
#define _PB19002_34_PT_00319_DPCD_319                                                                                   0x00319
#define _PB19002_34_PT_0031A_DPCD_31A                                                                                   0x0031A
#define _PB19002_34_PT_0031B_DPCD_31B                                                                                   0x0031B
#define _PB19002_34_PT_0031C_DPCD_31C                                                                                   0x0031C
#define _PB19002_34_PT_0031D_DPCD_31D                                                                                   0x0031D
#define _PB19002_34_PT_0031E_DPCD_31E                                                                                   0x0031E
#define _PB19002_34_PT_0031F_DPCD_31F                                                                                   0x0031F
#define _PB19002_34_PT_00340_DPCD_INTEL_EDPHDR_CAPS_0                                                                   0x00340
#define _PB19002_34_PT_00341_DPCD_INTEL_EDPHDR_CAPS_1                                                                   0x00341
#define _PB19002_34_PT_00342_DPCD_INTEL_EDPHDR_CAPS_2                                                                   0x00342
#define _PB19002_34_PT_00343_DPCD_INTEL_EDPHDR_CAPS_3                                                                   0x00343
#define _PB19002_34_PT_00344_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_0                                                     0x00344
#define _PB19002_34_PT_00345_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_1                                                     0x00345
#define _PB19002_34_PT_00346_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_0                                                      0x00346
#define _PB19002_34_PT_00347_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_1                                                      0x00347
#define _PB19002_34_PT_00348_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_2                                                      0x00348
#define _PB19002_34_PT_00349_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_3                                                      0x00349
#define _PB19002_34_PT_0034A_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_0                                               0x0034A
#define _PB19002_34_PT_0034B_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_1                                               0x0034B
#define _PB19002_34_PT_0034C_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_2                                               0x0034C
#define _PB19002_34_PT_0034D_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_3                                               0x0034D
#define _PB19002_34_PT_0034E_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_4                                               0x0034E
#define _PB19002_34_PT_0034F_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_5                                               0x0034F
#define _PB19002_34_PT_00350_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_6                                               0x00350
#define _PB19002_34_PT_00351_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_7                                               0x00351
#define _PB19002_34_PT_00352_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_0                                                       0x00352
#define _PB19002_34_PT_00353_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_1                                                       0x00353
#define _PB19002_34_PT_00354_DPCD_INTEL_EDP_BRIGHTNESS_NITS_0                                                           0x00354
#define _PB19002_34_PT_00355_DPCD_INTEL_EDP_BRIGHTNESS_NITS_1                                                           0x00355
#define _PB19002_34_PT_00356_DPCD_INTEL_EDP_BRIGHTNESS_NITS_2                                                           0x00356
#define _PB19002_34_PT_00357_DPCD_INTEL_EDP_BRIGHTNESS_NITS_3                                                           0x00357
#define _PB19002_34_PT_00358_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_0                                                   0x00358
#define _PB19002_34_PT_00359_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_1                                                   0x00359
#define _PB19002_34_PT_00360_AS_SDP_0                                                                                   0x00360
#define _PB19002_34_PT_00361_AS_SDP_1                                                                                   0x00361
#define _PB19002_34_PT_00362_AS_SDP_2                                                                                   0x00362
#define _PB19002_34_PT_00363_AS_SDP_3                                                                                   0x00363
#define _PB19002_34_PT_00364_AS_SDP_4                                                                                   0x00364
#define _PB19002_34_PT_00365_AS_SDP_5                                                                                   0x00365
#define _PB19002_34_PT_00366_AS_SDP_6                                                                                   0x00366
#define _PB19002_34_PT_00367_AS_SDP_7                                                                                   0x00367
#define _PB19002_34_PT_00368_AS_SDP_8                                                                                   0x00368
#define _PB19002_34_PT_00369_AS_SDP_9                                                                                   0x00369
#define _PB19002_34_PT_0036A_AS_SDP_A                                                                                   0x0036A
#define _PB19002_34_PT_0036B_AS_SDP_B                                                                                   0x0036B
#define _PB19002_34_PT_0036C_AS_SDP_C                                                                                   0x0036C
#define _PB19002_34_PT_0036D_AS_SDP_D                                                                                   0x0036D
#define _PB19002_34_PT_0036E_AS_SDP_E                                                                                   0x0036E
#define _PB19002_34_PT_0036F_AS_SDP_F                                                                                   0x0036F
#define _PB19002_34_PT_00400_SINK_VENDOR_IEEE_OUI_L                                                                     0x00400
#define _PB19002_34_PT_00401_SINK_VENDOR_IEEE_OUI_M                                                                     0x00401
#define _PB19002_34_PT_00402_SINK_VENDOR_IEEE_OUI_H                                                                     0x00402
#define _PB19002_34_PT_00403_DPCD_403                                                                                   0x00403
#define _PB19002_34_PT_00404_DPCD_404                                                                                   0x00404
#define _PB19002_34_PT_00405_DPCD_405                                                                                   0x00405
#define _PB19002_34_PT_00406_DPCD_406                                                                                   0x00406
#define _PB19002_34_PT_00407_DPCD_407                                                                                   0x00407
#define _PB19002_34_PT_00408_DPCD_408                                                                                   0x00408
#define _PB19002_34_PT_00409_DPCD_409                                                                                   0x00409
#define _PB19002_34_PT_0040A_DPCD_40A                                                                                   0x0040A
#define _PB19002_34_PT_0040B_DPCD_40B                                                                                   0x0040B
#define _PB19002_34_PT_0040C_DPCD_40C                                                                                   0x0040C
#define _PB19002_34_PT_0040D_DPCD_40D                                                                                   0x0040D
#define _PB19002_34_PT_0040E_DPCD_40E                                                                                   0x0040E
#define _PB19002_34_PT_0040F_DPCD_40F                                                                                   0x0040F
#define _PB19002_34_PT_00410_SINK_EQUALIZER_COUNT                                                                       0x00410
#define _PB19002_34_PT_00411_SINK_EQUALIZER_SET                                                                         0x00411
#define _PB19002_34_PT_00412_ELT_PRESET_COUNT                                                                           0x00412
#define _PB19002_34_PT_00413_ELT_PRESET                                                                                 0x00413
#define _PB19002_34_PT_00500_DPCD_500                                                                                   0x00500
#define _PB19002_34_PT_00501_DPCD_501                                                                                   0x00501
#define _PB19002_34_PT_00502_DPCD_502                                                                                   0x00502
#define _PB19002_34_PT_00503_DPCD_503                                                                                   0x00503
#define _PB19002_34_PT_00504_DPCD_504                                                                                   0x00504
#define _PB19002_34_PT_00505_DPCD_505                                                                                   0x00505
#define _PB19002_34_PT_00506_DPCD_506                                                                                   0x00506
#define _PB19002_34_PT_00507_DPCD_507                                                                                   0x00507
#define _PB19002_34_PT_00508_DPCD_508                                                                                   0x00508
#define _PB19002_34_PT_00509_DPCD_509                                                                                   0x00509
#define _PB19002_34_PT_0050A_DPCD_50A                                                                                   0x0050A
#define _PB19002_34_PT_0050B_DPCD_50B                                                                                   0x0050B
#define _PB19002_34_PT_0050C_DPCD_50C                                                                                   0x0050C
#define _PB19002_34_PT_0050D_DPCD_50D                                                                                   0x0050D
#define _PB19002_34_PT_0050E_DPCD_50E                                                                                   0x0050E
#define _PB19002_34_PT_0050F_DPCD_50F                                                                                   0x0050F
#define _PB19002_34_PT_00510_DPCD_510                                                                                   0x00510
#define _PB19002_34_PT_00511_DPCD_511                                                                                   0x00511
#define _PB19002_34_PT_00512_DPCD_512                                                                                   0x00512
#define _PB19002_34_PT_00513_DPCD_513                                                                                   0x00513
#define _PB19002_34_PT_00514_DPCD_514                                                                                   0x00514
#define _PB19002_34_PT_00515_DPCD_515                                                                                   0x00515
#define _PB19002_34_PT_00516_DPCD_516                                                                                   0x00516
#define _PB19002_34_PT_00517_DPCD_517                                                                                   0x00517
#define _PB19002_34_PT_00518_DPCD_518                                                                                   0x00518
#define _PB19002_34_PT_00519_DPCD_519                                                                                   0x00519
#define _PB19002_34_PT_0051A_DPCD_51A                                                                                   0x0051A
#define _PB19002_34_PT_0051B_DPCD_51B                                                                                   0x0051B
#define _PB19002_34_PT_0051C_DPCD_51C                                                                                   0x0051C
#define _PB19002_34_PT_0051D_DPCD_51D                                                                                   0x0051D
#define _PB19002_34_PT_0051E_DPCD_51E                                                                                   0x0051E
#define _PB19002_34_PT_0051F_DPCD_51F                                                                                   0x0051F
#define _PB19002_34_PT_00520_DPCD_520                                                                                   0x00520
#define _PB19002_34_PT_00521_DPCD_521                                                                                   0x00521
#define _PB19002_34_PT_00522_DPCD_522                                                                                   0x00522
#define _PB19002_34_PT_00523_DPCD_523                                                                                   0x00523
#define _PB19002_34_PT_00524_DPCD_524                                                                                   0x00524
#define _PB19002_34_PT_00525_DPCD_525                                                                                   0x00525
#define _PB19002_34_PT_00526_DPCD_526                                                                                   0x00526
#define _PB19002_34_PT_00527_DPCD_527                                                                                   0x00527
#define _PB19002_34_PT_00528_DPCD_528                                                                                   0x00528
#define _PB19002_34_PT_00529_DPCD_529                                                                                   0x00529
#define _PB19002_34_PT_0052A_DPCD_52A                                                                                   0x0052A
#define _PB19002_34_PT_0052B_DPCD_52B                                                                                   0x0052B
#define _PB19002_34_PT_0052C_DPCD_52C                                                                                   0x0052C
#define _PB19002_34_PT_0052D_DPCD_52D                                                                                   0x0052D
#define _PB19002_34_PT_0052E_DPCD_52E                                                                                   0x0052E
#define _PB19002_34_PT_0052F_DPCD_52F                                                                                   0x0052F
#define _PB19002_34_PT_0053D_DPCD_53D                                                                                   0x0053D
#define _PB19002_34_PT_0056F_DPCD_56F                                                                                   0x0056F
#define _PB19002_34_PT_00570_DPCD_570                                                                                   0x00570
#define _PB19002_34_PT_00571_DPCD_571                                                                                   0x00571
#define _PB19002_34_PT_00600_SINK_CONTROL                                                                               0x00600
#define _PB19002_34_PT_00750_DPCD_SINK_VIDEO_READY_DELAY                                                                0x00750
#define _PB19002_34_PT_00751_DPCD_SINK_TRAILING_VIDEO_DELAY                                                             0x00751
#define _PB19002_34_PT_02002_DPCD_SINK_COUNT_ESI                                                                        0x02002
#define _PB19002_34_PT_02003_DPCD_2003                                                                                  0x02003
#define _PB19002_34_PT_02004_DPCD_2004                                                                                  0x02004
#define _PB19002_34_PT_02005_DPCD_2005                                                                                  0x02005
#define _PB19002_34_PT_0200B_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_STATUS                                             0x0200B
#define _PB19002_34_PT_0200C_DPCD_200C                                                                                  0x0200C
#define _PB19002_34_PT_0200D_DPCD_200D                                                                                  0x0200D
#define _PB19002_34_PT_0200E_DPCD_200E                                                                                  0x0200E
#define _PB19002_34_PT_0200F_DPCD_200F                                                                                  0x0200F
#define _PB19002_34_PT_02011_DSC_STATUS_2011                                                                            0x02011
#define _PB19002_34_PT_02020_DPCD_02020                                                                                 0x02020
#define _PB19002_34_PT_02021_DPCD_02021                                                                                 0x02021
#define _PB19002_34_PT_02022_DPCD_02022                                                                                 0x02022
#define _PB19002_34_PT_02023_DPCD_02023                                                                                 0x02023
#define _PB19002_34_PT_02024_DPCD_02024                                                                                 0x02024
#define _PB19002_34_PT_02200_DPCD_2200                                                                                  0x02200
#define _PB19002_34_PT_02201_DPCD_2201                                                                                  0x02201
#define _PB19002_34_PT_02202_DPCD_2202                                                                                  0x02202
#define _PB19002_34_PT_02203_DPCD_2203                                                                                  0x02203
#define _PB19002_34_PT_02204_DPCD_2204                                                                                  0x02204
#define _PB19002_34_PT_02205_DPCD_2205                                                                                  0x02205
#define _PB19002_34_PT_02206_DPCD_2206                                                                                  0x02206
#define _PB19002_34_PT_02207_DPCD_2207                                                                                  0x02207
#define _PB19002_34_PT_02208_DPCD_2208                                                                                  0x02208
#define _PB19002_34_PT_02209_DPCD_2209                                                                                  0x02209
#define _PB19002_34_PT_0220A_DPCD_220A                                                                                  0x0220A
#define _PB19002_34_PT_0220B_DPCD_220B                                                                                  0x0220B
#define _PB19002_34_PT_0220C_DPCD_220C                                                                                  0x0220C
#define _PB19002_34_PT_0220D_DPCD_220D                                                                                  0x0220D
#define _PB19002_34_PT_0220E_DPCD_220E                                                                                  0x0220E
#define _PB19002_34_PT_0220F_DPCD_220F                                                                                  0x0220F
#define _PB19002_34_PT_02210_DPCD_2210                                                                                  0x02210
#define _PB19002_34_PT_02211_DPCD_2211                                                                                  0x02211
#define _PB19002_34_PT_02212_DPCD_2212                                                                                  0x02212
#define _PB19002_34_PT_02213_DPCD_2213                                                                                  0x02213
#define _PB19002_34_PT_02214_DPCD_2214                                                                                  0x02214
#define _PB19002_34_PT_02215_DPCD_2215                                                                                  0x02215
#define _PB19002_34_PT_02216_DPCD_2216                                                                                  0x02216
#define _PB19002_34_PT_02217_CABLE_ATTRIBUTES_UPDATED_BY_DPRX                                                           0x02217
#define _PB19002_34_PT_02218_ADAPTIVE_SYNC_CAPABILITY_2                                                                 0x02218
#define _PB19002_34_PT_02219_DPCD_2219                                                                                  0x02219
#define _PB19002_34_PT_0221A_DPCD_221A                                                                                  0x0221A
#define _PB19002_34_PT_0221B_DPCD_221B                                                                                  0x0221B
#define _PB19002_34_PT_0221C_DPCD_221C                                                                                  0x0221C
#define _PB19002_34_PT_0221D_DPCD_221D                                                                                  0x0221D
#define _PB19002_34_PT_0221E_DPCD_221E                                                                                  0x0221E
#define _PB19002_34_PT_0221F_DPCD_221F                                                                                  0x0221F
#define _PB19002_34_PT_02220_DPCD_2220                                                                                  0x02220
#define _PB19002_34_PT_02221_DPCD_2221                                                                                  0x02221
#define _PB19002_34_PT_02222_DPCD_2222                                                                                  0x02222
#define _PB19002_34_PT_02223_DPCD_2223                                                                                  0x02223
#define _PB19002_34_PT_02224_DPCD_2224                                                                                  0x02224
#define _PB19002_34_PT_02225_DPCD_2225                                                                                  0x02225
#define _PB19002_34_PT_02226_DPCD_2226                                                                                  0x02226
#define _PB19002_34_PT_02227_DPCD_2227                                                                                  0x02227
#define _PB19002_34_PT_02228_DPCD_2228                                                                                  0x02228
#define _PB19002_34_PT_02229_DPCD_2229                                                                                  0x02229
#define _PB19002_34_PT_0222A_DPCD_222A                                                                                  0x0222A
#define _PB19002_34_PT_0222B_DPCD_222B                                                                                  0x0222B
#define _PB19002_34_PT_0222C_DPCD_222C                                                                                  0x0222C
#define _PB19002_34_PT_0222D_DPCD_222D                                                                                  0x0222D
#define _PB19002_34_PT_0222E_DPCD_222E                                                                                  0x0222E
#define _PB19002_34_PT_0222F_DPCD_222F                                                                                  0x0222F
#define _PB19002_34_PT_02230_DPCD_2230                                                                                  0x02230
#define _PB19002_34_PT_02231_DPCD_2231                                                                                  0x02231
#define _PB19002_34_PT_02232_DPCD_2232                                                                                  0x02232
#define _PB19002_34_PT_02233_DPCD_2233                                                                                  0x02233
#define _PB19002_34_PT_02234_DPCD_2234                                                                                  0x02234
#define _PB19002_34_PT_02235_DPCD_2235                                                                                  0x02235
#define _PB19002_34_PT_02236_DPCD_2236                                                                                  0x02236
#define _PB19002_34_PT_02237_DPCD_2237                                                                                  0x02237
#define _PB19002_34_PT_02238_DPCD_2238                                                                                  0x02238
#define _PB19002_34_PT_02239_DPCD_2239                                                                                  0x02239
#define _PB19002_34_PT_0223A_DPCD_223A                                                                                  0x0223A
#define _PB19002_34_PT_0223B_DPCD_223B                                                                                  0x0223B
#define _PB19002_34_PT_0223C_DPCD_223C                                                                                  0x0223C
#define _PB19002_34_PT_0223D_DPCD_223D                                                                                  0x0223D
#define _PB19002_34_PT_0223E_DPCD_223E                                                                                  0x0223E
#define _PB19002_34_PT_0223F_DPCD_223F                                                                                  0x0223F
#define _PB19002_34_PT_02240_DPCD_2240                                                                                  0x02240
#define _PB19002_34_PT_02241_DPCD_2241                                                                                  0x02241
#define _PB19002_34_PT_02242_DPCD_2242                                                                                  0x02242
#define _PB19002_34_PT_02243_DPCD_2243                                                                                  0x02243
#define _PB19002_34_PT_02244_DPCD_2244                                                                                  0x02244
#define _PB19002_34_PT_02245_DPCD_2245                                                                                  0x02245
#define _PB19002_34_PT_02246_DPCD_2246                                                                                  0x02246
#define _PB19002_34_PT_02247_DPCD_2247                                                                                  0x02247
#define _PB19002_34_PT_02248_DPCD_2248                                                                                  0x02248
#define _PB19002_34_PT_02249_DPCD_2249                                                                                  0x02249
#define _PB19002_34_PT_0224A_DPCD_224A                                                                                  0x0224A
#define _PB19002_34_PT_0224B_DPCD_224B                                                                                  0x0224B
#define _PB19002_34_PT_0224C_DPCD_224C                                                                                  0x0224C
#define _PB19002_34_PT_0224D_DPCD_224D                                                                                  0x0224D
#define _PB19002_34_PT_0224E_DPCD_224E                                                                                  0x0224E
#define _PB19002_34_PT_0224F_DPCD_224F                                                                                  0x0224F
#define _PB19002_34_PT_02250_DPCD_2250                                                                                  0x02250
#define _PB19002_34_PT_02251_DPCD_2251                                                                                  0x02251
#define _PB19002_34_PT_02252_DPCD_2252                                                                                  0x02252
#define _PB19002_34_PT_02260_DPCD_2260                                                                                  0x02260
#define _PB19002_34_PT_02261_DPCD_2261                                                                                  0x02261
#define _PB19002_34_PT_02262_DPCD_2262                                                                                  0x02262
#define _PB19002_34_PT_02263_DPCD_2263                                                                                  0x02263
#define _PB19002_34_PT_02264_DPCD_2264                                                                                  0x02264
#define _PB19002_34_PT_02265_DPCD_2265                                                                                  0x02265
#define _PB19002_34_PT_02266_DPCD_2266                                                                                  0x02266
#define _PB19002_34_PT_02267_DPCD_2267                                                                                  0x02267
#define _PB19002_34_PT_02268_DPCD_2268                                                                                  0x02268
#define _PB19002_34_PT_02269_DPCD_2269                                                                                  0x02269
#define _PB19002_34_PT_0226A_DPCD_226A                                                                                  0x0226A
#define _PB19002_34_PT_0226B_DPCD_226B                                                                                  0x0226B
#define _PB19002_34_PT_0226C_DPCD_226C                                                                                  0x0226C
#define _PB19002_34_PT_0226D_DPCD_226D                                                                                  0x0226D
#define _PB19002_34_PT_0226E_DPCD_226E                                                                                  0x0226E
#define _PB19002_34_PT_0226F_DPCD_226F                                                                                  0x0226F
#define _PB19002_34_PT_02270_DPCD_2270                                                                                  0x02270
#define _PB19002_34_PT_02271_DPCD_2271                                                                                  0x02271
#define _PB19002_34_PT_02272_DPCD_2272                                                                                  0x02272
#define _PB19002_34_PT_02273_DPCD_2273                                                                                  0x02273
#define _PB19002_34_PT_02274_DPCD_2274                                                                                  0x02274
#define _PB19002_34_PT_02275_DPCD_2275                                                                                  0x02275
#define _PB19002_34_PT_02276_DPCD_2276                                                                                  0x02276
#define _PB19002_34_PT_02277_DPCD_2277                                                                                  0x02277
#define _PB19002_34_PT_02278_DPCD_2278                                                                                  0x02278
#define _PB19002_34_PT_02279_DPCD_2279                                                                                  0x02279
#define _PB19002_34_PT_02300_DPCD_2300                                                                                  0x02300
#define _PB19002_34_PT_02301_DPCD_2301                                                                                  0x02301
#define _PB19002_34_PT_02302_DPCD_2302                                                                                  0x02302
#define _PB19002_34_PT_02303_DPCD_2303                                                                                  0x02303
#define _PB19002_34_PT_02304_DPCD_2304                                                                                  0x02304
#define _PB19002_34_PT_02305_DPCD_2305                                                                                  0x02305
#define _PB19002_34_PT_02306_DPCD_2306                                                                                  0x02306
#define _PB19002_34_PT_02307_DPCD_2307                                                                                  0x02307
#define _PB19002_34_PT_02308_DPCD_2308                                                                                  0x02308
#define _PB19002_34_PT_02309_DPCD_2309                                                                                  0x02309
#define _PB19002_34_PT_0230A_DPCD_230A                                                                                  0x0230A
#define _PB19002_34_PT_0230B_DPCD_230B                                                                                  0x0230B
#define _PB19002_34_PT_0230C_DPCD_230C                                                                                  0x0230C
#define _PB19002_34_PT_0230D_DPCD_230D                                                                                  0x0230D
#define _PB19002_34_PT_0230E_DPCD_230E                                                                                  0x0230E
#define _PB19002_34_PT_0230F_DPCD_230F                                                                                  0x0230F
#define _PB19002_34_PT_02310_DPCD_2310                                                                                  0x02310
#define _PB19002_34_PT_02311_DPCD_2311                                                                                  0x02311
#define _PB19002_34_PT_02312_DPCD_2312                                                                                  0x02312
#define _PB19002_34_PT_02313_DPCD_2313                                                                                  0x02313
#define _PB19002_34_PT_02314_DPCD_2314                                                                                  0x02314
#define _PB19002_34_PT_02315_DPCD_2315                                                                                  0x02315
#define _PB19002_34_PT_02316_DPCD_2316                                                                                  0x02316
#define _PB19002_34_PT_02317_DPCD_2317                                                                                  0x02317
#define _PB19002_34_PT_02318_DPCD_2318                                                                                  0x02318
#define _PB19002_34_PT_02319_DPCD_2319                                                                                  0x02319
#define _PB19002_34_PT_0231A_DPCD_231A                                                                                  0x0231A
#define _PB19002_34_PT_0231B_DPCD_231B                                                                                  0x0231B
#define _PB19002_34_PT_0231C_DPCD_231C                                                                                  0x0231C
#define _PB19002_34_PT_0231D_DPCD_231D                                                                                  0x0231D
#define _PB19002_34_PT_0231E_DPCD_231E                                                                                  0x0231E
#define _PB19002_34_PT_0231F_DPCD_231F                                                                                  0x0231F
#define _PB19002_34_PT_02320_DPCD_2320                                                                                  0x02320
#define _PB19002_34_PT_02321_DPCD_2321                                                                                  0x02321
#define _PB19002_34_PT_02322_DPCD_2322                                                                                  0x02322
#define _PB19002_34_PT_02323_DPCD_2323                                                                                  0x02323
#define _PB19002_34_PT_02324_DPCD_2324                                                                                  0x02324
#define _PB19002_34_PT_02325_DPCD_2325                                                                                  0x02325
#define _PB19002_34_PT_02326_DPCD_2326                                                                                  0x02326
#define _PB19002_34_PT_02327_DPCD_2327                                                                                  0x02327
#define _PB19002_34_PT_02328_DPCD_2328                                                                                  0x02328
#define _PB19002_34_PT_02329_DPCD_2329                                                                                  0x02329
#define _PB19002_34_PT_0232A_DPCD_232A                                                                                  0x0232A
#define _PB19002_34_PT_0232B_DPCD_232B                                                                                  0x0232B
#define _PB19002_34_PT_0232C_DPCD_232C                                                                                  0x0232C
#define _PB19002_34_PT_0232D_DPCD_232D                                                                                  0x0232D
#define _PB19002_34_PT_0232E_DPCD_232E                                                                                  0x0232E
#define _PB19002_34_PT_0232F_DPCD_232F                                                                                  0x0232F
#define _PB19002_34_PT_02330_DPCD_2330                                                                                  0x02330
#define _PB19002_34_PT_02331_DPCD_2331                                                                                  0x02331
#define _PB19002_34_PT_02332_DPCD_2332                                                                                  0x02332
#define _PB19002_34_PT_02333_DPCD_2333                                                                                  0x02333
#define _PB19002_34_PT_02334_DPCD_2334                                                                                  0x02334
#define _PB19002_34_PT_02335_DPCD_2335                                                                                  0x02335
#define _PB19002_34_PT_02336_DPCD_2336                                                                                  0x02336
#define _PB19002_34_PT_02337_DPCD_2337                                                                                  0x02337
#define _PB19002_34_PT_02338_DPCD_2338                                                                                  0x02338
#define _PB19002_34_PT_02339_DPCD_2339                                                                                  0x02339
#define _PB19002_34_PT_0233A_DPCD_233A                                                                                  0x0233A
#define _PB19002_34_PT_0233B_DPCD_233B                                                                                  0x0233B
#define _PB19002_34_PT_0233C_DPCD_233C                                                                                  0x0233C
#define _PB19002_34_PT_0233D_DPCD_233D                                                                                  0x0233D
#define _PB19002_34_PT_0233E_DPCD_233E                                                                                  0x0233E
#define _PB19002_34_PT_0233F_DPCD_233F                                                                                  0x0233F
#define _PB19002_34_PT_02340_DPCD_2340                                                                                  0x02340
#define _PB19002_34_PT_02341_DPCD_2341                                                                                  0x02341
#define _PB19002_34_PT_02342_DPCD_2342                                                                                  0x02342
#define _PB19002_34_PT_02343_DPCD_2343                                                                                  0x02343
#define _PB19002_34_PT_02344_DPCD_2344                                                                                  0x02344
#define _PB19002_34_PT_02345_DPCD_2345                                                                                  0x02345
#define _PB19002_34_PT_02346_DPCD_2346                                                                                  0x02346
#define _PB19002_34_PT_02347_DPCD_2347                                                                                  0x02347
#define _PB19002_34_PT_02348_DPCD_2348                                                                                  0x02348
#define _PB19002_34_PT_02349_DPCD_2349                                                                                  0x02349
#define _PB19002_34_PT_0234A_DPCD_234A                                                                                  0x0234A
#define _PB19002_34_PT_0234B_DPCD_234B                                                                                  0x0234B
#define _PB19002_34_PT_0234C_DPCD_234C                                                                                  0x0234C
#define _PB19002_34_PT_0234D_DPCD_234D                                                                                  0x0234D
#define _PB19002_34_PT_0234E_DPCD_234E                                                                                  0x0234E
#define _PB19002_34_PT_0234F_DPCD_234F                                                                                  0x0234F
#define _PB19002_34_PT_02350_DPCD_2350                                                                                  0x02350
#define _PB19002_34_PT_02351_DPCD_2351                                                                                  0x02351
#define _PB19002_34_PT_03000_DPCD_3000                                                                                  0x03000
#define _PB19002_34_PT_03001_DPCD_3001                                                                                  0x03001
#define _PB19002_34_PT_03002_DPCD_3002                                                                                  0x03002
#define _PB19002_34_PT_03003_DPCD_3003                                                                                  0x03003
#define _PB19002_34_PT_03004_DPCD_3004                                                                                  0x03004
#define _PB19002_34_PT_0300E_DPCD_300E                                                                                  0x0300E
#define _PB19002_34_PT_0300F_DPCD_300F                                                                                  0x0300F
#define _PB19002_34_PT_03010_DPCD_3010                                                                                  0x03010
#define _PB19002_34_PT_03011_DPCD_3011                                                                                  0x03011
#define _PB19002_34_PT_03012_DPCD_3012                                                                                  0x03012
#define _PB19002_34_PT_03013_DPCD_3013                                                                                  0x03013
#define _PB19002_34_PT_03014_DPCD_3014                                                                                  0x03014
#define _PB19002_34_PT_03015_DPCD_3015                                                                                  0x03015
#define _PB19002_34_PT_03016_DPCD_3016                                                                                  0x03016
#define _PB19002_34_PT_03017_DPCD_3017                                                                                  0x03017
#define _PB19002_34_PT_03018_DPCD_3018                                                                                  0x03018
#define _PB19002_34_PT_03019_DPCD_3019                                                                                  0x03019
#define _PB19002_34_PT_0301A_DPCD_301A                                                                                  0x0301A
#define _PB19002_34_PT_0301B_DPCD_301B                                                                                  0x0301B
#define _PB19002_34_PT_0301C_DPCD_301C                                                                                  0x0301C
#define _PB19002_34_PT_0301D_DPCD_301D                                                                                  0x0301D
#define _PB19002_34_PT_0301E_DPCD_301E                                                                                  0x0301E
#define _PB19002_34_PT_0301F_DPCD_301F                                                                                  0x0301F
#define _PB19002_34_PT_03020_DPCD_3020                                                                                  0x03020
#define _PB19002_34_PT_03021_DPCD_3021                                                                                  0x03021
#define _PB19002_34_PT_03022_DPCD_3022                                                                                  0x03022
#define _PB19002_34_PT_03023_DPCD_3023                                                                                  0x03023
#define _PB19002_34_PT_03024_DPCD_3024                                                                                  0x03024
#define _PB19002_34_PT_03025_DPCD_3025                                                                                  0x03025
#define _PB19002_34_PT_03026_DPCD_3026                                                                                  0x03026
#define _PB19002_34_PT_03027_DPCD_3027                                                                                  0x03027
#define _PB19002_34_PT_03028_DPCD_3028                                                                                  0x03028
#define _PB19002_34_PT_03029_DPCD_3029                                                                                  0x03029
#define _PB19002_34_PT_0302A_DPCD_302A                                                                                  0x0302A
#define _PB19002_34_PT_0302B_DPCD_302B                                                                                  0x0302B
#define _PB19002_34_PT_0302C_DPCD_302C                                                                                  0x0302C
#define _PB19002_34_PT_0302D_DPCD_302D                                                                                  0x0302D
#define _PB19002_34_PT_0302E_DPCD_302E                                                                                  0x0302E
#define _PB19002_34_PT_0302F_DPCD_302F                                                                                  0x0302F
#define _PB19002_34_PT_03030_DPCD_3030                                                                                  0x03030
#define _PB19002_34_PT_03031_DPCD_3031                                                                                  0x03031
#define _PB19002_34_PT_03032_DPCD_3032                                                                                  0x03032
#define _PB19002_34_PT_03033_DPCD_3033                                                                                  0x03033
#define _PB19002_34_PT_03034_DPCD_3034                                                                                  0x03034
#define _PB19002_34_PT_03035_DPCD_3035                                                                                  0x03035
#define _PB19002_34_PT_03036_DPCD_3036                                                                                  0x03036
#define _PB19002_34_PT_03037_DPCD_3037                                                                                  0x03037
#define _PB19002_34_PT_03038_DPCD_3038                                                                                  0x03038
#define _PB19002_34_PT_03039_DPCD_3039                                                                                  0x03039
#define _PB19002_34_PT_0303A_DPCD_303A                                                                                  0x0303A
#define _PB19002_34_PT_0303B_DPCD_303B                                                                                  0x0303B
#define _PB19002_34_PT_0303C_DPCD_303C                                                                                  0x0303C
#define _PB19002_34_PT_03050_DPCD_3050                                                                                  0x03050
#define _PB19002_34_PT_03051_DPCD_3051                                                                                  0x03051
#define _PB19002_34_PT_03052_DPCD_3052                                                                                  0x03052
#define _PB19002_34_PT_03053_DPCD_3053                                                                                  0x03053
#define _PB19002_34_PT_03054_DPCD_3054                                                                                  0x03054
#define _PB19002_34_PT_03055_DPCD_3055                                                                                  0x03055
#define _PB19002_34_PT_03056_DPCD_3056                                                                                  0x03056
#define _PB19002_34_PT_03057_DPCD_3057                                                                                  0x03057
#define _PB19002_34_PT_03058_DPCD_3058                                                                                  0x03058
#define _PB19002_34_PT_03059_DPCD_3059                                                                                  0x03059
#define _PB19002_34_PT_0305A_DPCD_305A                                                                                  0x0305A
#define _PB19002_34_PT_0305B_DPCD_305B                                                                                  0x0305B
#define _PB19002_34_PT_03100_DPCD_03100                                                                                 0x03100
#define _PB19002_34_PT_03180_DPCD_03180                                                                                 0x03180
#define _PB19002_34_PT_03181_DPCD_03181                                                                                 0x03181
#define _PB19002_34_PT_03182_DPCD_03182                                                                                 0x03182
#define _PB19002_34_PT_03183_DPCD_03183                                                                                 0x03183
#define _PB19002_34_PT_03184_DPCD_03184                                                                                 0x03184
#define _PB19002_34_PT_03185_DPCD_03185                                                                                 0x03185
#define _PB19002_34_PT_60000_VENDOR_ID_BYTE_0                                                                           0x60000
#define _PB19002_34_PT_60001_VENDOR_ID_BYTE_1                                                                           0x60001
#define _PB19002_34_PT_60002_PRODUCT_ID_BYTE_0                                                                          0x60002
#define _PB19002_34_PT_60003_PRODUCT_ID_BYTE_1                                                                          0x60003
#define _PB19002_34_PT_60004_VERSION_NUMBER_BYTE_0                                                                      0x60004
#define _PB19002_34_PT_60005_VERSION_NUMBER_BYTE_1                                                                      0x60005
#define _PB19002_34_PT_60006_TOUCH_CAPABILITY                                                                           0x60006
#define _PB19002_34_PT_60007_TOUCH_STATUS                                                                               0x60007
#define _PB19002_34_PT_60008_TOUCH_PARAMETERS_BYTE_0                                                                    0x60008
#define _PB19002_34_PT_60009_TOUCH_PARAMETERS_BYTE_1                                                                    0x60009
#define _PB19002_34_PT_6000A_TOUCH_PARAMETERS_BYTE_2                                                                    0x6000A
#define _PB19002_34_PT_6000B_TOUCH_PARAMETERS_BYTE_3                                                                    0x6000B
#define _PB19002_34_PT_6000C_CONFIGURE_TOUCH                                                                            0x6000C
#define _PB19002_34_PT_6000E_IDLE_RATES0                                                                                0x6000E
#define _PB19002_34_PT_6000F_IDLE_RATES1                                                                                0x6000F
#define _PB19002_34_PT_60010_IDLE_RATES2                                                                                0x60010
#define _PB19002_34_PT_60011_IDLE_RATES3                                                                                0x60011
#define _PB19002_34_PT_60012_IDLE_RATES4                                                                                0x60012
#define _PB19002_34_PT_60013_IDLE_RATES5                                                                                0x60013
#define _PB19002_34_PT_60014_IDLE_RATES6                                                                                0x60014
#define _PB19002_34_PT_60015_IDLE_RATES7                                                                                0x60015
#define _PB19002_34_PT_60016_IDLE_RATES8                                                                                0x60016
#define _PB19002_34_PT_60017_IDLE_RATES9                                                                                0x60017
#define _PB19002_34_PT_60018_IDLE_RATES10                                                                               0x60018
#define _PB19002_34_PT_60019_IDLE_RATES11                                                                               0x60019
#define _PB19002_34_PT_6001A_IDLE_RATES12                                                                               0x6001A
#define _PB19002_34_PT_6001B_IDLE_RATES13                                                                               0x6001B
#define _PB19002_34_PT_6001C_IDLE_RATES14                                                                               0x6001C
#define _PB19002_34_PT_6001D_FEATURE_REPORT_SIZE_MAX_BYTE0                                                              0x6001D
#define _PB19002_34_PT_6001E_FEATURE_REPORT_SIZE_MAX_BYTE1                                                              0x6001E
#define _PB19002_34_PT_68000_HDCP_BKSV_BYTE_0                                                                           0x68000
#define _PB19002_34_PT_68001_HDCP_BKSV_BYTE_1                                                                           0x68001
#define _PB19002_34_PT_68002_HDCP_BKSV_BYTE_2                                                                           0x68002
#define _PB19002_34_PT_68003_HDCP_BKSV_BYTE_3                                                                           0x68003
#define _PB19002_34_PT_68004_HDCP_BKSV_BYTE_4                                                                           0x68004
#define _PB19002_34_PT_68005_HDCP_R0_PLUM_BYTE_0                                                                        0x68005
#define _PB19002_34_PT_68006_HDCP_R0_PLUM_BYTE_1                                                                        0x68006
#define _PB19002_34_PT_68007_HDCP_AKSV_BYTE_0                                                                           0x68007
#define _PB19002_34_PT_68008_HDCP_AKSV_BYTE_1                                                                           0x68008
#define _PB19002_34_PT_68009_HDCP_AKSV_BYTE_2                                                                           0x68009
#define _PB19002_34_PT_6800A_HDCP_AKSV_BYTE_3                                                                           0x6800A
#define _PB19002_34_PT_6800B_HDCP_AKSV_BYTE_4                                                                           0x6800B
#define _PB19002_34_PT_6800C_HDCP_AN_BYTE_0                                                                             0x6800C
#define _PB19002_34_PT_6800D_HDCP_AN_BYTE_1                                                                             0x6800D
#define _PB19002_34_PT_6800E_HDCP_AN_BYTE_2                                                                             0x6800E
#define _PB19002_34_PT_6800F_HDCP_AN_BYTE_3                                                                             0x6800F
#define _PB19002_34_PT_68010_HDCP_AN_BYTE_4                                                                             0x68010
#define _PB19002_34_PT_68011_HDCP_AN_BYTE_5                                                                             0x68011
#define _PB19002_34_PT_68012_HDCP_AN_BYTE_6                                                                             0x68012
#define _PB19002_34_PT_68013_HDCP_AN_BYTE_7                                                                             0x68013
#define _PB19002_34_PT_68014_DPCD_68014                                                                                 0x68014
#define _PB19002_34_PT_68015_DPCD_68015                                                                                 0x68015
#define _PB19002_34_PT_68016_DPCD_68016                                                                                 0x68016
#define _PB19002_34_PT_68017_DPCD_68017                                                                                 0x68017
#define _PB19002_34_PT_68018_DPCD_68018                                                                                 0x68018
#define _PB19002_34_PT_68019_DPCD_68019                                                                                 0x68019
#define _PB19002_34_PT_6801A_DPCD_6801A                                                                                 0x6801A
#define _PB19002_34_PT_6801B_DPCD_6801B                                                                                 0x6801B
#define _PB19002_34_PT_6801C_DPCD_6801C                                                                                 0x6801C
#define _PB19002_34_PT_6801D_DPCD_6801D                                                                                 0x6801D
#define _PB19002_34_PT_6801E_DPCD_6801E                                                                                 0x6801E
#define _PB19002_34_PT_6801F_DPCD_6801F                                                                                 0x6801F
#define _PB19002_34_PT_68020_DPCD_68020                                                                                 0x68020
#define _PB19002_34_PT_68021_DPCD_68021                                                                                 0x68021
#define _PB19002_34_PT_68022_DPCD_68022                                                                                 0x68022
#define _PB19002_34_PT_68023_DPCD_68023                                                                                 0x68023
#define _PB19002_34_PT_68024_DPCD_68024                                                                                 0x68024
#define _PB19002_34_PT_68025_DPCD_68025                                                                                 0x68025
#define _PB19002_34_PT_68026_DPCD_68026                                                                                 0x68026
#define _PB19002_34_PT_68027_DPCD_68027                                                                                 0x68027
#define _PB19002_34_PT_68028_HDCP_BCAPS                                                                                 0x68028
#define _PB19002_34_PT_68029_HDCP_BSTATUS                                                                               0x68029
#define _PB19002_34_PT_6802A_DPCD_6802A                                                                                 0x6802A
#define _PB19002_34_PT_6802B_DPCD_6802B                                                                                 0x6802B
#define _PB19002_34_PT_6802C_DPCD_6802C                                                                                 0x6802C
#define _PB19002_34_PT_6802D_DPCD_6802D                                                                                 0x6802D
#define _PB19002_34_PT_6802E_DPCD_6802E                                                                                 0x6802E
#define _PB19002_34_PT_6802F_DPCD_6802F                                                                                 0x6802F
#define _PB19002_34_PT_68030_DPCD_68030                                                                                 0x68030
#define _PB19002_34_PT_68031_DPCD_68031                                                                                 0x68031
#define _PB19002_34_PT_68032_DPCD_68032                                                                                 0x68032
#define _PB19002_34_PT_68033_DPCD_68033                                                                                 0x68033
#define _PB19002_34_PT_68034_DPCD_68034                                                                                 0x68034
#define _PB19002_34_PT_68035_DPCD_68035                                                                                 0x68035
#define _PB19002_34_PT_68036_DPCD_68036                                                                                 0x68036
#define _PB19002_34_PT_68037_DPCD_68037                                                                                 0x68037
#define _PB19002_34_PT_68038_DPCD_68038                                                                                 0x68038
#define _PB19002_34_PT_68039_DPCD_68039                                                                                 0x68039
#define _PB19002_34_PT_6803A_DPCD_6803A                                                                                 0x6803A
#define _PB19002_34_PT_6803B_DPCD_6803B                                                                                 0x6803B
#define _PB19002_34_PT_69000_DPCD_69000                                                                                 0x69000
#define _PB19002_34_PT_69008_DPCD_69008                                                                                 0x69008
#define _PB19002_34_PT_6900B_DPCD_6900B                                                                                 0x6900B
#define _PB19002_34_PT_69215_DPCD_69215                                                                                 0x69215
#define _PB19002_34_PT_6921D_DPCD_6921D                                                                                 0x6921D
#define _PB19002_34_PT_69220_DPCD_69220                                                                                 0x69220
#define _PB19002_34_PT_692A0_DPCD_692A0                                                                                 0x692A0
#define _PB19002_34_PT_692B0_DPCD_692B0                                                                                 0x692B0
#define _PB19002_34_PT_692C0_DPCD_692C0                                                                                 0x692C0
#define _PB19002_34_PT_692E0_DPCD_692E0                                                                                 0x692E0
#define _PB19002_34_PT_692F0_DPCD_692F0                                                                                 0x692F0
#define _PB19002_34_PT_692F8_DPCD_692F8                                                                                 0x692F8
#define _PB19002_34_PT_69318_DPCD_69318                                                                                 0x69318
#define _PB19002_34_PT_6932F_DPCD_69328                                                                                 0x6932F
#define _PB19002_34_PT_69330_DPCD_69330                                                                                 0x69330
#define _PB19002_34_PT_69334_DPCD_69332                                                                                 0x69334
#define _PB19002_34_PT_69335_DPCD_69335                                                                                 0x69335
#define _PB19002_34_PT_69345_DPCD_69345                                                                                 0x69345
#define _PB19002_34_PT_693E0_DPCD_693E0                                                                                 0x693E0
#define _PB19002_34_PT_693F0_DPCD_693F0                                                                                 0x693F0
#define _PB19002_34_PT_693F3_DPCD_693F3                                                                                 0x693F3
#define _PB19002_34_PT_693F5_DPCD_693F5                                                                                 0x693F5
#define _PB19002_34_PT_69473_DPCD_69473                                                                                 0x69473
#define _PB19002_34_PT_69493_DPCD_69493                                                                                 0x69493
#define _PB19002_34_PT_69494_DPCD_69494                                                                                 0x69494
#define _PB19002_34_PT_69495_DPCD_69495                                                                                 0x69495
#define _PB19002_34_PT_FFF00_DPCD_FFF00                                                                                 0xFFF00
#define _PB19002_34_PT_FFF01_DPCD_FFF01                                                                                 0xFFF01
#define _PB19002_34_PT_FFFFF_AAR_MODE                                                                                   0xFFFFF


//--------------------------------------------------
// DP Rx2 AUX DPCD Table (Page B1A002)
//--------------------------------------------------
#define _PB1A002_34_PT_00000_DPCD_REV                                                                                   0x00000
#define _PB1A002_34_PT_00001_DPCD_MAX_LINK_RATE                                                                         0x00001
#define _PB1A002_34_PT_00002_DPCD_MAX_LINK_COUNT                                                                        0x00002
#define _PB1A002_34_PT_00003_DPCD_MAX_DOWNSPREAD                                                                        0x00003
#define _PB1A002_34_PT_00004_DPCD_NORP                                                                                  0x00004
#define _PB1A002_34_PT_00005_DPCD_DOWNSTREAM_PORT                                                                       0x00005
#define _PB1A002_34_PT_00006_DPCD_MAIN_LINK_CH_CODING                                                                   0x00006
#define _PB1A002_34_PT_00007_DPCD_DOWNSTREAM_PORT_COUNT                                                                 0x00007
#define _PB1A002_34_PT_00008_DPCD_RX_PORT0_CAP0                                                                         0x00008
#define _PB1A002_34_PT_00009_DPCD_RX_PORT0_CAP1                                                                         0x00009
#define _PB1A002_34_PT_0000A_DPCD_RX_PORT1_CAP0                                                                         0x0000A
#define _PB1A002_34_PT_0000B_DPCD_RX_PORT1_CAP1                                                                         0x0000B
#define _PB1A002_34_PT_0000C_DPCD_I2C_SPEED_CTRL                                                                        0x0000C
#define _PB1A002_34_PT_0000D_DPCD_EDP_CON_CAP                                                                           0x0000D
#define _PB1A002_34_PT_0000E_DPCD_E_RESERVE                                                                             0x0000E
#define _PB1A002_34_PT_0000F_DPCD_0000F                                                                                 0x0000F
#define _PB1A002_34_PT_00020_DPCD_SINK_VIDEO_FALLBACK_FORMATS                                                           0x00020
#define _PB1A002_34_PT_00021_MSTM_CAP                                                                                   0x00021
#define _PB1A002_34_PT_00022_NUMBER_OF_AUDIO_ENDPOINTS                                                                  0x00022
#define _PB1A002_34_PT_0002E_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CAPABILITIES                                       0x0002E
#define _PB1A002_34_PT_00030_GUID30                                                                                     0x00030
#define _PB1A002_34_PT_00031_GUID31                                                                                     0x00031
#define _PB1A002_34_PT_00032_GUID32                                                                                     0x00032
#define _PB1A002_34_PT_00033_GUID33                                                                                     0x00033
#define _PB1A002_34_PT_00034_GUID34                                                                                     0x00034
#define _PB1A002_34_PT_00035_GUID35                                                                                     0x00035
#define _PB1A002_34_PT_00036_GUID36                                                                                     0x00036
#define _PB1A002_34_PT_00037_GUID37                                                                                     0x00037
#define _PB1A002_34_PT_00038_GUID38                                                                                     0x00038
#define _PB1A002_34_PT_00039_GUID39                                                                                     0x00039
#define _PB1A002_34_PT_0003A_GUID3A                                                                                     0x0003A
#define _PB1A002_34_PT_0003B_GUID3B                                                                                     0x0003B
#define _PB1A002_34_PT_0003C_GUID3C                                                                                     0x0003C
#define _PB1A002_34_PT_0003D_GUID3D                                                                                     0x0003D
#define _PB1A002_34_PT_0003E_GUID3E                                                                                     0x0003E
#define _PB1A002_34_PT_0003F_GUID3F                                                                                     0x0003F
#define _PB1A002_34_PT_00050_DPCD_00050                                                                                 0x00050
#define _PB1A002_34_PT_00051_DPCD_00051                                                                                 0x00051
#define _PB1A002_34_PT_00060_DPCD_00060                                                                                 0x00060
#define _PB1A002_34_PT_00061_DPCD_00061                                                                                 0x00061
#define _PB1A002_34_PT_00062_DPCD_00062                                                                                 0x00062
#define _PB1A002_34_PT_00063_DPCD_00063                                                                                 0x00063
#define _PB1A002_34_PT_00064_DPCD_00064                                                                                 0x00064
#define _PB1A002_34_PT_00065_DPCD_00065                                                                                 0x00065
#define _PB1A002_34_PT_00066_DPCD_00066                                                                                 0x00066
#define _PB1A002_34_PT_00067_DPCD_00067                                                                                 0x00067
#define _PB1A002_34_PT_00068_DPCD_00068                                                                                 0x00068
#define _PB1A002_34_PT_00069_DPCD_00069                                                                                 0x00069
#define _PB1A002_34_PT_0006A_DPCD_0006A                                                                                 0x0006A
#define _PB1A002_34_PT_0006B_DPCD_0006B                                                                                 0x0006B
#define _PB1A002_34_PT_0006C_DPCD_0006C                                                                                 0x0006C
#define _PB1A002_34_PT_0006D_DPCD_0006D                                                                                 0x0006D
#define _PB1A002_34_PT_0006E_DPCD_0006E                                                                                 0x0006E
#define _PB1A002_34_PT_0006F_DPCD_0006F                                                                                 0x0006F
#define _PB1A002_34_PT_00080_DPCD_80                                                                                    0x00080
#define _PB1A002_34_PT_00081_DPCD_81                                                                                    0x00081
#define _PB1A002_34_PT_00082_DPCD_82                                                                                    0x00082
#define _PB1A002_34_PT_00083_DPCD_83                                                                                    0x00083
#define _PB1A002_34_PT_00084_DPCD_84                                                                                    0x00084
#define _PB1A002_34_PT_00085_DPCD_85                                                                                    0x00085
#define _PB1A002_34_PT_00086_DPCD_86                                                                                    0x00086
#define _PB1A002_34_PT_00087_DPCD_87                                                                                    0x00087
#define _PB1A002_34_PT_00088_DPCD_88                                                                                    0x00088
#define _PB1A002_34_PT_00089_DPCD_89                                                                                    0x00089
#define _PB1A002_34_PT_0008A_DPCD_8A                                                                                    0x0008A
#define _PB1A002_34_PT_0008B_DPCD_8B                                                                                    0x0008B
#define _PB1A002_34_PT_0008C_DPCD_8C                                                                                    0x0008C
#define _PB1A002_34_PT_0008D_DPCD_8D                                                                                    0x0008D
#define _PB1A002_34_PT_0008E_DPCD_8E                                                                                    0x0008E
#define _PB1A002_34_PT_0008F_DPCD_8F                                                                                    0x0008F
#define _PB1A002_34_PT_00090_DPCD_FEC_CAPABILITY                                                                        0x00090
#define _PB1A002_34_PT_00091_DPCD_FEC_CAPABILITY_1                                                                      0x00091
#define _PB1A002_34_PT_00092_DPCD_00092                                                                                 0x00092
#define _PB1A002_34_PT_00093_DPCD_00093                                                                                 0x00093
#define _PB1A002_34_PT_00094_DPCD_00094                                                                                 0x00094
#define _PB1A002_34_PT_00095_DPCD_00095                                                                                 0x00095
#define _PB1A002_34_PT_00096_DPCD_00096                                                                                 0x00096
#define _PB1A002_34_PT_00097_DPCD_00097                                                                                 0x00097
#define _PB1A002_34_PT_00098_DPCD_00098                                                                                 0x00098
#define _PB1A002_34_PT_00099_DPCD_00099                                                                                 0x00099
#define _PB1A002_34_PT_0009A_DPCD_0009A                                                                                 0x0009A
#define _PB1A002_34_PT_0009B_DPCD_0009B                                                                                 0x0009B
#define _PB1A002_34_PT_0009C_DPCD_0009C                                                                                 0x0009C
#define _PB1A002_34_PT_0009D_DPCD_0009D                                                                                 0x0009D
#define _PB1A002_34_PT_0009E_DPCD_0009E                                                                                 0x0009E
#define _PB1A002_34_PT_000A0_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_0                                                       0x000A0
#define _PB1A002_34_PT_000A1_DPCD_BRANCH_DSC_OVERALL_THROUGHPUT_1                                                       0x000A1
#define _PB1A002_34_PT_000A2_DPCD_BRANCH_DSC_MAX_LINE_BUFFER_WIDTH                                                      0x000A2
#define _PB1A002_34_PT_000A3_DPCD_DFP_CAP_EXT_SUPPORT                                                                   0x000A3
#define _PB1A002_34_PT_000A4_DPCD_DFP_MAX_PIXEL_RATE_0                                                                  0x000A4
#define _PB1A002_34_PT_000A5_DPCD_DFP_MAX_PIXEL_RATE_1                                                                  0x000A5
#define _PB1A002_34_PT_000A6_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_0                                                      0x000A6
#define _PB1A002_34_PT_000A7_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_WIDTH_1                                                      0x000A7
#define _PB1A002_34_PT_000A8_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_0                                                     0x000A8
#define _PB1A002_34_PT_000A9_DPCD_DFP_MAX_VIDEO_HOR_ACTIVE_HEIGHT_1                                                     0x000A9
#define _PB1A002_34_PT_000AA_DPCD_DFP_SUPPORTED_PIXEL_ENCODING_FORMAT                                                   0x000AA
#define _PB1A002_34_PT_000AB_DPCD_DFP_RGB_PIXEL_COMPONENT_BIT_DEPTH                                                     0x000AB
#define _PB1A002_34_PT_000AC_DPCD_DFP_YUV444_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AC
#define _PB1A002_34_PT_000AD_DPCD_DFP_YUV422_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AD
#define _PB1A002_34_PT_000AE_DPCD_DFP_YUV420_PIXEL_COMPONENT_BIT_DEPTH                                                  0x000AE
#define _PB1A002_34_PT_000AF_DPCD_DFP_CAP_EXT_RESERVED                                                                  0x000AF
#define _PB1A002_34_PT_000B0_DPCD_000B0                                                                                 0x000B0
#define _PB1A002_34_PT_000B1_DPCD_000B1                                                                                 0x000B1
#define _PB1A002_34_PT_000B2_DPCD_000B2                                                                                 0x000B2
#define _PB1A002_34_PT_000B3_DPCD_000B3                                                                                 0x000B3
#define _PB1A002_34_PT_000B4_DPCD_000B4                                                                                 0x000B4
#define _PB1A002_34_PT_000B5_DPCD_000B5                                                                                 0x000B5
#define _PB1A002_34_PT_000B6_DPCD_000B6                                                                                 0x000B6
#define _PB1A002_34_PT_00100_DPCD_LINK_BW_SET                                                                           0x00100
#define _PB1A002_34_PT_00101_DPCD_LINK_COUNT_SET                                                                        0x00101
#define _PB1A002_34_PT_00102_DPCD_TRAINING_PATTERN_SET                                                                  0x00102
#define _PB1A002_34_PT_00103_DPCD_TRAINING_LANE0_SET                                                                    0x00103
#define _PB1A002_34_PT_00104_DPCD_TRAINING_LANE1_SET                                                                    0x00104
#define _PB1A002_34_PT_00105_DPCD_TRAINING_LANE2_SET                                                                    0x00105
#define _PB1A002_34_PT_00106_DPCD_TRAINING_LANE3_SET                                                                    0x00106
#define _PB1A002_34_PT_00107_DPCD_DOWNSPREAD_CTRL                                                                       0x00107
#define _PB1A002_34_PT_00108_DPCD_MLC_CODING_SET                                                                        0x00108
#define _PB1A002_34_PT_00109_DPCD_I2C_SPEED_SET                                                                         0x00109
#define _PB1A002_34_PT_0010A_DPCD_EDP_CON_SET                                                                           0x0010A
#define _PB1A002_34_PT_0010B_DPCD10B                                                                                    0x0010B
#define _PB1A002_34_PT_0010C_DPCD10C                                                                                    0x0010C
#define _PB1A002_34_PT_0010D_DPCD10D                                                                                    0x0010D
#define _PB1A002_34_PT_0010E_DPCD10E                                                                                    0x0010E
#define _PB1A002_34_PT_0010F_DPCD10F                                                                                    0x0010F
#define _PB1A002_34_PT_00110_CABLE_ATTRIBUTES_UPDATED_BY_DPTX                                                           0x00110
#define _PB1A002_34_PT_00111_DPCD111                                                                                    0x00111
#define _PB1A002_34_PT_00116_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_CONFIGURATION                                      0x00116
#define _PB1A002_34_PT_00118_DPCD118                                                                                    0x00118
#define _PB1A002_34_PT_00119_DPCD119                                                                                    0x00119
#define _PB1A002_34_PT_0011A_SOURCE_ADAPTIVE_SYNC_SETUP                                                                 0x0011A
#define _PB1A002_34_PT_0011B_ADAPTIVE_SYNC_SDP_TRANSMISSION_TIMING_CONFIG                                               0x0011B
#define _PB1A002_34_PT_00120_DPCD_FEC_CONFIGURATION                                                                     0x00120
#define _PB1A002_34_PT_00121_DPCD_SDP_ERROR_DETECTION_CONFIG                                                            0x00121
#define _PB1A002_34_PT_00160_DPCD_00160                                                                                 0x00160
#define _PB1A002_34_PT_00161_DPCD_00161                                                                                 0x00161
#define _PB1A002_34_PT_001A1_DPCD1A1                                                                                    0x001A1
#define _PB1A002_34_PT_001B0_DPCD_001B0                                                                                 0x001B0
#define _PB1A002_34_PT_001B1_DPCD1B1                                                                                    0x001B1
#define _PB1A002_34_PT_001C0_DPCD1C0                                                                                    0x001C0
#define _PB1A002_34_PT_001C1_DPCD1C1                                                                                    0x001C1
#define _PB1A002_34_PT_001C2_DPCD1C2                                                                                    0x001C2
#define _PB1A002_34_PT_00200_DPCD_SINK_COUNT                                                                            0x00200
#define _PB1A002_34_PT_00201_DPCD_DEVICE_IRQ_VECTOR                                                                     0x00201
#define _PB1A002_34_PT_00202_DPCD_LANE0_1_STATUS                                                                        0x00202
#define _PB1A002_34_PT_00203_DPCD_LANE2_3_STATUS                                                                        0x00203
#define _PB1A002_34_PT_00204_LANE_ALIGN_STATUS_UPDATED                                                                  0x00204
#define _PB1A002_34_PT_00205_SINK_STATUS                                                                                0x00205
#define _PB1A002_34_PT_00206_ADJUST_REQUEST_LANE0_1                                                                     0x00206
#define _PB1A002_34_PT_00207_ADJUST_REQUEST_LANE2_3                                                                     0x00207
#define _PB1A002_34_PT_00208_TRAINING_SCORE_LANE0                                                                       0x00208
#define _PB1A002_34_PT_00209_TRAINING_SCORE_LANE1                                                                       0x00209
#define _PB1A002_34_PT_0020A_TRAINING_SCORE_LANE2                                                                       0x0020A
#define _PB1A002_34_PT_0020B_TRAINING_SCORE_LANE3                                                                       0x0020B
#define _PB1A002_34_PT_0020F_DSC_STATUS_20F                                                                             0x0020F
#define _PB1A002_34_PT_00210_SYMBOL_ERROR_COUNT_LANE0_L                                                                 0x00210
#define _PB1A002_34_PT_00211_SYMBOL_ERROR_COUNT_LANE0_H                                                                 0x00211
#define _PB1A002_34_PT_00212_SYMBOL_ERROR_COUNT_LANE1_L                                                                 0x00212
#define _PB1A002_34_PT_00213_SYMBOL_ERROR_COUNT_LANE1_H                                                                 0x00213
#define _PB1A002_34_PT_00214_SYMBOL_ERROR_COUNT_LANE2_L                                                                 0x00214
#define _PB1A002_34_PT_00215_SYMBOL_ERROR_COUNT_LANE2_H                                                                 0x00215
#define _PB1A002_34_PT_00216_SYMBOL_ERROR_COUNT_LANE3_L                                                                 0x00216
#define _PB1A002_34_PT_00217_SYMBOL_ERROR_COUNT_LANE3_H                                                                 0x00217
#define _PB1A002_34_PT_00218_TEST_REQUEST                                                                               0x00218
#define _PB1A002_34_PT_00219_TEST_LINK_RATE                                                                             0x00219
#define _PB1A002_34_PT_00220_TEST_LANE_COUNT                                                                            0x00220
#define _PB1A002_34_PT_00221_TEST_VIDEO_PATTERN_TYPE                                                                    0x00221
#define _PB1A002_34_PT_00222_TEST_H_TOTAL_H                                                                             0x00222
#define _PB1A002_34_PT_00223_TEST_H_TOTAL_L                                                                             0x00223
#define _PB1A002_34_PT_00224_TEST_V_TOTAL_H                                                                             0x00224
#define _PB1A002_34_PT_00225_TEST_V_TOTAL_L                                                                             0x00225
#define _PB1A002_34_PT_00226_TEST_H_START_H                                                                             0x00226
#define _PB1A002_34_PT_00227_TEST_H_START_L                                                                             0x00227
#define _PB1A002_34_PT_00228_TEST_V_START_H                                                                             0x00228
#define _PB1A002_34_PT_00229_TEST_V_START_L                                                                             0x00229
#define _PB1A002_34_PT_0022A_TEST_HSYNC_H                                                                               0x0022A
#define _PB1A002_34_PT_0022B_TEST_HSYNC_L                                                                               0x0022B
#define _PB1A002_34_PT_0022C_TEST_VSYNC_H                                                                               0x0022C
#define _PB1A002_34_PT_0022D_TEST_VSYNC_L                                                                               0x0022D
#define _PB1A002_34_PT_0022E_TEST_H_WIDTH_H                                                                             0x0022E
#define _PB1A002_34_PT_0022F_TEST_H_WIDTH_L                                                                             0x0022F
#define _PB1A002_34_PT_00230_TEST_V_WIDTH_H                                                                             0x00230
#define _PB1A002_34_PT_00231_TEST_V_WIDTH_L                                                                             0x00231
#define _PB1A002_34_PT_00232_TEST_MISC1                                                                                 0x00232
#define _PB1A002_34_PT_00233_TEST_MISC2                                                                                 0x00233
#define _PB1A002_34_PT_00234_TEST_REFRESH_RATE_NUM                                                                      0x00234
#define _PB1A002_34_PT_00240_TEST_CRC_R_CR_L                                                                            0x00240
#define _PB1A002_34_PT_00241_TEST_CRC_R_CR_H                                                                            0x00241
#define _PB1A002_34_PT_00242_TEST_CRC_G_Y_L                                                                             0x00242
#define _PB1A002_34_PT_00243_TEST_CRC_G_Y_H                                                                             0x00243
#define _PB1A002_34_PT_00244_TEST_CRC_B_CB_L                                                                            0x00244
#define _PB1A002_34_PT_00245_TEST_CRC_B_CB_H                                                                            0x00245
#define _PB1A002_34_PT_00246_TEST_SINK_MISC                                                                             0x00246
#define _PB1A002_34_PT_00248_PHY_TEST_PATTERN                                                                           0x00248
#define _PB1A002_34_PT_00249_SQUARE_PATTERN_NUM                                                                         0x00249
#define _PB1A002_34_PT_0024A_DPCD_0024A                                                                                 0x0024A
#define _PB1A002_34_PT_0024B_DPCD_0024B                                                                                 0x0024B
#define _PB1A002_34_PT_00250_DPCD_00250                                                                                 0x00250
#define _PB1A002_34_PT_00251_DPCD_00251                                                                                 0x00251
#define _PB1A002_34_PT_00252_DPCD_00252                                                                                 0x00252
#define _PB1A002_34_PT_00253_DPCD_00253                                                                                 0x00253
#define _PB1A002_34_PT_00254_DPCD_00254                                                                                 0x00254
#define _PB1A002_34_PT_00255_DPCD_00255                                                                                 0x00255
#define _PB1A002_34_PT_00256_DPCD_00256                                                                                 0x00256
#define _PB1A002_34_PT_00257_DPCD_00257                                                                                 0x00257
#define _PB1A002_34_PT_00258_DPCD_00258                                                                                 0x00258
#define _PB1A002_34_PT_00259_DPCD_00259                                                                                 0x00259
#define _PB1A002_34_PT_0025A_DPCD_0025A                                                                                 0x0025A
#define _PB1A002_34_PT_0025B_DPCD_0025B                                                                                 0x0025B
#define _PB1A002_34_PT_00260_TEST_RESPONSE                                                                              0x00260
#define _PB1A002_34_PT_00261_TEST_EDID_CHECKSUM                                                                         0x00261
#define _PB1A002_34_PT_00262_DSC_CRC_00                                                                                 0x00262
#define _PB1A002_34_PT_00263_DSC_CRC_01                                                                                 0x00263
#define _PB1A002_34_PT_00264_DSC_CRC_10                                                                                 0x00264
#define _PB1A002_34_PT_00265_DSC_CRC_11                                                                                 0x00265
#define _PB1A002_34_PT_00266_DSC_CRC_20                                                                                 0x00266
#define _PB1A002_34_PT_00267_DSC_CRC_21                                                                                 0x00267
#define _PB1A002_34_PT_00270_TEST_SINK                                                                                  0x00270
#define _PB1A002_34_PT_00271_TEST_AUDIO_MODE                                                                            0x00271
#define _PB1A002_34_PT_00272_TEST_AUDIO_PATTERN_TYPE                                                                    0x00272
#define _PB1A002_34_PT_00273_TEST_AUDIO_PERIOD_CH1                                                                      0x00273
#define _PB1A002_34_PT_00274_TEST_AUDIO_PERIOD_CH2                                                                      0x00274
#define _PB1A002_34_PT_00275_TEST_AUDIO_PERIOD_CH3                                                                      0x00275
#define _PB1A002_34_PT_00276_TEST_AUDIO_PERIOD_CH4                                                                      0x00276
#define _PB1A002_34_PT_00277_TEST_AUDIO_PERIOD_CH5                                                                      0x00277
#define _PB1A002_34_PT_00278_TEST_AUDIO_PERIOD_CH6                                                                      0x00278
#define _PB1A002_34_PT_00279_TEST_AUDIO_PERIOD_CH7                                                                      0x00279
#define _PB1A002_34_PT_0027A_TEST_AUDIO_PERIOD_CH8                                                                      0x0027A
#define _PB1A002_34_PT_00280_DPCD_FEC_STATUS                                                                            0x00280
#define _PB1A002_34_PT_00281_DPCD_FEC_ERROR_COUNT_0                                                                     0x00281
#define _PB1A002_34_PT_00282_DPCD_FEC_ERROR_COUNT_1                                                                     0x00282
#define _PB1A002_34_PT_002C0_DPCD2C0                                                                                    0x002C0
#define _PB1A002_34_PT_002C1_DPCD2C1                                                                                    0x002C1
#define _PB1A002_34_PT_002C2_DPCD2C2                                                                                    0x002C2
#define _PB1A002_34_PT_002C3_DPCD2C3                                                                                    0x002C3
#define _PB1A002_34_PT_002C4_DPCD2C4                                                                                    0x002C4
#define _PB1A002_34_PT_002C5_DPCD2C5                                                                                    0x002C5
#define _PB1A002_34_PT_002C6_DPCD2C6                                                                                    0x002C6
#define _PB1A002_34_PT_002C7_DPCD2C7                                                                                    0x002C7
#define _PB1A002_34_PT_002C8_DPCD2C8                                                                                    0x002C8
#define _PB1A002_34_PT_002C9_DPCD2C9                                                                                    0x002C9
#define _PB1A002_34_PT_002CA_DPCD2CA                                                                                    0x002CA
#define _PB1A002_34_PT_002CB_DPCD2CB                                                                                    0x002CB
#define _PB1A002_34_PT_002CC_DPCD2CC                                                                                    0x002CC
#define _PB1A002_34_PT_002CD_DPCD2CD                                                                                    0x002CD
#define _PB1A002_34_PT_002CE_DPCD2CE                                                                                    0x002CE
#define _PB1A002_34_PT_002CF_DPCD2CF                                                                                    0x002CF
#define _PB1A002_34_PT_002D0_DPCD2D0                                                                                    0x002D0
#define _PB1A002_34_PT_002D1_DPCD2D1                                                                                    0x002D1
#define _PB1A002_34_PT_002D2_DPCD2D2                                                                                    0x002D2
#define _PB1A002_34_PT_002D3_DPCD2D3                                                                                    0x002D3
#define _PB1A002_34_PT_002D4_DPCD2D4                                                                                    0x002D4
#define _PB1A002_34_PT_002D5_DPCD2D5                                                                                    0x002D5
#define _PB1A002_34_PT_002D6_DPCD2D6                                                                                    0x002D6
#define _PB1A002_34_PT_002D7_DPCD2D7                                                                                    0x002D7
#define _PB1A002_34_PT_002D8_DPCD2D8                                                                                    0x002D8
#define _PB1A002_34_PT_002D9_DPCD2D9                                                                                    0x002D9
#define _PB1A002_34_PT_002DA_DPCD2DA                                                                                    0x002DA
#define _PB1A002_34_PT_002DB_DPCD2DB                                                                                    0x002DB
#define _PB1A002_34_PT_002DC_DPCD2DC                                                                                    0x002DC
#define _PB1A002_34_PT_002DD_DPCD2DD                                                                                    0x002DD
#define _PB1A002_34_PT_002DE_DPCD2DE                                                                                    0x002DE
#define _PB1A002_34_PT_002DF_DPCD2DF                                                                                    0x002DF
#define _PB1A002_34_PT_002E0_DPCD2E0                                                                                    0x002E0
#define _PB1A002_34_PT_002E1_DPCD2E1                                                                                    0x002E1
#define _PB1A002_34_PT_002E2_DPCD2E2                                                                                    0x002E2
#define _PB1A002_34_PT_002E3_DPCD2E3                                                                                    0x002E3
#define _PB1A002_34_PT_002E4_DPCD2E4                                                                                    0x002E4
#define _PB1A002_34_PT_002E5_DPCD2E5                                                                                    0x002E5
#define _PB1A002_34_PT_002E6_DPCD2E6                                                                                    0x002E6
#define _PB1A002_34_PT_002E7_DPCD2E7                                                                                    0x002E7
#define _PB1A002_34_PT_002E8_DPCD2E8                                                                                    0x002E8
#define _PB1A002_34_PT_002E9_DPCD2E9                                                                                    0x002E9
#define _PB1A002_34_PT_002EA_DPCD2EA                                                                                    0x002EA
#define _PB1A002_34_PT_002EB_DPCD2EB                                                                                    0x002EB
#define _PB1A002_34_PT_002EC_DPCD2EC                                                                                    0x002EC
#define _PB1A002_34_PT_002ED_DPCD2ED                                                                                    0x002ED
#define _PB1A002_34_PT_002EE_DPCD2EE                                                                                    0x002EE
#define _PB1A002_34_PT_002EF_DPCD2EF                                                                                    0x002EF
#define _PB1A002_34_PT_002F0_DPCD2F0                                                                                    0x002F0
#define _PB1A002_34_PT_002F1_DPCD2F1                                                                                    0x002F1
#define _PB1A002_34_PT_002F2_DPCD2F2                                                                                    0x002F2
#define _PB1A002_34_PT_002F3_DPCD2F3                                                                                    0x002F3
#define _PB1A002_34_PT_002F4_DPCD2F4                                                                                    0x002F4
#define _PB1A002_34_PT_002F5_DPCD2F5                                                                                    0x002F5
#define _PB1A002_34_PT_002F6_DPCD2F6                                                                                    0x002F6
#define _PB1A002_34_PT_002F7_DPCD2F7                                                                                    0x002F7
#define _PB1A002_34_PT_002F8_DPCD2F8                                                                                    0x002F8
#define _PB1A002_34_PT_002F9_DPCD2F9                                                                                    0x002F9
#define _PB1A002_34_PT_002FA_DPCD2FA                                                                                    0x002FA
#define _PB1A002_34_PT_002FB_DPCD2FB                                                                                    0x002FB
#define _PB1A002_34_PT_002FC_DPCD2FC                                                                                    0x002FC
#define _PB1A002_34_PT_002FD_DPCD2FD                                                                                    0x002FD
#define _PB1A002_34_PT_002FE_DPCD2FE                                                                                    0x002FE
#define _PB1A002_34_PT_002FF_DPCD2FF                                                                                    0x002FF
#define _PB1A002_34_PT_00300_SOURCE_VENDOR_IEEE_OUI_L                                                                   0x00300
#define _PB1A002_34_PT_00301_SOURCE_VENDOR_IEEE_OUI_M                                                                   0x00301
#define _PB1A002_34_PT_00302_SOURCE_VENDOR_IEEE_OUI_H                                                                   0x00302
#define _PB1A002_34_PT_00303_DPCD_303                                                                                   0x00303
#define _PB1A002_34_PT_00304_DPCD_304                                                                                   0x00304
#define _PB1A002_34_PT_00305_DPCD_305                                                                                   0x00305
#define _PB1A002_34_PT_00306_DPCD_306                                                                                   0x00306
#define _PB1A002_34_PT_00307_DPCD_307                                                                                   0x00307
#define _PB1A002_34_PT_00308_DPCD_308                                                                                   0x00308
#define _PB1A002_34_PT_00309_DPCD_309                                                                                   0x00309
#define _PB1A002_34_PT_0030A_DPCD_30A                                                                                   0x0030A
#define _PB1A002_34_PT_0030B_DPCD_30B                                                                                   0x0030B
#define _PB1A002_34_PT_0030C_DPCD_30C                                                                                   0x0030C
#define _PB1A002_34_PT_0030D_DPCD_30D                                                                                   0x0030D
#define _PB1A002_34_PT_0030E_DPCD_30E                                                                                   0x0030E
#define _PB1A002_34_PT_0030F_DPCD_30F                                                                                   0x0030F
#define _PB1A002_34_PT_00310_DPCD_310                                                                                   0x00310
#define _PB1A002_34_PT_00311_DPCD_311                                                                                   0x00311
#define _PB1A002_34_PT_00312_DPCD_312                                                                                   0x00312
#define _PB1A002_34_PT_00313_DPCD_313                                                                                   0x00313
#define _PB1A002_34_PT_00314_DPCD_314                                                                                   0x00314
#define _PB1A002_34_PT_00315_DPCD_315                                                                                   0x00315
#define _PB1A002_34_PT_00316_DPCD_316                                                                                   0x00316
#define _PB1A002_34_PT_00317_DPCD_317                                                                                   0x00317
#define _PB1A002_34_PT_00318_DPCD_318                                                                                   0x00318
#define _PB1A002_34_PT_00319_DPCD_319                                                                                   0x00319
#define _PB1A002_34_PT_0031A_DPCD_31A                                                                                   0x0031A
#define _PB1A002_34_PT_0031B_DPCD_31B                                                                                   0x0031B
#define _PB1A002_34_PT_0031C_DPCD_31C                                                                                   0x0031C
#define _PB1A002_34_PT_0031D_DPCD_31D                                                                                   0x0031D
#define _PB1A002_34_PT_0031E_DPCD_31E                                                                                   0x0031E
#define _PB1A002_34_PT_0031F_DPCD_31F                                                                                   0x0031F
#define _PB1A002_34_PT_00340_DPCD_INTEL_EDPHDR_CAPS_0                                                                   0x00340
#define _PB1A002_34_PT_00341_DPCD_INTEL_EDPHDR_CAPS_1                                                                   0x00341
#define _PB1A002_34_PT_00342_DPCD_INTEL_EDPHDR_CAPS_2                                                                   0x00342
#define _PB1A002_34_PT_00343_DPCD_INTEL_EDPHDR_CAPS_3                                                                   0x00343
#define _PB1A002_34_PT_00344_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_0                                                     0x00344
#define _PB1A002_34_PT_00345_DPCD_INTEL_EDPHDR_GETSET_CTRL_PARAMS_1                                                     0x00345
#define _PB1A002_34_PT_00346_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_0                                                      0x00346
#define _PB1A002_34_PT_00347_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_1                                                      0x00347
#define _PB1A002_34_PT_00348_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_2                                                      0x00348
#define _PB1A002_34_PT_00349_DPCD_INTEL_EDPHDR_CONTENT_LUMINANCE_3                                                      0x00349
#define _PB1A002_34_PT_0034A_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_0                                               0x0034A
#define _PB1A002_34_PT_0034B_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_1                                               0x0034B
#define _PB1A002_34_PT_0034C_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_2                                               0x0034C
#define _PB1A002_34_PT_0034D_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_3                                               0x0034D
#define _PB1A002_34_PT_0034E_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_4                                               0x0034E
#define _PB1A002_34_PT_0034F_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_5                                               0x0034F
#define _PB1A002_34_PT_00350_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_6                                               0x00350
#define _PB1A002_34_PT_00351_DPCD_INTEL_EDPHDR_PANEL_LUMINANCE_OVERRIDE_7                                               0x00351
#define _PB1A002_34_PT_00352_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_0                                                       0x00352
#define _PB1A002_34_PT_00353_DPCD_INTEL_EDP_SDR_LUMINANCE_LEVEL_1                                                       0x00353
#define _PB1A002_34_PT_00354_DPCD_INTEL_EDP_BRIGHTNESS_NITS_0                                                           0x00354
#define _PB1A002_34_PT_00355_DPCD_INTEL_EDP_BRIGHTNESS_NITS_1                                                           0x00355
#define _PB1A002_34_PT_00356_DPCD_INTEL_EDP_BRIGHTNESS_NITS_2                                                           0x00356
#define _PB1A002_34_PT_00357_DPCD_INTEL_EDP_BRIGHTNESS_NITS_3                                                           0x00357
#define _PB1A002_34_PT_00358_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_0                                                   0x00358
#define _PB1A002_34_PT_00359_DPCD_INTEL_EDP_BRIGHTNESS_OPTIMIZATION_1                                                   0x00359
#define _PB1A002_34_PT_00360_AS_SDP_0                                                                                   0x00360
#define _PB1A002_34_PT_00361_AS_SDP_1                                                                                   0x00361
#define _PB1A002_34_PT_00362_AS_SDP_2                                                                                   0x00362
#define _PB1A002_34_PT_00363_AS_SDP_3                                                                                   0x00363
#define _PB1A002_34_PT_00364_AS_SDP_4                                                                                   0x00364
#define _PB1A002_34_PT_00365_AS_SDP_5                                                                                   0x00365
#define _PB1A002_34_PT_00366_AS_SDP_6                                                                                   0x00366
#define _PB1A002_34_PT_00367_AS_SDP_7                                                                                   0x00367
#define _PB1A002_34_PT_00368_AS_SDP_8                                                                                   0x00368
#define _PB1A002_34_PT_00369_AS_SDP_9                                                                                   0x00369
#define _PB1A002_34_PT_0036A_AS_SDP_A                                                                                   0x0036A
#define _PB1A002_34_PT_0036B_AS_SDP_B                                                                                   0x0036B
#define _PB1A002_34_PT_0036C_AS_SDP_C                                                                                   0x0036C
#define _PB1A002_34_PT_0036D_AS_SDP_D                                                                                   0x0036D
#define _PB1A002_34_PT_0036E_AS_SDP_E                                                                                   0x0036E
#define _PB1A002_34_PT_0036F_AS_SDP_F                                                                                   0x0036F
#define _PB1A002_34_PT_00400_SINK_VENDOR_IEEE_OUI_L                                                                     0x00400
#define _PB1A002_34_PT_00401_SINK_VENDOR_IEEE_OUI_M                                                                     0x00401
#define _PB1A002_34_PT_00402_SINK_VENDOR_IEEE_OUI_H                                                                     0x00402
#define _PB1A002_34_PT_00403_DPCD_403                                                                                   0x00403
#define _PB1A002_34_PT_00404_DPCD_404                                                                                   0x00404
#define _PB1A002_34_PT_00405_DPCD_405                                                                                   0x00405
#define _PB1A002_34_PT_00406_DPCD_406                                                                                   0x00406
#define _PB1A002_34_PT_00407_DPCD_407                                                                                   0x00407
#define _PB1A002_34_PT_00408_DPCD_408                                                                                   0x00408
#define _PB1A002_34_PT_00409_DPCD_409                                                                                   0x00409
#define _PB1A002_34_PT_0040A_DPCD_40A                                                                                   0x0040A
#define _PB1A002_34_PT_0040B_DPCD_40B                                                                                   0x0040B
#define _PB1A002_34_PT_0040C_DPCD_40C                                                                                   0x0040C
#define _PB1A002_34_PT_0040D_DPCD_40D                                                                                   0x0040D
#define _PB1A002_34_PT_0040E_DPCD_40E                                                                                   0x0040E
#define _PB1A002_34_PT_0040F_DPCD_40F                                                                                   0x0040F
#define _PB1A002_34_PT_00410_SINK_EQUALIZER_COUNT                                                                       0x00410
#define _PB1A002_34_PT_00411_SINK_EQUALIZER_SET                                                                         0x00411
#define _PB1A002_34_PT_00412_ELT_PRESET_COUNT                                                                           0x00412
#define _PB1A002_34_PT_00413_ELT_PRESET                                                                                 0x00413
#define _PB1A002_34_PT_00500_DPCD_500                                                                                   0x00500
#define _PB1A002_34_PT_00501_DPCD_501                                                                                   0x00501
#define _PB1A002_34_PT_00502_DPCD_502                                                                                   0x00502
#define _PB1A002_34_PT_00503_DPCD_503                                                                                   0x00503
#define _PB1A002_34_PT_00504_DPCD_504                                                                                   0x00504
#define _PB1A002_34_PT_00505_DPCD_505                                                                                   0x00505
#define _PB1A002_34_PT_00506_DPCD_506                                                                                   0x00506
#define _PB1A002_34_PT_00507_DPCD_507                                                                                   0x00507
#define _PB1A002_34_PT_00508_DPCD_508                                                                                   0x00508
#define _PB1A002_34_PT_00509_DPCD_509                                                                                   0x00509
#define _PB1A002_34_PT_0050A_DPCD_50A                                                                                   0x0050A
#define _PB1A002_34_PT_0050B_DPCD_50B                                                                                   0x0050B
#define _PB1A002_34_PT_0050C_DPCD_50C                                                                                   0x0050C
#define _PB1A002_34_PT_0050D_DPCD_50D                                                                                   0x0050D
#define _PB1A002_34_PT_0050E_DPCD_50E                                                                                   0x0050E
#define _PB1A002_34_PT_0050F_DPCD_50F                                                                                   0x0050F
#define _PB1A002_34_PT_00510_DPCD_510                                                                                   0x00510
#define _PB1A002_34_PT_00511_DPCD_511                                                                                   0x00511
#define _PB1A002_34_PT_00512_DPCD_512                                                                                   0x00512
#define _PB1A002_34_PT_00513_DPCD_513                                                                                   0x00513
#define _PB1A002_34_PT_00514_DPCD_514                                                                                   0x00514
#define _PB1A002_34_PT_00515_DPCD_515                                                                                   0x00515
#define _PB1A002_34_PT_00516_DPCD_516                                                                                   0x00516
#define _PB1A002_34_PT_00517_DPCD_517                                                                                   0x00517
#define _PB1A002_34_PT_00518_DPCD_518                                                                                   0x00518
#define _PB1A002_34_PT_00519_DPCD_519                                                                                   0x00519
#define _PB1A002_34_PT_0051A_DPCD_51A                                                                                   0x0051A
#define _PB1A002_34_PT_0051B_DPCD_51B                                                                                   0x0051B
#define _PB1A002_34_PT_0051C_DPCD_51C                                                                                   0x0051C
#define _PB1A002_34_PT_0051D_DPCD_51D                                                                                   0x0051D
#define _PB1A002_34_PT_0051E_DPCD_51E                                                                                   0x0051E
#define _PB1A002_34_PT_0051F_DPCD_51F                                                                                   0x0051F
#define _PB1A002_34_PT_00520_DPCD_520                                                                                   0x00520
#define _PB1A002_34_PT_00521_DPCD_521                                                                                   0x00521
#define _PB1A002_34_PT_00522_DPCD_522                                                                                   0x00522
#define _PB1A002_34_PT_00523_DPCD_523                                                                                   0x00523
#define _PB1A002_34_PT_00524_DPCD_524                                                                                   0x00524
#define _PB1A002_34_PT_00525_DPCD_525                                                                                   0x00525
#define _PB1A002_34_PT_00526_DPCD_526                                                                                   0x00526
#define _PB1A002_34_PT_00527_DPCD_527                                                                                   0x00527
#define _PB1A002_34_PT_00528_DPCD_528                                                                                   0x00528
#define _PB1A002_34_PT_00529_DPCD_529                                                                                   0x00529
#define _PB1A002_34_PT_0052A_DPCD_52A                                                                                   0x0052A
#define _PB1A002_34_PT_0052B_DPCD_52B                                                                                   0x0052B
#define _PB1A002_34_PT_0052C_DPCD_52C                                                                                   0x0052C
#define _PB1A002_34_PT_0052D_DPCD_52D                                                                                   0x0052D
#define _PB1A002_34_PT_0052E_DPCD_52E                                                                                   0x0052E
#define _PB1A002_34_PT_0052F_DPCD_52F                                                                                   0x0052F
#define _PB1A002_34_PT_0053D_DPCD_53D                                                                                   0x0053D
#define _PB1A002_34_PT_0056F_DPCD_56F                                                                                   0x0056F
#define _PB1A002_34_PT_00570_DPCD_570                                                                                   0x00570
#define _PB1A002_34_PT_00571_DPCD_571                                                                                   0x00571
#define _PB1A002_34_PT_00600_SINK_CONTROL                                                                               0x00600
#define _PB1A002_34_PT_00750_DPCD_SINK_VIDEO_READY_DELAY                                                                0x00750
#define _PB1A002_34_PT_00751_DPCD_SINK_TRAILING_VIDEO_DELAY                                                             0x00751
#define _PB1A002_34_PT_02002_DPCD_SINK_COUNT_ESI                                                                        0x02002
#define _PB1A002_34_PT_02003_DPCD_2003                                                                                  0x02003
#define _PB1A002_34_PT_02004_DPCD_2004                                                                                  0x02004
#define _PB1A002_34_PT_02005_DPCD_2005                                                                                  0x02005
#define _PB1A002_34_PT_0200B_RECEIVER_ADVANCED_LINK_POWER_MANAGEMENT_STATUS                                             0x0200B
#define _PB1A002_34_PT_0200C_DPCD_200C                                                                                  0x0200C
#define _PB1A002_34_PT_0200D_DPCD_200D                                                                                  0x0200D
#define _PB1A002_34_PT_0200E_DPCD_200E                                                                                  0x0200E
#define _PB1A002_34_PT_0200F_DPCD_200F                                                                                  0x0200F
#define _PB1A002_34_PT_02011_DSC_STATUS_2011                                                                            0x02011
#define _PB1A002_34_PT_02020_DPCD_02020                                                                                 0x02020
#define _PB1A002_34_PT_02021_DPCD_02021                                                                                 0x02021
#define _PB1A002_34_PT_02022_DPCD_02022                                                                                 0x02022
#define _PB1A002_34_PT_02023_DPCD_02023                                                                                 0x02023
#define _PB1A002_34_PT_02024_DPCD_02024                                                                                 0x02024
#define _PB1A002_34_PT_02200_DPCD_2200                                                                                  0x02200
#define _PB1A002_34_PT_02201_DPCD_2201                                                                                  0x02201
#define _PB1A002_34_PT_02202_DPCD_2202                                                                                  0x02202
#define _PB1A002_34_PT_02203_DPCD_2203                                                                                  0x02203
#define _PB1A002_34_PT_02204_DPCD_2204                                                                                  0x02204
#define _PB1A002_34_PT_02205_DPCD_2205                                                                                  0x02205
#define _PB1A002_34_PT_02206_DPCD_2206                                                                                  0x02206
#define _PB1A002_34_PT_02207_DPCD_2207                                                                                  0x02207
#define _PB1A002_34_PT_02208_DPCD_2208                                                                                  0x02208
#define _PB1A002_34_PT_02209_DPCD_2209                                                                                  0x02209
#define _PB1A002_34_PT_0220A_DPCD_220A                                                                                  0x0220A
#define _PB1A002_34_PT_0220B_DPCD_220B                                                                                  0x0220B
#define _PB1A002_34_PT_0220C_DPCD_220C                                                                                  0x0220C
#define _PB1A002_34_PT_0220D_DPCD_220D                                                                                  0x0220D
#define _PB1A002_34_PT_0220E_DPCD_220E                                                                                  0x0220E
#define _PB1A002_34_PT_0220F_DPCD_220F                                                                                  0x0220F
#define _PB1A002_34_PT_02210_DPCD_2210                                                                                  0x02210
#define _PB1A002_34_PT_02211_DPCD_2211                                                                                  0x02211
#define _PB1A002_34_PT_02212_DPCD_2212                                                                                  0x02212
#define _PB1A002_34_PT_02213_DPCD_2213                                                                                  0x02213
#define _PB1A002_34_PT_02214_DPCD_2214                                                                                  0x02214
#define _PB1A002_34_PT_02215_DPCD_2215                                                                                  0x02215
#define _PB1A002_34_PT_02216_DPCD_2216                                                                                  0x02216
#define _PB1A002_34_PT_02217_CABLE_ATTRIBUTES_UPDATED_BY_DPRX                                                           0x02217
#define _PB1A002_34_PT_02218_ADAPTIVE_SYNC_CAPABILITY_2                                                                 0x02218
#define _PB1A002_34_PT_02219_DPCD_2219                                                                                  0x02219
#define _PB1A002_34_PT_0221A_DPCD_221A                                                                                  0x0221A
#define _PB1A002_34_PT_0221B_DPCD_221B                                                                                  0x0221B
#define _PB1A002_34_PT_0221C_DPCD_221C                                                                                  0x0221C
#define _PB1A002_34_PT_0221D_DPCD_221D                                                                                  0x0221D
#define _PB1A002_34_PT_0221E_DPCD_221E                                                                                  0x0221E
#define _PB1A002_34_PT_0221F_DPCD_221F                                                                                  0x0221F
#define _PB1A002_34_PT_02220_DPCD_2220                                                                                  0x02220
#define _PB1A002_34_PT_02221_DPCD_2221                                                                                  0x02221
#define _PB1A002_34_PT_02222_DPCD_2222                                                                                  0x02222
#define _PB1A002_34_PT_02223_DPCD_2223                                                                                  0x02223
#define _PB1A002_34_PT_02224_DPCD_2224                                                                                  0x02224
#define _PB1A002_34_PT_02225_DPCD_2225                                                                                  0x02225
#define _PB1A002_34_PT_02226_DPCD_2226                                                                                  0x02226
#define _PB1A002_34_PT_02227_DPCD_2227                                                                                  0x02227
#define _PB1A002_34_PT_02228_DPCD_2228                                                                                  0x02228
#define _PB1A002_34_PT_02229_DPCD_2229                                                                                  0x02229
#define _PB1A002_34_PT_0222A_DPCD_222A                                                                                  0x0222A
#define _PB1A002_34_PT_0222B_DPCD_222B                                                                                  0x0222B
#define _PB1A002_34_PT_0222C_DPCD_222C                                                                                  0x0222C
#define _PB1A002_34_PT_0222D_DPCD_222D                                                                                  0x0222D
#define _PB1A002_34_PT_0222E_DPCD_222E                                                                                  0x0222E
#define _PB1A002_34_PT_0222F_DPCD_222F                                                                                  0x0222F
#define _PB1A002_34_PT_02230_DPCD_2230                                                                                  0x02230
#define _PB1A002_34_PT_02231_DPCD_2231                                                                                  0x02231
#define _PB1A002_34_PT_02232_DPCD_2232                                                                                  0x02232
#define _PB1A002_34_PT_02233_DPCD_2233                                                                                  0x02233
#define _PB1A002_34_PT_02234_DPCD_2234                                                                                  0x02234
#define _PB1A002_34_PT_02235_DPCD_2235                                                                                  0x02235
#define _PB1A002_34_PT_02236_DPCD_2236                                                                                  0x02236
#define _PB1A002_34_PT_02237_DPCD_2237                                                                                  0x02237
#define _PB1A002_34_PT_02238_DPCD_2238                                                                                  0x02238
#define _PB1A002_34_PT_02239_DPCD_2239                                                                                  0x02239
#define _PB1A002_34_PT_0223A_DPCD_223A                                                                                  0x0223A
#define _PB1A002_34_PT_0223B_DPCD_223B                                                                                  0x0223B
#define _PB1A002_34_PT_0223C_DPCD_223C                                                                                  0x0223C
#define _PB1A002_34_PT_0223D_DPCD_223D                                                                                  0x0223D
#define _PB1A002_34_PT_0223E_DPCD_223E                                                                                  0x0223E
#define _PB1A002_34_PT_0223F_DPCD_223F                                                                                  0x0223F
#define _PB1A002_34_PT_02240_DPCD_2240                                                                                  0x02240
#define _PB1A002_34_PT_02241_DPCD_2241                                                                                  0x02241
#define _PB1A002_34_PT_02242_DPCD_2242                                                                                  0x02242
#define _PB1A002_34_PT_02243_DPCD_2243                                                                                  0x02243
#define _PB1A002_34_PT_02244_DPCD_2244                                                                                  0x02244
#define _PB1A002_34_PT_02245_DPCD_2245                                                                                  0x02245
#define _PB1A002_34_PT_02246_DPCD_2246                                                                                  0x02246
#define _PB1A002_34_PT_02247_DPCD_2247                                                                                  0x02247
#define _PB1A002_34_PT_02248_DPCD_2248                                                                                  0x02248
#define _PB1A002_34_PT_02249_DPCD_2249                                                                                  0x02249
#define _PB1A002_34_PT_0224A_DPCD_224A                                                                                  0x0224A
#define _PB1A002_34_PT_0224B_DPCD_224B                                                                                  0x0224B
#define _PB1A002_34_PT_0224C_DPCD_224C                                                                                  0x0224C
#define _PB1A002_34_PT_0224D_DPCD_224D                                                                                  0x0224D
#define _PB1A002_34_PT_0224E_DPCD_224E                                                                                  0x0224E
#define _PB1A002_34_PT_0224F_DPCD_224F                                                                                  0x0224F
#define _PB1A002_34_PT_02250_DPCD_2250                                                                                  0x02250
#define _PB1A002_34_PT_02251_DPCD_2251                                                                                  0x02251
#define _PB1A002_34_PT_02252_DPCD_2252                                                                                  0x02252
#define _PB1A002_34_PT_02260_DPCD_2260                                                                                  0x02260
#define _PB1A002_34_PT_02261_DPCD_2261                                                                                  0x02261
#define _PB1A002_34_PT_02262_DPCD_2262                                                                                  0x02262
#define _PB1A002_34_PT_02263_DPCD_2263                                                                                  0x02263
#define _PB1A002_34_PT_02264_DPCD_2264                                                                                  0x02264
#define _PB1A002_34_PT_02265_DPCD_2265                                                                                  0x02265
#define _PB1A002_34_PT_02266_DPCD_2266                                                                                  0x02266
#define _PB1A002_34_PT_02267_DPCD_2267                                                                                  0x02267
#define _PB1A002_34_PT_02268_DPCD_2268                                                                                  0x02268
#define _PB1A002_34_PT_02269_DPCD_2269                                                                                  0x02269
#define _PB1A002_34_PT_0226A_DPCD_226A                                                                                  0x0226A
#define _PB1A002_34_PT_0226B_DPCD_226B                                                                                  0x0226B
#define _PB1A002_34_PT_0226C_DPCD_226C                                                                                  0x0226C
#define _PB1A002_34_PT_0226D_DPCD_226D                                                                                  0x0226D
#define _PB1A002_34_PT_0226E_DPCD_226E                                                                                  0x0226E
#define _PB1A002_34_PT_0226F_DPCD_226F                                                                                  0x0226F
#define _PB1A002_34_PT_02270_DPCD_2270                                                                                  0x02270
#define _PB1A002_34_PT_02271_DPCD_2271                                                                                  0x02271
#define _PB1A002_34_PT_02272_DPCD_2272                                                                                  0x02272
#define _PB1A002_34_PT_02273_DPCD_2273                                                                                  0x02273
#define _PB1A002_34_PT_02274_DPCD_2274                                                                                  0x02274
#define _PB1A002_34_PT_02275_DPCD_2275                                                                                  0x02275
#define _PB1A002_34_PT_02276_DPCD_2276                                                                                  0x02276
#define _PB1A002_34_PT_02277_DPCD_2277                                                                                  0x02277
#define _PB1A002_34_PT_02278_DPCD_2278                                                                                  0x02278
#define _PB1A002_34_PT_02279_DPCD_2279                                                                                  0x02279
#define _PB1A002_34_PT_02300_DPCD_2300                                                                                  0x02300
#define _PB1A002_34_PT_02301_DPCD_2301                                                                                  0x02301
#define _PB1A002_34_PT_02302_DPCD_2302                                                                                  0x02302
#define _PB1A002_34_PT_02303_DPCD_2303                                                                                  0x02303
#define _PB1A002_34_PT_02304_DPCD_2304                                                                                  0x02304
#define _PB1A002_34_PT_02305_DPCD_2305                                                                                  0x02305
#define _PB1A002_34_PT_02306_DPCD_2306                                                                                  0x02306
#define _PB1A002_34_PT_02307_DPCD_2307                                                                                  0x02307
#define _PB1A002_34_PT_02308_DPCD_2308                                                                                  0x02308
#define _PB1A002_34_PT_02309_DPCD_2309                                                                                  0x02309
#define _PB1A002_34_PT_0230A_DPCD_230A                                                                                  0x0230A
#define _PB1A002_34_PT_0230B_DPCD_230B                                                                                  0x0230B
#define _PB1A002_34_PT_0230C_DPCD_230C                                                                                  0x0230C
#define _PB1A002_34_PT_0230D_DPCD_230D                                                                                  0x0230D
#define _PB1A002_34_PT_0230E_DPCD_230E                                                                                  0x0230E
#define _PB1A002_34_PT_0230F_DPCD_230F                                                                                  0x0230F
#define _PB1A002_34_PT_02310_DPCD_2310                                                                                  0x02310
#define _PB1A002_34_PT_02311_DPCD_2311                                                                                  0x02311
#define _PB1A002_34_PT_02312_DPCD_2312                                                                                  0x02312
#define _PB1A002_34_PT_02313_DPCD_2313                                                                                  0x02313
#define _PB1A002_34_PT_02314_DPCD_2314                                                                                  0x02314
#define _PB1A002_34_PT_02315_DPCD_2315                                                                                  0x02315
#define _PB1A002_34_PT_02316_DPCD_2316                                                                                  0x02316
#define _PB1A002_34_PT_02317_DPCD_2317                                                                                  0x02317
#define _PB1A002_34_PT_02318_DPCD_2318                                                                                  0x02318
#define _PB1A002_34_PT_02319_DPCD_2319                                                                                  0x02319
#define _PB1A002_34_PT_0231A_DPCD_231A                                                                                  0x0231A
#define _PB1A002_34_PT_0231B_DPCD_231B                                                                                  0x0231B
#define _PB1A002_34_PT_0231C_DPCD_231C                                                                                  0x0231C
#define _PB1A002_34_PT_0231D_DPCD_231D                                                                                  0x0231D
#define _PB1A002_34_PT_0231E_DPCD_231E                                                                                  0x0231E
#define _PB1A002_34_PT_0231F_DPCD_231F                                                                                  0x0231F
#define _PB1A002_34_PT_02320_DPCD_2320                                                                                  0x02320
#define _PB1A002_34_PT_02321_DPCD_2321                                                                                  0x02321
#define _PB1A002_34_PT_02322_DPCD_2322                                                                                  0x02322
#define _PB1A002_34_PT_02323_DPCD_2323                                                                                  0x02323
#define _PB1A002_34_PT_02324_DPCD_2324                                                                                  0x02324
#define _PB1A002_34_PT_02325_DPCD_2325                                                                                  0x02325
#define _PB1A002_34_PT_02326_DPCD_2326                                                                                  0x02326
#define _PB1A002_34_PT_02327_DPCD_2327                                                                                  0x02327
#define _PB1A002_34_PT_02328_DPCD_2328                                                                                  0x02328
#define _PB1A002_34_PT_02329_DPCD_2329                                                                                  0x02329
#define _PB1A002_34_PT_0232A_DPCD_232A                                                                                  0x0232A
#define _PB1A002_34_PT_0232B_DPCD_232B                                                                                  0x0232B
#define _PB1A002_34_PT_0232C_DPCD_232C                                                                                  0x0232C
#define _PB1A002_34_PT_0232D_DPCD_232D                                                                                  0x0232D
#define _PB1A002_34_PT_0232E_DPCD_232E                                                                                  0x0232E
#define _PB1A002_34_PT_0232F_DPCD_232F                                                                                  0x0232F
#define _PB1A002_34_PT_02330_DPCD_2330                                                                                  0x02330
#define _PB1A002_34_PT_02331_DPCD_2331                                                                                  0x02331
#define _PB1A002_34_PT_02332_DPCD_2332                                                                                  0x02332
#define _PB1A002_34_PT_02333_DPCD_2333                                                                                  0x02333
#define _PB1A002_34_PT_02334_DPCD_2334                                                                                  0x02334
#define _PB1A002_34_PT_02335_DPCD_2335                                                                                  0x02335
#define _PB1A002_34_PT_02336_DPCD_2336                                                                                  0x02336
#define _PB1A002_34_PT_02337_DPCD_2337                                                                                  0x02337
#define _PB1A002_34_PT_02338_DPCD_2338                                                                                  0x02338
#define _PB1A002_34_PT_02339_DPCD_2339                                                                                  0x02339
#define _PB1A002_34_PT_0233A_DPCD_233A                                                                                  0x0233A
#define _PB1A002_34_PT_0233B_DPCD_233B                                                                                  0x0233B
#define _PB1A002_34_PT_0233C_DPCD_233C                                                                                  0x0233C
#define _PB1A002_34_PT_0233D_DPCD_233D                                                                                  0x0233D
#define _PB1A002_34_PT_0233E_DPCD_233E                                                                                  0x0233E
#define _PB1A002_34_PT_0233F_DPCD_233F                                                                                  0x0233F
#define _PB1A002_34_PT_02340_DPCD_2340                                                                                  0x02340
#define _PB1A002_34_PT_02341_DPCD_2341                                                                                  0x02341
#define _PB1A002_34_PT_02342_DPCD_2342                                                                                  0x02342
#define _PB1A002_34_PT_02343_DPCD_2343                                                                                  0x02343
#define _PB1A002_34_PT_02344_DPCD_2344                                                                                  0x02344
#define _PB1A002_34_PT_02345_DPCD_2345                                                                                  0x02345
#define _PB1A002_34_PT_02346_DPCD_2346                                                                                  0x02346
#define _PB1A002_34_PT_02347_DPCD_2347                                                                                  0x02347
#define _PB1A002_34_PT_02348_DPCD_2348                                                                                  0x02348
#define _PB1A002_34_PT_02349_DPCD_2349                                                                                  0x02349
#define _PB1A002_34_PT_0234A_DPCD_234A                                                                                  0x0234A
#define _PB1A002_34_PT_0234B_DPCD_234B                                                                                  0x0234B
#define _PB1A002_34_PT_0234C_DPCD_234C                                                                                  0x0234C
#define _PB1A002_34_PT_0234D_DPCD_234D                                                                                  0x0234D
#define _PB1A002_34_PT_0234E_DPCD_234E                                                                                  0x0234E
#define _PB1A002_34_PT_0234F_DPCD_234F                                                                                  0x0234F
#define _PB1A002_34_PT_02350_DPCD_2350                                                                                  0x02350
#define _PB1A002_34_PT_02351_DPCD_2351                                                                                  0x02351
#define _PB1A002_34_PT_03000_DPCD_3000                                                                                  0x03000
#define _PB1A002_34_PT_03001_DPCD_3001                                                                                  0x03001
#define _PB1A002_34_PT_03002_DPCD_3002                                                                                  0x03002
#define _PB1A002_34_PT_03003_DPCD_3003                                                                                  0x03003
#define _PB1A002_34_PT_03004_DPCD_3004                                                                                  0x03004
#define _PB1A002_34_PT_0300E_DPCD_300E                                                                                  0x0300E
#define _PB1A002_34_PT_0300F_DPCD_300F                                                                                  0x0300F
#define _PB1A002_34_PT_03010_DPCD_3010                                                                                  0x03010
#define _PB1A002_34_PT_03011_DPCD_3011                                                                                  0x03011
#define _PB1A002_34_PT_03012_DPCD_3012                                                                                  0x03012
#define _PB1A002_34_PT_03013_DPCD_3013                                                                                  0x03013
#define _PB1A002_34_PT_03014_DPCD_3014                                                                                  0x03014
#define _PB1A002_34_PT_03015_DPCD_3015                                                                                  0x03015
#define _PB1A002_34_PT_03016_DPCD_3016                                                                                  0x03016
#define _PB1A002_34_PT_03017_DPCD_3017                                                                                  0x03017
#define _PB1A002_34_PT_03018_DPCD_3018                                                                                  0x03018
#define _PB1A002_34_PT_03019_DPCD_3019                                                                                  0x03019
#define _PB1A002_34_PT_0301A_DPCD_301A                                                                                  0x0301A
#define _PB1A002_34_PT_0301B_DPCD_301B                                                                                  0x0301B
#define _PB1A002_34_PT_0301C_DPCD_301C                                                                                  0x0301C
#define _PB1A002_34_PT_0301D_DPCD_301D                                                                                  0x0301D
#define _PB1A002_34_PT_0301E_DPCD_301E                                                                                  0x0301E
#define _PB1A002_34_PT_0301F_DPCD_301F                                                                                  0x0301F
#define _PB1A002_34_PT_03020_DPCD_3020                                                                                  0x03020
#define _PB1A002_34_PT_03021_DPCD_3021                                                                                  0x03021
#define _PB1A002_34_PT_03022_DPCD_3022                                                                                  0x03022
#define _PB1A002_34_PT_03023_DPCD_3023                                                                                  0x03023
#define _PB1A002_34_PT_03024_DPCD_3024                                                                                  0x03024
#define _PB1A002_34_PT_03025_DPCD_3025                                                                                  0x03025
#define _PB1A002_34_PT_03026_DPCD_3026                                                                                  0x03026
#define _PB1A002_34_PT_03027_DPCD_3027                                                                                  0x03027
#define _PB1A002_34_PT_03028_DPCD_3028                                                                                  0x03028
#define _PB1A002_34_PT_03029_DPCD_3029                                                                                  0x03029
#define _PB1A002_34_PT_0302A_DPCD_302A                                                                                  0x0302A
#define _PB1A002_34_PT_0302B_DPCD_302B                                                                                  0x0302B
#define _PB1A002_34_PT_0302C_DPCD_302C                                                                                  0x0302C
#define _PB1A002_34_PT_0302D_DPCD_302D                                                                                  0x0302D
#define _PB1A002_34_PT_0302E_DPCD_302E                                                                                  0x0302E
#define _PB1A002_34_PT_0302F_DPCD_302F                                                                                  0x0302F
#define _PB1A002_34_PT_03030_DPCD_3030                                                                                  0x03030
#define _PB1A002_34_PT_03031_DPCD_3031                                                                                  0x03031
#define _PB1A002_34_PT_03032_DPCD_3032                                                                                  0x03032
#define _PB1A002_34_PT_03033_DPCD_3033                                                                                  0x03033
#define _PB1A002_34_PT_03034_DPCD_3034                                                                                  0x03034
#define _PB1A002_34_PT_03035_DPCD_3035                                                                                  0x03035
#define _PB1A002_34_PT_03036_DPCD_3036                                                                                  0x03036
#define _PB1A002_34_PT_03037_DPCD_3037                                                                                  0x03037
#define _PB1A002_34_PT_03038_DPCD_3038                                                                                  0x03038
#define _PB1A002_34_PT_03039_DPCD_3039                                                                                  0x03039
#define _PB1A002_34_PT_0303A_DPCD_303A                                                                                  0x0303A
#define _PB1A002_34_PT_0303B_DPCD_303B                                                                                  0x0303B
#define _PB1A002_34_PT_0303C_DPCD_303C                                                                                  0x0303C
#define _PB1A002_34_PT_03050_DPCD_3050                                                                                  0x03050
#define _PB1A002_34_PT_03051_DPCD_3051                                                                                  0x03051
#define _PB1A002_34_PT_03052_DPCD_3052                                                                                  0x03052
#define _PB1A002_34_PT_03053_DPCD_3053                                                                                  0x03053
#define _PB1A002_34_PT_03054_DPCD_3054                                                                                  0x03054
#define _PB1A002_34_PT_03055_DPCD_3055                                                                                  0x03055
#define _PB1A002_34_PT_03056_DPCD_3056                                                                                  0x03056
#define _PB1A002_34_PT_03057_DPCD_3057                                                                                  0x03057
#define _PB1A002_34_PT_03058_DPCD_3058                                                                                  0x03058
#define _PB1A002_34_PT_03059_DPCD_3059                                                                                  0x03059
#define _PB1A002_34_PT_0305A_DPCD_305A                                                                                  0x0305A
#define _PB1A002_34_PT_0305B_DPCD_305B                                                                                  0x0305B
#define _PB1A002_34_PT_03100_DPCD_03100                                                                                 0x03100
#define _PB1A002_34_PT_03180_DPCD_03180                                                                                 0x03180
#define _PB1A002_34_PT_03181_DPCD_03181                                                                                 0x03181
#define _PB1A002_34_PT_03182_DPCD_03182                                                                                 0x03182
#define _PB1A002_34_PT_03183_DPCD_03183                                                                                 0x03183
#define _PB1A002_34_PT_03184_DPCD_03184                                                                                 0x03184
#define _PB1A002_34_PT_03185_DPCD_03185                                                                                 0x03185
#define _PB1A002_34_PT_60000_VENDOR_ID_BYTE_0                                                                           0x60000
#define _PB1A002_34_PT_60001_VENDOR_ID_BYTE_1                                                                           0x60001
#define _PB1A002_34_PT_60002_PRODUCT_ID_BYTE_0                                                                          0x60002
#define _PB1A002_34_PT_60003_PRODUCT_ID_BYTE_1                                                                          0x60003
#define _PB1A002_34_PT_60004_VERSION_NUMBER_BYTE_0                                                                      0x60004
#define _PB1A002_34_PT_60005_VERSION_NUMBER_BYTE_1                                                                      0x60005
#define _PB1A002_34_PT_60006_TOUCH_CAPABILITY                                                                           0x60006
#define _PB1A002_34_PT_60007_TOUCH_STATUS                                                                               0x60007
#define _PB1A002_34_PT_60008_TOUCH_PARAMETERS_BYTE_0                                                                    0x60008
#define _PB1A002_34_PT_60009_TOUCH_PARAMETERS_BYTE_1                                                                    0x60009
#define _PB1A002_34_PT_6000A_TOUCH_PARAMETERS_BYTE_2                                                                    0x6000A
#define _PB1A002_34_PT_6000B_TOUCH_PARAMETERS_BYTE_3                                                                    0x6000B
#define _PB1A002_34_PT_6000C_CONFIGURE_TOUCH                                                                            0x6000C
#define _PB1A002_34_PT_6000E_IDLE_RATES0                                                                                0x6000E
#define _PB1A002_34_PT_6000F_IDLE_RATES1                                                                                0x6000F
#define _PB1A002_34_PT_60010_IDLE_RATES2                                                                                0x60010
#define _PB1A002_34_PT_60011_IDLE_RATES3                                                                                0x60011
#define _PB1A002_34_PT_60012_IDLE_RATES4                                                                                0x60012
#define _PB1A002_34_PT_60013_IDLE_RATES5                                                                                0x60013
#define _PB1A002_34_PT_60014_IDLE_RATES6                                                                                0x60014
#define _PB1A002_34_PT_60015_IDLE_RATES7                                                                                0x60015
#define _PB1A002_34_PT_60016_IDLE_RATES8                                                                                0x60016
#define _PB1A002_34_PT_60017_IDLE_RATES9                                                                                0x60017
#define _PB1A002_34_PT_60018_IDLE_RATES10                                                                               0x60018
#define _PB1A002_34_PT_60019_IDLE_RATES11                                                                               0x60019
#define _PB1A002_34_PT_6001A_IDLE_RATES12                                                                               0x6001A
#define _PB1A002_34_PT_6001B_IDLE_RATES13                                                                               0x6001B
#define _PB1A002_34_PT_6001C_IDLE_RATES14                                                                               0x6001C
#define _PB1A002_34_PT_6001D_FEATURE_REPORT_SIZE_MAX_BYTE0                                                              0x6001D
#define _PB1A002_34_PT_6001E_FEATURE_REPORT_SIZE_MAX_BYTE1                                                              0x6001E
#define _PB1A002_34_PT_68000_HDCP_BKSV_BYTE_0                                                                           0x68000
#define _PB1A002_34_PT_68001_HDCP_BKSV_BYTE_1                                                                           0x68001
#define _PB1A002_34_PT_68002_HDCP_BKSV_BYTE_2                                                                           0x68002
#define _PB1A002_34_PT_68003_HDCP_BKSV_BYTE_3                                                                           0x68003
#define _PB1A002_34_PT_68004_HDCP_BKSV_BYTE_4                                                                           0x68004
#define _PB1A002_34_PT_68005_HDCP_R0_PLUM_BYTE_0                                                                        0x68005
#define _PB1A002_34_PT_68006_HDCP_R0_PLUM_BYTE_1                                                                        0x68006
#define _PB1A002_34_PT_68007_HDCP_AKSV_BYTE_0                                                                           0x68007
#define _PB1A002_34_PT_68008_HDCP_AKSV_BYTE_1                                                                           0x68008
#define _PB1A002_34_PT_68009_HDCP_AKSV_BYTE_2                                                                           0x68009
#define _PB1A002_34_PT_6800A_HDCP_AKSV_BYTE_3                                                                           0x6800A
#define _PB1A002_34_PT_6800B_HDCP_AKSV_BYTE_4                                                                           0x6800B
#define _PB1A002_34_PT_6800C_HDCP_AN_BYTE_0                                                                             0x6800C
#define _PB1A002_34_PT_6800D_HDCP_AN_BYTE_1                                                                             0x6800D
#define _PB1A002_34_PT_6800E_HDCP_AN_BYTE_2                                                                             0x6800E
#define _PB1A002_34_PT_6800F_HDCP_AN_BYTE_3                                                                             0x6800F
#define _PB1A002_34_PT_68010_HDCP_AN_BYTE_4                                                                             0x68010
#define _PB1A002_34_PT_68011_HDCP_AN_BYTE_5                                                                             0x68011
#define _PB1A002_34_PT_68012_HDCP_AN_BYTE_6                                                                             0x68012
#define _PB1A002_34_PT_68013_HDCP_AN_BYTE_7                                                                             0x68013
#define _PB1A002_34_PT_68014_DPCD_68014                                                                                 0x68014
#define _PB1A002_34_PT_68015_DPCD_68015                                                                                 0x68015
#define _PB1A002_34_PT_68016_DPCD_68016                                                                                 0x68016
#define _PB1A002_34_PT_68017_DPCD_68017                                                                                 0x68017
#define _PB1A002_34_PT_68018_DPCD_68018                                                                                 0x68018
#define _PB1A002_34_PT_68019_DPCD_68019                                                                                 0x68019
#define _PB1A002_34_PT_6801A_DPCD_6801A                                                                                 0x6801A
#define _PB1A002_34_PT_6801B_DPCD_6801B                                                                                 0x6801B
#define _PB1A002_34_PT_6801C_DPCD_6801C                                                                                 0x6801C
#define _PB1A002_34_PT_6801D_DPCD_6801D                                                                                 0x6801D
#define _PB1A002_34_PT_6801E_DPCD_6801E                                                                                 0x6801E
#define _PB1A002_34_PT_6801F_DPCD_6801F                                                                                 0x6801F
#define _PB1A002_34_PT_68020_DPCD_68020                                                                                 0x68020
#define _PB1A002_34_PT_68021_DPCD_68021                                                                                 0x68021
#define _PB1A002_34_PT_68022_DPCD_68022                                                                                 0x68022
#define _PB1A002_34_PT_68023_DPCD_68023                                                                                 0x68023
#define _PB1A002_34_PT_68024_DPCD_68024                                                                                 0x68024
#define _PB1A002_34_PT_68025_DPCD_68025                                                                                 0x68025
#define _PB1A002_34_PT_68026_DPCD_68026                                                                                 0x68026
#define _PB1A002_34_PT_68027_DPCD_68027                                                                                 0x68027
#define _PB1A002_34_PT_68028_HDCP_BCAPS                                                                                 0x68028
#define _PB1A002_34_PT_68029_HDCP_BSTATUS                                                                               0x68029
#define _PB1A002_34_PT_6802A_DPCD_6802A                                                                                 0x6802A
#define _PB1A002_34_PT_6802B_DPCD_6802B                                                                                 0x6802B
#define _PB1A002_34_PT_6802C_DPCD_6802C                                                                                 0x6802C
#define _PB1A002_34_PT_6802D_DPCD_6802D                                                                                 0x6802D
#define _PB1A002_34_PT_6802E_DPCD_6802E                                                                                 0x6802E
#define _PB1A002_34_PT_6802F_DPCD_6802F                                                                                 0x6802F
#define _PB1A002_34_PT_68030_DPCD_68030                                                                                 0x68030
#define _PB1A002_34_PT_68031_DPCD_68031                                                                                 0x68031
#define _PB1A002_34_PT_68032_DPCD_68032                                                                                 0x68032
#define _PB1A002_34_PT_68033_DPCD_68033                                                                                 0x68033
#define _PB1A002_34_PT_68034_DPCD_68034                                                                                 0x68034
#define _PB1A002_34_PT_68035_DPCD_68035                                                                                 0x68035
#define _PB1A002_34_PT_68036_DPCD_68036                                                                                 0x68036
#define _PB1A002_34_PT_68037_DPCD_68037                                                                                 0x68037
#define _PB1A002_34_PT_68038_DPCD_68038                                                                                 0x68038
#define _PB1A002_34_PT_68039_DPCD_68039                                                                                 0x68039
#define _PB1A002_34_PT_6803A_DPCD_6803A                                                                                 0x6803A
#define _PB1A002_34_PT_6803B_DPCD_6803B                                                                                 0x6803B
#define _PB1A002_34_PT_69000_DPCD_69000                                                                                 0x69000
#define _PB1A002_34_PT_69008_DPCD_69008                                                                                 0x69008
#define _PB1A002_34_PT_6900B_DPCD_6900B                                                                                 0x6900B
#define _PB1A002_34_PT_69215_DPCD_69215                                                                                 0x69215
#define _PB1A002_34_PT_6921D_DPCD_6921D                                                                                 0x6921D
#define _PB1A002_34_PT_69220_DPCD_69220                                                                                 0x69220
#define _PB1A002_34_PT_692A0_DPCD_692A0                                                                                 0x692A0
#define _PB1A002_34_PT_692B0_DPCD_692B0                                                                                 0x692B0
#define _PB1A002_34_PT_692C0_DPCD_692C0                                                                                 0x692C0
#define _PB1A002_34_PT_692E0_DPCD_692E0                                                                                 0x692E0
#define _PB1A002_34_PT_692F0_DPCD_692F0                                                                                 0x692F0
#define _PB1A002_34_PT_692F8_DPCD_692F8                                                                                 0x692F8
#define _PB1A002_34_PT_69318_DPCD_69318                                                                                 0x69318
#define _PB1A002_34_PT_6932F_DPCD_69328                                                                                 0x6932F
#define _PB1A002_34_PT_69330_DPCD_69330                                                                                 0x69330
#define _PB1A002_34_PT_69334_DPCD_69332                                                                                 0x69334
#define _PB1A002_34_PT_69335_DPCD_69335                                                                                 0x69335
#define _PB1A002_34_PT_69345_DPCD_69345                                                                                 0x69345
#define _PB1A002_34_PT_693E0_DPCD_693E0                                                                                 0x693E0
#define _PB1A002_34_PT_693F0_DPCD_693F0                                                                                 0x693F0
#define _PB1A002_34_PT_693F3_DPCD_693F3                                                                                 0x693F3
#define _PB1A002_34_PT_693F5_DPCD_693F5                                                                                 0x693F5
#define _PB1A002_34_PT_69473_DPCD_69473                                                                                 0x69473
#define _PB1A002_34_PT_69493_DPCD_69493                                                                                 0x69493
#define _PB1A002_34_PT_69494_DPCD_69494                                                                                 0x69494
#define _PB1A002_34_PT_69495_DPCD_69495                                                                                 0x69495
#define _PB1A002_34_PT_FFF00_DPCD_FFF00                                                                                 0xFFF00
#define _PB1A002_34_PT_FFF01_DPCD_FFF01                                                                                 0xFFF01
#define _PB1A002_34_PT_FFFFF_AAR_MODE                                                                                   0xFFFFF


//--------------------------------------------------
// ID code Part1 (Page 0)
//--------------------------------------------------
#define P0_00_ID_REG                                                                                                    0x0000


//--------------------------------------------------
// Chip Control Part1 (Page 0)
//--------------------------------------------------
#define P0_01_HOST_CTRL                                                                                                 0x0001
#define P0_09_GA_POWER_CTRL                                                                                             0x0009
#define P0_0B_POWER_CTRL                                                                                                0x000B


//--------------------------------------------------
// Chip Control Part2 (Page 0)
//--------------------------------------------------
#define P0_0C_IRQ_WATCH_DOG_CTRL                                                                                        0x000C
#define P0_0D_BG_CTRL                                                                                                   0x000D


//--------------------------------------------------
// ID code Part2 (Page 0)
//--------------------------------------------------
#define P0_0F_ID_REG_02                                                                                                 0x000F


//--------------------------------------------------
// M1 Input Video Capture (Page 0)
//--------------------------------------------------
#define P0_10_M1_VGIP_CTRL                                                                                              0x0010
#define P0_11_M1_VGIP_SIGINV                                                                                            0x0011
#define P0_12_M1_VGIP_DELAY_CTRL                                                                                        0x0012
#define P0_13_M1_VGIP_ODD_CTRL                                                                                          0x0013


//--------------------------------------------------
// M1 Input Frame Window (Page 0)
//--------------------------------------------------
#define P0_14_M1_IPH_ACT_STA_H                                                                                          0x0014
#define P0_15_M1_IPH_ACT_STA_L                                                                                          0x0015
#define P0_16_M1_IPH_ACT_WID_H                                                                                          0x0016
#define P0_17_M1_IPH_ACT_WID_L                                                                                          0x0017
#define P0_18_M1_IPV_ACT_STA_H                                                                                          0x0018
#define P0_19_M1_IPV_ACT_STA_L                                                                                          0x0019
#define P0_1A_M1_IPV_ACT_LEN_H                                                                                          0x001A
#define P0_1B_M1_IPV_ACT_LEN_L                                                                                          0x001B
#define P0_1C_M1_IVS_DELAY                                                                                              0x001C
#define P0_1D_M1_IHS_DELAY                                                                                              0x001D
#define P0_1E_M1_VGIP_HV_DELAY                                                                                          0x001E
#define P0_1F_M1_ICLK_GATED_CTRL1                                                                                       0x001F
#define P0_20_M1_DUMMY2                                                                                                 0x0020
#define P0_21_M1_I_DOMAIN_TEST_SELECT                                                                                   0x0021


//--------------------------------------------------
// M2PLL Div (Page 0)
//--------------------------------------------------
#define P0_22_M1_FIFO_CLOCK_SELECT                                                                                      0x0022


//--------------------------------------------------
// M1 Scaling Down Control (Page 0)
//--------------------------------------------------
#define P0_23_SCALE_DOWN_CTRL_M1                                                                                        0x0023
#define P0_24_SD_ADDRESS_PORT_M1                                                                                        0x0024
#define P0_25_SD_DATA_PORT_M1                                                                                           0x0025
#define P0_26_SD_FILTER_CONTROL_REG_M1                                                                                  0x0026
#define P0_27_SD_USER_FILTER_ACCESS_PORT_M1                                                                             0x0027


//--------------------------------------------------
// R1 Display Format (Page 0)
//--------------------------------------------------
#define P0_28_VIDEO_DISPLAY_CONTROL_REG                                                                                 0x0028
#define P0_29_DISPLAY_CONTROL                                                                                           0x0029
#define P0_2A_DISPLAY_FORMAT_ADDR_PORT                                                                                  0x002A
#define P0_2B_DISPLAY_FORMAT_DATA_PORT                                                                                  0x002B
#define P0_2C_DISPLAY_CONTROL_R1                                                                                        0x002C
#define P0_2D_SOURCE_INFO_FROM_M_R1                                                                                     0x002D


//--------------------------------------------------
// R1 FIFO Window (Page 0)
//--------------------------------------------------
#define P0_30_FIFO_WINDOW_ADDR_PORT_R1                                                                                  0x0030
#define P0_31_FIFO_WINDOW_DATA_PORT_R1                                                                                  0x0031


//--------------------------------------------------
// R1 Active1 Scaling Up Function (Page 0)
//--------------------------------------------------
#define P0_32_SCALE_CONTROL_REG_R1_ACTIVE1                                                                              0x0032
#define P0_33_SF_ADDR_PORT_R1_ACTIVE1                                                                                   0x0033
#define P0_34_SF_DATA_PORT_R1_ACTIVE1                                                                                   0x0034
#define P0_35_FILTER_CONTROL_REG                                                                                        0x0035
#define P0_36_USER_DEF_FILTER_ACCESS_PORT                                                                               0x0036
#define P0_37_SCALE_UP_FOR_LINE_INTERLEAVE                                                                              0x0037


//--------------------------------------------------
// Frame Sync Fine Tune (Page 0)
//--------------------------------------------------
#define P0_3D_IV_DV_DELAY_CLK_FINE                                                                                      0x003D
#define P0_3E_IVS2DVS_DLY_LINE_H                                                                                        0x003E
#define P0_3F_DISPLAY_ALIGN_CONTROL                                                                                     0x003F
#define P0_40_IVS2DVS_DLY_LINE_L                                                                                        0x0040
#define P0_41_IVS2DVS_DLY_TUNE_ODD                                                                                      0x0041
#define P0_42_IVS2DVS_DLY_TUNE_EVEN                                                                                     0x0042
#define P0_43_FS_DELAY_FINE_TUNE                                                                                        0x0043
#define P0_44_LAST_LINE_H                                                                                               0x0044
#define P0_45_LAST_LINE_L                                                                                               0x0045
#define P0_46_LAST_LINE_H1                                                                                              0x0046


//--------------------------------------------------
// Highlight window (Page 0)
//--------------------------------------------------
#define P0_60_HLW_ADDR_PORT                                                                                             0x0060
#define P0_61_HLW_DATA_PORT                                                                                             0x0061


//--------------------------------------------------
// M1 Color Processor Control (Page 0)
//--------------------------------------------------
#define P0_62_SRGB_CTRL                                                                                                 0x0062
#define P0_63_SRGB_ACCESS_PORT_SETA                                                                                     0x0063
#define P0_66_SRGB_DUMMY                                                                                                0x0066
#define P0_67_SRGB_PCM_HLW_CONTROL                                                                                      0x0067
#define P0_68_SRGB_PRECISION                                                                                            0x0068


//--------------------------------------------------
// M1 Contrast and Brightness (Page 0)
//--------------------------------------------------
#define P0_64_CTS_BRI_PORT_ADD                                                                                          0x0064
#define P0_65_CTS_BRI_PORT_DATA                                                                                         0x0065


//--------------------------------------------------
// M1 DDither Control (Page 0)
//--------------------------------------------------
#define P0_69_D_DITHER_DATA_ACCESS                                                                                      0x0069
#define P0_6A_D_DITHER_COMMON_CTRL1                                                                                     0x006A
#define P0_6B_D_DITHER_REGISTER_ADDR                                                                                    0x006B


//--------------------------------------------------
// M1 Image Auto Function (Page 0)
//--------------------------------------------------
#define P0_70_H_BOUNDARY_H                                                                                              0x0070
#define P0_71_H_BOUNDARY_STA_L                                                                                          0x0071
#define P0_72_H_BOUNDARY_END_L                                                                                          0x0072
#define P0_73_V_BOUNDARY_H                                                                                              0x0073
#define P0_74_V_BOUNDARY_STA_L                                                                                          0x0074
#define P0_75_V_BOUNDARY_END_L                                                                                          0x0075
#define P0_76_RED_NOISE_MARGIN                                                                                          0x0076
#define P0_77_GRN_NOISE_MARGIN                                                                                          0x0077
#define P0_78_BLU_NOISE_MARGIN                                                                                          0x0078
#define P0_79_DIFF_THRESHOLD                                                                                            0x0079
#define P0_7A_AUTO_ADJ_CTRL0                                                                                            0x007A
#define P0_7B_HW_AUTO_PHASE_CTRL0                                                                                       0x007B
#define P0_7C_AUTO_DUMMY                                                                                                0x007C
#define P0_7D_AUTO_ADJ_CTRL1                                                                                            0x007D
#define P0_7E_VER_START_END_H                                                                                           0x007E
#define P0_7F_VER_START_L                                                                                               0x007F
#define P0_80_VER_END_L                                                                                                 0x0080
#define P0_81_H_START_END_H                                                                                             0x0081
#define P0_82_H_START_L                                                                                                 0x0082
#define P0_83_H_END_L                                                                                                   0x0083
#define P0_84_AUTO_PHASE_3                                                                                              0x0084
#define P0_85_AUTO_PHASE_2                                                                                              0x0085
#define P0_86_AUTO_PHASE_1                                                                                              0x0086
#define P0_87_AUTO_PHASE_0                                                                                              0x0087


//--------------------------------------------------
// M1 IDither Control (Page 0)
//--------------------------------------------------
#define P0_88_I_DITHER_DATA_ACCESS_SETA                                                                                 0x0088
#define P0_89_I_DITHER_COMMON_CTRL1_SETA                                                                                0x0089
#define P0_8A_I_DITHER_COMMON_CTRL2_SETA                                                                                0x008A
#define P0_8B_I_DITHER_COMMON_CTRL3_SETA                                                                                0x008B


//--------------------------------------------------
// Test Function (Page 0)
//--------------------------------------------------
#define P0_8D_TEST_MODE_PORT_ADDR                                                                                       0x008D
#define P0_8E_TEST_MODE_PORT_DATA                                                                                       0x008E


//--------------------------------------------------
// M1 I-Domain Color Conversion (Page 0)
//--------------------------------------------------
#define P0_9C_RGB2YCC_CTRL                                                                                              0x009C
#define P0_9D_RGB2YCC_COEF_DATA                                                                                         0x009D


//--------------------------------------------------
// Page Control (Page 0)
//--------------------------------------------------
#define P0_9F_PAGE_SEL                                                                                                  0x009F


//--------------------------------------------------
// IDomain_IRQ_Status (Page 0)
//--------------------------------------------------
#define P0_A0_M1_IRQ_WD_CTRL                                                                                            0x00A0
#define P0_A1_M1_IRQ_FLAG                                                                                               0x00A1
#define P0_A2_M1_EVENT_FLAG                                                                                             0x00A2
#define P0_A3_M2_IRQ_WD_CTRL                                                                                            0x00A3
#define P0_A4_M2_IRQ_FLAG                                                                                               0x00A4
#define P0_A5_M2_EVENT_FLAG                                                                                             0x00A5
#define P0_A6_S1_IRQ_WD_CTRL                                                                                            0x00A6
#define P0_A7_S1_IRQ_FLAG                                                                                               0x00A7
#define P0_A8_S1_EVENT_FLAG                                                                                             0x00A8


//--------------------------------------------------
// Internal Bandgap (Page 1)
//--------------------------------------------------
#define P1_00_BANDGAP_RESERVED                                                                                          0x0100


//--------------------------------------------------
// MEMORY PLL (Page 1)
//--------------------------------------------------
#define P1_20_MPLL_CLK_CTRL_0                                                                                           0x0120
#define P1_21_MPLL_N_F_CODE_1                                                                                           0x0121
#define P1_22_MPLL_N_F_CODE_2                                                                                           0x0122
#define P1_23_MPLL_N_F_CODE_3                                                                                           0x0123
#define P1_24_MPLL_N_F_CODE_4                                                                                           0x0124
#define P1_25_MPLL_SDM_0                                                                                                0x0125
#define P1_26_MPLL_SDM_1                                                                                                0x0126
#define P1_27_MPLL_SDM_2                                                                                                0x0127
#define P1_28_MCLK_RESERVED_1                                                                                           0x0128
#define P1_29_MCLK_RESERVED_2                                                                                           0x0129
#define P1_2A_MPLL_CLK_CTRL_1                                                                                           0x012A
#define P1_2B_MPLL_SSCG_0                                                                                               0x012B
#define P1_2C_MPLL_SSCG_1                                                                                               0x012C
#define P1_2D_MPLL_SSCG_2                                                                                               0x012D
#define P1_2E_MPLL_SSCG_3                                                                                               0x012E
#define P1_2F_MPLL_SSCG_4                                                                                               0x012F
#define P1_30_MPLL_SSCG_5                                                                                               0x0130
#define P1_31_MPLL_ANALOG_SETTING_0                                                                                     0x0131
#define P1_32_MPLL_ANALOG_SETTING_1                                                                                     0x0132
#define P1_33_MPLL_ANALOG_SETTING_2                                                                                     0x0133
#define P1_34_MPLL_ANALOG_SETTING_3                                                                                     0x0134
#define P1_35_MPLL_WD_0                                                                                                 0x0135
#define P1_36_MPLL_CLK_CTRL_2                                                                                           0x0136
#define P1_37_MPLL_LINEAR_CG_0                                                                                          0x0137
#define P1_38_MPLL_LINEAR_CG_1                                                                                          0x0138
#define P1_39_MPLL_LINEAR_CG_2                                                                                          0x0139
#define P1_3A_MPLL_LINEAR_CG_3                                                                                          0x013A
#define P1_3B_MPLL_LINEAR_CG_4                                                                                          0x013B
#define P1_3C_MPLL_SSCG_6                                                                                               0x013C
#define P1_3D_MPLL_SSCG_7                                                                                               0x013D
#define P1_3E_MPLL_SSCG_8                                                                                               0x013E
#define P1_3F_MPLL_SSCG_9                                                                                               0x013F
#define P1_40_MPLL_ANALOG_SETTING_4                                                                                     0x0140


//--------------------------------------------------
// Multiply PLL LV for Input Crystal (Page 1)
//--------------------------------------------------
#define P1_50_PLL_WD_0                                                                                                  0x0150
#define P1_51_PLL_WD_1                                                                                                  0x0151
#define P1_52_PLL_OUT_CONTROL                                                                                           0x0152
#define P1_53_PLL_IN_CONTROL                                                                                            0x0153
#define P1_54_M2PLL_DIVIDER0                                                                                            0x0154
#define P1_55_M2PLL_DIVIDER1                                                                                            0x0155
#define P1_56_M2PLL_0                                                                                                   0x0156
#define P1_57_M2PLL_1                                                                                                   0x0157
#define P1_58_M2PLL_CONTROL                                                                                             0x0158
#define P1_59_M2PLL_LDO                                                                                                 0x0159
#define P1_5A_M2PLL_DUMMY                                                                                               0x015A
#define P1_5B_M2PLL_TEST                                                                                                0x015B
#define P1_5C_N_F_CODE_0                                                                                                0x015C
#define P1_5D_N_F_CODE_1                                                                                                0x015D
#define P1_5E_N_F_CODE_2                                                                                                0x015E
#define P1_5F_N_F_CODE_3                                                                                                0x015F
#define P1_60_N_F_CODE_4                                                                                                0x0160
#define P1_61_N_F_MAX                                                                                                   0x0161
#define P1_62_N_F_MIN                                                                                                   0x0162
#define P1_63_N_F_REPORT0                                                                                               0x0163
#define P1_64_N_F_REPORT1                                                                                               0x0164
#define P1_65_N_F_REPORT2                                                                                               0x0165
#define P1_66_N_F_REPORT3                                                                                               0x0166
#define P1_67_SDM_0                                                                                                     0x0167
#define P1_68_PLL_DUMMY_0                                                                                               0x0168
#define P1_69_PLL_DUMMY_1                                                                                               0x0169


//--------------------------------------------------
// DISPLAY PLL (Page 1)
//--------------------------------------------------
#define P1_BF_DPLL_CLK_CTRL_0                                                                                           0x01BF
#define P1_C0_DPLL_N_F_CODE_1                                                                                           0x01C0
#define P1_C1_DPLL_N_F_CODE_2                                                                                           0x01C1
#define P1_C2_DPLL_N_F_CODE_3                                                                                           0x01C2
#define P1_C3_DPLL_N_F_CODE_4                                                                                           0x01C3
#define P1_C8_DCLK_GATED_CTRL2                                                                                          0x01C8
#define P1_C9_DPLL_CLK_CTRL_1                                                                                           0x01C9
#define P1_D0_DPLL_ANALOG_SETTING_0                                                                                     0x01D0
#define P1_D1_DPLL_ANALOG_SETTING_1                                                                                     0x01D1
#define P1_D2_DPLL_ANALOG_SETTING_2                                                                                     0x01D2
#define P1_D3_DPLL_ANALOG_SETTING_3                                                                                     0x01D3
#define P1_DF_DPLL_ANALOG_SETTING_4                                                                                     0x01DF


//--------------------------------------------------
// DISPLAY PLL Control (Page 1)
//--------------------------------------------------
#define P1_C4_DPLL_SDM_0                                                                                                0x01C4
#define P1_C5_DPLL_SDM_1                                                                                                0x01C5
#define P1_C6_DPLL_SDM_2                                                                                                0x01C6
#define P1_C7_DCLK_GATED_CTRL1                                                                                          0x01C7
#define P1_CA_DPLL_SSCG_0                                                                                               0x01CA
#define P1_CB_DPLL_SSCG_1                                                                                               0x01CB
#define P1_CC_DPLL_SSCG_2                                                                                               0x01CC
#define P1_CD_DPLL_SSCG_3                                                                                               0x01CD
#define P1_CE_DPLL_SSCG_4                                                                                               0x01CE
#define P1_CF_DPLL_SSCG_5                                                                                               0x01CF
#define P1_D4_DPLL_WD_0                                                                                                 0x01D4
#define P1_D5_DPLL_CLK_CTRL_2                                                                                           0x01D5
#define P1_D6_DPLL_LINEAR_CG_0                                                                                          0x01D6
#define P1_D7_DPLL_LINEAR_CG_1                                                                                          0x01D7
#define P1_D8_DPLL_LINEAR_CG_2                                                                                          0x01D8
#define P1_D9_DPLL_LINEAR_CG_3                                                                                          0x01D9
#define P1_DA_DPLL_LINEAR_CG_4                                                                                          0x01DA
#define P1_DB_DPLL_SSCG_6                                                                                               0x01DB
#define P1_DC_DPLL_SSCG_7                                                                                               0x01DC
#define P1_DD_DPLL_SSCG_8                                                                                               0x01DD
#define P1_DE_DPLL_SSCG_9                                                                                               0x01DE


//--------------------------------------------------
// DP 2.0 Rx0 Digital MAC (Page 2)
//--------------------------------------------------
#define P2_00_DPF_CTRL_0                                                                                                0x0200
#define P2_01_DPF_CTRL_1                                                                                                0x0201
#define P2_02_DPF_CTRL_2                                                                                                0x0202
#define P2_03_DPF_CTRL_3                                                                                                0x0203
#define P2_04_DPF_CTRL_4                                                                                                0x0204
#define P2_05_DP20MAC_RESET                                                                                             0x0205
#define P2_06_INTERLACE_CTRL_0                                                                                          0x0206
#define P2_07_INTERLACE_CTRL_1                                                                                          0x0207
#define P2_08_INTERLACE_CTRL_2                                                                                          0x0208
#define P2_09_DUMMY_09                                                                                                  0x0209
#define P2_0A_IF_PG                                                                                                     0x020A
#define P2_0B_TEST0                                                                                                     0x020B
#define P2_0C_TEST1                                                                                                     0x020C
#define P2_0D_SRAM_BIST0                                                                                                0x020D
#define P2_0E_SRAM_BIST1                                                                                                0x020E
#define P2_0F_SRAM_MARGIN1                                                                                              0x020F
#define P2_10_MN_DPF_HTT_M                                                                                              0x0210
#define P2_11_MN_DPF_HTT_L                                                                                              0x0211
#define P2_12_MN_DPF_HST_M                                                                                              0x0212
#define P2_13_MN_DPF_HST_L                                                                                              0x0213
#define P2_14_MN_DPF_HWD_M                                                                                              0x0214
#define P2_15_MN_DPF_HWD_L                                                                                              0x0215
#define P2_16_MN_DPF_HSW_M                                                                                              0x0216
#define P2_17_MN_DPF_HSW_L                                                                                              0x0217
#define P2_18_MN_DPF_VTT_M                                                                                              0x0218
#define P2_19_MN_DPF_VTT_L                                                                                              0x0219
#define P2_1A_MN_DPF_VST_M                                                                                              0x021A
#define P2_1B_MN_DPF_VST_L                                                                                              0x021B
#define P2_1C_MN_DPF_VHT_M                                                                                              0x021C
#define P2_1D_MN_DPF_VHT_L                                                                                              0x021D
#define P2_1E_MN_DPF_VSW_M                                                                                              0x021E
#define P2_1F_MN_DPF_VSW_L                                                                                              0x021F
#define P2_20_PG_CTRL_0                                                                                                 0x0220
#define P2_21_PG_CTRL_1                                                                                                 0x0221
#define P2_22_PG_CTRL_2                                                                                                 0x0222
#define P2_23_PG_CTRL_3                                                                                                 0x0223
#define P2_24_FIFO_STATUS_CNT                                                                                           0x0224
#define P2_25_DSC_CTRL_0                                                                                                0x0225
#define P2_26_DSC_CTRL_1                                                                                                0x0226
#define P2_27_DSC_CTRL_2                                                                                                0x0227
#define P2_28_DUMMY_28                                                                                                  0x0228
#define P2_29_RANDOM_PG                                                                                                 0x0229
#define P2_2A_MN_DPF_BG_RED_M                                                                                           0x022A
#define P2_2B_MN_DPF_BG_RED_L                                                                                           0x022B
#define P2_2C_MN_DPF_BG_GRN_M                                                                                           0x022C
#define P2_2D_MN_DPF_BG_GRN_L                                                                                           0x022D
#define P2_2E_MN_DPF_BG_BLU_M                                                                                           0x022E
#define P2_2F_MN_DPF_BG_BLU_L                                                                                           0x022F
#define P2_30_EVBLK2VS_H                                                                                                0x0230
#define P2_31_EVBLK2VS_M                                                                                                0x0231
#define P2_32_EVBLK2VS_L                                                                                                0x0232
#define P2_33_OVBLK2VS_H                                                                                                0x0233
#define P2_34_OVBLK2VS_M                                                                                                0x0234
#define P2_35_OVBLK2VS_L                                                                                                0x0235
#define P2_36_BS2HS_0                                                                                                   0x0236
#define P2_37_BS2HS_1                                                                                                   0x0237
#define P2_38_VS_FRONT_PORCH_0                                                                                          0x0238
#define P2_39_VS_FRONT_PORCH_1                                                                                          0x0239
#define P2_3A_DUMMY_3A                                                                                                  0x023A
#define P2_3B_DP_HTT_DEONLY_MINUS                                                                                       0x023B
#define P2_3C_ALPM_T1_H                                                                                                 0x023C
#define P2_3D_ALPM_T1_L                                                                                                 0x023D
#define P2_3E_DUMMY_3E                                                                                                  0x023E
#define P2_3F_DUMMY_3F                                                                                                  0x023F
#define P2_40_MN_MEAS_CTRL                                                                                              0x0240
#define P2_41_MN_MEAS_VLN_H                                                                                             0x0241
#define P2_42_MN_MEAS_VLN_M                                                                                             0x0242
#define P2_43_MN_MEAS_VLN_L                                                                                             0x0243
#define P2_44_MN_MEAS_HLN_M                                                                                             0x0244
#define P2_45_MN_MEAS_HLN_L                                                                                             0x0245
#define P2_46_VHEIGHT_MSB                                                                                               0x0246
#define P2_47_VHEIGHT_LSB                                                                                               0x0247
#define P2_48_VBLANK_MSB                                                                                                0x0248
#define P2_49_VBLANK_LSB                                                                                                0x0249
#define P2_4A_HBLANK_MSB                                                                                                0x024A
#define P2_4B_HBLANK_LSB                                                                                                0x024B
#define P2_4C_VIDEO_EN_CNT_0                                                                                            0x024C
#define P2_4D_VIDEO_EN_CNT_1                                                                                            0x024D
#define P2_4E_VIDEO_EN_CNT_2                                                                                            0x024E
#define P2_4F_DUMMY_4F                                                                                                  0x024F
#define P2_50_DP_CRC_CTRL                                                                                               0x0250
#define P2_51_DP_CRC_R_M                                                                                                0x0251
#define P2_52_DP_CRC_R_L                                                                                                0x0252
#define P2_53_DP_CRC_G_M                                                                                                0x0253
#define P2_54_DP_CRC_G_L                                                                                                0x0254
#define P2_55_DP_CRC_B_M                                                                                                0x0255
#define P2_56_DP_CRC_B_L                                                                                                0x0256
#define P2_57_DP_ALPM0                                                                                                  0x0257
#define P2_58_DP_ALPM1                                                                                                  0x0258
#define P2_59_DP_ALPM2                                                                                                  0x0259
#define P2_5A_DP_ALPM3                                                                                                  0x025A
#define P2_5B_DUMMY_5B                                                                                                  0x025B


//--------------------------------------------------
// M1 On-line Measure Block Overview (Page 3)
//--------------------------------------------------
#define P3_00_SYNC_SELECT                                                                                               0x0300
#define P3_01_MEAS_CTL0                                                                                                 0x0301
#define P3_02_MEAS_CTL1                                                                                                 0x0302
#define P3_03_MEAS_ERROR_FLG0                                                                                           0x0303
#define P3_04_MEAS_ERROR_FLG1                                                                                           0x0304
#define P3_05_MEAS_HS_PERIOD_A_M                                                                                        0x0305
#define P3_06_MEAS_HS_PERIOD_A_L                                                                                        0x0306
#define P3_07_MEAS_HS_PERIOD_FRA_A                                                                                      0x0307
#define P3_08_MEAS_VS_PERIOD_A_M                                                                                        0x0308
#define P3_09_MEAS_VS_PERIOD_A_L                                                                                        0x0309
#define P3_0A_MEAS_HS_PULSE_A_M                                                                                         0x030A
#define P3_0B_MEAS_HS_PULSE_A_L                                                                                         0x030B
#define P3_0C_MEAS_VS_PULSE_A_M                                                                                         0x030C
#define P3_0D_MEAS_VS_PULSE_A_L                                                                                         0x030D
#define P3_0E_MEAS_HS_PERIOD_D_M                                                                                        0x030E
#define P3_0F_MEAS_HS_PERIOD_D_L                                                                                        0x030F
#define P3_10_MEAS_HS_PERIOD_FRA_D                                                                                      0x0310
#define P3_11_MEAS_VS_PERIOD_D_M                                                                                        0x0311
#define P3_12_MEAS_VS_PERIOD_D_L                                                                                        0x0312
#define P3_13_MEAS_HS_PULSE_D_M                                                                                         0x0313
#define P3_14_MEAS_HS_PULSE_D_L                                                                                         0x0314
#define P3_15_MEAS_HS_VS_DELTA_CTL                                                                                      0x0315
#define P3_16_MEAS_HS_VS_DELTA_IRQ                                                                                      0x0316
#define P3_17_MEAS_HS_VS_DELTA_WD                                                                                       0x0317
#define P3_18_MEAS_HS_VS_ERROR_WD                                                                                       0x0318
#define P3_19_MEAS_HS_VS_ERROR_IRQ                                                                                      0x0319
#define P3_1A_MEAS2_HS_VS_DLY                                                                                           0x031A
#define P3_1C_M1_MEASURE_DUMMY0                                                                                         0x031C
#define P3_1D_M1_MEASURE_DUMMY1                                                                                         0x031D


//--------------------------------------------------
// M1 LiveShowTM Control (Page 3)
//--------------------------------------------------
#define P3_40_LS_DYNAMIC_GAIN_CTRL0                                                                                     0x0340
#define P3_41_LS_DYNAMIC_GAIN_CTRL1                                                                                     0x0341
#define P3_42_LS_DYNAMIC_GAIN_CTRL2                                                                                     0x0342
#define P3_43_LS_DYNAMIC_GAIN_CTRL3                                                                                     0x0343
#define P3_44_LS_DYNAMIC_GAIN_CTRL4                                                                                     0x0344
#define P3_45_LS_DYNAMIC_GAIN_CTRL5                                                                                     0x0345
#define P3_46_LS_DYNAMIC_GAIN_CTRL6                                                                                     0x0346
#define P3_47_LS_DYNAMIC_GAIN_CTRL7                                                                                     0x0347
#define P3_48_LS_VTOTAL_THD_00_H                                                                                        0x0348
#define P3_49_LS_VTOTAL_THD_00_L                                                                                        0x0349
#define P3_4A_LS_VTOTAL_GAP_EXPONENT_01_02                                                                              0x034A
#define P3_4B_LS_VTOTAL_GAP_EXPONENT_03_04                                                                              0x034B
#define P3_4C_LS_VTOTAL_GAP_EXPONENT_05_06                                                                              0x034C
#define P3_4D_LS_VTOTAL_GAP_EXPONENT_07_08                                                                              0x034D
#define P3_4E_LS_VTOTAL_GAP_EXPONENT_09_10                                                                              0x034E
#define P3_4F_LS_VTOTAL_GAP_EXPONENT_11_12                                                                              0x034F
#define P3_50_LS_VTOTAL_GAP_EXPONENT_13_14                                                                              0x0350
#define P3_51_LS_VTOTAL_GAP_EXPONENT_15_16                                                                              0x0351
#define P3_52_LS_VTOTAL_GAP_EXPONENT_17_18                                                                              0x0352
#define P3_53_LS_VTOTAL_GAP_EXPONENT_19_20                                                                              0x0353
#define P3_54_LS_VTOTAL_GAP_EXPONENT_21_22                                                                              0x0354
#define P3_55_LS_VTOTAL_GAP_EXPONENT_23_24                                                                              0x0355
#define P3_56_LS_VTOTAL_GAP_EXPONENT_25_26                                                                              0x0356
#define P3_57_LS_VTOTAL_GAP_EXPONENT_27_28                                                                              0x0357
#define P3_58_LS_VTOTAL_GAP_EXPONENT_29_30                                                                              0x0358
#define P3_59_LS_VTOTAL_GAP_EXPONENT_31                                                                                 0x0359
#define P3_5A_LS_GAIN_VTOTAL_THD_01                                                                                     0x035A
#define P3_5B_LS_GAIN_VTOTAL_THD_02                                                                                     0x035B
#define P3_5C_LS_GAIN_VTOTAL_THD_03                                                                                     0x035C
#define P3_5D_LS_GAIN_VTOTAL_THD_04                                                                                     0x035D
#define P3_5E_LS_GAIN_VTOTAL_THD_05                                                                                     0x035E
#define P3_5F_LS_GAIN_VTOTAL_THD_06                                                                                     0x035F
#define P3_60_LS_GAIN_VTOTAL_THD_07                                                                                     0x0360
#define P3_61_LS_GAIN_VTOTAL_THD_08                                                                                     0x0361
#define P3_62_LS_GAIN_VTOTAL_THD_09                                                                                     0x0362
#define P3_63_LS_GAIN_VTOTAL_THD_10                                                                                     0x0363
#define P3_64_LS_GAIN_VTOTAL_THD_11                                                                                     0x0364
#define P3_65_LS_GAIN_VTOTAL_THD_12                                                                                     0x0365
#define P3_66_LS_GAIN_VTOTAL_THD_13                                                                                     0x0366
#define P3_67_LS_GAIN_VTOTAL_THD_14                                                                                     0x0367
#define P3_68_LS_GAIN_VTOTAL_THD_15                                                                                     0x0368
#define P3_69_LS_GAIN_VTOTAL_THD_16                                                                                     0x0369
#define P3_6A_LS_GAIN_VTOTAL_THD_17                                                                                     0x036A
#define P3_6B_LS_GAIN_VTOTAL_THD_18                                                                                     0x036B
#define P3_6C_LS_GAIN_VTOTAL_THD_19                                                                                     0x036C
#define P3_6D_LS_GAIN_VTOTAL_THD_20                                                                                     0x036D
#define P3_6E_LS_GAIN_VTOTAL_THD_21                                                                                     0x036E
#define P3_6F_LS_GAIN_VTOTAL_THD_22                                                                                     0x036F
#define P3_70_LS_GAIN_VTOTAL_THD_23                                                                                     0x0370
#define P3_71_LS_GAIN_VTOTAL_THD_24                                                                                     0x0371
#define P3_72_LS_GAIN_VTOTAL_THD_25                                                                                     0x0372
#define P3_73_LS_GAIN_VTOTAL_THD_26                                                                                     0x0373
#define P3_74_LS_GAIN_VTOTAL_THD_27                                                                                     0x0374
#define P3_75_LS_GAIN_VTOTAL_THD_28                                                                                     0x0375
#define P3_76_LS_GAIN_VTOTAL_THD_29                                                                                     0x0376
#define P3_77_LS_GAIN_VTOTAL_THD_30                                                                                     0x0377
#define P3_78_LS_GAIN_VTOTAL_THD_31                                                                                     0x0378
#define P3_90_LS_FRONT_BACK_REG_SEP_CTRL                                                                                0x0390
#define P3_A1_LS_CTRL0                                                                                                  0x03A1
#define P3_A2_LS_CTRL1                                                                                                  0x03A2
#define P3_A3_DELTA_GAIN                                                                                                0x03A3
#define P3_A4_LS_STATUS0                                                                                                0x03A4
#define P3_A5_LS_STATUS1                                                                                                0x03A5
#define P3_A6_LS_CTRL2                                                                                                  0x03A6
#define P3_A7_LS_DYNAMIC_CTRL0                                                                                          0x03A7
#define P3_A8_LS_DYNAMIC_CTRL1                                                                                          0x03A8
#define P3_A9_LS_DYNAMIC_CTRL2                                                                                          0x03A9
#define P3_AA_LS_DYNAMIC_CTRL3                                                                                          0x03AA
#define P3_AB_LS_DUMMY0                                                                                                 0x03AB
#define P3_AC_LS_DUMMY1                                                                                                 0x03AC
#define P3_AD_LS_DUMMY2                                                                                                 0x03AD
#define P3_AE_LS_DUMMY3                                                                                                 0x03AE
#define P3_AF_LS_BIST_CTRL                                                                                              0x03AF
#define P3_B0_LS_FRAME0                                                                                                 0x03B0
#define P3_B1_LS_FRAME1                                                                                                 0x03B1
#define P3_B2_LS_FRAME2                                                                                                 0x03B2
#define P3_B3_LS_FRAME4                                                                                                 0x03B3
#define P3_B4_LS_FRAME5                                                                                                 0x03B4
#define P3_B5_LS_BYPOS0                                                                                                 0x03B5
#define P3_B6_LS_BYPOS1                                                                                                 0x03B6
#define P3_B7_LS_GAIN_BASE                                                                                              0x03B7
#define P3_B8_LS_GAIN_SLOPE                                                                                             0x03B8
#define P3_B9_LS_RECURSIVE_CTRL                                                                                         0x03B9
#define P3_BA_LS_SAFE_RANGE                                                                                             0x03BA
#define P3_BB_LS_CLAMP_RANGE                                                                                            0x03BB
#define P3_BC_LS_RECURSIVE_GAIN                                                                                         0x03BC
#define P3_BD_LS_Y_MODE_CTRL                                                                                            0x03BD
#define P3_BF_LS_LUT_CTRL                                                                                               0x03BF
#define P3_C0_LS_LUT_DATA                                                                                               0x03C0
#define P3_C1_LS_LUT_READ                                                                                               0x03C1
#define P3_C2_LS_LUT_ROW                                                                                                0x03C2
#define P3_C3_LS_LUT_COL                                                                                                0x03C3
#define P3_CE_LS_BIST_CTRL0                                                                                             0x03CE
#define P3_CF_LS_BIST_CTRL1                                                                                             0x03CF
#define P3_D0_LS_DDR_FIFO_WTLVL_W_H                                                                                     0x03D0
#define P3_D1_LS_DDR_FIFO_WTLVL_W_L                                                                                     0x03D1
#define P3_D2_LS_DDR_FIFO_WTLVL_R_H                                                                                     0x03D2
#define P3_D3_LS_DDR_FIFO_WTLVL_R_L                                                                                     0x03D3
#define P3_D4_LS_DDR_FIFO_RW_NUM_H                                                                                      0x03D4
#define P3_D5_LS_DDR_FIFO_RW_NUM_L                                                                                      0x03D5
#define P3_D6_LS_DDR_FIFO_RW_LEN_H                                                                                      0x03D6
#define P3_D7_LS_DDR_FIFO_RW_LEN_L                                                                                      0x03D7
#define P3_D8_LS_DDR_FIFO_RW_REMAIN_H                                                                                   0x03D8
#define P3_D9_LS_DDR_FIFO_RW_REMAIN_L                                                                                   0x03D9
#define P3_DA_LS_DDR_START_ADDR_MSB                                                                                     0x03DA
#define P3_DB_LS_DDR_START_ADDR_H                                                                                       0x03DB
#define P3_DC_LS_DDR_START_ADDR_M                                                                                       0x03DC
#define P3_DD_LS_DDR_START_ADDR_L                                                                                       0x03DD
#define P3_DE_CAP_BIST_CTRL                                                                                             0x03DE
#define P3_DF_DIS_BIST_CTRL                                                                                             0x03DF
#define P3_E0_LS_SFM_DDR_FIFO_WTLVL_W_H                                                                                 0x03E0
#define P3_E1_LS_SFM_DDR_FIFO_WTLVL_W_L                                                                                 0x03E1
#define P3_E2_LS_SFM_DDR_FIFO_WTLVL_R_H                                                                                 0x03E2
#define P3_E3_LS_SFM_DDR_FIFO_WTLVL_R_L                                                                                 0x03E3
#define P3_E4_LS_SFM_DDR_FIFO_RW_NUM_H                                                                                  0x03E4
#define P3_E5_LS_SFM_DDR_FIFO_RW_NUM_L                                                                                  0x03E5
#define P3_E6_LS_SFM_DDR_FIFO_RW_LEN_H                                                                                  0x03E6
#define P3_E7_LS_SFM_DDR_FIFO_RW_LEN_L                                                                                  0x03E7
#define P3_E8_LS_SFM_DDR_FIFO_RW_REMAIN_H                                                                               0x03E8
#define P3_E9_LS_SFM_DDR_FIFO_RW_REMAIN_L                                                                               0x03E9
#define P3_EA_LS_SFM_DDR_START_ADDR_MSB                                                                                 0x03EA
#define P3_EB_LS_SFM_DDR_START_ADDR_H                                                                                   0x03EB
#define P3_EC_LS_SFM_DDR_START_ADDR_M                                                                                   0x03EC
#define P3_ED_LS_SFM_DDR_START_ADDR_L                                                                                   0x03ED
#define P3_EE_LS_SCREEN_FREEZE_MODE_CTRL                                                                                0x03EE
#define P3_EF_LS_4PIXEL_NEW_METHOD_CTRL                                                                                 0x03EF
#define P3_F0_LS_4PIXEL_NEW_METHOD_PARAM_00                                                                             0x03F0
#define P3_F1_LS_4PIXEL_NEW_METHOD_PARAM_01                                                                             0x03F1
#define P3_F2_LS_4PIXEL_NEW_METHOD_PARAM_02                                                                             0x03F2
#define P3_F3_LS_4PIXEL_NEW_METHOD_PARAM_03                                                                             0x03F3
#define P3_F4_LS_4PIXEL_NEW_METHOD_PARAM_04                                                                             0x03F4
#define P3_F5_LS_4PIXEL_NEW_METHOD_PARAM_05                                                                             0x03F5
#define P3_F6_LS_4PIXEL_NEW_METHOD_PARAM_06                                                                             0x03F6
#define P3_F7_LS_4PIXEL_NEW_METHOD_PARAM_07                                                                             0x03F7
#define P3_F8_LS_4PIXEL_NEW_METHOD_PARAM_08                                                                             0x03F8
#define P3_F9_LS_4PIXEL_NEW_METHOD_PARAM_09                                                                             0x03F9
#define P3_FA_LS_4PIXEL_NEW_METHOD_PARAM_10                                                                             0x03FA
#define P3_FB_LS_4PIXEL_NEW_METHOD_PARAM_11                                                                             0x03FB


//--------------------------------------------------
// FRC Cap_M1 (Page 5)
//--------------------------------------------------
#define P5_00_CAP_M1_MEM_ADDR_MSB                                                                                       0x0500
#define P5_01_CAP_M1_MEM_ADDR_H                                                                                         0x0501
#define P5_02_CAP_M1_MEM_ADDR_M                                                                                         0x0502
#define P5_03_CAP_M1_MEM_ADDR_L                                                                                         0x0503
#define P5_04_CAP_M1_BL2_ADDR_MSB                                                                                       0x0504
#define P5_05_CAP_M1_BL2_ADDR_H                                                                                         0x0505
#define P5_06_CAP_M1_BL2_ADDR_M                                                                                         0x0506
#define P5_07_CAP_M1_BL2_ADDR_L                                                                                         0x0507
#define P5_08_CAP_M1_BL3_ADDR_MSB                                                                                       0x0508
#define P5_09_CAP_M1_BL3_ADDR_H                                                                                         0x0509
#define P5_0A_CAP_M1_BL3_ADDR_M                                                                                         0x050A
#define P5_0B_CAP_M1_BL3_ADDR_L                                                                                         0x050B
#define P5_0C_CAP_M1_BOUNDARY_ADDR1_MSB                                                                                 0x050C
#define P5_0D_CAP_M1_BOUNDARY_ADDR1_H                                                                                   0x050D
#define P5_0E_CAP_M1_BOUNDARY_ADDR1_M                                                                                   0x050E
#define P5_0F_CAP_M1_BOUNDARY_ADDR1_L                                                                                   0x050F
#define P5_10_CAP_M1_BOUNDARY_ADDR2_MSB                                                                                 0x0510
#define P5_11_CAP_M1_BOUNDARY_ADDR2_H                                                                                   0x0511
#define P5_12_CAP_M1_BOUNDARY_ADDR2_M                                                                                   0x0512
#define P5_13_CAP_M1_BOUNDARY_ADDR2_L                                                                                   0x0513
#define P5_14_CAP_M1_BOUNDARY_STATUS                                                                                    0x0514
#define P5_19_CAP_M1_LINE_STEP_MSB                                                                                      0x0519
#define P5_1A_CAP_M1_LINE_STEP_H                                                                                        0x051A
#define P5_1B_CAP_M1_LINE_STEP_M                                                                                        0x051B
#define P5_1C_CAP_M1_LINE_STEP_L                                                                                        0x051C
#define P5_1D_CAP_M1_WATER_LEVEL_H                                                                                      0x051D
#define P5_1E_CAP_M1_WATER_LEVEL_L                                                                                      0x051E
#define P5_21_CAP_M1_LINE_NUM_H                                                                                         0x0521
#define P5_22_CAP_M1_LINE_NUM_L                                                                                         0x0522
#define P5_23_CAP_M1_WR_NUM_H                                                                                           0x0523
#define P5_24_CAP_M1_WR_NUM_L                                                                                           0x0524
#define P5_25_CAP_M1_WR_LEN                                                                                             0x0525
#define P5_26_CAP_M1_WR_REMAIN                                                                                          0x0526
#define P5_27_CAP_M1_DDR_CTRL1                                                                                          0x0527
#define P5_28_CAP_M1_DDR_CTRL2                                                                                          0x0528
#define P5_29_CAP_M1_DDR_CTRL3                                                                                          0x0529
#define P5_2A_CAP_M1_STATUS                                                                                             0x052A
#define P5_2B_CAP_M1_FIFO_STATUS                                                                                        0x052B
#define P5_30_CAP_M1_BIST_CTRL                                                                                          0x0530
#define P5_31_CAP_M1_DRF_BIST_CTRL                                                                                      0x0531
#define P5_32_CAP_M1_CTRL                                                                                               0x0532
#define P5_33_CAP_M1_BIST_CTRL1                                                                                         0x0533
#define P5_34_CAP_FIFO_STATUS_1                                                                                         0x0534
#define P5_35_CAP_FIFO_STATUS_2                                                                                         0x0535
#define P5_36_CAP_FIFO_STATUS_3                                                                                         0x0536
#define P5_37_CAP_FIFO_STATUS_4                                                                                         0x0537
#define P5_38_CAP_FIFO_STATUS_5                                                                                         0x0538
#define P5_39_CAP_FIFO_STATUS_6                                                                                         0x0539
#define P5_3A_CAP_FIFO_STATUS_7                                                                                         0x053A
#define P5_3B_CAP_FIFO_STATUS_8                                                                                         0x053B
#define P5_43_CAP_M1_4CH_CTRL1                                                                                          0x0543
#define P5_46_CAP_M1_BL4_ADDR_MSB                                                                                       0x0546
#define P5_47_CAP_M1_BL4_ADDR_H                                                                                         0x0547
#define P5_48_CAP_M1_BL4_ADDR_M                                                                                         0x0548
#define P5_49_CAP_M1_BL4_ADDR_L                                                                                         0x0549
#define P5_4D_CAP_M1_PR_MODE                                                                                            0x054D
#define P5_4E_CAP_M1_DB_DUMMY01                                                                                         0x054E
#define P5_4F_CAP_M1_MISC_0                                                                                             0x054F
#define P5_50_CAP_M1_DUMMY01                                                                                            0x0550
#define P5_51_CAP_M1_DUMMY02                                                                                            0x0551
#define P5_52_CAP_M1_DUMMY03                                                                                            0x0552
#define P5_53_CAP_M1_FORCE_FEND_DELAY                                                                                   0x0553
#define P5_60_ROT_CAP_M1_BLK_STRT_X_MSB                                                                                 0x0560
#define P5_61_ROT_CAP_M1_BLK_STRT_X_LSB                                                                                 0x0561
#define P5_62_ROT_CAP_M1_BLK_STRT_Y_MSB                                                                                 0x0562
#define P5_63_ROT_CAP_M1_BLK_STRT_Y_LSB                                                                                 0x0563
#define P5_64_ROT_CAP_M1_BLK_LR                                                                                         0x0564
#define P5_65_ROT_CAP_M1_CTRL1                                                                                          0x0565
#define P5_69_ROT_CAP_M1_REMAINPICT_NUM                                                                                 0x0569
#define P5_6A_ROT_CAP_M1_REMAINPICT_LEN                                                                                 0x056A
#define P5_6B_ROT_CAP_M1_REMAINPICT_REM                                                                                 0x056B
#define P5_6C_ROT_CAP_M1_PICT_FST_IDX                                                                                   0x056C
#define P5_6D_ROT_CAP_M1_PICT_SEC_IDX                                                                                   0x056D
#define P5_6E_ROT_CAP_M1_PICT_THI_IDX                                                                                   0x056E
#define P5_6F_ROT_CAP_M1_PICT_NUM                                                                                       0x056F


//--------------------------------------------------
// FRC Disp_M1 (Page 5)
//--------------------------------------------------
#define P5_70_ROT_DISP_M1_BLK_STRT_X_MSB                                                                                0x0570
#define P5_71_ROT_DISP_M1_BLK_STRT_X_LSB                                                                                0x0571
#define P5_72_ROT_DISP_M1_BLK_STRT_Y_MSB                                                                                0x0572
#define P5_73_ROT_DISP_M1_BLK_STRT_Y_LSB                                                                                0x0573
#define P5_74_ROT_DISP_M1_BLK_W                                                                                         0x0574
#define P5_76_ROT_DISP_M1_CTRL1                                                                                         0x0576
#define P5_77_ROT_DISP_M1_PICT_FST_IDX                                                                                  0x0577
#define P5_78_ROT_DISP_M1_PICT_SEC_IDX                                                                                  0x0578
#define P5_79_ROT_DISP_M1_PICT_THI_IDX                                                                                  0x0579
#define P5_7A_ROT_DISP_M1_PICT_FST_WID_H                                                                                0x057A
#define P5_7B_ROT_DISP_M1_PICT_FST_WID_L                                                                                0x057B
#define P5_7C_ROT_DISP_M1_PICT_NUM                                                                                      0x057C
#define P5_80_DISP_M1_BLK_ADDR_1ST_TOP_MSB                                                                              0x0580
#define P5_81_DISP_M1_BLK_ADDR_1ST_TOP_H                                                                                0x0581
#define P5_82_DISP_M1_BLK_ADDR_1ST_TOP_M                                                                                0x0582
#define P5_83_DISP_M1_BLK_ADDR_1ST_TOP_L                                                                                0x0583
#define P5_84_DISP_M1_BLK_ADDR_2ND_TOP_MSB                                                                              0x0584
#define P5_85_DISP_M1_BLK_ADDR_2ND_TOP_H                                                                                0x0585
#define P5_86_DISP_M1_BLK_ADDR_2ND_TOP_M                                                                                0x0586
#define P5_87_DISP_M1_BLK_ADDR_2ND_TOP_L                                                                                0x0587
#define P5_88_DISP_M1_BLK_ADDR_3RD_TOP_MSB                                                                              0x0588
#define P5_89_DISP_M1_BLK_ADDR_3RD_TOP_H                                                                                0x0589
#define P5_8A_DISP_M1_BLK_ADDR_3RD_TOP_M                                                                                0x058A
#define P5_8B_DISP_M1_BLK_ADDR_3RD_TOP_L                                                                                0x058B
#define P5_8C_DISP_M1_BLK_ADDR_4TH_TOP_MSB                                                                              0x058C
#define P5_8D_DISP_M1_BLK_ADDR_4TH_TOP_H                                                                                0x058D
#define P5_8E_DISP_M1_BLK_ADDR_4TH_TOP_M                                                                                0x058E
#define P5_8F_DISP_M1_BLK_ADDR_4TH_TOP_L                                                                                0x058F
#define P5_90_DISP_M1_BOUNDARY_ADDR2_MSB                                                                                0x0590
#define P5_91_DISP_M1_BOUNDARY_ADDR2_H                                                                                  0x0591
#define P5_92_DISP_M1_BOUNDARY_ADDR2_M                                                                                  0x0592
#define P5_93_DISP_M1_BOUNDARY_ADDR2_L                                                                                  0x0593
#define P5_94_DISP_M1_BOUNDARY_STATUS                                                                                   0x0594
#define P5_95_DISP_M1_BOUNDARY_ADDR1_MSB                                                                                0x0595
#define P5_96_DISP_M1_BOUNDARY_ADDR1_H                                                                                  0x0596
#define P5_97_DISP_M1_BOUNDARY_ADDR1_M                                                                                  0x0597
#define P5_98_DISP_M1_BOUNDARY_ADDR1_L                                                                                  0x0598
#define P5_99_DISP_M1_LINE_STEP_TOP_MSB                                                                                 0x0599
#define P5_9A_DISP_M1_LINE_STEP_TOP_H                                                                                   0x059A
#define P5_9B_DISP_M1_LINE_STEP_TOP_M                                                                                   0x059B
#define P5_9C_DISP_M1_LINE_STEP_TOP_L                                                                                   0x059C
#define P5_A0_DISP_M1_WTLVL_TOP_H                                                                                       0x05A0
#define P5_A1_DISP_M1_WTLVL_TOP_L                                                                                       0x05A1
#define P5_A2_DISP_M1_PXL_NUM_TOP_H                                                                                     0x05A2
#define P5_A3_DISP_M1_PXL_NUM_TOP_L                                                                                     0x05A3
#define P5_A4_DISP_M1_LINE_NUM_TOP_H                                                                                    0x05A4
#define P5_A5_DISP_M1_LINE_NUM_TOP_L                                                                                    0x05A5
#define P5_A6_DISP_M1_PRRD_VST_H_TOP                                                                                    0x05A6
#define P5_A7_DISP_M1_PRRD_VST_L_TOP                                                                                    0x05A7
#define P5_A8_DISP_M1_READ_NUM_TOP_H                                                                                    0x05A8
#define P5_A9_DISP_M1_READ_NUM_TOP_L                                                                                    0x05A9
#define P5_AA_DISP_M1_READ_TOP_LEN                                                                                      0x05AA
#define P5_AB_DISP_M1_READ_REMAIN_TOP                                                                                   0x05AB
#define P5_AC_DISP_M1_DISP_CTRL1                                                                                        0x05AC
#define P5_AD_DISP_M1_STATUS                                                                                            0x05AD
#define P5_AE_DISP_M1_DISP_CTRL2                                                                                        0x05AE
#define P5_AF_DISP_M1_DISP_CTRL3_TOP                                                                                    0x05AF
#define P5_B0_DISP_M1_FIFO_STATUS                                                                                       0x05B0
#define P5_B1_DISP_FIFO_STATUS_1                                                                                        0x05B1
#define P5_B2_DISP_FIFO_STATUS_2                                                                                        0x05B2
#define P5_B3_DISP_FIFO_STATUS_3                                                                                        0x05B3
#define P5_B4_DISP_FIFO_STATUS_4                                                                                        0x05B4
#define P5_B5_DISP_FIFO_STATUS_5                                                                                        0x05B5
#define P5_B6_DISP_FIFO_STATUS_6                                                                                        0x05B6
#define P5_B7_DISP_FIFO_STATUS_7                                                                                        0x05B7
#define P5_B8_DISP_FIFO_STATUS_8                                                                                        0x05B8
#define P5_C0_DISP_M1_BIST_CTRL                                                                                         0x05C0
#define P5_C1_DISP_M1_DRF_BIST_CTRL                                                                                     0x05C1
#define P5_C2_ADC_TEST_M1                                                                                               0x05C2
#define P5_C4_DISP_M1_FRAME_TEAR_PREVENTION                                                                             0x05C4
#define P5_C5_DISP_M1_4CH_CTRL1                                                                                         0x05C5
#define P5_CE_DISP_M1_DUMMY02                                                                                           0x05CE
#define P5_CF_DISP_M1_DUMMY03                                                                                           0x05CF
#define P5_D0_DISP_M1_BLK_CHANGE                                                                                        0x05D0
#define P5_D1_DISP_M1_TOTAL_128_TOP_MSB                                                                                 0x05D1
#define P5_D2_DISP_M1_TOTAL_128_TOP_H                                                                                   0x05D2
#define P5_D3_DISP_M1_TOTAL_128_TOP_M                                                                                   0x05D3
#define P5_D4_DISP_M1_TOTAL_128_TOP_L                                                                                   0x05D4


//--------------------------------------------------
// Mdomain Pattern Gen M1 (Page 5)
//--------------------------------------------------
#define P5_C3_DISP_M1_NEW_FIFO_CRC_CTRL                                                                                 0x05C3
#define P5_C6_DISP_M1_MPG_PIXNUM_MSB_A1                                                                                 0x05C6
#define P5_C7_DISP_M1_MPG_PIXNUM_H_A1                                                                                   0x05C7
#define P5_C8_DISP_M1_MPG_PIXNUM_L_A1                                                                                   0x05C8


//--------------------------------------------------
// DSC0 PPS Control Registers (Page 6)
//--------------------------------------------------
#define P6_00_DSC_PPS_00                                                                                                0x0600
#define P6_01_DSC_PPS_01                                                                                                0x0601
#define P6_02_DSC_PPS_02                                                                                                0x0602
#define P6_03_DSC_PPS_03                                                                                                0x0603
#define P6_04_DSC_PPS_04                                                                                                0x0604
#define P6_05_DSC_PPS_05                                                                                                0x0605
#define P6_06_DSC_PPS_06                                                                                                0x0606
#define P6_07_DSC_PPS_07                                                                                                0x0607
#define P6_08_DSC_PPS_08                                                                                                0x0608
#define P6_09_DSC_PPS_09                                                                                                0x0609
#define P6_0A_DSC_PPS_10                                                                                                0x060A
#define P6_0B_DSC_PPS_11                                                                                                0x060B
#define P6_0C_DSC_PPS_12                                                                                                0x060C
#define P6_0D_DSC_PPS_13                                                                                                0x060D
#define P6_0E_DSC_PPS_14                                                                                                0x060E
#define P6_0F_DSC_PPS_15                                                                                                0x060F
#define P6_10_DSC_PPS_16                                                                                                0x0610
#define P6_11_DSC_PPS_17                                                                                                0x0611
#define P6_12_DSC_PPS_18                                                                                                0x0612
#define P6_13_DSC_PPS_19                                                                                                0x0613
#define P6_14_DSC_PPS_20                                                                                                0x0614
#define P6_15_DSC_PPS_21                                                                                                0x0615
#define P6_16_DSC_PPS_22                                                                                                0x0616
#define P6_17_DSC_PPS_23                                                                                                0x0617
#define P6_18_DSC_PPS_24                                                                                                0x0618
#define P6_19_DSC_PPS_25                                                                                                0x0619
#define P6_1A_DSC_PPS_26                                                                                                0x061A
#define P6_1B_DSC_PPS_27                                                                                                0x061B
#define P6_1C_DSC_PPS_28                                                                                                0x061C
#define P6_1D_DSC_PPS_29                                                                                                0x061D
#define P6_1E_DSC_PPS_30                                                                                                0x061E
#define P6_1F_DSC_PPS_31                                                                                                0x061F
#define P6_20_DSC_PPS_32                                                                                                0x0620
#define P6_21_DSC_PPS_33                                                                                                0x0621
#define P6_22_DSC_PPS_34                                                                                                0x0622
#define P6_23_DSC_PPS_35                                                                                                0x0623
#define P6_24_DSC_PPS_36                                                                                                0x0624
#define P6_25_DSC_PPS_37                                                                                                0x0625
#define P6_26_DSC_PPS_38                                                                                                0x0626
#define P6_27_DSC_PPS_39                                                                                                0x0627
#define P6_28_DSC_PPS_40                                                                                                0x0628
#define P6_29_DSC_PPS_41                                                                                                0x0629
#define P6_2A_DSC_PPS_42                                                                                                0x062A
#define P6_2B_DSC_PPS_43                                                                                                0x062B
#define P6_2C_DSC_PPS_44                                                                                                0x062C
#define P6_2D_DSC_PPS_45                                                                                                0x062D
#define P6_2E_DSC_PPS_46                                                                                                0x062E
#define P6_2F_DSC_PPS_47                                                                                                0x062F
#define P6_30_DSC_PPS_48                                                                                                0x0630
#define P6_31_DSC_PPS_49                                                                                                0x0631
#define P6_32_DSC_PPS_50                                                                                                0x0632
#define P6_33_DSC_PPS_51                                                                                                0x0633
#define P6_34_DSC_PPS_52                                                                                                0x0634
#define P6_35_DSC_PPS_53                                                                                                0x0635
#define P6_36_DSC_PPS_54                                                                                                0x0636
#define P6_37_DSC_PPS_55                                                                                                0x0637
#define P6_38_DSC_PPS_56                                                                                                0x0638
#define P6_39_DSC_PPS_57                                                                                                0x0639
#define P6_3A_DSC_PPS_58                                                                                                0x063A
#define P6_3B_DSC_PPS_59                                                                                                0x063B
#define P6_3C_DSC_PPS_60                                                                                                0x063C
#define P6_3D_DSC_PPS_61                                                                                                0x063D
#define P6_3E_DSC_PPS_62                                                                                                0x063E
#define P6_3F_DSC_PPS_63                                                                                                0x063F
#define P6_40_DSC_PPS_64                                                                                                0x0640
#define P6_41_DSC_PPS_65                                                                                                0x0641
#define P6_42_DSC_PPS_66                                                                                                0x0642
#define P6_43_DSC_PPS_67                                                                                                0x0643
#define P6_44_DSC_PPS_68                                                                                                0x0644
#define P6_45_DSC_PPS_69                                                                                                0x0645
#define P6_46_DSC_PPS_70                                                                                                0x0646
#define P6_47_DSC_PPS_71                                                                                                0x0647
#define P6_48_DSC_PPS_72                                                                                                0x0648
#define P6_49_DSC_PPS_73                                                                                                0x0649
#define P6_4A_DSC_PPS_74                                                                                                0x064A
#define P6_4B_DSC_PPS_75                                                                                                0x064B
#define P6_4C_DSC_PPS_76                                                                                                0x064C
#define P6_4D_DSC_PPS_77                                                                                                0x064D
#define P6_4E_DSC_PPS_78                                                                                                0x064E
#define P6_4F_DSC_PPS_79                                                                                                0x064F
#define P6_50_DSC_PPS_80                                                                                                0x0650
#define P6_51_DSC_PPS_81                                                                                                0x0651
#define P6_52_DSC_PPS_82                                                                                                0x0652
#define P6_53_DSC_PPS_83                                                                                                0x0653
#define P6_54_DSC_PPS_84                                                                                                0x0654
#define P6_55_DSC_PPS_85                                                                                                0x0655
#define P6_56_DSC_PPS_86                                                                                                0x0656
#define P6_57_DSC_PPS_87                                                                                                0x0657
#define P6_58_DSC_PPS_88                                                                                                0x0658
#define P6_59_DSC_PPS_89                                                                                                0x0659
#define P6_5A_DSC_PPS_90                                                                                                0x065A
#define P6_5B_DSC_PPS_91                                                                                                0x065B
#define P6_5C_DSC_PPS_92                                                                                                0x065C
#define P6_5D_DSC_PPS_93                                                                                                0x065D


//--------------------------------------------------
// Internal OSC (Page 6)
//--------------------------------------------------
#define P6_A0_OSC_TRIM_CTRL0                                                                                            0x06A0
#define P6_A1_OSC_TRIM_CTRL1                                                                                            0x06A1
#define P6_A2_OSC_TRIM_CTRL2                                                                                            0x06A2
#define P6_A3_EMBEDDED_OSC_CTRL                                                                                         0x06A3
#define P6_A4_OSC_TRIM_CNT                                                                                              0x06A4
#define P6_A5_EMB_BGRES                                                                                                 0x06A5
#define P6_A6_EMB_BGRES1                                                                                                0x06A6
#define P6_A7_OSC_TRIM_CTRL3                                                                                            0x06A7


//--------------------------------------------------
// Audio Analog (Page 6)
//--------------------------------------------------
#define P6_B0_REG_ADC_POWER                                                                                             0x06B0
#define P6_B1_REG_ADC_CTRL1                                                                                             0x06B1
#define P6_B2_REG_ADC_CTRL2                                                                                             0x06B2
#define P6_B3_AD_A_DUMMY_0                                                                                              0x06B3
#define P6_B4_AD_A_DUMMY_1                                                                                              0x06B4
#define P6_C0_REG_DAC_POWER0                                                                                            0x06C0
#define P6_C1_REG_DAC_POWER1                                                                                            0x06C1
#define P6_C2_REG_DAC_CUR0                                                                                              0x06C2
#define P6_C3_REG_DAC_CUR1                                                                                              0x06C3
#define P6_C4_REG_DAC_CUR2                                                                                              0x06C4
#define P6_C5_REG_DAC_CUR3                                                                                              0x06C5
#define P6_C6_REG_DAC_CUR4                                                                                              0x06C6
#define P6_C7_REG_DAC_CUR5                                                                                              0x06C7
#define P6_C8_REG_DAC_CUR6                                                                                              0x06C8
#define P6_C9_REG_DAC_CUR7                                                                                              0x06C9
#define P6_CA_REG_DAC_CUR8                                                                                              0x06CA
#define P6_CB_REG_DAC_CUR9                                                                                              0x06CB
#define P6_CC_DA_A_DUMMY_0                                                                                              0x06CC
#define P6_CD_DA_A_DUMMY_1                                                                                              0x06CD
#define P6_E0_REG_MUX_ANA_OUT1                                                                                          0x06E0


//--------------------------------------------------
// Audio Digital (Page 6)
//--------------------------------------------------
#define P6_B6_AD_CTRL_0                                                                                                 0x06B6
#define P6_B7_AD_MUTE                                                                                                   0x06B7
#define P6_B8_AD_GAIN_L                                                                                                 0x06B8
#define P6_B9_AD_GAIN_R                                                                                                 0x06B9
#define P6_BA_AD_CTRL_1                                                                                                 0x06BA
#define P6_BB_SOFT_RESET_ADC                                                                                            0x06BB
#define P6_BC_AD_D_DUMMY_0                                                                                              0x06BC
#define P6_BD_AD_D_DUMMY_1                                                                                              0x06BD
#define P6_BE_AD_D_DUMMY_2                                                                                              0x06BE
#define P6_BF_AD_D_DUMMY_3                                                                                              0x06BF
#define P6_D0_DA_CTRL                                                                                                   0x06D0
#define P6_D1_DA_MUTE                                                                                                   0x06D1
#define P6_D2_DA_GAIN_L                                                                                                 0x06D2
#define P6_D3_DA_GAIN_R                                                                                                 0x06D3
#define P6_D4_DA_CLK_CTRL                                                                                               0x06D4
#define P6_D5_SOFT_RESET_DAC                                                                                            0x06D5
#define P6_D6_DA_CP_TST_CLK                                                                                             0x06D6
#define P6_D7_DA_DC_OFFSET_R_MSB                                                                                        0x06D7
#define P6_D8_DA_DC_OFFSET_R_LSB                                                                                        0x06D8
#define P6_D9_DA_DC_OFFSET_L_MSB                                                                                        0x06D9
#define P6_DA_DA_DC_OFFSET_L_LSB                                                                                        0x06DA
#define P6_DB_DA_D_DUMMY_0                                                                                              0x06DB
#define P6_DC_DA_D_DUMMY_1                                                                                              0x06DC
#define P6_DD_DA_D_DUMMY_2                                                                                              0x06DD
#define P6_DE_DA_D_DUMMY_3                                                                                              0x06DE
#define P6_DF_DA_D_DUMMY_4                                                                                              0x06DF
#define P6_E1_AD_SPDIF_CTRL                                                                                             0x06E1
#define P6_E2_AD_SPDIF_CS_0                                                                                             0x06E2
#define P6_E3_AD_SPDIF_CS_1                                                                                             0x06E3
#define P6_E4_AD_SPDIF_CS_2                                                                                             0x06E4
#define P6_E5_AD_SPDIF_CS_3                                                                                             0x06E5
#define P6_E6_AD_SPDIF_CS_4                                                                                             0x06E6
#define P6_E7_AD_I2S_CTRL                                                                                               0x06E7
#define P6_E8_AUD_TEST_PIN                                                                                              0x06E8
#define P6_E9_AUD_ADC_SRAM_BIST_0                                                                                       0x06E9
#define P6_EA_AUD_ADC_SRAM_BIST_1                                                                                       0x06EA
#define P6_EB_AUD_DAC_SRAM_BIST_0                                                                                       0x06EB
#define P6_EC_AUD_DAC_SRAM_BIST_1                                                                                       0x06EC
#define P6_ED_AUD_DAC_SRAM_BIST_2                                                                                       0x06ED
#define P6_EE_REG_MUX_ANA_OUT2                                                                                          0x06EE
#define P6_EF_DA_D_DUMMY_5                                                                                              0x06EF


//--------------------------------------------------
// DSC0 DEC Control Registers (Page 7)
//--------------------------------------------------
#define P7_00_DSC_DEC_CTRL_00                                                                                           0x0700
#define P7_01_DSC_DEC_CTRL_01                                                                                           0x0701
#define P7_02_DSC_IRQ_CTRL0                                                                                             0x0702
#define P7_03_DSC_DIV_CTRL0                                                                                             0x0703
#define P7_04_DSC_OUT_FORMAT                                                                                            0x0704
#define P7_05_DSC_WATCH_DOG                                                                                             0x0705
#define P7_06_DSC_DEBUG_STATUS0                                                                                         0x0706
#define P7_07_DSC_DEBUG_STATUS1                                                                                         0x0707
#define P7_08_DSC_DEBUG_STATUS2                                                                                         0x0708
#define P7_09_DSC_DEBUG_STATUS3                                                                                         0x0709
#define P7_0A_DSC_DEBUG_STATUS4                                                                                         0x070A
#define P7_0B_DSC_DEBUG_STATUS5                                                                                         0x070B
#define P7_0C_DSC_DEBUG_STATUS6                                                                                         0x070C
#define P7_0D_DSC_DEBUG_STATUS7                                                                                         0x070D
#define P7_0E_DSC_FIFO_INDEX                                                                                            0x070E
#define P7_0F_DSC_FIFO_LEVEL                                                                                            0x070F
#define P7_10_DSC_DEBUG_SOURCE_SELECTION                                                                                0x0710
#define P7_11_DSC_DECODER_OPTION                                                                                        0x0711
#define P7_12_DSC_DECDER_RC_BUFFER0                                                                                     0x0712
#define P7_13_DSC_DECDER_RC_BUFFER1                                                                                     0x0713
#define P7_14_DSC_DECDER_RC_BUFFER2                                                                                     0x0714
#define P7_15_DSC_DECDER_ALPM                                                                                           0x0715
#define P7_17_DSC_DECODER_CRC                                                                                           0x0717
#define P7_18_DSC_CRC_R_M                                                                                               0x0718
#define P7_19_DSC_CRC_R_L                                                                                               0x0719
#define P7_1A_DSC_CRC_G_M                                                                                               0x071A
#define P7_1B_DSC_CRC_G_L                                                                                               0x071B
#define P7_1C_DSC_CRC_B_M                                                                                               0x071C
#define P7_1D_DSC_CRC_B_L                                                                                               0x071D
#define P7_20_BIST_CLK_RST_EN                                                                                           0x0720
#define P7_21_S0_BIST_CTRL                                                                                              0x0721
#define P7_22_S1_BIST_CTRL                                                                                              0x0722
#define P7_23_S2_BIST_CTRL                                                                                              0x0723
#define P7_24_S3_BIST_CTRL                                                                                              0x0724
#define P7_25_S0_STR_BIST_CTRL                                                                                          0x0725
#define P7_26_S1_STR_BIST_CTRL                                                                                          0x0726
#define P7_27_S2_STR_BIST_CTRL                                                                                          0x0727
#define P7_28_S3_STR_BIST_CTRL                                                                                          0x0728
#define P7_29_SRAM_CONTROL                                                                                              0x0729
#define P7_2E_PATTERN_GEN_CTRL                                                                                          0x072E
#define P7_70_STREAM_DEBUG_CTRL0                                                                                        0x0770
#define P7_71_STREAM_DEBUG_CTRL1                                                                                        0x0771
#define P7_72_STREAM_DEBUG_CTRL2                                                                                        0x0772
#define P7_73_STREAM_DEBUG_ADR2                                                                                         0x0773
#define P7_80_DSC_DEBUG_DATA0                                                                                           0x0780
#define P7_81_DSC_DEBUG_DATA1                                                                                           0x0781
#define P7_82_DSC_DEBUG_DATA2                                                                                           0x0782
#define P7_83_DSC_DEBUG_DATA3                                                                                           0x0783
#define P7_84_DSC_DEBUG_DATA4                                                                                           0x0784
#define P7_85_DSC_DEBUG_DATA5                                                                                           0x0785
#define P7_86_DSC_DEBUG_DATA6                                                                                           0x0786
#define P7_87_DSC_DEBUG_DATA7                                                                                           0x0787
#define P7_88_DSC_DEBUG_DATA8                                                                                           0x0788
#define P7_89_DSC_DEBUG_DATA9                                                                                           0x0789
#define P7_8A_DSC_DEBUG_DATAA                                                                                           0x078A
#define P7_8B_DSC_DEBUG_DATAB                                                                                           0x078B
#define P7_8C_DSC_DEBUG_DATAC                                                                                           0x078C
#define P7_8D_DSC_DEBUG_DATAD                                                                                           0x078D
#define P7_8E_DSC_DEBUG_DATAE                                                                                           0x078E
#define P7_8F_DSC_DEBUG_DATAF                                                                                           0x078F
#define P7_90_DSC_DEC_INTERFACE_PG                                                                                      0x0790
#define P7_91_DSC_DUMMY                                                                                                 0x0791


//--------------------------------------------------
// DSC0 Digital MAC Display Format Generator (Page 7)
//--------------------------------------------------
#define P7_2F_MAC_DIG_RESET_CTRL                                                                                        0x072F
#define P7_30_DPF_CTRL_0                                                                                                0x0730
#define P7_31_DP_OUTPUT_CTRL                                                                                            0x0731
#define P7_32_DP_RSV0                                                                                                   0x0732
#define P7_33_DP_RSV1                                                                                                   0x0733
#define P7_34_INTERLACE_MODE_CONFIG                                                                                     0x0734
#define P7_35_MN_DPF_ALPM_VST                                                                                           0x0735
#define P7_36_MN_DPF_ALPM_T1_VST_M                                                                                      0x0736
#define P7_37_MN_DPF_ALPM_T1_VST_L                                                                                      0x0737
#define P7_3A_EVBLK2VS_H                                                                                                0x073A
#define P7_3B_EVBLK2VS_M                                                                                                0x073B
#define P7_3C_EVBLK2VS_L                                                                                                0x073C
#define P7_3D_OVBLK2VS_H                                                                                                0x073D
#define P7_3E_OVBLK2VS_M                                                                                                0x073E
#define P7_3F_OVBLK2VS_L                                                                                                0x073F
#define P7_40_VS_FRONT_PORCH                                                                                            0x0740
#define P7_41_MN_DPF_HTT_M                                                                                              0x0741
#define P7_42_MN_DPF_HTT_L                                                                                              0x0742
#define P7_43_MN_DPF_HST_M                                                                                              0x0743
#define P7_44_MN_DPF_HST_L                                                                                              0x0744
#define P7_45_MN_DPF_HWD_M                                                                                              0x0745
#define P7_46_MN_DPF_HWD_L                                                                                              0x0746
#define P7_47_MN_DPF_HSW_M                                                                                              0x0747
#define P7_48_MN_DPF_HSW_L                                                                                              0x0748
#define P7_49_MN_DPF_VTT_M                                                                                              0x0749
#define P7_4A_MN_DPF_VTT_L                                                                                              0x074A
#define P7_4B_MN_DPF_VST_M                                                                                              0x074B
#define P7_4C_MN_DPF_VST_L                                                                                              0x074C
#define P7_4D_MN_DPF_VHT_M                                                                                              0x074D
#define P7_4E_MN_DPF_VHT_L                                                                                              0x074E
#define P7_4F_MN_DPF_VSW_M                                                                                              0x074F
#define P7_50_MN_DPF_VSW_L                                                                                              0x0750
#define P7_51_MN_DPF_BG_RED_M                                                                                           0x0751
#define P7_52_MN_DPF_BG_RED_L                                                                                           0x0752
#define P7_53_MN_DPF_BG_GRN_M                                                                                           0x0753
#define P7_54_MN_DPF_BG_GRN_L                                                                                           0x0754
#define P7_55_MN_DPF_BG_BLU_M                                                                                           0x0755
#define P7_56_MN_DPF_BG_BLU_L                                                                                           0x0756
#define P7_58_MN_MEAS_CTRL                                                                                              0x0758
#define P7_59_MN_MEAS_VLN_M                                                                                             0x0759
#define P7_5A_MN_MEAS_VLN_L                                                                                             0x075A
#define P7_5B_MN_MEAS_HLN_M                                                                                             0x075B
#define P7_5C_MN_MEAS_HLN_L                                                                                             0x075C


//--------------------------------------------------
// R1 D-domain Pattern Generator (Page 7)
//--------------------------------------------------
#define P7_B3_DISP_PG_TUNNEL_INITIAL_L_R1                                                                               0x07B3
#define P7_B4_DISP_PG_TUNNEL_STEPNUM_H_R1                                                                               0x07B4
#define P7_B5_DISP_PG_TUNNEL_STEPNUM_L_R1                                                                               0x07B5
#define P7_B6_DISP_PG_TUNNEL_LINE_STEP_R1                                                                               0x07B6
#define P7_B7_DISP_PG_TUNNEL_PIXEL_STEP_R1                                                                              0x07B7
#define P7_B8_DISP_PG_TUNNEL_DELTA_1_R1                                                                                 0x07B8
#define P7_B9_DISP_PG_TUNNEL_DELTA_2_R1                                                                                 0x07B9
#define P7_BA_DISP_PG_TUNNEL_DELTA_3_R1                                                                                 0x07BA
#define P7_BB_DISP_PG_TUNNEL_SET_1_R1                                                                                   0x07BB
#define P7_BC_DISP_PG_TUNNEL_SET_2_R1                                                                                   0x07BC
#define P7_BD_DISP_PG_TUNNEL_SET_3_R1                                                                                   0x07BD
#define P7_BE_DISP_PG_BOX_COLOR_CODE_1_R1                                                                               0x07BE
#define P7_BF_DISP_PG_BOX_COLOR_CODE_2_R1                                                                               0x07BF
#define P7_C0_DISP_PG_BOX_COLOR_CODE_3_R1                                                                               0x07C0
#define P7_C1_DISP_PG_BOX_COLOR_CODE_4_R1                                                                               0x07C1
#define P7_C2_DISP_PG_BOX_COLOR_CODE_5_R1                                                                               0x07C2
#define P7_C3_DISP_PG_BOX_COLOR_CODE_6_R1                                                                               0x07C3
#define P7_C4_DISP_PG_BOX_COLOR_CODE_7_R1                                                                               0x07C4
#define P7_C5_DISP_PG_BOX_COLOR_CODE_8_R1                                                                               0x07C5
#define P7_C6_DISP_PG_BOX_COLOR_CODE_9_R1                                                                               0x07C6
#define P7_E7_DISP_PG_STEP_H_EXTEND_R1                                                                                  0x07E7
#define P7_E8_DISP_PG_BOX_SET_1_R1                                                                                      0x07E8
#define P7_E9_DISP_PG_BOX_SET_2_R1                                                                                      0x07E9
#define P7_EA_DISP_PG_BOX_SET_3_R1                                                                                      0x07EA
#define P7_EB_DISP_PG_BOX_SET_4_R1                                                                                      0x07EB
#define P7_EC_DISP_PG_BOX_SET_5_R1                                                                                      0x07EC
#define P7_ED_DISP_PG_BOX_SET_6_R1                                                                                      0x07ED
#define P7_EE_DISP_PG_BOX_CTRL_1_R1                                                                                     0x07EE
#define P7_EF_DISP_PG_BOX_CTRL_2_R1                                                                                     0x07EF
#define P7_F0_DISP_PG_R_CTRL_R1                                                                                         0x07F0
#define P7_F1_DISP_PG_G_CTRL_R1                                                                                         0x07F1
#define P7_F2_DISP_PG_B_CTRL_R1                                                                                         0x07F2
#define P7_F3_DISP_PG_R_INITIAL_R1                                                                                      0x07F3
#define P7_F4_DISP_PG_G_INITIAL_R1                                                                                      0x07F4
#define P7_F5_DISP_PG_B_INITIAL_R1                                                                                      0x07F5
#define P7_F6_DISP_PG_PIXEL_DELTA_H_R1                                                                                  0x07F6
#define P7_F7_DISP_PG_LINE_DELTA_H_R1                                                                                   0x07F7
#define P7_F8_DISP_PG_PIXEL_STEP_H_R1                                                                                   0x07F8
#define P7_F9_DISP_PG_LINE_STEP_H_R1                                                                                    0x07F9
#define P7_FA_DISP_PG_DELTA_H_STEP_M_R1                                                                                 0x07FA
#define P7_FB_D_PG_CTRL_0_R1                                                                                            0x07FB
#define P7_FC_D_PG_INITIAL_M_STEP_L_R1                                                                                  0x07FC
#define P7_FD_D_PG_INITIAL_L_CTRL_R1                                                                                    0x07FD
#define P7_FE_DISP_PG_DELTA_L_R1                                                                                        0x07FE
#define P7_FF_D_PATTERN_RESET_R1                                                                                        0x07FF


//--------------------------------------------------
// M1 DCC Reg (Page 7)
//--------------------------------------------------
#define P7_C7_DCC_CTRL_0                                                                                                0x07C7
#define P7_C8_DCC_CTRL_1                                                                                                0x07C8


//--------------------------------------------------
// M1 DCC Port (Page 7)
//--------------------------------------------------
#define P7_C9_DCC_ADDRESS_PORT                                                                                          0x07C9
#define P7_CA_DCC_DATA_PORT                                                                                             0x07CA
#define P7_CB_DCC_CTRL                                                                                                  0x07CB


//--------------------------------------------------
// M1 ICM (Page 7)
//--------------------------------------------------
#define P7_CC_SCM_BLOCK_ENABLE                                                                                          0x07CC
#define P7_CD_SCM_BLOCK_SELECT                                                                                          0x07CD
#define P7_CE_SCM_ACCESS_PORT_CONTROL                                                                                   0x07CE
#define P7_CF_SCM_ACCESS_PORT_DATA                                                                                      0x07CF
#define P7_D0_ICM_CONTROL                                                                                               0x07D0
#define P7_D1_ICM_SEL                                                                                                   0x07D1
#define P7_D2_ICM_ADDR                                                                                                  0x07D2
#define P7_D3_ICM_DATA                                                                                                  0x07D3
#define P7_D4_ICM_SEL2                                                                                                  0x07D4


//--------------------------------------------------
// M1 Y-Peaking and Coring Part1 (D-Domain) (Page 7)
//--------------------------------------------------
#define P7_D6_PEAKING_CORING_ACCESS_PORT_CTL                                                                            0x07D6
#define P7_D7_PEAKING_CORING_DATA_PORT                                                                                  0x07D7


//--------------------------------------------------
// M1 DCR Part1 (Page 7)
//--------------------------------------------------
#define P7_D8_DCR_ADDRESS_PORT                                                                                          0x07D8
#define P7_D9_DCR_DATA_PORT                                                                                             0x07D9


//--------------------------------------------------
// M1 DCR Part2 (Page 7)
//--------------------------------------------------
#define P7_DA_DCR_CTRL                                                                                                  0x07DA
#define P7_DB_DCR_HLW_CONTROL                                                                                           0x07DB


//--------------------------------------------------
// M1 IAPS Gain (Page 7)
//--------------------------------------------------
#define P7_E0_IAPS_GAIN_CTRL_M1                                                                                         0x07E0
#define P7_E1_GAIN_VALUE1_M1                                                                                            0x07E1
#define P7_E2_GAIN_VALUE0_M1                                                                                            0x07E2
#define P7_E3_SOFT_CLAMP_M1                                                                                             0x07E3
#define P7_E4_IAPS_GAIN_DB_CTRL_M1                                                                                      0x07E4


//--------------------------------------------------
// TTS Audio Rate Up Sampling Control (Page 8)
//--------------------------------------------------
#define P8_00_TTS_UP_SAMPLING_CTRL_1                                                                                    0x0800
#define P8_01_TTS_UP_SAMPLING_CTRL_2                                                                                    0x0801
#define P8_02_TTS_UP_SAMPLING_CTRL_3                                                                                    0x0802
#define P8_03_TTS_UP_SAMPLING_CTRL_4                                                                                    0x0803
#define P8_04_COEF_ADDRESS_PORT                                                                                         0x0804
#define P8_05_COEF_DATA_PORT                                                                                            0x0805
#define P8_06_TTS_SCALE_FACTOR_1                                                                                        0x0806
#define P8_07_TTS_SCALE_FACTOR_2                                                                                        0x0807
#define P8_08_TTS_SCALE_FACTOR_3                                                                                        0x0808
#define P8_09_TTS_UP_SAMPLING_CTRL_5                                                                                    0x0809
#define P8_0A_TTS_UP_SAMPLING_CTRL_6                                                                                    0x080A
#define P8_0B_TTS_UP_SAMPLING_CTRL_7                                                                                    0x080B
#define P8_0C_TTS_UP_SAMPLING_CTRL_8                                                                                    0x080C
#define P8_0D_TTS_UP_SAMPLING_CTRL_9                                                                                    0x080D
#define P8_0E_TTS_UP_SAMPLING_CTRL_A                                                                                    0x080E
#define P8_0F_TTS_UP_SAMPLING_CTRL_B                                                                                    0x080F


//--------------------------------------------------
// TTS SPI FLASH (Page 8)
//--------------------------------------------------
#define P8_40_TTS_SPIC_INT_CTRL                                                                                         0x0840
#define P8_41_TTS_SPIC_COMMON_INST_EN                                                                                   0x0841
#define P8_42_TTS_SPIC_COMMON_OP_CODE                                                                                   0x0842
#define P8_43_TTS_SPIC_WREN_OP_CODE                                                                                     0x0843
#define P8_44_TTS_SPIC_EWSR_OP_CODE                                                                                     0x0844
#define P8_45_TTS_SPIC_FLASH_PROG_ISP                                                                                   0x0845
#define P8_46_TTS_SPIC_FLASH_PROG_ISP0                                                                                  0x0846
#define P8_47_TTS_SPIC_FLASH_PROG_ISP1                                                                                  0x0847
#define P8_48_TTS_SPIC_FLASH_PROG_ISP2                                                                                  0x0848
#define P8_49_TTS_SPIC_COMMON_INST_READ_PORT0                                                                           0x0849
#define P8_4A_TTS_SPIC_COMMON_INST_READ_PORT1                                                                           0x084A
#define P8_4B_TTS_SPIC_COMMON_INST_READ_PORT2                                                                           0x084B
#define P8_4C_TTS_SPIC_READ_OP_CODE                                                                                     0x084C
#define P8_4D_TTS_SPIC_FAST_READ_OP_CODE                                                                                0x084D
#define P8_4E_TTS_SPIC_READ_INSTRUCTION                                                                                 0x084E
#define P8_4F_TTS_SPIC_PROGRAM_OP_CODE                                                                                  0x084F
#define P8_50_TTS_SPIC_READ_STATUS_REGISTER_OP_CODE                                                                     0x0850
#define P8_51_TTS_SPIC_PROGRAM_INSTRUCTION                                                                              0x0851
#define P8_52_TTS_SPIC_DUMMY                                                                                            0x0852
#define P8_53_TTS_SPIC_PROGRAM_LENGTH                                                                                   0x0853
#define P8_54_TTS_SPIC_CRC_END_ADDR                                                                                     0x0854
#define P8_55_TTS_SPIC_CRC_END_ADDR0                                                                                    0x0855
#define P8_56_TTS_SPIC_CRC_END_ADDR1                                                                                    0x0856
#define P8_57_TTS_SPIC_CRC_END_ADDR2                                                                                    0x0857
#define P8_58_TTS_SPIC_CRC_RESULT                                                                                       0x0858
#define P8_59_TTS_SPIC_CEN_CTRL                                                                                         0x0859
#define P8_5A_TTS_SPIC_REV_DUMMY4                                                                                       0x085A
#define P8_5B_TTS_SPIC_AAI_MODE_BYTE_NUM                                                                                0x085B
#define P8_5C_TTS_SPIC_ISP_CMD_INSERT                                                                                   0x085C
#define P8_5D_TTS_SPIC_ISP_CMD_LENGTH                                                                                   0x085D


//--------------------------------------------------
// TTS Burst Read (Page 8)
//--------------------------------------------------
#define P8_60_BWR_INT_CTRL                                                                                              0x0860
#define P8_61_BWR_CONTROL                                                                                               0x0861
#define P8_62_BLK0_BWR_ADR_4TH                                                                                          0x0862
#define P8_63_BLK0_BWR_ADR_H                                                                                            0x0863
#define P8_64_BLK0_BWR_ADR_M                                                                                            0x0864
#define P8_65_BLK0_BWR_ADR_L                                                                                            0x0865
#define P8_66_BLK0_BWR_COUNT_H                                                                                          0x0866
#define P8_67_BLK0_BWR_COUNT_L                                                                                          0x0867
#define P8_68_BLK1_BWR_ADR_4TH                                                                                          0x0868
#define P8_69_BLK1_BWR_ADR_H                                                                                            0x0869
#define P8_6A_BLK1_BWR_ADR_M                                                                                            0x086A
#define P8_6B_BLK1_BWR_ADR_L                                                                                            0x086B
#define P8_6C_BLK1_BWR_COUNT_H                                                                                          0x086C
#define P8_6D_BLK1_BWR_COUNT_L                                                                                          0x086D
#define P8_6E_BLK0_BWR_CRC_H                                                                                            0x086E
#define P8_6F_BLK0_BWR_CRC_L                                                                                            0x086F
#define P8_70_BLK1_BWR_CRC_H                                                                                            0x0870
#define P8_71_BLK1_BWR_CRC_L                                                                                            0x0871
#define P8_72_BWR_STATUS_0                                                                                              0x0872
#define P8_73_BWR_STATUS_1                                                                                              0x0873
#define P8_74_BWR_STATUS_2                                                                                              0x0874
#define P8_75_BWR_STATUS_3                                                                                              0x0875
#define P8_76_BWR_DUMMY1                                                                                                0x0876
#define P8_77_BWR_DUMMY2                                                                                                0x0877


//--------------------------------------------------
// TTS SPI FLASH PROG SRAM Interface (Page 8)
//--------------------------------------------------
#define P8_78_TTS_PSRAM_INF_DATA                                                                                        0x0878
#define P8_79_TTS_PSRAM_INF_CONTROL                                                                                     0x0879
#define P8_7A_TTS_PSRAM_INF_ADDR                                                                                        0x087A
#define P8_7B_TTS_PSRAM_BIST_CTRL                                                                                       0x087B
#define P8_7C_TTS_PSRAM_DRF_BIST_CTRL                                                                                   0x087C
#define P8_7D_TTS_PSRAM_MARGIN_CTRL                                                                                     0x087D


//--------------------------------------------------
// Audio Mixer DVC (Page 8)
//--------------------------------------------------
#define P8_90_DVC_EN                                                                                                    0x0890
#define P8_91_DVC_VA_MSB                                                                                                0x0891
#define P8_92_DVC_VA_LSB                                                                                                0x0892
#define P8_93_DVC_ZC_WIN_CTRL_0                                                                                         0x0893
#define P8_94_DVC_ZC_WIN_CTRL_1                                                                                         0x0894
#define P8_95_DVC_GAIN_MSB                                                                                              0x0895
#define P8_96_DVC_GAIN_LSB                                                                                              0x0896
#define P8_97_DVC_GAIN_READ_MSB                                                                                         0x0897
#define P8_98_DVC_GAIN_READ_LSB                                                                                         0x0898
#define P8_99_DVC_GAIN_DONE                                                                                             0x0899
#define P8_9A_DVC_RESERVE1                                                                                              0x089A
#define P8_9B_DVC_RESERVE2                                                                                              0x089B
#define P8_D0_PEAK_CTRL_0                                                                                               0x08D0
#define P8_D1_PEAK_CTRL_1                                                                                               0x08D1
#define P8_D2_PEAK_CTRL_L_0                                                                                             0x08D2
#define P8_D3_PEAK_CTRL_L_1                                                                                             0x08D3
#define P8_D4_PEAK_CTRL_L_2                                                                                             0x08D4
#define P8_D5_PEAK_CTRL_L_3                                                                                             0x08D5
#define P8_D6_PEAK_CTRL_L_4                                                                                             0x08D6
#define P8_D7_PEAK_CTRL_R_0                                                                                             0x08D7
#define P8_D8_PEAK_CTRL_R_1                                                                                             0x08D8
#define P8_D9_PEAK_CTRL_R_2                                                                                             0x08D9
#define P8_DA_PEAK_CTRL_R_3                                                                                             0x08DA
#define P8_DB_PEAK_CTRL_R_4                                                                                             0x08DB
#define P8_DC_PEAK_RESERVE1                                                                                             0x08DC
#define P8_DD_PEAK_RESERVE2                                                                                             0x08DD


//--------------------------------------------------
// Audio Control (Page 8)
//--------------------------------------------------
#define P8_A0_DVC_EN                                                                                                    0x08A0
#define P8_A1_DVC_VA_MSB                                                                                                0x08A1
#define P8_A2_DVC_VA_LSB                                                                                                0x08A2
#define P8_A3_DVC_ZC_WIN_CTRL_0                                                                                         0x08A3
#define P8_A4_DVC_ZC_WIN_CTRL_1                                                                                         0x08A4
#define P8_A5_DVC_GAIN_MSB                                                                                              0x08A5
#define P8_A6_DVC_GAIN_LSB                                                                                              0x08A6
#define P8_A7_DVC_GAIN_READ_MSB                                                                                         0x08A7
#define P8_A8_DVC_GAIN_READ_LSB                                                                                         0x08A8
#define P8_A9_DVC_GAIN_DONE                                                                                             0x08A9
#define P8_AA_DVC_RESERVE1                                                                                              0x08AA
#define P8_AB_DVC_RESERVE2                                                                                              0x08AB
#define P8_C0_PEAK_CTRL_0                                                                                               0x08C0
#define P8_C1_PEAK_CTRL_1                                                                                               0x08C1
#define P8_C2_PEAK_CTRL_L_0                                                                                             0x08C2
#define P8_C3_PEAK_CTRL_L_1                                                                                             0x08C3
#define P8_C4_PEAK_CTRL_L_2                                                                                             0x08C4
#define P8_C5_PEAK_CTRL_L_3                                                                                             0x08C5
#define P8_C6_PEAK_CTRL_L_4                                                                                             0x08C6
#define P8_C7_PEAK_CTRL_R_0                                                                                             0x08C7
#define P8_C8_PEAK_CTRL_R_1                                                                                             0x08C8
#define P8_C9_PEAK_CTRL_R_2                                                                                             0x08C9
#define P8_CA_PEAK_CTRL_R_3                                                                                             0x08CA
#define P8_CB_PEAK_CTRL_R_4                                                                                             0x08CB
#define P8_CC_PEAK_RESERVE1                                                                                             0x08CC
#define P8_CD_PEAK_RESERVE2                                                                                             0x08CD


//--------------------------------------------------
// Audio TTS DVC (Page 8)
//--------------------------------------------------
#define P8_B0_DVC_EN                                                                                                    0x08B0
#define P8_B1_DVC_VA_MSB                                                                                                0x08B1
#define P8_B2_DVC_VA_LSB                                                                                                0x08B2
#define P8_B3_DVC_ZC_WIN_CTRL_0                                                                                         0x08B3
#define P8_B4_DVC_ZC_WIN_CTRL_1                                                                                         0x08B4
#define P8_B5_DVC_GAIN_MSB                                                                                              0x08B5
#define P8_B6_DVC_GAIN_LSB                                                                                              0x08B6
#define P8_B7_DVC_GAIN_READ_MSB                                                                                         0x08B7
#define P8_B8_DVC_GAIN_READ_LSB                                                                                         0x08B8
#define P8_B9_DVC_GAIN_DONE                                                                                             0x08B9
#define P8_BA_DVC_RESERVE1                                                                                              0x08BA
#define P8_BB_DVC_RESERVE2                                                                                              0x08BB
#define P8_E0_PEAK_CTRL_0                                                                                               0x08E0
#define P8_E1_PEAK_CTRL_1                                                                                               0x08E1
#define P8_E2_PEAK_CTRL_L_0                                                                                             0x08E2
#define P8_E3_PEAK_CTRL_L_1                                                                                             0x08E3
#define P8_E4_PEAK_CTRL_L_2                                                                                             0x08E4
#define P8_E5_PEAK_CTRL_L_3                                                                                             0x08E5
#define P8_E6_PEAK_CTRL_L_4                                                                                             0x08E6
#define P8_E7_PEAK_CTRL_R_0                                                                                             0x08E7
#define P8_E8_PEAK_CTRL_R_1                                                                                             0x08E8
#define P8_E9_PEAK_CTRL_R_2                                                                                             0x08E9
#define P8_EA_PEAK_CTRL_R_3                                                                                             0x08EA
#define P8_EB_PEAK_CTRL_R_4                                                                                             0x08EB
#define P8_EC_PEAK_RESERVE1                                                                                             0x08EC
#define P8_ED_PEAK_RESERVE2                                                                                             0x08ED


//--------------------------------------------------
// Audio TTS Mixer (Page 8)
//--------------------------------------------------
#define P8_F0_TTS_CTRL_1                                                                                                0x08F0
#define P8_F1_TTS_CTRL_2                                                                                                0x08F1


//--------------------------------------------------
// Gamma Bist Control (Page 9)
//--------------------------------------------------
#define P9_00_GAMMA_BIST_SET_M1                                                                                         0x0900
#define P9_01_GAMMA_BIST_CTRL0_M1                                                                                       0x0901
#define P9_02_GAMMA_BIST_CTRL1_M1                                                                                       0x0902
#define P9_03_GAMMA_BIST_CTRL2_M1                                                                                       0x0903
#define P9_04_GAMMA_BIST_CTRL3_M1                                                                                       0x0904
#define P9_05_GAMMA_BIST_CTRL4_M1                                                                                       0x0905
#define P9_06_GAMMA_BIST_CTRL5_M1                                                                                       0x0906
#define P9_07_GAMMA_BIST_CTRL0_M2                                                                                       0x0907
#define P9_08_GAMMA_BIST_CTRL1_M2                                                                                       0x0908
#define P9_09_GAMMA_BIST_CTRL2_M2                                                                                       0x0909
#define P9_0A_GAMMA_BIST_CTRL3_M2                                                                                       0x090A
#define P9_0B_GAMMA_BIST_CTRL4_M2                                                                                       0x090B
#define P9_0C_GAMMA_BIST_CTRL5_M2                                                                                       0x090C
#define P9_10_RGB_GAMMA_CLK_M1                                                                                          0x0910
#define P9_11_RGB_GAMMA_BIST_CTRL0_M1                                                                                   0x0911
#define P9_12_RGB_GAMMA_BIST_CTRL1_M1                                                                                   0x0912
#define P9_13_RGB_GAMMA_BIST_CTRL2_M1                                                                                   0x0913
#define P9_14_RGB_GAMMA_BIST_CTRL3_M1                                                                                   0x0914
#define P9_15_RGB_GAMMA_BIST_CTRL4_M1                                                                                   0x0915
#define P9_16_RGB_GAMMA_BIST_CTRL5_M1                                                                                   0x0916
#define P9_17_RGB_GAMMA_BIST_CTRL0_M2                                                                                   0x0917
#define P9_18_RGB_GAMMA_BIST_CTRL1_M2                                                                                   0x0918
#define P9_19_RGB_GAMMA_BIST_CTRL2_M2                                                                                   0x0919
#define P9_1A_RGB_GAMMA_BIST_CTRL3_M2                                                                                   0x091A
#define P9_1B_RGB_GAMMA_BIST_CTRL4_M2                                                                                   0x091B
#define P9_1C_RGB_GAMMA_BIST_CTRL5_M2                                                                                   0x091C


//--------------------------------------------------
// Input Gamma Bist Control (Page 9)
//--------------------------------------------------
#define P9_20_INPUT_GAMMA_BIST_SET0_M1                                                                                  0x0920
#define P9_21_INPUT_GAMMA_BIST_SET1_M1                                                                                  0x0921
#define P9_22_INPUT_GAMMA_BIST_SET2_M1                                                                                  0x0922
#define P9_23_INPUT_GAMMA_BIST_SET3_M1                                                                                  0x0923
#define P9_24_INPUT_GAMMA_BIST_SET4_M1                                                                                  0x0924
#define P9_25_INPUT_GAMMA_BIST_CTRL0_M1                                                                                 0x0925
#define P9_26_INPUT_GAMMA_BIST_CTRL1_M1                                                                                 0x0926
#define P9_27_INPUT_GAMMA_BIST_CTRL2_M1                                                                                 0x0927
#define P9_28_INPUT_GAMMA_BIST_CTRL3_M1                                                                                 0x0928
#define P9_29_INPUT_GAMMA_DRF_BIST_CTRL0_M1                                                                             0x0929
#define P9_2A_INPUT_GAMMA_DRF_BIST_CTRL1_M1                                                                             0x092A
#define P9_2B_INPUT_GAMMA_DRF_BIST_CTRL2_M1                                                                             0x092B
#define P9_2C_INPUT_GAMMA_DRF_BIST_CTRL3_M1                                                                             0x092C
#define P9_2E_INPUT_GAMMA_DRF_BIST_CTRL4_M1                                                                             0x092E


//--------------------------------------------------
// Post Gamma Bist Control (Page 9)
//--------------------------------------------------
#define P9_30_POST_GAMMA_BIST_SET_M1                                                                                    0x0930
#define P9_31_POST_GAMMA_BIST_CTRL0_M1                                                                                  0x0931
#define P9_32_POST_GAMMA_BIST_CTRL1_M1                                                                                  0x0932
#define P9_33_POST_GAMMA_BIST_CTRL2_M1                                                                                  0x0933
#define P9_34_POST_GAMMA_BIST_CTRL3_M1                                                                                  0x0934
#define P9_35_POST_GAMMA_BIST_CTRL4_M1                                                                                  0x0935
#define P9_36_POST_GAMMA_BIST_CTRL5_M1                                                                                  0x0936
#define P9_37_POST_GAMMA_BIST_CTRL0_M2                                                                                  0x0937
#define P9_38_POST_GAMMA_BIST_CTRL1_M2                                                                                  0x0938
#define P9_39_POST_GAMMA_BIST_CTRL2_M2                                                                                  0x0939
#define P9_3A_POST_GAMMA_BIST_CTRL3_M2                                                                                  0x093A
#define P9_3B_POST_GAMMA_BIST_CTRL4_M2                                                                                  0x093B
#define P9_3C_POST_GAMMA_BIST_CTRL5_M2                                                                                  0x093C


//--------------------------------------------------
// M1 Y Mapping Bist Control (Page 9)
//--------------------------------------------------
#define P9_40_Y_MAPPING_SRAM_BIST_M1                                                                                    0x0940
#define P9_41_Y_MAPPING_SRAM_DRF_BIST_M1                                                                                0x0941
#define P9_42_Y_MAPPING_SRAM_BIST_M2                                                                                    0x0942
#define P9_43_Y_MAPPING_SRAM_DRF_BIST_M2                                                                                0x0943
#define P9_44_Y_MAPPING_SRAM_BIST_M1M2_DB                                                                               0x0944
#define P9_45_Y_MAPPING_SRAM_DRF_BIST_M1M2_DB                                                                           0x0945
#define P9_46_Y_MAPPING_SRAM_BIST_MARGIN_CTRL_M1                                                                        0x0946


//--------------------------------------------------
// M1 Input Gamma Sram Control (Page 9)
//--------------------------------------------------
#define P9_A0_INPUT_GAMMA_PORT_SETA                                                                                     0x09A0
#define P9_A1_INPUT_GAMMA_CTRL_SETA                                                                                     0x09A1


//--------------------------------------------------
// M1 Input Gamma Control (Page 9)
//--------------------------------------------------
#define P9_A2_INPUT_GAMMA_LOW_TH_R_LSB_SETA                                                                             0x09A2
#define P9_A3_INPUT_GAMMA_HIGH_TH_R_LSB_SETA                                                                            0x09A3
#define P9_A4_INPUT_GAMMA_LOW_TH_G_LSB_SETA                                                                             0x09A4
#define P9_A5_INPUT_GAMMA_HIGH_TH_G_LSB_SETA                                                                            0x09A5
#define P9_A6_INPUT_GAMMA_LOW_TH_B_LSB_SETA                                                                             0x09A6
#define P9_A7_INPUT_GAMMA_HIGH_TH_B_LSB_SETA                                                                            0x09A7
#define P9_A8_INPUT_GAMMA_R_TH_MSB_SETA                                                                                 0x09A8
#define P9_A9_INPUT_GAMMA_G_TH_MSB_SETA                                                                                 0x09A9
#define P9_AA_INPUT_GAMMA_B_TH_MSB_SETA                                                                                 0x09AA
#define P9_AB_INPUT_GAMMA_DB_CONTROL_SETA                                                                               0x09AB
#define P9_AC_INPUT_GAMMA_HLW_CONTROL                                                                                   0x09AC


//--------------------------------------------------
// RGB 3D Gamma Control (Page 9)
//--------------------------------------------------
#define P9_B0_RGB_3D_GAMMA_CTRL                                                                                         0x09B0
#define P9_B1_RGB_3D_GAMMA_ADDRESS_H                                                                                    0x09B1
#define P9_B2_RGB_3D_GAMMA_ADDRESS_L                                                                                    0x09B2
#define P9_B3_RGB_3D_GAMMA_PORT                                                                                         0x09B3
#define P9_B4_RGB_3D_GAMMA_BIST_CTRL_MAIN1_1                                                                            0x09B4
#define P9_B5_RGB_3D_GAMMA_BIST_CTRL_MAIN1_2                                                                            0x09B5
#define P9_B6_RGB_3D_GAMMA_BIST_CTRL_MAIN2_1                                                                            0x09B6
#define P9_B7_RGB_3D_GAMMA_BIST_CTRL_MAIN2_2                                                                            0x09B7
#define P9_B8_RGB_3D_GAMMA_DRF_BIST_MAIN1_1                                                                             0x09B8
#define P9_B9_RGB_3D_GAMMA_DRF_BIST_MAIN1_2                                                                             0x09B9
#define P9_BA_RGB_3D_GAMMA_DRF_BIST_MAIN2_1                                                                             0x09BA
#define P9_BB_RGB_3D_GAMMA_DRF_BIST_MAIN2_2                                                                             0x09BB
#define P9_BC_RGB_3D_GAMMA_BIST_SRAM_RM                                                                                 0x09BC


//--------------------------------------------------
// M1 Gamma Control (Page 9)
//--------------------------------------------------
#define P9_C0_GAMMA_PORT_SETA                                                                                           0x09C0
#define P9_C1_GAMMA_CTRL_SETA                                                                                           0x09C1
#define P9_C2_GAMMA_PCM_HLW                                                                                             0x09C2
#define P9_C3_GAMMA_OGC_HLW                                                                                             0x09C3


//--------------------------------------------------
// M1 Post Gamma Control (Page 9)
//--------------------------------------------------
#define P9_D8_POST_GAMMA_PORT_SETA                                                                                      0x09D8
#define P9_D9_POST_GAMMA_CTRL_SETA                                                                                      0x09D9
#define P9_DA_POST_GAMMA_PCM_HLW_CONTROL                                                                                0x09DA
#define P9_DB_POST_GAMMA_OGC_HLW_CONTROL                                                                                0x09DB


//--------------------------------------------------
// M1 Y Mapping Control (Page 9)
//--------------------------------------------------
#define P9_E0_Y_MAPPING_CTRL_M1                                                                                         0x09E0
#define P9_E1_Y_MAPPING_GAIN_ADDRESS_H_M1                                                                               0x09E1
#define P9_E2_Y_MAPPING_GAIN_ADDRESS_L_M1                                                                               0x09E2
#define P9_E3_Y_MAPPING_GAIN_ACCESS_PORT_M1                                                                             0x09E3
#define P9_E4_Y_MAPPING_GAIN_OFFSET_H_M1                                                                                0x09E4
#define P9_E5_Y_MAPPING_GAIN_OFFSET_L_M1                                                                                0x09E5
#define P9_E6_Y_MAPPING_RGBTOY_R_COEF_H_M1                                                                              0x09E6
#define P9_E7_Y_MAPPING_RGBTOY_R_COEF_L_M1                                                                              0x09E7
#define P9_E8_Y_MAPPING_RGBTOY_G_COEF_H_M1                                                                              0x09E8
#define P9_E9_Y_MAPPING_RGBTOY_G_COEF_L_M1                                                                              0x09E9
#define P9_EA_Y_MAPPING_RGBTOY_B_COEF_H_M1                                                                              0x09EA
#define P9_EB_Y_MAPPING_RGBTOY_B_COEF_L_M1                                                                              0x09EB
#define P9_EC_Y_MAPPING_SOFT_CLAMP_PARA_M1                                                                              0x09EC
#define P9_ED_Y_MAPPING_HLW_CONTROL                                                                                     0x09ED
#define P9_EE_Y_MAPPING_DUMMY0_M1                                                                                       0x09EE
#define P9_EF_Y_MAPPING_CTRL2_M1                                                                                        0x09EF


//--------------------------------------------------
// DP 1.4 Mst2sst Daisy Chain MTP Scehduler (Page A)
//--------------------------------------------------
#define PA_00_MST2SST_RESET                                                                                             0x0A00
#define PA_01_MST2SST_ASYNC_FIFO                                                                                        0x0A01
#define PA_02_MST2SST_CONFIG                                                                                            0x0A02
#define PA_03_MST2SST_CLK_GATE                                                                                          0x0A03
#define PA_04_SOURCE_SEL_2                                                                                              0x0A04
#define PA_05_DAISY_CTRL_0                                                                                              0x0A05
#define PA_06_DAISY_CTRL_1                                                                                              0x0A06
#define PA_07_DAISY_CTRL_2                                                                                              0x0A07
#define PA_08_DAISY_CTRL_3                                                                                              0x0A08
#define PA_09_DAISY_CTRL_4                                                                                              0x0A09
#define PA_0A_DAISY_CTRL_5                                                                                              0x0A0A
#define PA_0B_DAISY_CTRL_6                                                                                              0x0A0B
#define PA_0C_DAISY_CTRL_7                                                                                              0x0A0C
#define PA_0D_DAISY_CTRL_8                                                                                              0x0A0D
#define PA_0E_MIDFIFO_FLAG_0                                                                                            0x0A0E
#define PA_0F_PREFIFO_FLAG_0                                                                                            0x0A0F
#define PA_10_PREFIFO_FLAG_1                                                                                            0x0A10
#define PA_11_ASYNC_FIFO_CLEAR                                                                                          0x0A11
#define PA_12_DAISY_CTRL_9                                                                                              0x0A12
#define PA_13_DAISY_CTRL_10                                                                                             0x0A13
#define PA_14_DAISY_CTRL_11                                                                                             0x0A14
#define PA_15_DAISY_CTRL_12                                                                                             0x0A15
#define PA_16_PREFIFO_FLAG_2                                                                                            0x0A16
#define PA_17_SOURCE_CTRL_0                                                                                             0x0A17
#define PA_18_SOURCE_CTRL_1                                                                                             0x0A18
#define PA_19_SOURCE_CTRL_2                                                                                             0x0A19
#define PA_1A_MST2SST_TEST1                                                                                             0x0A1A
#define PA_1B_MST2SST_CNT_TIMESLOT_EN                                                                                   0x0A1B
#define PA_1C_MST2SST_CNT_TIMESLOT0                                                                                     0x0A1C
#define PA_1D_MST2SST_CNT_TIMESLOT1                                                                                     0x0A1D


//--------------------------------------------------
// DP 1.4 Rx0 Digital PHY (Page B)
//--------------------------------------------------
#define PB_00_HD_DP_SEL                                                                                                 0x0B00
#define PB_01_PHY_DIG_RESET_CTRL                                                                                        0x0B01
#define PB_02_PHY_DIG_RESET2_CTRL                                                                                       0x0B02
#define PB_03_LANE_MUX                                                                                                  0x0B03
#define PB_04_CHANNEL_FIFO_SYNC                                                                                         0x0B04
#define PB_05_SAMPLE_EDGE                                                                                               0x0B05
#define PB_06_DECODE_10B8B_ERROR                                                                                        0x0B06
#define PB_07_SCRAMBLE_CTRL                                                                                             0x0B07
#define PB_08_BIST_PATTERN_SEL                                                                                          0x0B08
#define PB_09_BIST_PATTERN1                                                                                             0x0B09
#define PB_0A_BIST_PATTERN2                                                                                             0x0B0A
#define PB_0B_BIST_PATTERN3                                                                                             0x0B0B
#define PB_0C_BIST_PATTERN4                                                                                             0x0B0C
#define PB_0D_BIST_SEED_0                                                                                               0x0B0D
#define PB_0E_DESKEW_PHY                                                                                                0x0B0E
#define PB_0F_DESKEW_PHY2                                                                                               0x0B0F
#define PB_10_PHY_CH_FIFO_SYNC0                                                                                         0x0B10
#define PB_11_PHY_CH_FIFO_SYNC1                                                                                         0x0B11
#define PB_12_EQ_CRC_1                                                                                                  0x0B12
#define PB_13_EQ_CRC_2                                                                                                  0x0B13
#define PB_14_EQ_CRC_3                                                                                                  0x0B14
#define PB_15_EQ_CRC_4                                                                                                  0x0B15
#define PB_16_DPRX_CHFIFO_CTRL                                                                                          0x0B16
#define PB_4A_DP_LANEX_ACCUMLATED_ERR_COUNT                                                                             0x0B4A
#define PB_4B_DP_COMMA_DET_MANU                                                                                         0x0B4B
#define PB_4C_ALPM_SLEEP_0                                                                                              0x0B4C
#define PB_4D_TPS_DET_0                                                                                                 0x0B4D
#define PB_4E_TPS_DET_1                                                                                                 0x0B4E
#define PB_4F_TPS_DET_2                                                                                                 0x0B4F
#define PB_50_DP_SIG_DET_0                                                                                              0x0B50
#define PB_51_DP_SIG_DET_1                                                                                              0x0B51
#define PB_52_DP_SIG_DET_2                                                                                              0x0B52
#define PB_53_DP_SIG_DET_3                                                                                              0x0B53
#define PB_54_DP_SIG_DET_4                                                                                              0x0B54


//--------------------------------------------------
// DP 1.4 Rx0 HDCP 2.2 (Page B)
//--------------------------------------------------
#define PB_17_DP_HDCP_CONTROL                                                                                           0x0B17
#define PB_18_DP_HDCP_DOWNLOAD_PORT                                                                                     0x0B18
#define PB_19_DP_HDCP_KEY_OUTPUT                                                                                        0x0B19
#define PB_1A_HDCP_IRQ                                                                                                  0x0B1A
#define PB_1B_HDCP_INTGT_VRF                                                                                            0x0B1B
#define PB_1C_HDCP_INTGT_VRF_PAT_MSB                                                                                    0x0B1C
#define PB_1D_HDCP_INTGT_VRF_PAT_LSB                                                                                    0x0B1D
#define PB_1E_HDCP_INTGT_VRF_ANS_MSB                                                                                    0x0B1E
#define PB_1F_HDCP_INTGT_VRF_ANS_LSB                                                                                    0x0B1F
#define PB_20_HDCP_DEBUG                                                                                                0x0B20
#define PB_21_KM_BYTE_6                                                                                                 0x0B21
#define PB_22_KM_BYTE_5                                                                                                 0x0B22
#define PB_23_KM_BYTE_4                                                                                                 0x0B23
#define PB_24_KM_BYTE_3                                                                                                 0x0B24
#define PB_25_KM_BYTE_2                                                                                                 0x0B25
#define PB_26_KM_BYTE_1                                                                                                 0x0B26
#define PB_27_KM_BYTE_0                                                                                                 0x0B27
#define PB_28_M0_BYTE_7                                                                                                 0x0B28
#define PB_29_M0_BYTE_6                                                                                                 0x0B29
#define PB_2A_M0_BYTE_5                                                                                                 0x0B2A
#define PB_2B_M0_BYTE_4                                                                                                 0x0B2B
#define PB_2C_M0_BYTE_3                                                                                                 0x0B2C
#define PB_2D_M0_BYTE_2                                                                                                 0x0B2D
#define PB_2E_M0_BYTE_1                                                                                                 0x0B2E
#define PB_2F_M0_BYTE_0                                                                                                 0x0B2F
#define PB_30_SHA_CONTRL                                                                                                0x0B30
#define PB_31_SHA_DATA1                                                                                                 0x0B31
#define PB_32_SHA_DATA2                                                                                                 0x0B32
#define PB_33_SHA_DATA3                                                                                                 0x0B33
#define PB_34_SHA_DATA4                                                                                                 0x0B34
#define PB_36_SHA_0                                                                                                     0x0B36
#define PB_37_SHA_1                                                                                                     0x0B37
#define PB_38_SHA_2                                                                                                     0x0B38
#define PB_39_SHA_3                                                                                                     0x0B39
#define PB_3A_SHA_4                                                                                                     0x0B3A
#define PB_3B_SHA_5                                                                                                     0x0B3B
#define PB_3C_SHA_6                                                                                                     0x0B3C
#define PB_3D_SHA_7                                                                                                     0x0B3D
#define PB_3E_SHA_8                                                                                                     0x0B3E
#define PB_3F_SHA_9                                                                                                     0x0B3F
#define PB_40_SHA_10                                                                                                    0x0B40
#define PB_41_SHA_11                                                                                                    0x0B41
#define PB_42_SHA_12                                                                                                    0x0B42
#define PB_43_SHA_13                                                                                                    0x0B43
#define PB_44_SHA_14                                                                                                    0x0B44
#define PB_45_SHA_15                                                                                                    0x0B45
#define PB_46_SHA_16                                                                                                    0x0B46
#define PB_47_SHA_17                                                                                                    0x0B47
#define PB_48_SHA_18                                                                                                    0x0B48
#define PB_49_SHA_19                                                                                                    0x0B49
#define PB_55_RIV0                                                                                                      0x0B55
#define PB_56_RIV1                                                                                                      0x0B56
#define PB_57_RIV2                                                                                                      0x0B57
#define PB_58_RIV3                                                                                                      0x0B58
#define PB_59_RIV4                                                                                                      0x0B59
#define PB_5A_RIV5                                                                                                      0x0B5A
#define PB_5B_RIV6                                                                                                      0x0B5B
#define PB_5C_RIV7                                                                                                      0x0B5C
#define PB_60_DEBUG0                                                                                                    0x0B60
#define PB_61_DEBUG1                                                                                                    0x0B61
#define PB_62_DEBUG2                                                                                                    0x0B62
#define PB_63_HDCP_OTHER                                                                                                0x0B63
#define PB_64_HDCP_ENC_CTRL0                                                                                            0x0B64
#define PB_65_HDCP_ENC_CTRL1                                                                                            0x0B65
#define PB_66_HDCP_ENC_CTRL2                                                                                            0x0B66
#define PB_67_HDCP_ENC_CTRL3                                                                                            0x0B67
#define PB_68_HDCP_ENC_CTRL4                                                                                            0x0B68
#define PB_69_HDCP_ENC_CTRL5                                                                                            0x0B69
#define PB_6A_HDCP_ENC_CTRL6                                                                                            0x0B6A
#define PB_6B_HDCP_ENC_CTRL7                                                                                            0x0B6B
#define PB_70_HDCP_AKSV_4                                                                                               0x0B70
#define PB_71_HDCP_AKSV_3                                                                                               0x0B71
#define PB_72_HDCP_AKSV_2                                                                                               0x0B72
#define PB_73_HDCP_AKSV_1                                                                                               0x0B73
#define PB_74_HDCP_AKSV_0                                                                                               0x0B74
#define PB_75_HDCP_AN_7                                                                                                 0x0B75
#define PB_76_HDCP_AN_6                                                                                                 0x0B76
#define PB_77_HDCP_AN_5                                                                                                 0x0B77
#define PB_78_HDCP_AN_4                                                                                                 0x0B78
#define PB_79_HDCP_AN_3                                                                                                 0x0B79
#define PB_7A_HDCP_AN_2                                                                                                 0x0B7A
#define PB_7B_HDCP_AN_1                                                                                                 0x0B7B
#define PB_7C_HDCP_AN_0                                                                                                 0x0B7C
#define PB_7D_HDCP_REPEATER                                                                                             0x0B7D
#define PB_7E_HDCP_R0_1                                                                                                 0x0B7E
#define PB_7F_HDCP_R0_0                                                                                                 0x0B7F
#define PB_81_HDCP_AES_CIPHER_KEY_15                                                                                    0x0B81
#define PB_82_HDCP_AES_CIPHER_KEY_14                                                                                    0x0B82
#define PB_83_HDCP_AES_CIPHER_KEY_13                                                                                    0x0B83
#define PB_84_HDCP_AES_CIPHER_KEY_12                                                                                    0x0B84
#define PB_85_HDCP_AES_CIPHER_KEY_11                                                                                    0x0B85
#define PB_86_HDCP_AES_CIPHER_KEY_10                                                                                    0x0B86
#define PB_87_HDCP_AES_CIPHER_KEY_9                                                                                     0x0B87
#define PB_88_HDCP_AES_CIPHER_KEY_8                                                                                     0x0B88
#define PB_89_HDCP_AES_CIPHER_KEY_7                                                                                     0x0B89
#define PB_8A_HDCP_AES_CIPHER_KEY_6                                                                                     0x0B8A
#define PB_8B_HDCP_AES_CIPHER_KEY_5                                                                                     0x0B8B
#define PB_8C_HDCP_AES_CIPHER_KEY_4                                                                                     0x0B8C
#define PB_8D_HDCP_AES_CIPHER_KEY_3                                                                                     0x0B8D
#define PB_8E_HDCP_AES_CIPHER_KEY_2                                                                                     0x0B8E
#define PB_8F_HDCP_AES_CIPHER_KEY_1                                                                                     0x0B8F
#define PB_90_HDCP_AES_CIPHER_KEY_0                                                                                     0x0B90
#define PB_93_HDCP_TYPE_AES_0                                                                                           0x0B93
#define PB_94_HDCP_TYPE_AES_1                                                                                           0x0B94
#define PB_95_HDCP_ST_TYPE                                                                                              0x0B95
#define PB_96_DUMMY3                                                                                                    0x0B96
#define PB_97_DUMMY4                                                                                                    0x0B97


//--------------------------------------------------
// DP Rx0 Power On Region (Page B)
//--------------------------------------------------
#define PB_A3_DP_MAC_SEL                                                                                                0x0BA3
#define PB_A4_HDCP_BIST                                                                                                 0x0BA4
#define PB_A6_HDCP_DUMMY_1                                                                                              0x0BA6
#define PB_A7_HDCP_DUMMY_2                                                                                              0x0BA7
#define PB_A8_HDCP_DUMMY_3                                                                                              0x0BA8


//--------------------------------------------------
// DP Rx0 ALPM (Page B)
//--------------------------------------------------
#define PB_B0_ALPM_UFP_00                                                                                               0x0BB0
#define PB_B1_ALPM_UFP_01                                                                                               0x0BB1
#define PB_B2_ALPM_UFP_02                                                                                               0x0BB2
#define PB_B3_ALPM_UFP_03                                                                                               0x0BB3
#define PB_B4_ALPM_UFP_04                                                                                               0x0BB4
#define PB_B5_ALPM_UFP_05                                                                                               0x0BB5
#define PB_B6_ALPM_UFP_06                                                                                               0x0BB6
#define PB_B7_ALPM_UFP_07                                                                                               0x0BB7
#define PB_B8_ALPM_UFP_08                                                                                               0x0BB8
#define PB_B9_ALPM_UFP_09                                                                                               0x0BB9
#define PB_BA_ALPM_UFP_10                                                                                               0x0BBA
#define PB_BB_ALPM_UFP_11                                                                                               0x0BBB
#define PB_BC_ALPM_UFP_12                                                                                               0x0BBC
#define PB_BD_ALPM_UFP_13                                                                                               0x0BBD
#define PB_BE_ALPM_UFP_14                                                                                               0x0BBE
#define PB_BF_ALPM_DUMMY_0                                                                                              0x0BBF
#define PB_C0_ALPM_UFP_15                                                                                               0x0BC0
#define PB_C1_ALPM_UFP_16                                                                                               0x0BC1
#define PB_C2_ALPM_UFP_17                                                                                               0x0BC2
#define PB_C3_ALPM_UFP_18                                                                                               0x0BC3
#define PB_C4_ALPM_UFP_19                                                                                               0x0BC4
#define PB_C5_ALPM_UFP_20                                                                                               0x0BC5
#define PB_C6_ALPM_UFP_21                                                                                               0x0BC6
#define PB_C7_ALPM_UFP_22                                                                                               0x0BC7
#define PB_C8_ALPM_UFP_23                                                                                               0x0BC8
#define PB_C9_ALPM_UFP_24                                                                                               0x0BC9
#define PB_CA_ALPM_UFP_25                                                                                               0x0BCA
#define PB_CB_ALPM_UFP_26                                                                                               0x0BCB
#define PB_CC_ALPM_UFP_27                                                                                               0x0BCC
#define PB_CD_ALPM_UFP_28                                                                                               0x0BCD
#define PB_CE_ALPM_UFP_29                                                                                               0x0BCE
#define PB_CF_ALPM_UFP_30                                                                                               0x0BCF


//--------------------------------------------------
// DP 1.4 Rx0 FEC (Page B)
//--------------------------------------------------
#define PB_D0_FEC_DECODE_CTL                                                                                            0x0BD0
#define PB_D1_FEC_DECODE_FIFO_SET                                                                                       0x0BD1
#define PB_D2_FEC_SEQUENCE_DET_CTL                                                                                      0x0BD2
#define PB_D3_FEC_ERROR_DETECT                                                                                          0x0BD3
#define PB_D4_FEC_ERROR_ADDR1                                                                                           0x0BD4
#define PB_D5_FEC_ERROR_ADDR2                                                                                           0x0BD5
#define PB_D6_FEC_ERROR_ADDR_COMP                                                                                       0x0BD6
#define PB_D7_FEC_ERROR_CNT_H                                                                                           0x0BD7
#define PB_D8_FEC_ERROR_CNT_L                                                                                           0x0BD8
#define PB_D9_FEC_TST_SIG                                                                                               0x0BD9
#define PB_DA_FEC_SRAM_BIST_0                                                                                           0x0BDA
#define PB_DB_FEC_SRAM_BIST_1                                                                                           0x0BDB
#define PB_DC_FEC_SRAM_MARGIN_CTRL_0                                                                                    0x0BDC
#define PB_DD_FEC_SRAM_MARGIN_CTRL_1                                                                                    0x0BDD
#define PB_E1_FEC_ERROR_CONTROL                                                                                         0x0BE1
#define PB_E2_FEC_ALPM_CTRL_0                                                                                           0x0BE2
#define PB_E3_FEC_ALPM_CTRL_1                                                                                           0x0BE3
#define PB_E4_FEC_ALPM_CTRL_2                                                                                           0x0BE4


//--------------------------------------------------
// DP 2.0 Rx0 HDCP 2.2 (Page C)
//--------------------------------------------------
#define PC_00_DP_HDCP_CONTROL                                                                                           0x0C00
#define PC_01_HDCP_IRQ                                                                                                  0x0C01
#define PC_02_HDCP_INTGT_VRF                                                                                            0x0C02
#define PC_03_HDCP_INTGT_VRF_PAT_MSB                                                                                    0x0C03
#define PC_04_HDCP_INTGT_VRF_PAT_LSB                                                                                    0x0C04
#define PC_05_HDCP_INTGT_VRF_ANS_MSB                                                                                    0x0C05
#define PC_06_HDCP_INTGT_VRF_ANS_LSB                                                                                    0x0C06
#define PC_07_HDCP_DEBUG                                                                                                0x0C07
#define PC_08_RIV0                                                                                                      0x0C08
#define PC_09_RIV1                                                                                                      0x0C09
#define PC_0A_RIV2                                                                                                      0x0C0A
#define PC_0B_RIV3                                                                                                      0x0C0B
#define PC_0C_RIV4                                                                                                      0x0C0C
#define PC_0D_RIV5                                                                                                      0x0C0D
#define PC_0E_RIV6                                                                                                      0x0C0E
#define PC_0F_RIV7                                                                                                      0x0C0F
#define PC_10_HDCP_ENC_CTRL0                                                                                            0x0C10
#define PC_11_HDCP_ENC_CTRL1                                                                                            0x0C11
#define PC_12_HDCP_ENC_CTRL2                                                                                            0x0C12
#define PC_13_HDCP_ENC_CTRL3                                                                                            0x0C13
#define PC_14_HDCP_ENC_CTRL4                                                                                            0x0C14
#define PC_15_HDCP_ENC_CTRL5                                                                                            0x0C15
#define PC_16_HDCP_ENC_CTRL6                                                                                            0x0C16
#define PC_17_HDCP_ENC_CTRL7                                                                                            0x0C17
#define PC_18_HDCP_AES_CIPHER_KEY_15                                                                                    0x0C18
#define PC_19_HDCP_AES_CIPHER_KEY_14                                                                                    0x0C19
#define PC_1A_HDCP_AES_CIPHER_KEY_13                                                                                    0x0C1A
#define PC_1B_HDCP_AES_CIPHER_KEY_12                                                                                    0x0C1B
#define PC_1C_HDCP_AES_CIPHER_KEY_11                                                                                    0x0C1C
#define PC_1D_HDCP_AES_CIPHER_KEY_10                                                                                    0x0C1D
#define PC_1E_HDCP_AES_CIPHER_KEY_9                                                                                     0x0C1E
#define PC_1F_HDCP_AES_CIPHER_KEY_8                                                                                     0x0C1F
#define PC_20_HDCP_AES_CIPHER_KEY_7                                                                                     0x0C20
#define PC_21_HDCP_AES_CIPHER_KEY_6                                                                                     0x0C21
#define PC_22_HDCP_AES_CIPHER_KEY_5                                                                                     0x0C22
#define PC_23_HDCP_AES_CIPHER_KEY_4                                                                                     0x0C23
#define PC_24_HDCP_AES_CIPHER_KEY_3                                                                                     0x0C24
#define PC_25_HDCP_AES_CIPHER_KEY_2                                                                                     0x0C25
#define PC_26_HDCP_AES_CIPHER_KEY_1                                                                                     0x0C26
#define PC_27_HDCP_AES_CIPHER_KEY_0                                                                                     0x0C27
#define PC_28_HDCP_TYPE_AES_0                                                                                           0x0C28
#define PC_29_HDCP_TYPE_AES_1                                                                                           0x0C29
#define PC_2A_HDCP_TYPE_AES_2                                                                                           0x0C2A
#define PC_2B_HDCP_ST_TYPE_0                                                                                            0x0C2B
#define PC_2C_HDCP_ST_TYPE_1                                                                                            0x0C2C
#define PC_2D_HDCP_RELATED                                                                                              0x0C2D


//--------------------------------------------------
// DP 2.0 Rx0 FEC (Page C)
//--------------------------------------------------
#define PC_80_FEC_DECODE_CTL                                                                                            0x0C80
#define PC_81_FEC_DECODE_FIFO_SET                                                                                       0x0C81
#define PC_82_FEC_ERROR_DETECT                                                                                          0x0C82
#define PC_83_FEC_ERROR_ADDR1                                                                                           0x0C83
#define PC_84_FEC_ERROR_ADDR2                                                                                           0x0C84
#define PC_85_FEC_ERROR_ADDR_COMP                                                                                       0x0C85
#define PC_86_FEC_ERROR_CNT_H                                                                                           0x0C86
#define PC_87_FEC_ERROR_CNT_L                                                                                           0x0C87
#define PC_88_FEC_TST_SIG                                                                                               0x0C88
#define PC_89_FEC_SRAM_BIST_0                                                                                           0x0C89
#define PC_8A_FEC_SRAM_BIST_1                                                                                           0x0C8A
#define PC_8B_FEC_MERGE_PARITY_ERROR_CNT_CTRL                                                                           0x0C8B
#define PC_8C_FEC_SRAM_MARGIN_CTRL_0                                                                                    0x0C8C
#define PC_8D_FEC_SRAM_MARGIN_CTRL_1                                                                                    0x0C8D
#define PC_8E_DUMMY                                                                                                     0x0C8E
#define PC_8F_FEC_ACCUM_ERR_CTRL_0                                                                                      0x0C8F
#define PC_90_FEC_ACCUM_ERR_CTRL_1                                                                                      0x0C90
#define PC_91_FEC_ACCUM_ERR_CTRL_2                                                                                      0x0C91
#define PC_92_FEC_ACCUM_ERR_CTRL_3                                                                                      0x0C92
#define PC_93_FEC_ACCUM_ERR_CTRL_4                                                                                      0x0C93
#define PC_94_FEC_ACCUM_ERR_CTRL_5                                                                                      0x0C94
#define PC_95_FEC_ACCUM_ERR_CTRL_6                                                                                      0x0C95
#define PC_96_FEC_ACCUM_ERR_CTRL_7                                                                                      0x0C96


//--------------------------------------------------
// DP 2.0 Rx0 Digital PHY (Page C)
//--------------------------------------------------
#define PC_A1_PHY_DIG_RESET_CTRL_DP20                                                                                   0x0CA1
#define PC_A2_PHY_DIG_RESET_CTRL2_DP20                                                                                  0x0CA2
#define PC_A3_LANE_MUX_DP20                                                                                             0x0CA3
#define PC_A4_LANE_NUM_DP20_1                                                                                           0x0CA4
#define PC_A5_LANE_NUM_DP20_2                                                                                           0x0CA5
#define PC_A6_DECODE_10B8B_ERROR_DP20                                                                                   0x0CA6
#define PC_A7_SCRAMBLE_CTRL_DP20                                                                                        0x0CA7
#define PC_A8_BIST_PATTERN_SEL_DP20                                                                                     0x0CA8
#define PC_A9_BIST_PATTERN_DP_20_1                                                                                      0x0CA9
#define PC_AA_BIST_PATTERN_DP_20_2                                                                                      0x0CAA
#define PC_AB_BIST_PATTERN_DP_20_3                                                                                      0x0CAB
#define PC_AC_BIST_PATTERN_DP_20_4                                                                                      0x0CAC
#define PC_AD_LANE_SWAP_DEBOUNCE_STATE_DP20                                                                             0x0CAD
#define PC_AE_LANE_SWAP_DEBOUNCE_CTRL_DP20                                                                              0x0CAE
#define PC_AF_PHY_CH_FIFO_LEVEL_DP20                                                                                    0x0CAF
#define PC_B0_PHY_CH_FIFO_SYNC_DP20_0                                                                                   0x0CB0
#define PC_B1_PHY_CH_FIFO_SYNC_DP20_1                                                                                   0x0CB1
#define PC_B3_ERROR_COUNT_CTRL_DP20                                                                                     0x0CB3
#define PC_B4_TP1_DETECT_DP20_1                                                                                         0x0CB4
#define PC_B5_TP1_DETECT_DP20_2                                                                                         0x0CB5
#define PC_B6_TP1_DETECT_DP20_3                                                                                         0x0CB6
#define PC_B7_TP2_DETECT_DP20_1                                                                                         0x0CB7
#define PC_B8_TP2_DETECT_DP20_2                                                                                         0x0CB8
#define PC_B9_REG_DUMMY_1                                                                                               0x0CB9
#define PC_BA_REG_DUMMY_2                                                                                               0x0CBA
#define PC_C0_SCRAMBLE_SEED_DP20_1                                                                                      0x0CC0
#define PC_C1_SCRAMBLE_SEED_DP20_2                                                                                      0x0CC1
#define PC_C2_SCRAMBLE_SEED_DP20_3                                                                                      0x0CC2
#define PC_C3_SCRAMBLE_SEED_DP20_4                                                                                      0x0CC3
#define PC_C4_SCRAMBLE_SEED_DP20_5                                                                                      0x0CC4
#define PC_C5_SCRAMBLE_SEED_DP20_6                                                                                      0x0CC5
#define PC_C6_SCRAMBLE_SEED_DP20_7                                                                                      0x0CC6
#define PC_C7_SCRAMBLE_SEED_DP20_8                                                                                      0x0CC7
#define PC_C8_SCRAMBLE_SEED_DP20_9                                                                                      0x0CC8
#define PC_C9_SCRAMBLE_SEED_DP20_10                                                                                     0x0CC9
#define PC_CA_SCRAMBLE_SEED_DP20_11                                                                                     0x0CCA
#define PC_CB_SCRAMBLE_SEED_DP20_12                                                                                     0x0CCB
#define PC_CE_CDI_REMOVAL_DP20_1                                                                                        0x0CCE
#define PC_CF_CDI_REMOVAL_DP20_2                                                                                        0x0CCF
#define PC_D0_FRAME_DETECT_DP20_1                                                                                       0x0CD0
#define PC_D1_FRAME_DETECT_DP20_2                                                                                       0x0CD1
#define PC_D2_FRAME_DETECT_DP20_3                                                                                       0x0CD2
#define PC_D3_CTRL_ERROR_WATCH_DOG                                                                                      0x0CD3
#define PC_D4_DP20_VOTE_CTRL                                                                                            0x0CD4
#define PC_D5_FRAME_DETECT_ALPM_DP20_1                                                                                  0x0CD5
#define PC_D6_LLCP_DETECT_DP20_0                                                                                        0x0CD6
#define PC_D7_FRAME_DETECT_ALPM_DP20_2                                                                                  0x0CD7
#define PC_D8_FRAME_DETECT_ALPM_DP20_3                                                                                  0x0CD8
#define PC_D9_FRAME_DETECT_ALPM_DP20_4                                                                                  0x0CD9
#define PC_DA_FRAME_DETECT_ALPM_DP20_5                                                                                  0x0CDA
#define PC_DB_LLCP_DETECT_DP20_1                                                                                        0x0CDB
#define PC_DC_ALPM_DETECT_DP20                                                                                          0x0CDC
#define PC_DD_FRAME_DETECT_DP20_6                                                                                       0x0CDD
#define PC_F0_DP_SIG_DET_DP20_0                                                                                         0x0CF0
#define PC_F1_DP_SIG_DET_DP20_1                                                                                         0x0CF1
#define PC_F2_DP_SIG_DET_DP20_2                                                                                         0x0CF2
#define PC_F3_DP_SIG_DET_DP20_3                                                                                         0x0CF3
#define PC_F4_DP_SIG_DET_DP20_4                                                                                         0x0CF4
#define PC_F5_FRAME_DETECT_DP20_4                                                                                       0x0CF5
#define PC_F6_FRAME_DETECT_DP20_5                                                                                       0x0CF6
#define PC_F7_DESKEW_PHY                                                                                                0x0CF7
#define PC_F8_DESKEW_PHY1                                                                                               0x0CF8
#define PC_F9_SS_SHIFT_0                                                                                                0x0CF9
#define PC_FA_LANE_COUNT_CONV_0                                                                                         0x0CFA
#define PC_FB_DPRX20_TEST_PIN                                                                                           0x0CFB
#define PC_FC_DPRX20_CHFIFO_CTL                                                                                         0x0CFC
#define PC_FD_DESKEW_PHY2                                                                                               0x0CFD


//--------------------------------------------------
// Pin Share Register (Page 10)
//--------------------------------------------------
#define P10_00_PIN_SHARE_CTRL00__ON1                                                                                    0x1000
#define P10_01_PIN_SHARE_CTRL01__ON1                                                                                    0x1001
#define P10_02_PIN_SHARE_CTRL02__ON1                                                                                    0x1002
#define P10_03_PIN_SHARE_CTRL03__ON1                                                                                    0x1003
#define P10_04_PIN_SHARE_CTRL04__ON2                                                                                    0x1004
#define P10_05_PIN_SHARE_CTRL05__ON2                                                                                    0x1005
#define P10_06_PIN_SHARE_CTRL06__ON2                                                                                    0x1006
#define P10_07_PIN_SHARE_CTRL07__ON2                                                                                    0x1007
#define P10_08_PIN_SHARE_CTRL08__ON2                                                                                    0x1008
#define P10_09_PIN_SHARE_CTRL09__ON2                                                                                    0x1009
#define P10_0A_PIN_SHARE_CTRL0A__ON2                                                                                    0x100A
#define P10_0B_PIN_SHARE_CTRL0B__ON2                                                                                    0x100B
#define P10_0C_PIN_SHARE_CTRL0C__ON3                                                                                    0x100C
#define P10_0D_PIN_SHARE_CTRL0D__ON3                                                                                    0x100D
#define P10_0E_PIN_SHARE_CTRL0E__ON3                                                                                    0x100E
#define P10_0F_PIN_SHARE_CTRL0F__ON3                                                                                    0x100F
#define P10_10_PIN_SHARE_CTRL10__ON3                                                                                    0x1010
#define P10_11_PIN_SHARE_CTRL11__ON3                                                                                    0x1011
#define P10_12_PIN_SHARE_CTRL12__ON3                                                                                    0x1012
#define P10_13_PIN_SHARE_CTRL13__ON3                                                                                    0x1013
#define P10_14_PIN_SHARE_CTRL14__ON3                                                                                    0x1014
#define P10_15_PIN_SHARE_CTRL15__ON3                                                                                    0x1015
#define P10_16_PIN_SHARE_CTRL16__ON3                                                                                    0x1016
#define P10_17_PIN_SHARE_CTRL17__ON3                                                                                    0x1017
#define P10_18_PIN_SHARE_CTRL18__ON3                                                                                    0x1018
#define P10_19_PIN_SHARE_CTRL19__ON3                                                                                    0x1019
#define P10_1A_PIN_SHARE_CTRL1A__ON3                                                                                    0x101A
#define P10_1B_PIN_SHARE_CTRL1B__OFF2                                                                                   0x101B
#define P10_1C_PIN_SHARE_CTRL1C__OFF2                                                                                   0x101C
#define P10_1D_PIN_SHARE_CTRL1D__OFF2                                                                                   0x101D
#define P10_1E_PIN_SHARE_CTRL1E__OFF2                                                                                   0x101E
#define P10_1F_PIN_SHARE_CTRL1F__OFF2                                                                                   0x101F
#define P10_20_PIN_SHARE_CTRL20__OFF2                                                                                   0x1020
#define P10_21_PIN_SHARE_CTRL21__OFF2                                                                                   0x1021
#define P10_22_PIN_SHARE_CTRL22__OFF2                                                                                   0x1022
#define P10_23_PIN_SHARE_CTRL23__OFF2                                                                                   0x1023
#define P10_24_PIN_SHARE_CTRL24__OFF2                                                                                   0x1024
#define P10_25_PIN_SHARE_CTRL25__OFF2                                                                                   0x1025
#define P10_26_PIN_SHARE_CTRL26__OFF2                                                                                   0x1026
#define P10_27_PIN_SHARE_CTRL27__OFF2                                                                                   0x1027
#define P10_28_PIN_SHARE_CTRL28__OFF2                                                                                   0x1028
#define P10_29_PIN_SHARE_CTRL29__OFF2                                                                                   0x1029
#define P10_2A_PIN_SHARE_CTRL2A__OFF2                                                                                   0x102A
#define P10_2B_PIN_SHARE_CTRL2B__OFF2                                                                                   0x102B
#define P10_2C_PIN_SHARE_CTRL2C__OFF2                                                                                   0x102C
#define P10_2D_PIN_SHARE_CTRL2D__OFF2                                                                                   0x102D
#define P10_2E_PIN_SHARE_CTRL2E__OFF2                                                                                   0x102E
#define P10_2F_PIN_SHARE_CTRL2F__OFF2                                                                                   0x102F
#define P10_30_PIN_SHARE_CTRL30__OFF2                                                                                   0x1030
#define P10_31_PIN_SHARE_CTRL31__OFF2                                                                                   0x1031
#define P10_32_PIN_SHARE_CTRL32__OFF2                                                                                   0x1032
#define P10_33_PIN_SHARE_CTRL33__OFF2                                                                                   0x1033
#define P10_34_PIN_SHARE_CTRL34__OFF2                                                                                   0x1034
#define P10_35_PIN_SHARE_CTRL35__OFF1                                                                                   0x1035
#define P10_36_PIN_SHARE_CTRL36__OFF1                                                                                   0x1036
#define P10_37_PIN_SHARE_CTRL37__OFF1                                                                                   0x1037
#define P10_38_PIN_SHARE_CTRL38__OFF1                                                                                   0x1038
#define P10_39_PIN_SHARE_CTRL39__OFF1                                                                                   0x1039
#define P10_3A_PIN_SHARE_CTRL3A__OFF1                                                                                   0x103A
#define P10_3B_PIN_SHARE_CTRL3B__OFF1                                                                                   0x103B
#define P10_3C_PIN_SHARE_CTRL3C__OFF1                                                                                   0x103C
#define P10_3D_PIN_SHARE_CTRL3D__OFF1                                                                                   0x103D
#define P10_3E_PIN_SHARE_CTRL3E__OFF1                                                                                   0x103E
#define P10_3F_PIN_SHARE_CTRL3F__OFF1                                                                                   0x103F
#define P10_40_PIN_SHARE_CTRL40__OFF1                                                                                   0x1040
#define P10_41_PIN_SHARE_CTRL41__OFF1                                                                                   0x1041
#define P10_42_PIN_SHARE_CTRL42__OFF1                                                                                   0x1042
#define P10_43_PIN_SHARE_CTRL43__OFF1                                                                                   0x1043
#define P10_44_PIN_SHARE_CTRL44__OFF1                                                                                   0x1044
#define P10_45_PIN_SHARE_CTRL45__OFF1                                                                                   0x1045
#define P10_46_PIN_SHARE_CTRL46__OFF1                                                                                   0x1046
#define P10_47_PIN_SHARE_CTRL47__OFF1                                                                                   0x1047
#define P10_48_PIN_SHARE_CTRL48__OFF1                                                                                   0x1048
#define P10_49_PIN_SHARE_CTRL49__OFF1                                                                                   0x1049
#define P10_4A_PIN_SHARE_CTRL4A__OFF1                                                                                   0x104A
#define P10_4B_PIN_SHARE_CTRL4B__OFF1                                                                                   0x104B
#define P10_4C_PIN_SHARE_CTRL4C__OFF1                                                                                   0x104C
#define P10_4D_PIN_SHARE_CTRL4D__OFF1                                                                                   0x104D
#define P10_4E_PIN_SHARE_CTRL4E__OFF1                                                                                   0x104E
#define P10_4F_PIN_SHARE_CTRL4F__OFF1                                                                                   0x104F
#define P10_50_PIN_SHARE_CTRL50__OFF1                                                                                   0x1050
#define P10_51_PIN_SHARE_CTRL51__OFF1                                                                                   0x1051
#define P10_52_PIN_SHARE_CTRL52__OFF1                                                                                   0x1052
#define P10_53_PIN_SHARE_CTRL53__OFF1                                                                                   0x1053
#define P10_54_PIN_SHARE_CTRL54__OFF1                                                                                   0x1054
#define P10_55_PIN_SHARE_CTRL55__OFF1                                                                                   0x1055
#define P10_56_PIN_SHARE_CTRL56__OFF1                                                                                   0x1056
#define P10_57_PIN_SHARE_CTRL57__OFF1                                                                                   0x1057
#define P10_58_PIN_SHARE_CTRL58__OFF1                                                                                   0x1058
#define P10_59_PIN_SHARE_CTRL59__OFF1                                                                                   0x1059
#define P10_5A_PIN_SHARE_CTRL5A__OFF1                                                                                   0x105A
#define P10_5B_PIN_SHARE_CTRL5B__OFF1                                                                                   0x105B
#define P10_5C_PIN_SHARE_CTRL5C__OFF1                                                                                   0x105C
#define P10_5D_PIN_SHARE_CTRL5D__OFF1                                                                                   0x105D
#define P10_5E_PIN_SHARE_CTRL5E__OFF1                                                                                   0x105E
#define P10_5F_PIN_SHARE_CTRL5F__OFF1                                                                                   0x105F
#define P10_60_PIN_SHARE_CTRL60__OFF1                                                                                   0x1060
#define P10_61_PIN_SHARE_CTRL61__ON1                                                                                    0x1061
#define P10_62_PIN_SHARE_CTRL62__ON1                                                                                    0x1062
#define P10_63_PIN_SHARE_CTRL63__ON1                                                                                    0x1063
#define P10_64_PIN_SHARE_CTRL64__ON1                                                                                    0x1064
#define P10_65_PIN_SHARE_CTRL65__ON1                                                                                    0x1065
#define P10_66_PIN_SHARE_CTRL66__ON1                                                                                    0x1066
#define P10_67_PIN_SHARE_CTRL67__ON1                                                                                    0x1067
#define P10_68_PIN_SHARE_CTRL68__ON1                                                                                    0x1068
#define P10_69_PIN_SHARE_CTRL69__ON1                                                                                    0x1069
#define P10_6A_PIN_SHARE_CTRL6A__ON1                                                                                    0x106A
#define P10_6B_PIN_SHARE_CTRL6B__ON1                                                                                    0x106B
#define P10_6C_PIN_SHARE_CTRL6C__ON1                                                                                    0x106C
#define P10_6D_PIN_SHARE_CTRL6D__ON1                                                                                    0x106D
#define P10_6E_PIN_SHARE_CTRL6E__ON1                                                                                    0x106E
#define P10_6F_PIN_SHARE_CTRL6F__ON1                                                                                    0x106F
#define P10_70_PIN_SHARE_CTRL70__ON1                                                                                    0x1070
#define P10_71_PIN_SHARE_CTRL71__ON1                                                                                    0x1071
#define P10_72_PIN_SHARE_CTRL72__ON1                                                                                    0x1072
#define P10_73_PIN_SHARE_CTRL73__ON1                                                                                    0x1073
#define P10_74_PIN_SHARE_CTRL74__ON1                                                                                    0x1074
#define P10_75_PIN_SHARE_CTRL75__ON1                                                                                    0x1075
#define P10_76_PIN_SHARE_CTRL76__ON1                                                                                    0x1076
#define P10_77_PIN_SHARE_CTRL77__ON1                                                                                    0x1077
#define P10_78_PIN_SHARE_CTRL78__ON1                                                                                    0x1078
#define P10_79_PIN_SHARE_CTRL79__ON1                                                                                    0x1079
#define P10_7A_PIN_SHARE_CTRL7A__ON1                                                                                    0x107A
#define P10_7B_PIN_SHARE_CTRL7B__ON1                                                                                    0x107B
#define P10_7C_PIN_SHARE_CTRL7C__ON1                                                                                    0x107C
#define P10_7D_PIN_SHARE_CTRL7D__ON1                                                                                    0x107D
#define P10_7E_PIN_SHARE_CTRL7E__ON1                                                                                    0x107E
#define P10_7F_PIN_SHARE_CTRL7F__ON1                                                                                    0x107F
#define P10_80_PIN_SHARE_CTRL80__ON1                                                                                    0x1080
#define P10_81_PIN_SHARE_CTRL81__ON2                                                                                    0x1081
#define P10_82_PIN_SHARE_CTRL82__ON2                                                                                    0x1082
#define P10_83_PIN_SHARE_CTRL83__ON1                                                                                    0x1083
#define P10_84_PIN_SHARE_CTRL84__ON1                                                                                    0x1084
#define P10_85_PIN_SHARE_CTRL85__ON1                                                                                    0x1085
#define P10_86_PIN_SHARE_CTRL86__ON1                                                                                    0x1086
#define P10_87_PIN_SHARE_CTRL87__ON1                                                                                    0x1087
#define P10_88_PIN_SHARE_CTRL88__ON1                                                                                    0x1088
#define P10_89_PIN_SHARE_CTRL89__ON1                                                                                    0x1089
#define P10_8A_PIN_SHARE_CTRL8A__ON1                                                                                    0x108A
#define P10_8B_PIN_SHARE_CTRL8B__ON1                                                                                    0x108B
#define P10_8C_PIN_SHARE_CTRL8C__ON1                                                                                    0x108C
#define P10_8D_PIN_SHARE_CTRL8D__ON1                                                                                    0x108D
#define P10_8E_PIN_SHARE_CTRL8E__ON1                                                                                    0x108E
#define P10_8F_1M_TRIM_CTRL8F__ON1                                                                                      0x108F
#define P10_90_1M_TRIM_CTRL90__ON1                                                                                      0x1090
#define P10_91_PIN_SHARE_CTRL91__ON1                                                                                    0x1091
#define P10_92_PIN_SHARE_CTRL92__ON2                                                                                    0x1092
#define P10_93_PIN_SHARE_CTRL92__ON3                                                                                    0x1093
#define P10_94_PIN_SHARE_CTRL93__OFF1                                                                                   0x1094
#define P10_95_PIN_SHARE_CTRL94__OFF2                                                                                   0x1095
#define P10_A0_PIN_SLEW_RATE_CTRL00__ON3                                                                                0x10A0
#define P10_A1_PIN_SLEW_RATE_CTRL01__ON1                                                                                0x10A1
#define P10_A2_PIN_SLEW_RATE_CTRL02__ON2                                                                                0x10A2
#define P10_B0_PIN_SCHMITT_CTRL00__ON1                                                                                  0x10B0
#define P10_B1_PIN_SCHMITT_CTRL01__ON2                                                                                  0x10B1
#define P10_B2_PIN_SCHMITT_CTRL02__ON3                                                                                  0x10B2
#define P10_B3_PIN_SCHMITT_CTRL03__OFF2                                                                                 0x10B3
#define P10_B4_PIN_SCHMITT_CTRL04__OFF2                                                                                 0x10B4
#define P10_B5_PIN_SCHMITT_CTRL05__ON1                                                                                  0x10B5
#define P10_B6_PIN_SCHMITT_CTRL06__ON1                                                                                  0x10B6
#define P10_B7_PIN_SCHMITT_CTRL07__ON1                                                                                  0x10B7
#define P10_B8_PIN_SCHMITT_CTRL08__ON1                                                                                  0x10B8
#define P10_B9_PIN_SCHMITT_CTRL09__ON1                                                                                  0x10B9
#define P10_BA_PIN_SCHMITT_CTRL0A__ON2                                                                                  0x10BA
#define P10_C0_PIN_PULLUP_CTRL00__ON1                                                                                   0x10C0
#define P10_C1_PIN_PULLUP_CTRL01__ON2                                                                                   0x10C1
#define P10_C2_PIN_PULLUP_CTRL02__ON2                                                                                   0x10C2
#define P10_C3_PIN_PULLUP_CTRL03__ON3                                                                                   0x10C3
#define P10_C4_PIN_PULLUP_CTRL04__ON3                                                                                   0x10C4
#define P10_C5_PIN_PULLUP_CTRL05__ON3                                                                                   0x10C5
#define P10_C6_PIN_PULLUP_CTRL06__ON3                                                                                   0x10C6
#define P10_C7_PIN_PULLUP_CTRL07__OFF2                                                                                  0x10C7
#define P10_C8_PIN_PULLUP_CTRL08__OFF2                                                                                  0x10C8
#define P10_C9_PIN_PULLUP_CTRL09__OFF2                                                                                  0x10C9
#define P10_CA_PIN_PULLUP_CTRL0A__OFF2                                                                                  0x10CA
#define P10_CB_PIN_PULLUP_CTRL0B__OFF2                                                                                  0x10CB
#define P10_CC_PIN_PULLUP_CTRL0C__ON1                                                                                   0x10CC
#define P10_CD_PIN_PULLUP_CTRL0D__ON1                                                                                   0x10CD
#define P10_CE_PIN_PULLUP_CTRL0E__ON1                                                                                   0x10CE
#define P10_CF_PIN_PULLUP_CTRL0F__ON1                                                                                   0x10CF
#define P10_D0_PIN_PULLUP_CTRL10__ON1                                                                                   0x10D0
#define P10_D1_PIN_PULLUP_CTRL11__ON1                                                                                   0x10D1
#define P10_D2_PIN_PULLUP_CTRL12__ON1                                                                                   0x10D2
#define P10_D3_PIN_PULLUP_CTRL13__ON1                                                                                   0x10D3
#define P10_D4_PIN_PULLUP_CTRL14__ON1                                                                                   0x10D4
#define P10_D5_PIN_PULLUP_CTRL15__ON1                                                                                   0x10D5
#define P10_D6_PIN_PULLUP_CTRL16__ON1                                                                                   0x10D6
#define P10_D7_PIN_PULLUP_CTRL17__ON1                                                                                   0x10D7
#define P10_D8_PIN_PULLUP_CTRL18__ON2                                                                                   0x10D8
#define P10_E8_PIN_DRIVING_CTRL00__ON3                                                                                  0x10E8
#define P10_E9_PIN_DRIVING_CTRL01__OFF2                                                                                 0x10E9
#define P10_EA_PIN_DRIVING_CTRL02__ON1                                                                                  0x10EA
#define P10_EB_PIN_DRIVING_CTRL03__ON1                                                                                  0x10EB
#define P10_EC_PIN_DRIVING_CTRL04__ON2                                                                                  0x10EC
#define P10_ED_PIN_DRIVING_CTRL05__ON3                                                                                  0x10ED
#define P10_EE_PIN_DRIVING_CTRL06__ON3                                                                                  0x10EE
#define P10_EF_PIN_DRIVING_CTRL07__OFF2                                                                                 0x10EF
#define P10_F0_PIN_DRIVING_CTRL08__OFF2                                                                                 0x10F0
#define P10_F1_PIN_DRIVING_CTRL09__OFF2                                                                                 0x10F1
#define P10_F2_PIN_DRIVING_CTRL0A__ON1                                                                                  0x10F2
#define P10_F3_PIN_DRIVING_CTRL0B__ON1                                                                                  0x10F3
#define P10_F4_PIN_DRIVING_CTRL0C__ON1                                                                                  0x10F4
#define P10_F5_PIN_DRIVING_CTRL0D__ON1                                                                                  0x10F5
#define P10_F6_PIN_DRIVING_CTRL0E__ON2                                                                                  0x10F6


//--------------------------------------------------
// R1 Light Super Resolution (LSR) (Page 11)
//--------------------------------------------------
#define P11_00_LSR_V_SOB_SLP_LSB_R1_A1                                                                                  0x1100
#define P11_01_LSR_V_SOB_TXT_COR_G_HP_UB_LSB_R1_A1                                                                      0x1101
#define P11_02_LSR_V_HP_UP_COR_THD_LSB_R1_A1                                                                            0x1102
#define P11_03_LSR_V_COR_THD_HP_LB_LSB_R1_A1                                                                            0x1103
#define P11_04_LSR_V_HP_LB_SOB_TXT_LB_G_LSB_R1_A1                                                                       0x1104
#define P11_05_LSR_V_SOB_TXT_COR_TXT_G_N_R1_A1                                                                          0x1105
#define P11_06_LSR_TL_THD_MSB_R1_A1                                                                                     0x1106
#define P11_07_LSR_TL_THD_LSB_R1_A1                                                                                     0x1107
#define P11_08_LSR_TL_OFFSET_R1_A1                                                                                      0x1108
#define P11_09_LSR_BG_THD_MSB_R1_A1                                                                                     0x1109
#define P11_0A_LSR_BG_THD_LSB_R1_A1                                                                                     0x110A
#define P11_0B_LSR_BG_OFFSET_R1_A1                                                                                      0x110B
#define P11_0C_LSR_SUMDIFF_RSFT_R1_A1                                                                                   0x110C
#define P11_0D_LSR_SUMDIFF_THD_R1_A1                                                                                    0x110D
#define P11_0E_LSR_SUMDIFF_OFFSET_R1_A1                                                                                 0x110E
#define P11_0F_LSR_TL_GAIN_R1_A1                                                                                        0x110F
#define P11_10_LSR_TEST_OUT_R1_A1                                                                                       0x1110
#define P11_11_LSR_CTRL_R1_A1                                                                                           0x1111
#define P11_12_LSR_H_HP_FILTER_C0_R1_A1                                                                                 0x1112
#define P11_13_LSR_H_HP_FILTER_C1C2_R1_A1                                                                               0x1113
#define P11_14_LSR_H_SOB_5TAP_R1_A1                                                                                     0x1114
#define P11_15_LSR_H_SOB_THD2_MSB_R1_A1                                                                                 0x1115
#define P11_16_LSR_H_SOB_THD2_LSB_R1_A1                                                                                 0x1116
#define P11_17_LSR_H_SOB_THD1_MSB_R1_A1                                                                                 0x1117
#define P11_18_LSR_H_SOB_THD1_LSB_R1_A1                                                                                 0x1118
#define P11_19_LSR_H_SOB_THD0_R1_A1                                                                                     0x1119
#define P11_1A_LSR_H_SOB_BASE_R1_A1                                                                                     0x111A
#define P11_1B_LSR_H_SOB_SLP_R_R1_A1                                                                                    0x111B
#define P11_1C_LSR_H_SOB_SLP_F_R1_A1                                                                                    0x111C
#define P11_1D_LSR_H_SOB_TXT_COR_G_P_MSB_R1_A1                                                                          0x111D
#define P11_1E_LSR_H_SOB_TXT_COR_G_P_LSB_R1_A1                                                                          0x111E
#define P11_1F_LSR_H_HP_UB_P_R1_A1                                                                                      0x111F
#define P11_20_LSR_H_HP_UB_N_R1_A1                                                                                      0x1120
#define P11_21_LSR_H_COR_THD_P_R1_A1                                                                                    0x1121
#define P11_22_LSR_H_COR_THD_N_R1_A1                                                                                    0x1122
#define P11_23_LSR_H_HP_LB_P_R1_A1                                                                                      0x1123
#define P11_24_LSR_H_HP_LB_N_R1_A1                                                                                      0x1124
#define P11_25_LSR_H_SOB_TXT_LB_G_P_MSB_R1_A1                                                                           0x1125
#define P11_26_LSR_H_SOB_TXT_LB_G_P_LSB_R1_A1                                                                           0x1126
#define P11_27_LSR_H_SOB_TXT_COR_G_N_MSB_R1_A1                                                                          0x1127
#define P11_28_LSR_H_SOB_TXT_COR_G_N_LSB_R1_A1                                                                          0x1128
#define P11_29_LSR_H_SOB_TXT_LB_G_N_MSB_R1_A1                                                                           0x1129
#define P11_2A_LSR_H_SOB_TXT_LB_G_N_LSB_R1_A1                                                                           0x112A
#define P11_2B_LSR_V_SOB_THD2_MSB_R1_A1                                                                                 0x112B
#define P11_2C_LSR_V_SOB_THD2_LSB_R1_A1                                                                                 0x112C
#define P11_2D_LSR_V_SOB_THD1_MSB_R1_A1                                                                                 0x112D
#define P11_2E_LSR_V_SOB_THD1_LSB_R1_A1                                                                                 0x112E
#define P11_2F_SR_V_SOB_THD0_R1_A1                                                                                      0x112F
#define P11_30_LSR_V_SOB_BASE_R1_A1                                                                                     0x1130
#define P11_31_LSR_V_SOB_SLP_R_R1_A1                                                                                    0x1131
#define P11_32_LSR_V_SOB_SLP_F_R1_A1                                                                                    0x1132
#define P11_33_LSR_V_SOB_TXT_COR_G_P_MSB_R1_A1                                                                          0x1133
#define P11_34_LSR_V_SOB_TXT_COR_G_P_LSB_R1_A1                                                                          0x1134
#define P11_35_LSR_V_HP_UB_P_R1_A1                                                                                      0x1135
#define P11_36_LSR_V_HP_UB_N_R1_A1                                                                                      0x1136
#define P11_37_LSR_V_COR_THD_P_R1_A1                                                                                    0x1137
#define P11_38_LSR_V_COR_THD_N_R1_A1                                                                                    0x1138
#define P11_39_LSR_V_HP_LB_P_R1_A1                                                                                      0x1139
#define P11_3A_LSR_V_HP_LB_N_R1_A1                                                                                      0x113A
#define P11_3B_LSR_V_SOB_TXT_LB_G_P_MSB_R1_A1                                                                           0x113B
#define P11_3C_LSR_V_SOB_TXT_LB_G_P_LSB_R1_A1                                                                           0x113C
#define P11_3D_LSR_V_SOB_TXT_COR_G_N_MSB_R1_A1                                                                          0x113D
#define P11_3E_LSR_V_SOB_TXT_COR_G_N_LSB_R1_A1                                                                          0x113E
#define P11_3F_LSR_V_SOB_TXT_LB_G_N_MSB_R1_A1                                                                           0x113F
#define P11_40_LSR_V_SOB_TXT_LB_G_N_LSB_R1_A1                                                                           0x1140
#define P11_41_LSR_H_SOB_THD12_LSB_R1_A1                                                                                0x1141
#define P11_42_LSR_H_SOB_THD0_BASE_LSB_R1_A1                                                                            0x1142
#define P11_43_LSR_H_SOB_SLP_LSB_R1_A1                                                                                  0x1143
#define P11_44_LSR_H_SOB_TXT_COR_G_HP_UB_LSB_R1_A1                                                                      0x1144
#define P11_45_LSR_H_HP_UB_COR_THD_LSB_R1_A1                                                                            0x1145
#define P11_46_LSR_H_COR_THD_HP_LB_LSB_R1_A1                                                                            0x1146
#define P11_47_LSR_H_HP_LB_SOB_TXT_LB_G_LSB_R1_A1                                                                       0x1147
#define P11_48_LSR_H_SOB_TXT_COR_TXT_G_N_R1_A1                                                                          0x1148
#define P11_49_LSR_V_SOB_THD12_LSB_R1_A1                                                                                0x1149
#define P11_4A_LSR_V_SOB_THD0_BASE_LSB_R1_A1                                                                            0x114A
#define P11_50_LSR_V_SOB_SLP_LSB_R1_A2                                                                                  0x1150
#define P11_51_LSR_V_SOB_TXT_COR_G_HP_UB_LSB_R1_A2                                                                      0x1151
#define P11_52_LSR_V_HP_UP_COR_THD_LSB_R1_A2                                                                            0x1152
#define P11_53_LSR_V_COR_THD_HP_LB_LSB_R1_A2                                                                            0x1153
#define P11_54_LSR_V_HP_LB_SOB_TXT_LB_G_LSB_R1_A2                                                                       0x1154
#define P11_55_LSR_V_SOB_TXT_COR_TXT_G_N_R1_A2                                                                          0x1155
#define P11_56_LSR_TL_THD_MSB_R1_A2                                                                                     0x1156
#define P11_57_LSR_TL_THD_LSB_R1_A2                                                                                     0x1157
#define P11_58_LSR_TL_OFFSET_R1_A2                                                                                      0x1158
#define P11_59_LSR_BG_THD_MSB_R1_A2                                                                                     0x1159
#define P11_5A_LSR_BG_THD_LSB_R1_A2                                                                                     0x115A
#define P11_5B_LSR_BG_OFFSET_R1_A2                                                                                      0x115B
#define P11_5C_LSR_SUMDIFF_RSFT_R1_A2                                                                                   0x115C
#define P11_5D_LSR_SUMDIFF_THD_R1_A2                                                                                    0x115D
#define P11_5E_LSR_SUMDIFF_OFFSET_R1_A2                                                                                 0x115E
#define P11_5F_LSR_TL_GAIN_R1_A2                                                                                        0x115F
#define P11_60_LSR_TEST_OUT_R1_A2                                                                                       0x1160
#define P11_61_LSR_CTRL_R1_A2                                                                                           0x1161
#define P11_62_LSR_H_HP_FILTER_C0_R1_A2                                                                                 0x1162
#define P11_63_LSR_H_HP_FILTER_C1C2_R1_A2                                                                               0x1163
#define P11_64_LSR_H_SOB_5TAP_R1_A2                                                                                     0x1164
#define P11_65_LSR_H_SOB_THD2_MSB_R1_A2                                                                                 0x1165
#define P11_66_LSR_H_SOB_THD2_LSB_R1_A2                                                                                 0x1166
#define P11_67_LSR_H_SOB_THD1_MSB_R1_A2                                                                                 0x1167
#define P11_68_LSR_H_SOB_THD1_LSB_R1_A2                                                                                 0x1168
#define P11_69_LSR_H_SOB_THD0_R1_A2                                                                                     0x1169
#define P11_6A_LSR_H_SOB_BASE_R1_A2                                                                                     0x116A
#define P11_6B_LSR_H_SOB_SLP_R_R1_A2                                                                                    0x116B
#define P11_6C_LSR_H_SOB_SLP_F_R1_A2                                                                                    0x116C
#define P11_6D_LSR_H_SOB_TXT_COR_G_P_MSB_R1_A2                                                                          0x116D
#define P11_6E_LSR_H_SOB_TXT_COR_G_P_LSB_R1_A2                                                                          0x116E
#define P11_6F_LSR_H_HP_UB_P_R1_A2                                                                                      0x116F
#define P11_70_LSR_H_HP_UB_N_R1_A2                                                                                      0x1170
#define P11_71_LSR_H_COR_THD_P_R1_A2                                                                                    0x1171
#define P11_72_LSR_H_COR_THD_N_R1_A2                                                                                    0x1172
#define P11_73_LSR_H_HP_LB_P_R1_A2                                                                                      0x1173
#define P11_74_LSR_H_HP_LB_N_R1_A2                                                                                      0x1174
#define P11_75_LSR_H_SOB_TXT_LB_G_P_MSB_R1_A2                                                                           0x1175
#define P11_76_LSR_H_SOB_TXT_LB_G_P_LSB_R1_A2                                                                           0x1176
#define P11_77_LSR_H_SOB_TXT_COR_G_N_MSB_R1_A2                                                                          0x1177
#define P11_78_LSR_H_SOB_TXT_COR_G_N_LSB_R1_A2                                                                          0x1178
#define P11_79_LSR_H_SOB_TXT_LB_G_N_MSB_R1_A2                                                                           0x1179
#define P11_7A_LSR_H_SOB_TXT_LB_G_N_LSB_R1_A2                                                                           0x117A
#define P11_7B_LSR_V_SOB_THD2_MSB_R1_A2                                                                                 0x117B
#define P11_7C_LSR_V_SOB_THD2_LSB_R1_A2                                                                                 0x117C
#define P11_7D_LSR_V_SOB_THD1_MSB_R1_A2                                                                                 0x117D
#define P11_7E_LSR_V_SOB_THD1_LSB_R1_A2                                                                                 0x117E
#define P11_7F_SR_V_SOB_THD0_R1_A2                                                                                      0x117F
#define P11_80_LSR_V_SOB_BASE_R1_A2                                                                                     0x1180
#define P11_81_LSR_V_SOB_SLP_R_R1_A2                                                                                    0x1181
#define P11_82_LSR_V_SOB_SLP_F_R1_A2                                                                                    0x1182
#define P11_83_LSR_V_SOB_TXT_COR_G_P_MSB_R1_A2                                                                          0x1183
#define P11_84_LSR_V_SOB_TXT_COR_G_P_LSB_R1_A2                                                                          0x1184
#define P11_85_LSR_V_HP_UB_P_R1_A2                                                                                      0x1185
#define P11_86_LSR_V_HP_UB_N_R1_A2                                                                                      0x1186
#define P11_87_LSR_V_COR_THD_P_R1_A2                                                                                    0x1187
#define P11_88_LSR_V_COR_THD_N_R1_A2                                                                                    0x1188
#define P11_89_LSR_V_HP_LB_P_R1_A2                                                                                      0x1189
#define P11_8A_LSR_V_HP_LB_N_R1_A2                                                                                      0x118A
#define P11_8B_LSR_V_SOB_TXT_LB_G_P_MSB_R1_A2                                                                           0x118B
#define P11_8C_LSR_V_SOB_TXT_LB_G_P_LSB_R1_A2                                                                           0x118C
#define P11_8D_LSR_V_SOB_TXT_COR_G_N_MSB_R1_A2                                                                          0x118D
#define P11_8E_LSR_V_SOB_TXT_COR_G_N_LSB_R1_A2                                                                          0x118E
#define P11_8F_LSR_V_SOB_TXT_LB_G_N_MSB_R1_A2                                                                           0x118F
#define P11_90_LSR_V_SOB_TXT_LB_G_N_LSB_R1_A2                                                                           0x1190
#define P11_91_LSR_H_SOB_THD12_LSB_R1_A2                                                                                0x1191
#define P11_92_LSR_H_SOB_THD0_BASE_LSB_R1_A2                                                                            0x1192
#define P11_93_LSR_H_SOB_SLP_LSB_R1_A2                                                                                  0x1193
#define P11_94_LSR_H_SOB_TXT_COR_G_HP_UB_LSB_R1_A2                                                                      0x1194
#define P11_95_LSR_H_HP_UB_COR_THD_LSB_R1_A2                                                                            0x1195
#define P11_96_LSR_H_COR_THD_HP_LB_LSB_R1_A2                                                                            0x1196
#define P11_97_LSR_H_HP_LB_SOB_TXT_LB_G_LSB_R1_A2                                                                       0x1197
#define P11_98_LSR_H_SOB_TXT_COR_TXT_G_N_R1_A2                                                                          0x1198
#define P11_99_LSR_V_SOB_THD12_LSB_R1_A2                                                                                0x1199
#define P11_9A_LSR_V_SOB_THD0_BASE_LSB_R1_A2                                                                            0x119A


//--------------------------------------------------
// M1 I Domain DLTI (Page 11)
//--------------------------------------------------
#define P11_A1_I_DLTI_CTRL_M1                                                                                           0x11A1
#define P11_A2_I_DLTI_SEARCH_RANGE_M1                                                                                   0x11A2
#define P11_A3_I_DLTI_ADJUST_M1                                                                                         0x11A3
#define P11_A4_I_DLTI_UPPER_THD_HSB_M1                                                                                  0x11A4
#define P11_A5_I_DLTI_UPPER_THD_LSB_M1                                                                                  0x11A5
#define P11_A6_I_DLTI_LOWER_THD_HSB_M1                                                                                  0x11A6
#define P11_A7_I_DLTI_LOWER_THD_LSB_M1                                                                                  0x11A7
#define P11_A8_I_DLTI_FILTER_C0_HSB_M1                                                                                  0x11A8
#define P11_A9_I_DLTI_FILTER_C0_LSB_M1                                                                                  0x11A9
#define P11_AA_I_DLTI_FILTER_C1_HSB_M1                                                                                  0x11AA
#define P11_AB_I_DLTI_FILTER_C1_LSB_M1                                                                                  0x11AB
#define P11_AC_I_DLTI_FILTER_C2_HSB_M1                                                                                  0x11AC
#define P11_AD_I_DLTI_FILTER_C2_LSB_M1                                                                                  0x11AD
#define P11_AE_I_DLTI_FILTER_C3_HSB_M1                                                                                  0x11AE
#define P11_AF_I_DLTI_FILTER_C3_LSB_M1                                                                                  0x11AF
#define P11_B0_I_DLTI_FILTER_C4_HSB_M1                                                                                  0x11B0
#define P11_B1_I_DLTI_FILTER_C4_LSB_M1                                                                                  0x11B1
#define P11_B2_I_DLTI_UPPER_LOWER_THD_M1                                                                                0x11B2
#define P11_D4_I_DLTI_HLW_HOR_START_HSB_M1                                                                              0x11D4
#define P11_D5_I_DLTI_HLW_HOR_START_LSB_M1                                                                              0x11D5
#define P11_D6_I_DLTI_HLW_HOR_END_HSB_M1                                                                                0x11D6
#define P11_D7_I_DLTI_HLW_HOR_END_LSB_M1                                                                                0x11D7
#define P11_D8_I_DLTI_HLW_VER_START_HSB_M1                                                                              0x11D8
#define P11_D9_I_DLTI_HLW_VER_START_LSB_M1                                                                              0x11D9
#define P11_DA_I_DLTI_HLW_VER_END_HSB_M1                                                                                0x11DA
#define P11_DB_I_DLTI_HLW_VER_END_LSB_M1                                                                                0x11DB
#define P11_DC_I_DLTI_HLW_CTRL_M1                                                                                       0x11DC
#define P11_DD_I_DLTI_DUMMY_M1                                                                                          0x11DD


//--------------------------------------------------
// R1 Light Super Resolution HLW (LSR) (Page 11)
//--------------------------------------------------
#define P11_CB_SCALER_LSR_HLW_R1_A1                                                                                     0x11CB
#define P11_CC_LSR_HLW_H_START_HIGH_R1_A1                                                                               0x11CC
#define P11_CD_LSR_HLW_H_START_LOW_R1_A1                                                                                0x11CD
#define P11_CE_LSR_HLW_H_END_HIGH_R1_A1                                                                                 0x11CE
#define P11_CF_LSR_HLW_H_END_LOW_R1_A1                                                                                  0x11CF
#define P11_D0_LSR_HLW_V_START_HIGH_R1_A1                                                                               0x11D0
#define P11_D1_LSR_HLW_V_START_LOW_R1_A1                                                                                0x11D1
#define P11_D2_LSR_HLW_V_END_HIGH_R1_A1                                                                                 0x11D2
#define P11_D3_LSR_HLW_V_END_LOW_R1_A1                                                                                  0x11D3


//--------------------------------------------------
// R1_A1 SHP (Page 12)
//--------------------------------------------------
#define P12_00_SR_SHP_CTRL_0_R1_A1                                                                                      0x1200
#define P12_01_SR_SHP_CTRL_1_R1_A1                                                                                      0x1201
#define P12_02_SR_SHP_BIST_CTRL_0_R1_A1                                                                                 0x1202
#define P12_03_SR_DEBUGMODE_0_R1_A1                                                                                     0x1203
#define P12_04_SR_DEBUGMODE_1_R1_A1                                                                                     0x1204
#define P12_05_SR_EDGE_SOBEL_R1_A1                                                                                      0x1205
#define P12_06_SR_EDGE_SOBEL_UB_R1_A1                                                                                   0x1206
#define P12_07_SR_EDGE_HPF_C0_HSB_R1_A1                                                                                 0x1207
#define P12_08_SR_EDGE_HPF_C0_LSB_R1_A1                                                                                 0x1208
#define P12_09_SR_EDGE_HPF_C1_HSB_R1_A1                                                                                 0x1209
#define P12_0A_SR_EDGE_HPF_C1_LSB_R1_A1                                                                                 0x120A
#define P12_0B_SR_EDGE_HPF_C2_R1_A1                                                                                     0x120B
#define P12_0C_SR_EDGE_HPF_C3_R1_A1                                                                                     0x120C
#define P12_0D_SR_EDGE_HPF_C4_R1_A1                                                                                     0x120D
#define P12_0E_SR_EDGE_HPF_C5_R1_A1                                                                                     0x120E
#define P12_0F_SR_EDGE_HPF_SHIFT_R1_A1                                                                                  0x120F
#define P12_10_SR_EDGE_PEAKING_GAIN_BLR_R1_A1                                                                           0x1210
#define P12_11_SR_EDGE_PEAKING_GAIN_POS_R1_A1                                                                           0x1211
#define P12_12_SR_EDGE_PEAKING_GAIN_NEG_R1_A1                                                                           0x1212
#define P12_13_SR_EDGE_PEAKING_HV_POS_HSB_R1_A1                                                                         0x1213
#define P12_14_SR_EDGE_PEAKING_HV_POS_LSB_R1_A1                                                                         0x1214
#define P12_15_SR_EDGE_PEAKING_HV_NEG_HSB_R1_A1                                                                         0x1215
#define P12_16_SR_EDGE_PEAKING_HV_NEG_LSB_R1_A1                                                                         0x1216
#define P12_17_SR_EDGE_PEAKING_LV_R1_A1                                                                                 0x1217
#define P12_18_SR_HOR_EMF_GAIN_1_R1_A1                                                                                  0x1218
#define P12_19_SR_HOR_EMF_GAIN_2_R1_A1                                                                                  0x1219
#define P12_1A_SR_HOR_EMF_OFFSET_0_HSB_R1_A1                                                                            0x121A
#define P12_1B_SR_HOR_EMF_OFFSET_0_LSB_R1_A1                                                                            0x121B
#define P12_1C_SR_HOR_EMF_OFFSET_1_HSB_R1_A1                                                                            0x121C
#define P12_1D_SR_HOR_EMF_OFFSET_1_LSB_R1_A1                                                                            0x121D
#define P12_1E_SR_HOR_EMF_OFFSET_2_HSB_R1_A1                                                                            0x121E
#define P12_1F_SR_HOR_EMF_OFFSET_2_LSB_R1_A1                                                                            0x121F
#define P12_20_SR_HOR_EMF_RANGE_R1_A1                                                                                   0x1220
#define P12_21_SR_HOR_EMF_EXT_R1_A1                                                                                     0x1221
#define P12_22_SR_HOR_EMFMK2_CTRL_0_R1_A1                                                                               0x1222
#define P12_23_SR_HOR_EMFMK2_CTRL_1_R1_A1                                                                               0x1223
#define P12_24_SR_HOR_EMFMK2_CTRL_2_R1_A1                                                                               0x1224
#define P12_25_SR_TEX_DET_R1_A1                                                                                         0x1225
#define P12_26_SR_TEX_DET_UB_R1_A1                                                                                      0x1226
#define P12_27_SR_TEX_HPF_C0_HSB_R1_A1                                                                                  0x1227
#define P12_28_SR_TEX_HPF_C0_LSB_R1_A1                                                                                  0x1228
#define P12_29_SR_TEX_HPF_C1_HSB_R1_A1                                                                                  0x1229
#define P12_2A_SR_TEX_HPF_C1_LSB_R1_A1                                                                                  0x122A
#define P12_2B_SR_TEX_HPF_C2_R1_A1                                                                                      0x122B
#define P12_2C_SR_TEX_HPF_C3_R1_A1                                                                                      0x122C
#define P12_2D_SR_TEX_HPF_C4_R1_A1                                                                                      0x122D
#define P12_2E_SR_TEX_HPF_C5_R1_A1                                                                                      0x122E
#define P12_2F_SR_TEX_HPF_SHIFT_R1_A1                                                                                   0x122F
#define P12_30_SR_HOR_WTSUM_R1_A1                                                                                       0x1230
#define P12_31_SR_TEX_PEAKING_GAIN_BLR_R1_A1                                                                            0x1231
#define P12_32_SR_TEX_PEAKING_GAIN_POS_R1_A1                                                                            0x1232
#define P12_33_SR_TEX_PEAKING_GAIN_NEG_R1_A1                                                                            0x1233
#define P12_34_SR_TEX_PEAKING_HV_POS_HSB_R1_A1                                                                          0x1234
#define P12_35_SR_TEX_PEAKING_HV_POS_LSB_R1_A1                                                                          0x1235
#define P12_36_SR_TEX_PEAKING_HV_NEG_HSB_R1_A1                                                                          0x1236
#define P12_37_SR_TEX_PEAKING_HV_NEG_LSB_R1_A1                                                                          0x1237
#define P12_38_SR_TEX_PEAKING_LV_R1_A1                                                                                  0x1238
#define P12_39_SR_TEX_EDGE_BLEND_R1_A1                                                                                  0x1239
#define P12_3E_SR_VER_WTSUM_R1_A1                                                                                       0x123E
#define P12_3F_SR_VER_PEAKING_GAIN_POS_R1_A1                                                                            0x123F
#define P12_40_SR_VER_PEAKING_GAIN_NEG_R1_A1                                                                            0x1240
#define P12_41_SR_VER_PEAKING_HV_POS_R1_A1                                                                              0x1241
#define P12_42_SR_VER_PEAKING_HV_NEG_R1_A1                                                                              0x1242
#define P12_43_SR_VER_PEAKING_LV_R1_A1                                                                                  0x1243
#define P12_44_SR_VER_EMF_R1_A1                                                                                         0x1244
#define P12_45_SR_VER_EMF_MODE_R1_A1                                                                                    0x1245
#define P12_46_SR_SHP_BIST_CTRL_MARGIN_R1_A1                                                                            0x1246
#define P12_47_SR_SHP_BIST_CTRL_1_R1_A1                                                                                 0x1247
#define P12_A0_SR_CDS_CTRL_0_R1_A1                                                                                      0x12A0
#define P12_A1_SR_CDS_CTRL_1_R1_A1                                                                                      0x12A1
#define P12_A2_SR_CDS_CM1_U_UB0_HSB_R1_A1                                                                               0x12A2
#define P12_A3_SR_CDS_CM1_U_UB0_LSB_R1_A1                                                                               0x12A3
#define P12_A4_SR_CDS_CM1_U_LB0_HSB_R1_A1                                                                               0x12A4
#define P12_A5_SR_CDS_CM1_U_LB0_LSB_R1_A1                                                                               0x12A5
#define P12_A6_SR_CDS_CM1_V_UB0_HSB_R1_A1                                                                               0x12A6
#define P12_A7_SR_CDS_CM1_V_UB0_LSB_R1_A1                                                                               0x12A7
#define P12_A8_SR_CDS_CM1_V_LB0_HSB_R1_A1                                                                               0x12A8
#define P12_A9_SR_CDS_CM1_V_LB0_LSB_R1_A1                                                                               0x12A9
#define P12_AA_SR_CDS_CM5_U_UB0_HSB_R1_A1                                                                               0x12AA
#define P12_AB_SR_CDS_CM5_U_UB0_LSB_R1_A1                                                                               0x12AB
#define P12_AC_SR_CDS_CM5_U_LB0_HSB_R1_A1                                                                               0x12AC
#define P12_AD_SR_CDS_CM5_U_LB0_LSB_R1_A1                                                                               0x12AD
#define P12_AE_SR_CDS_CM5_V_UB0_HSB_R1_A1                                                                               0x12AE
#define P12_AF_SR_CDS_CM5_V_UB0_LSB_R1_A1                                                                               0x12AF
#define P12_B0_SR_CDS_CM5_V_LB0_HSB_R1_A1                                                                               0x12B0
#define P12_B1_SR_CDS_CM5_V_LB0_LSB_R1_A1                                                                               0x12B1
#define P12_B2_SR_CDS_PEAKING_GAIN_BLR_CM1_R1_A1                                                                        0x12B2
#define P12_B3_SR_CDS_PEAKING_GAIN_POS_CM1_R1_A1                                                                        0x12B3
#define P12_B4_SR_CDS_PEAKING_GAIN_NEG_CM1_R1_A1                                                                        0x12B4
#define P12_B5_SR_CDS_PEAKING_HV_POS_CM1_HSB_R1_A1                                                                      0x12B5
#define P12_B6_SR_CDS_PEAKING_HV_POS_CM1_LSB_R1_A1                                                                      0x12B6
#define P12_B7_SR_CDS_PEAKING_HV_NEG_CM1_HSB_R1_A1                                                                      0x12B7
#define P12_B8_SR_CDS_PEAKING_HV_NEG_CM1_LSB_R1_A1                                                                      0x12B8
#define P12_B9_SR_CDS_PEAKING_LV_CM1_R1_A1                                                                              0x12B9
#define P12_BA_SR_CDS_PEAKING_GAIN_BLR_CM5_R1_A1                                                                        0x12BA
#define P12_BB_SR_CDS_PEAKING_GAIN_POS_CM5_R1_A1                                                                        0x12BB
#define P12_BC_SR_CDS_PEAKING_GAIN_NEG_CM5_R1_A1                                                                        0x12BC
#define P12_BD_SR_CDS_PEAKING_HV_POS_CM5_HSB_R1_A1                                                                      0x12BD
#define P12_BE_SR_CDS_PEAKING_HV_POS_CM5_LSB_R1_A1                                                                      0x12BE
#define P12_BF_SR_CDS_PEAKING_HV_NEG_CM5_HSB_R1_A1                                                                      0x12BF
#define P12_C0_SR_CDS_PEAKING_HV_NEG_CM5_LSB_R1_A1                                                                      0x12C0
#define P12_C1_SR_CDS_PEAKING_LV_CM5_R1_A1                                                                              0x12C1
#define P12_C2_SR_CDS_CM1_U_UB1_HSB_R1_A1                                                                               0x12C2
#define P12_C3_SR_CDS_CM1_U_UB1_LSB_R1_A1                                                                               0x12C3
#define P12_C4_SR_CDS_CM1_U_LB1_HSB_R1_A1                                                                               0x12C4
#define P12_C5_SR_CDS_CM1_U_LB1_LSB_R1_A1                                                                               0x12C5
#define P12_C6_SR_CDS_CM1_V_UB1_HSB_R1_A1                                                                               0x12C6
#define P12_C7_SR_CDS_CM1_V_UB1_LSB_R1_A1                                                                               0x12C7
#define P12_C8_SR_CDS_CM1_V_LB1_HSB_R1_A1                                                                               0x12C8
#define P12_C9_SR_CDS_CM1_V_LB1_LSB_R1_A1                                                                               0x12C9
#define P12_CA_SR_CDS_CM5_U_UB1_HSB_R1_A1                                                                               0x12CA
#define P12_CB_SR_CDS_CM5_U_UB1_LSB_R1_A1                                                                               0x12CB
#define P12_CC_SR_CDS_CM5_U_LB1_HSB_R1_A1                                                                               0x12CC
#define P12_CD_SR_CDS_CM5_U_LB1_LSB_R1_A1                                                                               0x12CD
#define P12_CE_SR_CDS_CM5_V_UB1_HSB_R1_A1                                                                               0x12CE
#define P12_CF_SR_CDS_CM5_V_UB1_LSB_R1_A1                                                                               0x12CF
#define P12_D0_SR_CDS_CM5_V_LB1_HSB_R1_A1                                                                               0x12D0
#define P12_D1_SR_CDS_CM5_V_LB1_LSB_R1_A1                                                                               0x12D1
#define P12_D4_SR_SKIPIR_CTRL1_R1_A1                                                                                    0x12D4
#define P12_D5_SR_SKIPIR_CTRL2_R1_A1                                                                                    0x12D5
#define P12_D6_SR_SKIPIR_CTRL3_R1_A1                                                                                    0x12D6
#define P12_D7_SR_SKIPIR_CTRL4_R1_A1                                                                                    0x12D7
#define P12_D8_SR_SKIPIR_CTRL5_R1_A1                                                                                    0x12D8
#define P12_D9_SR_SKIPIR_CTRL6_R1_A1                                                                                    0x12D9
#define P12_DA_SR_SKIPIR_ISLETLV_UB_R1_A1                                                                               0x12DA
#define P12_DB_SR_SKIPIR_ISLETGAIN_UB_R1_A1                                                                             0x12DB
#define P12_DC_SR_SKIPIR_REVLV_UB_R1_A1                                                                                 0x12DC
#define P12_DD_SR_SKIPIR_REVGAIN_UB_R1_A1                                                                               0x12DD
#define P12_DE_SR_SKIPIR_DEBUG_R1_A1                                                                                    0x12DE
#define P12_DF_SR_DNOISE_CTRL1_R1_A1                                                                                    0x12DF
#define P12_E0_SR_DNOISE_CTRL2_R1_A1                                                                                    0x12E0
#define P12_E1_SR_DNOISE_GAIN_UB_R1_A1                                                                                  0x12E1
#define P12_E2_SR_DNOISE_LV_UB_R1_A1                                                                                    0x12E2
#define P12_E3_SR_DNOISE_NOISE_GAIN_TH_R1_A1                                                                            0x12E3
#define P12_E4_SR_DNOISE_NOISE_LV_TH_R1_A1                                                                              0x12E4
#define P12_E5_SR_ECS_CTRL_0_R1_A1                                                                                      0x12E5
#define P12_E6_SR_ECS_CTRL_1_R1_A1                                                                                      0x12E6
#define P12_E7_SR_ECS_NOISE_LEVEL_HSB_R1_A1                                                                             0x12E7
#define P12_E8_SR_ECS_NOISE_LEVEL_LSB_R1_A1                                                                             0x12E8
#define P12_E9_SR_ECS_CTR_TH_HSB_R1_A1                                                                                  0x12E9
#define P12_EA_SR_ECS_CTR_TH_LSB_R1_A1                                                                                  0x12EA
#define P12_EB_SR_ECS_SAWTOOTH_TH_HSB_R1_A1                                                                             0x12EB
#define P12_EC_SR_ECS_SAWTOOTH_TH_LSB_R1_A1                                                                             0x12EC
#define P12_ED_SR_MF_UB_R1_A1                                                                                           0x12ED
#define P12_EE_SR_MF_LB_R1_A1                                                                                           0x12EE
#define P12_EF_SR_MF_WT_R1_A1                                                                                           0x12EF
#define P12_F0_SR_TL_THD_MSB_R1_A1                                                                                      0x12F0
#define P12_F1_SR_TL_THD_LSB_R1_A1                                                                                      0x12F1
#define P12_F2_SR_TL_OFFSET_R1_A1                                                                                       0x12F2
#define P12_F3_SR_BG_THD_MSB_R1_A1                                                                                      0x12F3
#define P12_F4_SR_BG_THD_LSB_R1_A1                                                                                      0x12F4
#define P12_F5_SR_BG_OFFSET_R1_A1                                                                                       0x12F5
#define P12_F6_SR_SUMDIFF_RSFT_R1_A1                                                                                    0x12F6
#define P12_F7_SR_SUMDIFF_THD_R1_A1                                                                                     0x12F7
#define P12_F8_SR_SUMDIFF_OFFSET_R1_A1                                                                                  0x12F8
#define P12_F9_SR_TL_GAIN_R1_A1                                                                                         0x12F9
#define P12_FA_SR_TL_LEN_R1_A1                                                                                          0x12FA
#define P12_FB_SR_DUMMY2_R1_A1                                                                                          0x12FB
#define P12_FC_SR_SETSEL0_R1_A1                                                                                         0x12FC


//--------------------------------------------------
// R1_A2 SHP (Page 13)
//--------------------------------------------------
#define P13_00_SR_SHP_CTRL_0_R1_A2                                                                                      0x1300
#define P13_01_SR_SHP_CTRL_1_R1_A2                                                                                      0x1301
#define P13_02_SR_SHP_BIST_CTRL_0_R1_A2                                                                                 0x1302
#define P13_03_SR_DEBUGMODE_0_R1_A2                                                                                     0x1303
#define P13_04_SR_DEBUGMODE_1_R1_A2                                                                                     0x1304
#define P13_05_SR_EDGE_SOBEL_R1_A2                                                                                      0x1305
#define P13_06_SR_EDGE_SOBEL_UB_R1_A2                                                                                   0x1306
#define P13_07_SR_EDGE_HPF_C0_HSB_R1_A2                                                                                 0x1307
#define P13_08_SR_EDGE_HPF_C0_LSB_R1_A2                                                                                 0x1308
#define P13_09_SR_EDGE_HPF_C1_HSB_R1_A2                                                                                 0x1309
#define P13_0A_SR_EDGE_HPF_C1_LSB_R1_A2                                                                                 0x130A
#define P13_0B_SR_EDGE_HPF_C2_R1_A2                                                                                     0x130B
#define P13_0C_SR_EDGE_HPF_C3_R1_A2                                                                                     0x130C
#define P13_0D_SR_EDGE_HPF_C4_R1_A2                                                                                     0x130D
#define P13_0E_SR_EDGE_HPF_C5_R1_A2                                                                                     0x130E
#define P13_0F_SR_EDGE_HPF_SHIFT_R1_A2                                                                                  0x130F
#define P13_10_SR_EDGE_PEAKING_GAIN_BLR_R1_A2                                                                           0x1310
#define P13_11_SR_EDGE_PEAKING_GAIN_POS_R1_A2                                                                           0x1311
#define P13_12_SR_EDGE_PEAKING_GAIN_NEG_R1_A2                                                                           0x1312
#define P13_13_SR_EDGE_PEAKING_HV_POS_HSB_R1_A2                                                                         0x1313
#define P13_14_SR_EDGE_PEAKING_HV_POS_LSB_R1_A2                                                                         0x1314
#define P13_15_SR_EDGE_PEAKING_HV_NEG_HSB_R1_A2                                                                         0x1315
#define P13_16_SR_EDGE_PEAKING_HV_NEG_LSB_R1_A2                                                                         0x1316
#define P13_17_SR_EDGE_PEAKING_LV_R1_A2                                                                                 0x1317
#define P13_18_SR_HOR_EMF_GAIN_1_R1_A2                                                                                  0x1318
#define P13_19_SR_HOR_EMF_GAIN_2_R1_A2                                                                                  0x1319
#define P13_1A_SR_HOR_EMF_OFFSET_0_HSB_R1_A2                                                                            0x131A
#define P13_1B_SR_HOR_EMF_OFFSET_0_LSB_R1_A2                                                                            0x131B
#define P13_1C_SR_HOR_EMF_OFFSET_1_HSB_R1_A2                                                                            0x131C
#define P13_1D_SR_HOR_EMF_OFFSET_1_LSB_R1_A2                                                                            0x131D
#define P13_1E_SR_HOR_EMF_OFFSET_2_HSB_R1_A2                                                                            0x131E
#define P13_1F_SR_HOR_EMF_OFFSET_2_LSB_R1_A2                                                                            0x131F
#define P13_20_SR_HOR_EMF_RANGE_R1_A2                                                                                   0x1320
#define P13_21_SR_HOR_EMF_EXT_R1_A2                                                                                     0x1321
#define P13_22_SR_HOR_EMFMK2_CTRL_0_R1_A2                                                                               0x1322
#define P13_23_SR_HOR_EMFMK2_CTRL_1_R1_A2                                                                               0x1323
#define P13_24_SR_HOR_EMFMK2_CTRL_2_R1_A2                                                                               0x1324
#define P13_25_SR_TEX_DET_R1_A2                                                                                         0x1325
#define P13_26_SR_TEX_DET_UB                                                                                            0x1326
#define P13_27_SR_TEX_HPF_C0_HSB_R1_A2                                                                                  0x1327
#define P13_28_SR_TEX_HPF_C0_LSB_R1_A2                                                                                  0x1328
#define P13_29_SR_TEX_HPF_C1_HSB_R1_A2                                                                                  0x1329
#define P13_2A_SR_TEX_HPF_C1_LSB_R1_A2                                                                                  0x132A
#define P13_2B_SR_TEX_HPF_C2_R1_A2                                                                                      0x132B
#define P13_2C_SR_TEX_HPF_C3_R1_A2                                                                                      0x132C
#define P13_2D_SR_TEX_HPF_C4_R1_A2                                                                                      0x132D
#define P13_2E_SR_TEX_HPF_C5_R1_A2                                                                                      0x132E
#define P13_2F_SR_TEX_HPF_SHIFT_R1_A2                                                                                   0x132F
#define P13_30_SR_HOR_WTSUM_R1_A2                                                                                       0x1330
#define P13_31_SR_TEX_PEAKING_GAIN_BLR_R1_A2                                                                            0x1331
#define P13_32_SR_TEX_PEAKING_GAIN_POS_R1_A2                                                                            0x1332
#define P13_33_SR_TEX_PEAKING_GAIN_NEG_R1_A2                                                                            0x1333
#define P13_34_SR_TEX_PEAKING_HV_POS_HSB_R1_A2                                                                          0x1334
#define P13_35_SR_TEX_PEAKING_HV_POS_LSB_R1_A2                                                                          0x1335
#define P13_36_SR_TEX_PEAKING_HV_NEG_HSB_R1_A2                                                                          0x1336
#define P13_37_SR_TEX_PEAKING_HV_NEG_LSB_R1_A2                                                                          0x1337
#define P13_38_SR_TEX_PEAKING_LV_R1_A2                                                                                  0x1338
#define P13_39_SR_TEX_EDGE_BLEND_R1_A2                                                                                  0x1339
#define P13_3E_SR_VER_WTSUM_R1_A2                                                                                       0x133E
#define P13_3F_SR_VER_PEAKING_GAIN_POS_R1_A2                                                                            0x133F
#define P13_40_SR_VER_PEAKING_GAIN_NEG_R1_A2                                                                            0x1340
#define P13_41_SR_VER_PEAKING_HV_POS_R1_A2                                                                              0x1341
#define P13_42_SR_VER_PEAKING_HV_NEG_R1_A2                                                                              0x1342
#define P13_43_SR_VER_PEAKING_LV_R1_A2                                                                                  0x1343
#define P13_44_SR_VER_EMF_R1_A2                                                                                         0x1344
#define P13_45_SR_VER_EMF_MODE_R1_A2                                                                                    0x1345
#define P13_46_SR_DUMMY1_R1_A2                                                                                          0x1346
#define P13_47_SR_SHP_BIST_CTRL_1_R1_A2                                                                                 0x1347
#define P13_A0_SR_CDS_CTRL_0_R1_A2                                                                                      0x13A0
#define P13_A1_SR_CDS_CTRL_1_R1_A2                                                                                      0x13A1
#define P13_A2_SR_CDS_CM1_U_UB0_HSB_R1_A2                                                                               0x13A2
#define P13_A3_SR_CDS_CM1_U_UB0_LSB_R1_A2                                                                               0x13A3
#define P13_A4_SR_CDS_CM1_U_LB0_HSB_R1_A2                                                                               0x13A4
#define P13_A5_SR_CDS_CM1_U_LB0_LSB_R1_A2                                                                               0x13A5
#define P13_A6_SR_CDS_CM1_V_UB0_HSB_R1_A2                                                                               0x13A6
#define P13_A7_SR_CDS_CM1_V_UB0_LSB_R1_A2                                                                               0x13A7
#define P13_A8_SR_CDS_CM1_V_LB0_HSB_R1_A2                                                                               0x13A8
#define P13_A9_SR_CDS_CM1_V_LB0_LSB_R1_A2                                                                               0x13A9
#define P13_AA_SR_CDS_CM5_U_UB0_HSB_R1_A2                                                                               0x13AA
#define P13_AB_SR_CDS_CM5_U_UB0_LSB_R1_A2                                                                               0x13AB
#define P13_AC_SR_CDS_CM5_U_LB0_HSB_R1_A2                                                                               0x13AC
#define P13_AD_SR_CDS_CM5_U_LB0_LSB_R1_A2                                                                               0x13AD
#define P13_AE_SR_CDS_CM5_V_UB0_HSB_R1_A2                                                                               0x13AE
#define P13_AF_SR_CDS_CM5_V_UB0_LSB_R1_A2                                                                               0x13AF
#define P13_B0_SR_CDS_CM5_V_LB0_HSB_R1_A2                                                                               0x13B0
#define P13_B1_SR_CDS_CM5_V_LB0_LSB_R1_A2                                                                               0x13B1
#define P13_B2_SR_CDS_PEAKING_GAIN_BLR_CM1_R1_A2                                                                        0x13B2
#define P13_B3_SR_CDS_PEAKING_GAIN_POS_CM1_R1_A2                                                                        0x13B3
#define P13_B4_SR_CDS_PEAKING_GAIN_NEG_CM1_R1_A2                                                                        0x13B4
#define P13_B5_SR_CDS_PEAKING_HV_POS_CM1_HSB_R1_A2                                                                      0x13B5
#define P13_B6_SR_CDS_PEAKING_HV_POS_CM1_LSB_R1_A2                                                                      0x13B6
#define P13_B7_SR_CDS_PEAKING_HV_NEG_CM1_HSB_R1_A2                                                                      0x13B7
#define P13_B8_SR_CDS_PEAKING_HV_NEG_CM1_LSB_R1_A2                                                                      0x13B8
#define P13_B9_SR_CDS_PEAKING_LV_CM1_R1_A2                                                                              0x13B9
#define P13_BA_SR_CDS_PEAKING_GAIN_BLR_CM5_R1_A2                                                                        0x13BA
#define P13_BB_SR_CDS_PEAKING_GAIN_POS_CM5_R1_A2                                                                        0x13BB
#define P13_BC_SR_CDS_PEAKING_GAIN_NEG_CM5_R1_A2                                                                        0x13BC
#define P13_BD_SR_CDS_PEAKING_HV_POS_CM5_HSB_R1_A2                                                                      0x13BD
#define P13_BE_SR_CDS_PEAKING_HV_POS_CM5_LSB_R1_A2                                                                      0x13BE
#define P13_BF_SR_CDS_PEAKING_HV_NEG_CM5_HSB_R1_A2                                                                      0x13BF
#define P13_C0_SR_CDS_PEAKING_HV_NEG_CM5_LSB_R1_A2                                                                      0x13C0
#define P13_C1_SR_CDS_PEAKING_LV_CM5_R1_A2                                                                              0x13C1
#define P13_C2_SR_CDS_CM1_U_UB1_HSB_R1_A2                                                                               0x13C2
#define P13_C3_SR_CDS_CM1_U_UB1_LSB_R1_A2                                                                               0x13C3
#define P13_C4_SR_CDS_CM1_U_LB1_HSB_R1_A2                                                                               0x13C4
#define P13_C5_SR_CDS_CM1_U_LB1_LSB_R1_A2                                                                               0x13C5
#define P13_C6_SR_CDS_CM1_V_UB1_HSB_R1_A2                                                                               0x13C6
#define P13_C7_SR_CDS_CM1_V_UB1_LSB_R1_A2                                                                               0x13C7
#define P13_C8_SR_CDS_CM1_V_LB1_HSB_R1_A2                                                                               0x13C8
#define P13_C9_SR_CDS_CM1_V_LB1_LSB_R1_A2                                                                               0x13C9
#define P13_CA_SR_CDS_CM5_U_UB1_HSB_R1_A2                                                                               0x13CA
#define P13_CB_SR_CDS_CM5_U_UB1_LSB_R1_A2                                                                               0x13CB
#define P13_CC_SR_CDS_CM5_U_LB1_HSB_R1_A2                                                                               0x13CC
#define P13_CD_SR_CDS_CM5_U_LB1_LSB_R1_A2                                                                               0x13CD
#define P13_CE_SR_CDS_CM5_V_UB1_HSB_R1_A2                                                                               0x13CE
#define P13_CF_SR_CDS_CM5_V_UB1_LSB_R1_A2                                                                               0x13CF
#define P13_D0_SR_CDS_CM5_V_LB1_HSB_R1_A2                                                                               0x13D0
#define P13_D1_SR_CDS_CM5_V_LB1_LSB_R1_A2                                                                               0x13D1
#define P13_D4_SR_SKIPIR_CTRL1_R1_A2                                                                                    0x13D4
#define P13_D5_SR_SKIPIR_CTRL2_R1_A2                                                                                    0x13D5
#define P13_D6_SR_SKIPIR_CTRL3_R1_A2                                                                                    0x13D6
#define P13_D7_SR_SKIPIR_CTRL4_R1_A2                                                                                    0x13D7
#define P13_D8_SR_SKIPIR_CTRL5_R1_A2                                                                                    0x13D8
#define P13_D9_SR_SKIPIR_CTRL6_R1_A2                                                                                    0x13D9
#define P13_DA_SR_SKIPIR_ISLETLV_UB_R1_A2                                                                               0x13DA
#define P13_DB_SR_SKIPIR_ISLETGAIN_UB_R1_A2                                                                             0x13DB
#define P13_DC_SR_SKIPIR_REVLV_UB_R1_A2                                                                                 0x13DC
#define P13_DD_SR_SKIPIR_REVGAIN_UB_R1_A2                                                                               0x13DD
#define P13_DE_SR_SKIPIR_DEBUG_R1_A2                                                                                    0x13DE
#define P13_DF_SR_DNOISE_CTRL1_R1_A2                                                                                    0x13DF
#define P13_E0_SR_DNOISE_CTRL2_R1_A2                                                                                    0x13E0
#define P13_E1_SR_DNOISE_GAIN_UB_R1_A2                                                                                  0x13E1
#define P13_E2_SR_DNOISE_LV_UB_R1_A2                                                                                    0x13E2
#define P13_E3_SR_DNOISE_NOISE_GAIN_TH_R1_A2                                                                            0x13E3
#define P13_E4_SR_DNOISE_NOISE_LV_TH_R1_A2                                                                              0x13E4
#define P13_E5_SR_ECS_CTRL_0_R1_A2                                                                                      0x13E5
#define P13_E6_SR_ECS_CTRL_1_R1_A2                                                                                      0x13E6
#define P13_E7_SR_ECS_NOISE_LEVEL_HSB_R1_A2                                                                             0x13E7
#define P13_E8_SR_ECS_NOISE_LEVEL_LSB_R1_A2                                                                             0x13E8
#define P13_E9_SR_ECS_CTR_TH_HSB_R1_A2                                                                                  0x13E9
#define P13_EA_SR_ECS_CTR_TH_LSB_R1_A2                                                                                  0x13EA
#define P13_EB_SR_ECS_SAWTOOTH_TH_HSB_R1_A2                                                                             0x13EB
#define P13_EC_SR_ECS_SAWTOOTH_TH_LSB_R1_A2                                                                             0x13EC
#define P13_ED_SR_MF_UB_R1_A2                                                                                           0x13ED
#define P13_EE_SR_MF_LB_R1_A2                                                                                           0x13EE
#define P13_EF_SR_MF_WT_R1_A2                                                                                           0x13EF
#define P13_F0_SR_TL_THD_MSB_R1_A2                                                                                      0x13F0
#define P13_F1_SR_TL_THD_LSB_R1_A2                                                                                      0x13F1
#define P13_F2_SR_TL_OFFSET_R1_A2                                                                                       0x13F2
#define P13_F3_SR_BG_THD_MSB_R1_A2                                                                                      0x13F3
#define P13_F4_SR_BG_THD_LSB_R1_A2                                                                                      0x13F4
#define P13_F5_SR_BG_OFFSET_R1_A2                                                                                       0x13F5
#define P13_F6_SR_SUMDIFF_RSFT_R1_A2                                                                                    0x13F6
#define P13_F7_SR_SUMDIFF_THD_R1_A2                                                                                     0x13F7
#define P13_F8_SR_SUMDIFF_OFFSET_R1_A2                                                                                  0x13F8
#define P13_F9_SR_TL_GAIN_R1_A2                                                                                         0x13F9
#define P13_FA_SR_TL_LEN_R1_A2                                                                                          0x13FA
#define P13_FB_SR_DUMMY2_R1_A2                                                                                          0x13FB
#define P13_FC_SR_SETSEL0_R1_A2                                                                                         0x13FC


//--------------------------------------------------
// R1 Active1 D-Domain Color Conversion (Page 14)
//--------------------------------------------------
#define P14_40_SR_BT2020_COEF_H11_HSB_R1_ACTIVE1                                                                        0x1440
#define P14_41_SR_BT2020_COEF_H11_MSB_R1_ACTIVE1                                                                        0x1441
#define P14_42_SR_BT2020_COEF_H11_LSB_R1_ACTIVE1                                                                        0x1442
#define P14_43_SR_BT2020_COEF_H21_HSB_R1_ACTIVE1                                                                        0x1443
#define P14_44_SR_BT2020_COEF_H21_MSB_R1_ACTIVE1                                                                        0x1444
#define P14_45_SR_BT2020_COEF_H21_LSB_R1_ACTIVE1                                                                        0x1445
#define P14_46_SR_BT2020_COEF_H31_HSB_R1_ACTIVE1                                                                        0x1446
#define P14_47_SR_BT2020_COEF_H31_MSB_R1_ACTIVE1                                                                        0x1447
#define P14_48_SR_BT2020_COEF_H31_LSB_R1_ACTIVE1                                                                        0x1448
#define P14_49_SR_BT2020_COEF_H12A_HSB_R1_ACTIVE1                                                                       0x1449
#define P14_4A_SR_BT2020_COEF_H12A_MSB_R1_ACTIVE1                                                                       0x144A
#define P14_4B_SR_BT2020_COEF_H12A_LSB_R1_ACTIVE1                                                                       0x144B
#define P14_4C_SR_BT2020_COEF_H22A_HSB_R1_ACTIVE1                                                                       0x144C
#define P14_4D_SR_BT2020_COEF_H22A_MSB_R1_ACTIVE1                                                                       0x144D
#define P14_4E_SR_BT2020_COEF_H22A_LSB_R1_ACTIVE1                                                                       0x144E
#define P14_4F_SR_BT2020_COEF_H32A_HSB_R1_ACTIVE1                                                                       0x144F
#define P14_50_SR_BT2020_COEF_H32A_MSB_R1_ACTIVE1                                                                       0x1450
#define P14_51_SR_BT2020_COEF_H32A_LSB_R1_ACTIVE1                                                                       0x1451
#define P14_52_SR_BT2020_COEF_H13A_HSB_R1_ACTIVE1                                                                       0x1452
#define P14_53_SR_BT2020_COEF_H13A_MSB_R1_ACTIVE1                                                                       0x1453
#define P14_54_SR_BT2020_COEF_H13A_LSB_R1_ACTIVE1                                                                       0x1454
#define P14_55_SR_BT2020_COEF_H23A_HSB_R1_ACTIVE1                                                                       0x1455
#define P14_56_SR_BT2020_COEF_H23A_MSB_R1_ACTIVE1                                                                       0x1456
#define P14_57_SR_BT2020_COEF_H23A_LSB_R1_ACTIVE1                                                                       0x1457
#define P14_58_SR_BT2020_COEF_H33A_HSB_R1_ACTIVE1                                                                       0x1458
#define P14_59_SR_BT2020_COEF_H33A_MSB_R1_ACTIVE1                                                                       0x1459
#define P14_5A_SR_BT2020_COEF_H33A_LSB_R1_ACTIVE1                                                                       0x145A
#define P14_5B_SR_BT2020_COEF_H12B_HSB_R1_ACTIVE1                                                                       0x145B
#define P14_5C_SR_BT2020_COEF_H12B_MSB_R1_ACTIVE1                                                                       0x145C
#define P14_5D_SR_BT2020_COEF_H12B_LSB_R1_ACTIVE1                                                                       0x145D
#define P14_5E_SR_BT2020_COEF_H22B_HSB_R1_ACTIVE1                                                                       0x145E
#define P14_5F_SR_BT2020_COEF_H22B_MSB_R1_ACTIVE1                                                                       0x145F
#define P14_60_SR_BT2020_COEF_H22B_LSB_R1_ACTIVE1                                                                       0x1460
#define P14_61_SR_BT2020_COEF_H32B_HSB_R1_ACTIVE1                                                                       0x1461
#define P14_62_SR_BT2020_COEF_H32B_MSB_R1_ACTIVE1                                                                       0x1462
#define P14_63_SR_BT2020_COEF_H32B_LSB_R1_ACTIVE1                                                                       0x1463
#define P14_64_SR_BT2020_COEF_H13B_HSB_R1_ACTIVE1                                                                       0x1464
#define P14_65_SR_BT2020_COEF_H13B_MSB_R1_ACTIVE1                                                                       0x1465
#define P14_66_SR_BT2020_COEF_H13B_LSB_R1_ACTIVE1                                                                       0x1466
#define P14_67_SR_BT2020_COEF_H23B_HSB_R1_ACTIVE1                                                                       0x1467
#define P14_68_SR_BT2020_COEF_H23B_MSB_R1_ACTIVE1                                                                       0x1468
#define P14_69_SR_BT2020_COEF_H23B_LSB_R1_ACTIVE1                                                                       0x1469
#define P14_6A_SR_BT2020_COEF_H33B_HSB_R1_ACTIVE1                                                                       0x146A
#define P14_6B_SR_BT2020_COEF_H33B_MSB_R1_ACTIVE1                                                                       0x146B
#define P14_6C_SR_BT2020_COEF_H33B_LSB_R1_ACTIVE1                                                                       0x146C
#define P14_6D_SR_BT2020_COEF_CB_THD_MSB_R1_ACTIVE1                                                                     0x146D
#define P14_6E_SR_BT2020_COEF_CB_THD_LSB_R1_ACTIVE1                                                                     0x146E
#define P14_6F_SR_BT2020_COEF_CR_THD_MSB_R1_ACTIVE1                                                                     0x146F
#define P14_70_SR_BT2020_COEF_CR_THD_LSB_R1_ACTIVE1                                                                     0x1470
#define P14_71_SR_BT2020_COEF_DUMMY_R1_ACTIVE1                                                                          0x1471
#define P14_A1_SR_YCC2RGB_CTRL_R1_ACTIVE1                                                                               0x14A1
#define P14_A2_SR_YCC2RGB_COEF_K11_MSB_R1_ACTIVE1                                                                       0x14A2
#define P14_A3_SR_YCC2RGB_COEF_K11_LSB_R1_ACTIVE1                                                                       0x14A3
#define P14_A4_SR_YCC2RGB_COEF_K13_MSB_R1_ACTIVE1                                                                       0x14A4
#define P14_A5_SR_YCC2RGB_COEF_K13_LSB_R1_ACTIVE1                                                                       0x14A5
#define P14_A6_SR_YCC2RGB_COEF_K22_MSB_R1_ACTIVE1                                                                       0x14A6
#define P14_A7_SR_YCC2RGB_COEF_K22_LSB_R1_ACTIVE1                                                                       0x14A7
#define P14_A8_SR_YCC2RGB_COEF_K23_MSB_R1_ACTIVE1                                                                       0x14A8
#define P14_A9_SR_YCC2RGB_COEF_K23_LSB_R1_ACTIVE1                                                                       0x14A9
#define P14_AA_SR_YCC2RGB_COEF_K32_MSB_R1_ACTIVE1                                                                       0x14AA
#define P14_AB_SR_YCC2RGB_COEF_K32_LSB_R1_ACTIVE1                                                                       0x14AB
#define P14_AC_SR_YCC2RGB_R_OFFSET_MSB_R1_ACTIVE1                                                                       0x14AC
#define P14_AD_SR_YCC2RGB_R_OFFSET_LSB_R1_ACTIVE1                                                                       0x14AD
#define P14_AE_SR_YCC2RGB_G_OFFSET_MSB_R1_ACTIVE1                                                                       0x14AE
#define P14_AF_SR_YCC2RGB_G_OFFSET_LSB_R1_ACTIVE1                                                                       0x14AF
#define P14_B0_SR_YCC2RGB_B_OFFSET_MSB_R1_ACTIVE1                                                                       0x14B0
#define P14_B1_SR_YCC2RGB_B_OFFSET_LSB_R1_ACTIVE1                                                                       0x14B1
#define P14_B2_SR_YCC2RGB_R_GAIN_MSB_R1_ACTIVE1                                                                         0x14B2
#define P14_B3_SR_YCC2RGB_R_GAIN_LSB_R1_ACTIVE1                                                                         0x14B3
#define P14_B4_SR_YCC2RGB_G_GAIN_MSB_R1_ACTIVE1                                                                         0x14B4
#define P14_B5_SR_YCC2RGB_G_GAIN_LSB_R1_ACTIVE1                                                                         0x14B5
#define P14_B6_SR_YCC2RGB_B_GAIN_MSB_R1_ACTIVE1                                                                         0x14B6
#define P14_B7_SR_YCC2RGB_B_GAIN_LSB_R1_ACTIVE1                                                                         0x14B7
#define P14_B8_SR_YCC2RGB_DUMMY_R1_ACTIVE1                                                                              0x14B8


//--------------------------------------------------
// TXAB Port Control for Analog LVDS (Page 15)
//--------------------------------------------------
#define P15_00_LVDS_COMMON_AB_CTRL0                                                                                     0x1500
#define P15_01_LVDS_COMMON_AB_CTRL1                                                                                     0x1501
#define P15_02_LVDS_COMMON_AB_CTRL2                                                                                     0x1502
#define P15_03_LVDS_COMMON_AB_CTRL3                                                                                     0x1503
#define P15_04_LVDS_COMMON_AB_CTRL4                                                                                     0x1504
#define P15_05_LVDS_COMMON_AB_CTRL5                                                                                     0x1505
#define P15_06_LVDS_COMMON_AB_CTRL6                                                                                     0x1506
#define P15_07_LVDS_COMMON_AB_CTRL7                                                                                     0x1507
#define P15_08_LVDS_COMMON_AB_CTRL8                                                                                     0x1508
#define P15_09_LVDS_COMMON_AB_CTRL9                                                                                     0x1509
#define P15_0C_LVDS_COMMON_AB_CTRL12                                                                                    0x150C
#define P15_0D_LVDS_COMMON_AB_CTRL13                                                                                    0x150D
#define P15_0E_LVDS_COMMON_AB_CTRL14                                                                                    0x150E
#define P15_0F_LVDS_COMMON_AB_CTRL15                                                                                    0x150F
#define P15_10_LVDS_COMMON_AB_CTRL16                                                                                    0x1510
#define P15_11_LVDS_COMMON_AB_CTRL17                                                                                    0x1511
#define P15_13_LVDS_COMMON_AB_CTRL18                                                                                    0x1513
#define P15_14_LVDS_COMMON_AB_CTRL19                                                                                    0x1514
#define P15_20_LVDS_PORTA_CTRL0                                                                                         0x1520
#define P15_21_LVDS_PORTA_CTRL1                                                                                         0x1521
#define P15_22_LVDS_PORTA_CTRL2                                                                                         0x1522
#define P15_23_LVDS_PORTA_CTRL3                                                                                         0x1523
#define P15_24_LVDS_PORTA_CTRL4                                                                                         0x1524
#define P15_25_LVDS_PORTA_CTRL5                                                                                         0x1525
#define P15_26_LVDS_PORTA_CTRL6                                                                                         0x1526
#define P15_27_LVDS_PORTA_CTRL7                                                                                         0x1527
#define P15_28_LVDS_PORTA_CTRL8                                                                                         0x1528
#define P15_29_LVDS_PORTA_CTRL9                                                                                         0x1529
#define P15_2A_LVDS_PORTA_CTRL10                                                                                        0x152A
#define P15_2B_LVDS_PORTA_CTRL11                                                                                        0x152B
#define P15_2C_LVDS_PORTA_CTRL12                                                                                        0x152C
#define P15_2D_LVDS_PORTA_CTRL13                                                                                        0x152D
#define P15_2E_LVDS_PORTA_CTRL14                                                                                        0x152E
#define P15_30_LVDS_PORTB_CTRL0                                                                                         0x1530
#define P15_31_LVDS_PORTB_CTRL1                                                                                         0x1531
#define P15_32_LVDS_PORTB_CTRL2                                                                                         0x1532
#define P15_33_LVDS_PORTB_CTRL3                                                                                         0x1533
#define P15_34_LVDS_PORTB_CTRL4                                                                                         0x1534
#define P15_35_LVDS_PORTB_CTRL5                                                                                         0x1535
#define P15_36_LVDS_PORTB_CTRL6                                                                                         0x1536
#define P15_37_LVDS_PORTB_CTRL7                                                                                         0x1537
#define P15_38_LVDS_PORTB_CTRL8                                                                                         0x1538
#define P15_39_LVDS_PORTB_CTRL9                                                                                         0x1539
#define P15_3A_LVDS_PORTN_CTRL10                                                                                        0x153A
#define P15_3B_LVDS_PORTB_CTRL11                                                                                        0x153B
#define P15_3C_LVDS_PORTB_CTRL12                                                                                        0x153C
#define P15_3D_LVDS_PORTB_CTRL13                                                                                        0x153D
#define P15_3E_LVDS_PORTB_CTRL14                                                                                        0x153E
#define P15_40_LVDS_PORTA_CTRL15                                                                                        0x1540
#define P15_41_LVDS_PORTA_CTRL16                                                                                        0x1541
#define P15_42_LVDS_PORTA_CTRL17                                                                                        0x1542
#define P15_43_LVDS_PORTA_CTRL18                                                                                        0x1543
#define P15_44_LVDS_PORTA_CTRL19                                                                                        0x1544
#define P15_45_LVDS_PORTA_CTRL20                                                                                        0x1545
#define P15_50_LVDS_PORTB_CTRL15                                                                                        0x1550
#define P15_51_LVDS_PORTB_CTRL16                                                                                        0x1551
#define P15_52_LVDS_PORTB_CTRL17                                                                                        0x1552
#define P15_54_LVDS_PORTB_CTRL19                                                                                        0x1554
#define P15_55_LVDS_PORTB_CTRL20                                                                                        0x1555


//--------------------------------------------------
// Embedded Timing Controller (Page 15)
//--------------------------------------------------
#define P15_A3_TCON_ADDR                                                                                                0x15A3
#define P15_A4_TCON_DATA                                                                                                0x15A4


//--------------------------------------------------
// DPTx On-line Measure Block Overview (Page 16)
//--------------------------------------------------
#define P16_41_DPTX_MEAS_CTL0                                                                                           0x1641
#define P16_42_DPTX_MEAS_CTL1                                                                                           0x1642
#define P16_43_DPTX_MEAS_ERROR_FLG0                                                                                     0x1643
#define P16_44_DPTX_MEAS_ERROR_FLG1                                                                                     0x1644
#define P16_45_DPTX_MEAS_HS_PERIOD_A_M                                                                                  0x1645
#define P16_46_DPTX_MEAS_HS_PERIOD_A_L                                                                                  0x1646
#define P16_47_DPTX_MEAS_HS_PERIOD_FRA_A                                                                                0x1647
#define P16_48_DPTX_MEAS_VS_PERIOD_A_M                                                                                  0x1648
#define P16_49_DPTX_MEAS_VS_PERIOD_A_L                                                                                  0x1649
#define P16_4A_DPTX_MEAS_HS_PULSE_A_M                                                                                   0x164A
#define P16_4B_DPTX_MEAS_HS_PULSE_A_L                                                                                   0x164B
#define P16_4C_DPTX_MEAS_VS_PULSE_A_M                                                                                   0x164C
#define P16_4D_DPTX_MEAS_VS_PULSE_A_L                                                                                   0x164D
#define P16_4E_DPTX_MEAS_HS_PERIOD_D_M                                                                                  0x164E
#define P16_4F_DPTX_MEAS_HS_PERIOD_D_L                                                                                  0x164F
#define P16_50_DPTX_MEAS_HS_PERIOD_FRA_D                                                                                0x1650
#define P16_51_DPTX_MEAS_VS_PERIOD_D_M                                                                                  0x1651
#define P16_52_DPTX_MEAS_VS_PERIOD_D_L                                                                                  0x1652
#define P16_53_DPTX_MEAS_HS_PULSE_D_M                                                                                   0x1653
#define P16_54_DPTX_MEAS_HS_PULSE_D_L                                                                                   0x1654
#define P16_55_DPTX_MEAS_HS_VS_DELTA_CTL                                                                                0x1655
#define P16_56_DPTX_MEAS_HS_VS_DELTA_IRQ                                                                                0x1656
#define P16_57_DPTX_MEAS_HS_VS_DELTA_WD                                                                                 0x1657
#define P16_58_DPTX_MEAS_HS_VS_ERROR_WD                                                                                 0x1658
#define P16_59_DPTX_MEAS_HS_VS_ERROR_IRQ                                                                                0x1659
#define P16_5A_DPTX_MEAS2_HS_VS_DLY                                                                                     0x165A
#define P16_5C_DPTX_MEASURE_DUMMY0                                                                                      0x165C
#define P16_5D_DPTX_MEASURE_DUMMY1                                                                                      0x165D
#define P16_5E_DPTX_MEAS_BYPASS                                                                                         0x165E


//--------------------------------------------------
// DPTX VGIP (Page 16)
//--------------------------------------------------
#define P16_A0_DPTX_VGIP_CTRL                                                                                           0x16A0
#define P16_A1_DPTX_VGIP_SIGINV                                                                                         0x16A1
#define P16_A2_DPTX_VGIP_DELAY_CTRL                                                                                     0x16A2
#define P16_A3_DPTX_VGIP_ODD_CTRL                                                                                       0x16A3
#define P16_A4_DPTX_DUMMY                                                                                               0x16A4
#define P16_AA_DPTX_VGIP_FIELD_DETECT                                                                                   0x16AA


//--------------------------------------------------
// DPTX Image Auto Function (Page 16)
//--------------------------------------------------
#define P16_C0_DPTX_H_BOUNDARY_H                                                                                        0x16C0
#define P16_C1_DPTX_H_BOUNDARY_STA_L                                                                                    0x16C1
#define P16_C2_DPTX_H_BOUNDARY_END_L                                                                                    0x16C2
#define P16_C3_DPTX_V_BOUNDARY_H                                                                                        0x16C3
#define P16_C4_DPTX_V_BOUNDARY_STA_L                                                                                    0x16C4
#define P16_C5_DPTX_V_BOUNDARY_END_L                                                                                    0x16C5
#define P16_C7_DPTX_GRN_NOISE_MARGIN                                                                                    0x16C7
#define P16_C8_DPTX_BLU_NOISE_MARGIN                                                                                    0x16C8
#define P16_CA_DPTX_AUTO_ADJ_CTRL0                                                                                      0x16CA
#define P16_CC_DPTX_AUTO_DUMMY                                                                                          0x16CC
#define P16_CD_DPTX_AUTO_ADJ_CTRL1                                                                                      0x16CD
#define P16_CE_DPTX_VER_START_END_H                                                                                     0x16CE
#define P16_CF_DPTX_VER_START_L                                                                                         0x16CF
#define P16_D0_DPTX_VER_END_L                                                                                           0x16D0
#define P16_D1_DPTX_H_START_END_H                                                                                       0x16D1
#define P16_D2_DPTX_H_START_L                                                                                           0x16D2
#define P16_D3_DPTX_H_END_L                                                                                             0x16D3


//--------------------------------------------------
// Overall CEC Function Block1 (Page 18)
//--------------------------------------------------
#define P18_A0_CEC_CR0_1                                                                                                0x18A0
#define P18_A1_CEC_CR0_2                                                                                                0x18A1
#define P18_A2_CEC_CR0_3                                                                                                0x18A2
#define P18_A3_CEC_CR0_4                                                                                                0x18A3
#define P18_A4_CEC_CR0_5                                                                                                0x18A4
#define P18_A5_CEC_CR0_6                                                                                                0x18A5
#define P18_A6_CEC_CR0_7                                                                                                0x18A6
#define P18_A7_CEC_CR0_RSV_1                                                                                            0x18A7
#define P18_A8_CEC_RTCR0_1                                                                                              0x18A8
#define P18_A9_CEC_RTCR0_2                                                                                              0x18A9
#define P18_AA_CEC_RTCR0_RSV_0                                                                                          0x18AA
#define P18_AB_CEC_TUNNEL_MULTI_LA_CR0                                                                                  0x18AB
#define P18_AC_CEC_TUNNEL_MULTI_LA_CR1                                                                                  0x18AC
#define P18_AD_CEC_TUNNEL_MULTI_LA_CR2                                                                                  0x18AD
#define P18_AE_CEC_TUNNEL_MULTI_LA_CR3                                                                                  0x18AE
#define P18_AF_CEC_TUNNEL_MULTI_LA_CR4                                                                                  0x18AF
#define P18_B0_CEC_RXCR0_1                                                                                              0x18B0
#define P18_B1_CEC_RXCR0_2                                                                                              0x18B1
#define P18_B2_CEC_RTCR0_RSV_1                                                                                          0x18B2
#define P18_B3_CEC_RTCR1_RSV_0                                                                                          0x18B3
#define P18_B4_CEC_TXCR0_1                                                                                              0x18B4
#define P18_B5_CEC_TXCR0_2                                                                                              0x18B5
#define P18_B6_CEC_TX_CR0_3                                                                                             0x18B6
#define P18_B7_CEC_TXCR0_RSV_0                                                                                          0x18B7
#define P18_B8_CEC_TXCR0_RSV_1                                                                                          0x18B8
#define P18_B9_CEC_TXDR0                                                                                                0x18B9
#define P18_BA_CEC_TXDR0_RSV_0                                                                                          0x18BA
#define P18_BB_CEC_TUNNEL_MULTI_LA_CR5                                                                                  0x18BB
#define P18_BC_CEC_TUNNEL_MULTI_LA_CR6                                                                                  0x18BC
#define P18_BD_CEC_TUNNEL_MULTI_LA_CR7                                                                                  0x18BD
#define P18_BE_CEC_TUNNEL_MULTI_LA_CR8                                                                                  0x18BE
#define P18_BF_CEC_DUMMY                                                                                                0x18BF
#define P18_C0_CEC_TXDR1_1                                                                                              0x18C0
#define P18_C1_CEC_TXDR1_2                                                                                              0x18C1
#define P18_C2_CEC_TXDR1_3                                                                                              0x18C2
#define P18_C3_CEC_TXDR1_4                                                                                              0x18C3
#define P18_C4_CEC_TXDR2_1                                                                                              0x18C4
#define P18_C5_CEC_TXDR2_2                                                                                              0x18C5
#define P18_C6_CEC_TXDR2_3                                                                                              0x18C6
#define P18_C7_CEC_TXDR2_4                                                                                              0x18C7
#define P18_C8_CEC_TXDR3_1                                                                                              0x18C8
#define P18_C9_CEC_TXDR3_2                                                                                              0x18C9
#define P18_CA_CEC_TXDR3_3                                                                                              0x18CA
#define P18_CB_CEC_TXDR3_4                                                                                              0x18CB
#define P18_CC_CEC_TXDR4_1                                                                                              0x18CC
#define P18_CD_CEC_TXDR4_2                                                                                              0x18CD
#define P18_CE_CEC_TXDR4_3                                                                                              0x18CE
#define P18_CF_CEC_TXDR4_4                                                                                              0x18CF
#define P18_D0_CEC_TXDR_FIFO_RSV_0                                                                                      0x18D0
#define P18_D1_CEC_TXDR_FIFO_RSV_1                                                                                      0x18D1
#define P18_D2_CEC_TXDR_FIFO_RSV_2                                                                                      0x18D2
#define P18_D3_CEC_RXDR1_1                                                                                              0x18D3
#define P18_D4_CEC_RXDR1_2                                                                                              0x18D4
#define P18_D5_CEC_RXDR1_3                                                                                              0x18D5
#define P18_D6_CEC_RXDR1_4                                                                                              0x18D6
#define P18_D7_CEC_RXDR2_1                                                                                              0x18D7
#define P18_D8_CEC_RXDR2_2                                                                                              0x18D8
#define P18_D9_CEC_RXDR2_3                                                                                              0x18D9
#define P18_DA_CEC_RXDR2_4                                                                                              0x18DA
#define P18_DB_CEC_RXDR3_1                                                                                              0x18DB
#define P18_DC_CEC_RXDR3_2                                                                                              0x18DC
#define P18_DD_CEC_RXDR3_3                                                                                              0x18DD
#define P18_DE_CEC_RXDR3_4                                                                                              0x18DE
#define P18_DF_CEC_RXDR4_1                                                                                              0x18DF
#define P18_E0_CEC_RXDR4_2                                                                                              0x18E0
#define P18_E1_CEC_RXDR4_3                                                                                              0x18E1
#define P18_E2_CEC_RXDR4_4                                                                                              0x18E2
#define P18_E3_CEC_RX_FIFO_ADDRESS                                                                                      0x18E3
#define P18_E4_CEC_RX_FIFO_RSV_1                                                                                        0x18E4
#define P18_E5_CEC_RXTCR0_1                                                                                             0x18E5
#define P18_E6_CEC_RXTCR0_2                                                                                             0x18E6
#define P18_E7_CEC_RXTCR0_3                                                                                             0x18E7
#define P18_E8_CEC_RXTCR0_4                                                                                             0x18E8
#define P18_E9_CEC_RXTCR0_5                                                                                             0x18E9
#define P18_EA_CEC_RTCR1_RSV_1                                                                                          0x18EA
#define P18_EF_CEC_TXTCR0_1                                                                                             0x18EF
#define P18_F1_CEC_TXTCR0_2                                                                                             0x18F1
#define P18_F2_CEC_TXTCR1_1                                                                                             0x18F2
#define P18_F3_CEC_TXTCR1_2                                                                                             0x18F3
#define P18_F4_CEC_TXTCR1_3                                                                                             0x18F4
#define P18_F5_CEC_RXTCR1_ACK_0                                                                                         0x18F5
#define P18_F6_CEC_RXTCR1_ACK_1                                                                                         0x18F6
#define P18_F7_CEC_RXTCR1_ACK_2                                                                                         0x18F7
#define P18_F8_CEC_RXTCR1_ERR                                                                                           0x18F8
#define P18_F9_CEC_RXTCR1_RSV_0                                                                                         0x18F9
#define P18_FA_CEC_TIMING_CTRL_DATA                                                                                     0x18FA
#define P18_FB_CEC_TIMING_CTRL_0                                                                                        0x18FB
#define P18_FC_CEC_TIMING_CTRL_1                                                                                        0x18FC
#define P18_FD_CEC_TIMING_CTRL_COUNTER_0                                                                                0x18FD
#define P18_FE_CEC_TIMING_CTRL_COUNTER_1                                                                                0x18FE


//--------------------------------------------------
// Overall CEC Function Block2 (Page 19)
//--------------------------------------------------
#define P19_A0_GDI_CEC_COMPARE_OPCODE_01                                                                                0x19A0
#define P19_A1_GDI_CEC_SEND_OPCODE_01                                                                                   0x19A1
#define P19_A2_GDI_CEC_SEND_OPERAND_NUMBER_01                                                                           0x19A2
#define P19_A3_GDI_CEC_OPERAND_01                                                                                       0x19A3
#define P19_A4_GDI_CEC_OPERAND_02                                                                                       0x19A4
#define P19_A5_GDI_CEC_OPERAND_03                                                                                       0x19A5
#define P19_A6_GDI_CEC_COMOP01_RSV_0                                                                                    0x19A6
#define P19_A7_GDI_CEC_COMOP01_RSV_1                                                                                    0x19A7
#define P19_A8_GDI_CEC_COMPARE_OPCODE_02                                                                                0x19A8
#define P19_A9_GDI_CEC_SEND_OPCODE_02                                                                                   0x19A9
#define P19_AA_GDI_CEC_SEND_OPERAND_NUMBER_02                                                                           0x19AA
#define P19_AB_GDI_CEC_OPERAND_04                                                                                       0x19AB
#define P19_AC_GDI_CEC_OPERAND_05                                                                                       0x19AC
#define P19_AD_GDI_CEC_OPERAND_06                                                                                       0x19AD
#define P19_AE_GDI_CEC_COMOP02_RSV_0                                                                                    0x19AE
#define P19_AF_GDI_CEC_COMOP02_RSV_1                                                                                    0x19AF
#define P19_B0_GDI_CEC_COMPARE_OPCODE_03                                                                                0x19B0
#define P19_B1_GDI_CEC_SEND_OPCODE_03                                                                                   0x19B1
#define P19_B2_GDI_CEC_SEND_OPERAND_NUMBER_03                                                                           0x19B2
#define P19_B3_GDI_CEC_OPERAND_07                                                                                       0x19B3
#define P19_B4_GDI_CEC_OPERAND_08                                                                                       0x19B4
#define P19_B5_GDI_CEC_OPERAND_09                                                                                       0x19B5
#define P19_B6_GDI_CEC_COMOP03_RSV_0                                                                                    0x19B6
#define P19_B7_GDI_CEC_COMOP03_RSV_1                                                                                    0x19B7
#define P19_B8_GDI_CEC_COMPARE_OPCODE_04                                                                                0x19B8
#define P19_B9_GDI_CEC_SEND_OPCODE_04                                                                                   0x19B9
#define P19_BA_GDI_CEC_SEND_OPERAND_NUMBER_04                                                                           0x19BA
#define P19_BB_GDI_CEC_OPERAND_10                                                                                       0x19BB
#define P19_BC_GDI_CEC_OPERAND_11                                                                                       0x19BC
#define P19_BD_GDI_CEC_OPERAND_12                                                                                       0x19BD
#define P19_BE_GDI_CEC_COMOP04_RSV_0                                                                                    0x19BE
#define P19_BF_GDI_CEC_COMOP04_RSV_1                                                                                    0x19BF
#define P19_C0_GDI_CEC_COMPARE_OPCODE_05                                                                                0x19C0
#define P19_C1_GDI_CEC_COMPARE_OPCODE_06                                                                                0x19C1
#define P19_C2_GDI_CEC_COMPARE_OPCODE_07                                                                                0x19C2
#define P19_C3_GDI_CEC_COMPARE_OPCODE_08                                                                                0x19C3
#define P19_C4_GDI_CEC_COMPARE_OPCODE_09                                                                                0x19C4
#define P19_C5_GDI_CEC_COMPARE_OPCODE_10                                                                                0x19C5
#define P19_C6_GDI_CEC_COMPARE_OPCODE_11                                                                                0x19C6
#define P19_C7_GDI_CEC_COMPARE_OPCODE_12                                                                                0x19C7
#define P19_C8_GDI_CEC_COMPARE_OPCODE_13                                                                                0x19C8
#define P19_C9_GDI_CEC_COMPARE_OPCODE_14                                                                                0x19C9
#define P19_CA_GDI_CEC_COMPARE_OPCODE_15                                                                                0x19CA
#define P19_CB_GDI_CEC_TXOP_RSV_0                                                                                       0x19CB
#define P19_CC_GDI_CEC_TXOP_RSV_1                                                                                       0x19CC
#define P19_CD_GDI_CEC_TXOP_RSV_2                                                                                       0x19CD
#define P19_D0_GDI_CEC_OPCODE_ENABLE_1                                                                                  0x19D0
#define P19_D1_GDI_CEC_OPCODE_ENABLE_2                                                                                  0x19D1
#define P19_D2_GDI_CEC_HIT_OPCODE_0                                                                                     0x19D2
#define P19_D3_GDI_CEC_HIT_OPCODE_1                                                                                     0x19D3
#define P19_D4_GDI_CEC_HIT_OPCODE_RSV_0                                                                                 0x19D4
#define P19_D5_GDI_CEC_HIT_OPCODE_RSV_1                                                                                 0x19D5
#define P19_D6_CEC_FUN_DEBUG_0                                                                                          0x19D6
#define P19_D7_CEC_FUN_RESERVED_1                                                                                       0x19D7
#define P19_D8_CEC_WAIT_FALLING_15_8                                                                                    0x19D8
#define P19_D9_CEC_WAIT_FALLING_7_0                                                                                     0x19D9
#define P19_DA_CEC_FUN_RESERVED_4                                                                                       0x19DA
#define P19_DB_CEC_FUN_RESERVED_5                                                                                       0x19DB
#define P19_E0_CEC_POWER_SAVING_MODE                                                                                    0x19E0
#define P19_E1_CEC_RTCR0_RSV_0                                                                                          0x19E1
#define P19_E2_CEC_RTCR0_RSV_1                                                                                          0x19E2
#define P19_E3_CEC_INTCR_01                                                                                             0x19E3
#define P19_E4_CEC_INTCR_02                                                                                             0x19E4
#define P19_E5_CEC_PS_RSV_0                                                                                             0x19E5
#define P19_E6_CEC_PS_RSV_1                                                                                             0x19E6
#define P19_E7_CEC_PS_RESERVED_1                                                                                        0x19E7
#define P19_E8_CEC_PS_RESERVED_2                                                                                        0x19E8
#define P19_E9_CEC_PS_RESERVED_3                                                                                        0x19E9
#define P19_EA_CEC_PS_RESERVED_4                                                                                        0x19EA
#define P19_EB_CEC_PS_RESERVED_5                                                                                        0x19EB
#define P19_F0_GDI_CEC_ANALOG_1                                                                                         0x19F0
#define P19_F1_CEC_POWER_SELECT                                                                                         0x19F1
#define P19_F2_CEC_DRV_CTRL                                                                                             0x19F2
#define P19_F3_CEC_PSM                                                                                                  0x19F3


//--------------------------------------------------
// DP 2.0 Rx0 Video SEC Data Part1 (Page 1B)
//--------------------------------------------------
#define P1B_00_MN_STRM_ATTR_CTRL                                                                                        0x1B00
#define P1B_01_DP_VBID                                                                                                  0x1B01
#define P1B_02_MN_STRM_ATTR_MISC                                                                                        0x1B02
#define P1B_03_MN_STRM_ATTR_MISC1                                                                                       0x1B03
#define P1B_04_MSA_VFREQ_0                                                                                              0x1B04
#define P1B_05_MSA_VFREQ_1                                                                                              0x1B05
#define P1B_06_MSA_VFREQ_2                                                                                              0x1B06
#define P1B_07_MSA_VFREQ_3                                                                                              0x1B07
#define P1B_08_MSA_VFREQ_4                                                                                              0x1B08
#define P1B_09_MSA_VFREQ_5                                                                                              0x1B09
#define P1B_0A_MSA_AFREQ_0                                                                                              0x1B0A
#define P1B_0B_MSA_AFREQ_1                                                                                              0x1B0B
#define P1B_0C_MSA_AFREQ_2                                                                                              0x1B0C
#define P1B_0D_MSA_AFREQ_3                                                                                              0x1B0D
#define P1B_0E_MSA_AFREQ_4                                                                                              0x1B0E
#define P1B_0F_MSA_AFREQ_5                                                                                              0x1B0F
#define P1B_10_MSA_HTT_0                                                                                                0x1B10
#define P1B_11_MSA_HTT_1                                                                                                0x1B11
#define P1B_12_MSA_HST_0                                                                                                0x1B12
#define P1B_13_MSA_HST_1                                                                                                0x1B13
#define P1B_14_MSA_HWD_0                                                                                                0x1B14
#define P1B_15_MSA_HWD_1                                                                                                0x1B15
#define P1B_16_MSA_HSW_0                                                                                                0x1B16
#define P1B_17_MSA_HSW_1                                                                                                0x1B17
#define P1B_18_MSA_VTT_0                                                                                                0x1B18
#define P1B_19_MSA_VTT_1                                                                                                0x1B19
#define P1B_1A_MSA_VST_0                                                                                                0x1B1A
#define P1B_1B_MSA_VST_1                                                                                                0x1B1B
#define P1B_1C_MSA_VHT_0                                                                                                0x1B1C
#define P1B_1D_MSA_VHT_1                                                                                                0x1B1D
#define P1B_1E_MSA_VSW_0                                                                                                0x1B1E
#define P1B_1F_MSA_VSW_1                                                                                                0x1B1F
#define P1B_20_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0x1B20
#define P1B_21_DP_SDP_ADP_SYNC_HB2                                                                                      0x1B21
#define P1B_22_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0x1B22
#define P1B_23_DP_SDP_ADP_SYNC_HB3                                                                                      0x1B23
#define P1B_24_DP_SDP_ADP_SYNC_CTRL_0                                                                                   0x1B24
#define P1B_25_DP_SDP_ADP_SYNC_CTRL_1                                                                                   0x1B25
#define P1B_26_DP_SDP_ADP_SYNC_ADDR                                                                                     0x1B26
#define P1B_27_DP_SDP_ADP_SYNC_DAT                                                                                      0x1B27
#define P1B_28_DP_SDP_SPD_MAT_HB1                                                                                       0x1B28
#define P1B_29_DP_SDP_SPD_MAT_HB3                                                                                       0x1B29
#define P1B_2A_DP_SDP_SPD_HB3                                                                                           0x1B2A
#define P1B_2B_DP_SDP_SPD_CTRL                                                                                          0x1B2B
#define P1B_2C_DP_SDP_SPD_CHG_MNT                                                                                       0x1B2C
#define P1B_2D_DP_SDP_SPD_CHG                                                                                           0x1B2D
#define P1B_2E_DP_SDP_SPD_ADR                                                                                           0x1B2E
#define P1B_2F_DP_SDP_SPD_DAT                                                                                           0x1B2F
#define P1B_30_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0x1B30
#define P1B_31_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0x1B31
#define P1B_32_DP_SDP_HDR_INFO_HB3                                                                                      0x1B32
#define P1B_33_DP_SDP_HDR_INFO_CTRL                                                                                     0x1B33
#define P1B_34_DP_SDP_HDR_INFO_MNT                                                                                      0x1B34
#define P1B_35_DP_SDP_HDR_INFO_ADR                                                                                      0x1B35
#define P1B_36_DP_SDP_HDR_INFO_DAT                                                                                      0x1B36
#define P1B_37_DP_GLB_STATUS                                                                                            0x1B37
#define P1B_38_DP_WD_CTRL_0                                                                                             0x1B38
#define P1B_39_DP_WD_CTRL_1                                                                                             0x1B39
#define P1B_3A_DP_IRQ_CTRL0                                                                                             0x1B3A
#define P1B_3B_DP_IRQ_CTRL1                                                                                             0x1B3B
#define P1B_3C_DUMMY_3C                                                                                                 0x1B3C
#define P1B_3D_DUMMY_3D                                                                                                 0x1B3D
#define P1B_3E_DUMMY_3E                                                                                                 0x1B3E
#define P1B_3F_DUMMY_3F                                                                                                 0x1B3F
#define P1B_40_VSC0                                                                                                     0x1B40
#define P1B_41_VSC1                                                                                                     0x1B41
#define P1B_42_VSC2                                                                                                     0x1B42
#define P1B_43_VSC3                                                                                                     0x1B43
#define P1B_44_VSC4                                                                                                     0x1B44
#define P1B_45_VSC5                                                                                                     0x1B45
#define P1B_46_VSC6                                                                                                     0x1B46
#define P1B_47_VSC7                                                                                                     0x1B47
#define P1B_48_VSC8                                                                                                     0x1B48
#define P1B_49_VSC9                                                                                                     0x1B49
#define P1B_4A_VSC10                                                                                                    0x1B4A
#define P1B_4B_VSC11                                                                                                    0x1B4B
#define P1B_4C_SEC_INFO_DSC_BPP_H                                                                                       0x1B4C
#define P1B_4D_SEC_INFO_DSC_BPP_L                                                                                       0x1B4D
#define P1B_4E_SRAM_BIST_0                                                                                              0x1B4E
#define P1B_4F_SRAM_BIST_1                                                                                              0x1B4F
#define P1B_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0x1BE7
#define P1B_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0x1BE8
#define P1B_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0x1BE9
#define P1B_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0x1BEA
#define P1B_EB_DP_MAC_PPS_HB0                                                                                           0x1BEB
#define P1B_EC_DP_MAC_PPS_HB2                                                                                           0x1BEC
#define P1B_ED_DP_MAC_PPS_HB3                                                                                           0x1BED
#define P1B_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0x1BEE
#define P1B_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0x1BEF
#define P1B_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0x1BF0
#define P1B_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0x1BF1
#define P1B_F2_DP_SDP_RSV0_HB3                                                                                          0x1BF2
#define P1B_F3_DP_SDP_RSV0_CTRL                                                                                         0x1BF3
#define P1B_F4_DP_SDP_RSV0_ADR                                                                                          0x1BF4
#define P1B_F5_DP_SDP_RSV0_DAT                                                                                          0x1BF5
#define P1B_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0x1BF6
#define P1B_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0x1BF7
#define P1B_F8_DP_SDP_RSV1_HB3                                                                                          0x1BF8
#define P1B_F9_DP_SDP_RSV1_CTRL                                                                                         0x1BF9
#define P1B_FA_DP_SDP_RSV1_ADR                                                                                          0x1BFA
#define P1B_FB_DP_SDP_RSV1_DAT                                                                                          0x1BFB
#define P1B_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0x1BFC
#define P1B_FD_DUMMY_1                                                                                                  0x1BFD
#define P1B_FE_DUMMY_2                                                                                                  0x1BFE
#define P1B_FF_DUMMY_3                                                                                                  0x1BFF


//--------------------------------------------------
// DP 2.0 Rx0 Audio SEC Data Part1 (Page 1B)
//--------------------------------------------------
#define P1B_50_AUD_FREQUENY_DET_0                                                                                       0x1B50
#define P1B_51_AUD_FREQUENY_DET_1                                                                                       0x1B51
#define P1B_52_AUD_SAMPLE_CNT_0                                                                                         0x1B52
#define P1B_53_AUD_SAMPLE_CNT_1                                                                                         0x1B53
#define P1B_54_AUD_FREQUENY_TH_0                                                                                        0x1B54
#define P1B_55_AUD_FREQUENY_TH_1                                                                                        0x1B55
#define P1B_56_AUD_FREQUENY_TH_2                                                                                        0x1B56
#define P1B_57_AUD_FREQUENY_TH_3                                                                                        0x1B57
#define P1B_58_AUD_FREQUENY_TH_4                                                                                        0x1B58
#define P1B_59_AUD_FREQUENY_TH_5                                                                                        0x1B59
#define P1B_5A_SCODE_0                                                                                                  0x1B5A
#define P1B_5B_SCODE_1                                                                                                  0x1B5B
#define P1B_5C_SCODE_2                                                                                                  0x1B5C
#define P1B_5D_AUD_BURST_IN_CTR                                                                                         0x1B5D
#define P1B_5E_SDP_AUD_STR_HB2                                                                                          0x1B5E
#define P1B_5F_SDP_AUD_STR_HB3                                                                                          0x1B5F
#define P1B_60_N_F_CODE_0                                                                                               0x1B60
#define P1B_61_N_F_CODE_1                                                                                               0x1B61
#define P1B_62_N_F_CODE_2                                                                                               0x1B62
#define P1B_63_N_F_CODE_3                                                                                               0x1B63
#define P1B_64_N_F_CODE_4                                                                                               0x1B64
#define P1B_65_N_F_CODE_5                                                                                               0x1B65
#define P1B_66_N_F_CODE_6                                                                                               0x1B66
#define P1B_67_N_F_CODE_7                                                                                               0x1B67
#define P1B_68_N_F_CODE_8                                                                                               0x1B68
#define P1B_69_DUMMY_69                                                                                                 0x1B69
#define P1B_6A_DUMMY_6A                                                                                                 0x1B6A
#define P1B_6B_DUMMY_6B                                                                                                 0x1B6B
#define P1B_6C_DUMMY_6C                                                                                                 0x1B6C
#define P1B_6D_DUMMY_6D                                                                                                 0x1B6D
#define P1B_6E_DUMMY_6E                                                                                                 0x1B6E
#define P1B_6F_DUMMY_6F                                                                                                 0x1B6F
#define P1B_70_AUD_BUFFER_CTRL_0                                                                                        0x1B70
#define P1B_71_AUD_BUFFER_CTRL_1                                                                                        0x1B71
#define P1B_72_AUD_BUFFER_CTRL_2                                                                                        0x1B72
#define P1B_73_AUD_BUFFER_CTRL_3                                                                                        0x1B73
#define P1B_74_AUD_FSM_CTRL_0                                                                                           0x1B74
#define P1B_75_AUD_MAN_FSM_CTRL_1                                                                                       0x1B75
#define P1B_76_DVC_CTRL                                                                                                 0x1B76
#define P1B_77_DVC_VA                                                                                                   0x1B77
#define P1B_78_DVC_WINDOW_CONTROL_0                                                                                     0x1B78
#define P1B_79_DVC_WINDOW_CONTROL_1                                                                                     0x1B79
#define P1B_7A_DVC_GAIN_READ_MSB                                                                                        0x1B7A
#define P1B_7B_DVC_GAIN_READ_LSB                                                                                        0x1B7B
#define P1B_7C_AUD_FSM_CTRL_1                                                                                           0x1B7C
#define P1B_7D_AUD_FSM_CTRL_2                                                                                           0x1B7D
#define P1B_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0x1B7E
#define P1B_7F_TEST_PIN                                                                                                 0x1B7F
#define P1B_A9_SPDIF_TX_0                                                                                               0x1BA9
#define P1B_AA_SPDIF_TX_1                                                                                               0x1BAA
#define P1B_AB_CS_ADDR                                                                                                  0x1BAB
#define P1B_AC_CS_DATA                                                                                                  0x1BAC
#define P1B_AD_SPDIF_CS_2                                                                                               0x1BAD
#define P1B_AE_SPDIF_CS_3                                                                                               0x1BAE
#define P1B_AF_SPDIF_CS_4                                                                                               0x1BAF
#define P1B_B0_DP_AUD_CH_STATUS0                                                                                        0x1BB0
#define P1B_B1_DP_AUD_CH_STATUS1                                                                                        0x1BB1
#define P1B_B2_DP_AUD_CH_STATUS2                                                                                        0x1BB2
#define P1B_B3_DP_AUD_CH_STATUS3                                                                                        0x1BB3
#define P1B_B4_DP_AUD_CH_STATUS4                                                                                        0x1BB4
#define P1B_B5_DP_AUD_CRC_0                                                                                             0x1BB5
#define P1B_B6_DP_AUD_CRC_1                                                                                             0x1BB6
#define P1B_B7_DP_AUD_CRC_2                                                                                             0x1BB7
#define P1B_B8_DP_I2S_CTRL                                                                                              0x1BB8
#define P1B_B9_AUD_I2S_CRC_HB                                                                                           0x1BB9
#define P1B_BA_AUD_I2S_CRC_LB                                                                                           0x1BBA
#define P1B_BB_TO_DAC_CH_SEL                                                                                            0x1BBB
#define P1B_BC_AUD_CH_LO_SEL                                                                                            0x1BBC
#define P1B_BD_AUD_VALID_STATUS                                                                                         0x1BBD
#define P1B_BE_DP_CHANNEL_EN_1                                                                                          0x1BBE
#define P1B_BF_DP_CHANNEL_EN_2                                                                                          0x1BBF
#define P1B_C0_SPDIFTX_FRAME_0                                                                                          0x1BC0
#define P1B_C1_SPDIFTX_FRAME_1                                                                                          0x1BC1
#define P1B_C2_SPDIFTX_FRAME_2                                                                                          0x1BC2
#define P1B_C3_SPDIFTX_FRAME_3                                                                                          0x1BC3
#define P1B_C4_SPDIFTX_FRAME_4                                                                                          0x1BC4
#define P1B_C5_SPDIFTX_FRAME_5                                                                                          0x1BC5
#define P1B_C6_SPDIFTX_CHST_CTRL                                                                                        0x1BC6
#define P1B_C7_AUD_LAYOUT_CTRL                                                                                          0x1BC7
#define P1B_C8_DP_AUD_CTRL                                                                                              0x1BC8
#define P1B_C9_DP_AUD_ID                                                                                                0x1BC9
#define P1B_CA_DP_AUD_ID_DETECT                                                                                         0x1BCA
#define P1B_CB_DP_SEC_MISC_1                                                                                            0x1BCB
#define P1B_CD_DUMMY_CD                                                                                                 0x1BCD
#define P1B_CE_DUMMY_CE                                                                                                 0x1BCE
#define P1B_CF_DUMMY_CF                                                                                                 0x1BCF
#define P1B_E0_SDP_ACM_ISRC_INT                                                                                         0x1BE0
#define P1B_E1_SDP_ACM_0                                                                                                0x1BE1
#define P1B_E2_SDP_ACM_1                                                                                                0x1BE2
#define P1B_E3_SDP_ISRC_0                                                                                               0x1BE3
#define P1B_E4_SDP_ISRC_ADR                                                                                             0x1BE4
#define P1B_E5_SDP_ISRC_DATA                                                                                            0x1BE5
#define P1B_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0x1BE6


//--------------------------------------------------
// D0 UFP DP2.0 Combo U3 DPHY (Page 1C)
//--------------------------------------------------
#define P1C_00_MODE_CDR_5G                                                                                              0x1C00
#define P1C_01_MODE_GAIN_5G_00                                                                                          0x1C01
#define P1C_02_MODE_GAIN_5G_01                                                                                          0x1C02
#define P1C_03_MODE_OFFSET_K_5G_00                                                                                      0x1C03
#define P1C_04_MODE_OFFSET_K_5G_01                                                                                      0x1C04
#define P1C_05_MODE_CDR_10G                                                                                             0x1C05
#define P1C_06_MODE_GAIN_10G_00                                                                                         0x1C06
#define P1C_07_MODE_GAIN_10G_01                                                                                         0x1C07
#define P1C_08_MODE_OFFSET_K_10G_00                                                                                     0x1C08
#define P1C_09_MODE_OFFSET_K_10G_01                                                                                     0x1C09
#define P1C_0A_MODE_CDR_DP                                                                                              0x1C0A
#define P1C_0B_MODE_GAIN_DP_00                                                                                          0x1C0B
#define P1C_0C_MODE_GAIN_DP_01                                                                                          0x1C0C
#define P1C_0D_MODE_OFFSET_K_DP_00                                                                                      0x1C0D
#define P1C_0E_MODE_OFFSET_K_DP_01                                                                                      0x1C0E
#define P1C_10_FLD_5G_0                                                                                                 0x1C10
#define P1C_11_FLD_5G_1                                                                                                 0x1C11
#define P1C_12_FLD_5G_2                                                                                                 0x1C12
#define P1C_13_FLD_5G_3                                                                                                 0x1C13
#define P1C_14_CDR_5G_0                                                                                                 0x1C14
#define P1C_15_CDR_5G_1                                                                                                 0x1C15
#define P1C_16_DFE_5G_0                                                                                                 0x1C16
#define P1C_17_TX_CMU_5G_0                                                                                              0x1C17
#define P1C_18_TX_OUT_5G_1                                                                                              0x1C18
#define P1C_20_FLD_10G_0                                                                                                0x1C20
#define P1C_21_FLD_10G_1                                                                                                0x1C21
#define P1C_22_FLD_10G_2                                                                                                0x1C22
#define P1C_23_FLD_10G_3                                                                                                0x1C23
#define P1C_24_CDR_10G_0                                                                                                0x1C24
#define P1C_25_CDR_10G_1                                                                                                0x1C25
#define P1C_26_DFE_10G_0                                                                                                0x1C26
#define P1C_27_TX_CMU_10G_0                                                                                             0x1C27
#define P1C_28_TX_OUT_10G_1                                                                                             0x1C28
#define P1C_30_FLD_DP_0                                                                                                 0x1C30
#define P1C_31_FLD_DP_1                                                                                                 0x1C31
#define P1C_32_FLD_DP_2                                                                                                 0x1C32
#define P1C_33_FLD_DP_3                                                                                                 0x1C33
#define P1C_34_CDR_DP_0                                                                                                 0x1C34
#define P1C_35_CDR_DP_1                                                                                                 0x1C35
#define P1C_36_DFE_DP_0                                                                                                 0x1C36
#define P1C_50_ADJR_DATA_ODD_L0_5G                                                                                      0x1C50
#define P1C_51_ADJR_DATA_ODD_L2_5G                                                                                      0x1C51
#define P1C_52_ADJR_DATA_EVEN_L0_5G                                                                                     0x1C52
#define P1C_53_ADJR_DATA_EVEN_L2_5G                                                                                     0x1C53
#define P1C_54_ADJR_EDGE_ODD_L0_5G                                                                                      0x1C54
#define P1C_55_ADJR_EDGE_ODD_L2_5G                                                                                      0x1C55
#define P1C_56_ADJR_EDGE_EVEN_L0_5G                                                                                     0x1C56
#define P1C_57_ADJR_EDGE_EVEN_L2_5G                                                                                     0x1C57
#define P1C_58_ADJR_OFF_ODD_L0_5G                                                                                       0x1C58
#define P1C_59_ADJR_OFF_ODD_L2_5G                                                                                       0x1C59
#define P1C_5A_ADJR_OFF_EVEN_L0_5G                                                                                      0x1C5A
#define P1C_5B_ADJR_OFF_EVEN_L2_5G                                                                                      0x1C5B
#define P1C_5C_ADJR_DATA_ODD_L0_10G                                                                                     0x1C5C
#define P1C_5D_ADJR_DATA_ODD_L2_10G                                                                                     0x1C5D
#define P1C_5E_ADJR_DATA_EVEN_L0_10G                                                                                    0x1C5E
#define P1C_5F_ADJR_DATA_EVEN_L2_10G                                                                                    0x1C5F
#define P1C_60_ADJR_EDGE_ODD_L0_10G                                                                                     0x1C60
#define P1C_61_ADJR_EDGE_ODD_L2_10G                                                                                     0x1C61
#define P1C_62_ADJR_EDGE_EVEN_L0_10G                                                                                    0x1C62
#define P1C_63_ADJR_EDGE_EVEN_L2_10G                                                                                    0x1C63
#define P1C_64_ADJR_OFF_ODD_L0_10G                                                                                      0x1C64
#define P1C_65_ADJR_OFF_ODD_L2_10G                                                                                      0x1C65
#define P1C_66_ADJR_OFF_EVEN_L0_10G                                                                                     0x1C66
#define P1C_67_ADJR_OFF_EVEN_L2_10G                                                                                     0x1C67
#define P1C_68_ADJR_U3_TAP0_LV0                                                                                         0x1C68
#define P1C_69_ADJR_U3_TAP0_LV1                                                                                         0x1C69
#define P1C_6A_ADJR_U3_TAP0_LV2                                                                                         0x1C6A
#define P1C_6B_ADJR_U3_TAP0_LV3                                                                                         0x1C6B
#define P1C_6C_ADJR_U3_TAP0_LV4                                                                                         0x1C6C
#define P1C_6D_ADJR_U3_TAP0_LV5                                                                                         0x1C6D
#define P1C_6E_ADJR_U3_TAP0_LV6                                                                                         0x1C6E
#define P1C_70_ADJR_LEQ_LV0_L0_5G                                                                                       0x1C70
#define P1C_71_ADJR_LEQ_LV1_L0_5G                                                                                       0x1C71
#define P1C_72_ADJR_LEQ_LV2_L0_5G                                                                                       0x1C72
#define P1C_73_ADJR_LEQ_LV3_L0_5G                                                                                       0x1C73
#define P1C_74_ADJR_LEQ_LV4_L0_5G                                                                                       0x1C74
#define P1C_75_ADJR_LEQ_LV5_L0_5G                                                                                       0x1C75
#define P1C_76_ADJR_LEQ_LV6_L0_5G                                                                                       0x1C76
#define P1C_77_ADJR_LEQ_LV7_L0_5G                                                                                       0x1C77
#define P1C_78_ADJR_LEQ_LV0_L0_10G                                                                                      0x1C78
#define P1C_79_ADJR_LEQ_LV1_L0_10G                                                                                      0x1C79
#define P1C_7A_ADJR_LEQ_LV2_L0_10G                                                                                      0x1C7A
#define P1C_7B_ADJR_LEQ_LV3_L0_10G                                                                                      0x1C7B
#define P1C_7C_ADJR_LEQ_LV4_L0_10G                                                                                      0x1C7C
#define P1C_7D_ADJR_LEQ_LV5_L0_10G                                                                                      0x1C7D
#define P1C_7E_ADJR_LEQ_LV6_L0_10G                                                                                      0x1C7E
#define P1C_7F_ADJR_LEQ_LV7_L0_10G                                                                                      0x1C7F
#define P1C_80_ADJR_LEQ_LV0_L2_5G                                                                                       0x1C80
#define P1C_81_ADJR_LEQ_LV1_L2_5G                                                                                       0x1C81
#define P1C_82_ADJR_LEQ_LV2_L2_5G                                                                                       0x1C82
#define P1C_83_ADJR_LEQ_LV3_L2_5G                                                                                       0x1C83
#define P1C_84_ADJR_LEQ_LV4_L2_5G                                                                                       0x1C84
#define P1C_85_ADJR_LEQ_LV5_L2_5G                                                                                       0x1C85
#define P1C_86_ADJR_LEQ_LV6_L2_5G                                                                                       0x1C86
#define P1C_87_ADJR_LEQ_LV7_L2_5G                                                                                       0x1C87
#define P1C_88_ADJR_LEQ_LV0_L2_10G                                                                                      0x1C88
#define P1C_89_ADJR_LEQ_LV1_L2_10G                                                                                      0x1C89
#define P1C_8A_ADJR_LEQ_LV2_L2_10G                                                                                      0x1C8A
#define P1C_8B_ADJR_LEQ_LV3_L2_10G                                                                                      0x1C8B
#define P1C_8C_ADJR_LEQ_LV4_L2_10G                                                                                      0x1C8C
#define P1C_8D_ADJR_LEQ_LV5_L2_10G                                                                                      0x1C8D
#define P1C_8E_ADJR_LEQ_LV6_L2_10G                                                                                      0x1C8E
#define P1C_8F_ADJR_LEQ_LV7_L2_10G                                                                                      0x1C8F
#define P1C_90_DPHY_00                                                                                                  0x1C90
#define P1C_91_DPHY_01                                                                                                  0x1C91
#define P1C_92_DPHY_02                                                                                                  0x1C92
#define P1C_93_DPHY_03                                                                                                  0x1C93
#define P1C_94_DPHY_04                                                                                                  0x1C94
#define P1C_95_DPHY_05                                                                                                  0x1C95
#define P1C_96_DATA_TIMER_0                                                                                             0x1C96
#define P1C_97_DATA_TIMER_1                                                                                             0x1C97
#define P1C_98_DATA_TIMER_2                                                                                             0x1C98
#define P1C_99_DATA_TIMER_3                                                                                             0x1C99
#define P1C_9A_DATA_TIMER_4                                                                                             0x1C9A
#define P1C_9B_DATA_TIMER_5                                                                                             0x1C9B
#define P1C_9C_DATA_TIMER_6                                                                                             0x1C9C
#define P1C_9D_DATA_TIMER_7                                                                                             0x1C9D
#define P1C_A0_DATA_TIMER_8                                                                                             0x1CA0
#define P1C_A1_TX_DDC_00                                                                                                0x1CA1
#define P1C_A3_ADJR_00                                                                                                  0x1CA3
#define P1C_A4_ADJR_01                                                                                                  0x1CA4
#define P1C_A5_ADJR_02                                                                                                  0x1CA5
#define P1C_A6_ADJR_03                                                                                                  0x1CA6
#define P1C_A7_ADJR_04                                                                                                  0x1CA7
#define P1C_A8_ADJR_05                                                                                                  0x1CA8
#define P1C_A9_ADJR_06                                                                                                  0x1CA9
#define P1C_AA_FORE_OFF_TST_L0                                                                                          0x1CAA
#define P1C_AB_FORE_OFF_TST_L1                                                                                          0x1CAB
#define P1C_AC_FORE_OFF_TST_L2                                                                                          0x1CAC
#define P1C_AD_FORE_OFF_TST_L3                                                                                          0x1CAD
#define P1C_B0_ADJR_LEQ_L0                                                                                              0x1CB0
#define P1C_B1_ADJR_LEQ_L1                                                                                              0x1CB1
#define P1C_B2_ADJR_LEQ_L2                                                                                              0x1CB2
#define P1C_B3_ADJR_LEQ_L3                                                                                              0x1CB3
#define P1C_B4_ADJR_DATA_ODD_L0                                                                                         0x1CB4
#define P1C_B5_ADJR_DATA_ODD_L1                                                                                         0x1CB5
#define P1C_B6_ADJR_DATA_ODD_L2                                                                                         0x1CB6
#define P1C_B7_ADJR_DATA_ODD_L3                                                                                         0x1CB7
#define P1C_B8_ADJR_DATA_EVEN_L0                                                                                        0x1CB8
#define P1C_B9_ADJR_DATA_EVEN_L1                                                                                        0x1CB9
#define P1C_BA_ADJR_DATA_EVEN_L2                                                                                        0x1CBA
#define P1C_BB_ADJR_DATA_EVEN_L3                                                                                        0x1CBB
#define P1C_BC_ADJR_EDGE_ODD_L0                                                                                         0x1CBC
#define P1C_BD_ADJR_EDGE_ODD_L1                                                                                         0x1CBD
#define P1C_BE_ADJR_EDGE_ODD_L2                                                                                         0x1CBE
#define P1C_BF_ADJR_EDGE_ODD_L3                                                                                         0x1CBF
#define P1C_C0_ADJR_EDGE_EVEN_L0                                                                                        0x1CC0
#define P1C_C1_ADJR_EDGE_EVEN_L1                                                                                        0x1CC1
#define P1C_C2_ADJR_EDGE_EVEN_L2                                                                                        0x1CC2
#define P1C_C3_ADJR_EDGE_EVEN_L3                                                                                        0x1CC3
#define P1C_C4_ADJR_OFF_ODD_L0                                                                                          0x1CC4
#define P1C_C5_ADJR_OFF_ODD_L1                                                                                          0x1CC5
#define P1C_C6_ADJR_OFF_ODD_L2                                                                                          0x1CC6
#define P1C_C7_ADJR_OFF_ODD_L3                                                                                          0x1CC7
#define P1C_C8_ADJR_OFF_EVEN_L0                                                                                         0x1CC8
#define P1C_C9_ADJR_OFF_EVEN_L1                                                                                         0x1CC9
#define P1C_CA_ADJR_OFF_EVEN_L2                                                                                         0x1CCA
#define P1C_CB_ADJR_OFF_EVEN_L3                                                                                         0x1CCB
#define P1C_CC_DPHY_RESET_00                                                                                            0x1CCC
#define P1C_CD_DPHY_RESET_01                                                                                            0x1CCD
#define P1C_D0_FLD_TX_0                                                                                                 0x1CD0
#define P1C_D1_FLD_TX_1                                                                                                 0x1CD1
#define P1C_D2_FLD_TX_2                                                                                                 0x1CD2
#define P1C_D3_FLD_TX_3                                                                                                 0x1CD3
#define P1C_D4_FLD_TX_4                                                                                                 0x1CD4
#define P1C_D5_FLD_TX_5                                                                                                 0x1CD5
#define P1C_D6_FLD_TX_6                                                                                                 0x1CD6
#define P1C_D7_FLD_TX_7                                                                                                 0x1CD7
#define P1C_D8_FLD_TX_8                                                                                                 0x1CD8
#define P1C_D9_FLD_TX_9                                                                                                 0x1CD9
#define P1C_DA_FLD_TX_10                                                                                                0x1CDA
#define P1C_DB_FLD_TX_11                                                                                                0x1CDB
#define P1C_DC_FLD_TX_12                                                                                                0x1CDC
#define P1C_DD_FLD_TX_13                                                                                                0x1CDD
#define P1C_DE_FLD_TX_14                                                                                                0x1CDE
#define P1C_DF_FLD_TX_15                                                                                                0x1CDF
#define P1C_E0_FLD_TX_16                                                                                                0x1CE0
#define P1C_E1_FLD_TX_17                                                                                                0x1CE1
#define P1C_E2_FLD_TX_18                                                                                                0x1CE2
#define P1C_E3_FLD_TX_19                                                                                                0x1CE3
#define P1C_E4_FLD_TX_20                                                                                                0x1CE4
#define P1C_E5_FLD_TX_21                                                                                                0x1CE5
#define P1C_E6_FLD_TX_22                                                                                                0x1CE6
#define P1C_E7_FLD_TX_23                                                                                                0x1CE7
#define P1C_E8_FLD_TX_24                                                                                                0x1CE8
#define P1C_E9_FLD_TX_25                                                                                                0x1CE9
#define P1C_EA_FLD_TX_26                                                                                                0x1CEA
#define P1C_EB_DPHY_DEBUG_00                                                                                            0x1CEB
#define P1C_EC_DPHY_DEBUG_01                                                                                            0x1CEC
#define P1C_ED_DPHY_DEBUG_02                                                                                            0x1CED
#define P1C_EE_DPHY_DEBUG_03                                                                                            0x1CEE
#define P1C_EF_DPHY_DEBUG_04                                                                                            0x1CEF
#define P1C_F0_PRBS_CNT_L0_00                                                                                           0x1CF0
#define P1C_F1_PRBS_CNT_L0_01                                                                                           0x1CF1
#define P1C_F2_PRBS_CNT_L1_00                                                                                           0x1CF2
#define P1C_F3_PRBS_CNT_L1_01                                                                                           0x1CF3
#define P1C_F4_PRBS_CNT_L2_00                                                                                           0x1CF4
#define P1C_F5_PRBS_CNT_L2_01                                                                                           0x1CF5
#define P1C_F6_PRBS_CNT_L3_00                                                                                           0x1CF6
#define P1C_F7_PRBS_CNT_L3_01                                                                                           0x1CF7
#define P1C_F8_APHY_RESET_00                                                                                            0x1CF8
#define P1C_F9_APHY_RESET_01                                                                                            0x1CF9
#define P1C_FA_JFM_DELAY                                                                                                0x1CFA
#define P1C_FC_RESERVED_DPHY_00                                                                                         0x1CFC
#define P1C_FD_RESERVED_DPHY_01                                                                                         0x1CFD
#define P1C_FE_RESERVED_DPHY_02                                                                                         0x1CFE
#define P1C_FF_RESERVED_DPHY_03                                                                                         0x1CFF


//--------------------------------------------------
// D3 DP 1.4 Combo HDMI 2.1 DPHY (Page 1D)
//--------------------------------------------------
#define P1D_00_DCDR_TEST_03                                                                                             0x1D00
#define P1D_01_DCDR_TEST_04                                                                                             0x1D01
#define P1D_02_DCDR_TEST_05                                                                                             0x1D02
#define P1D_03_DCDR_TEST_06                                                                                             0x1D03
#define P1D_04_DCDR_TEST_07                                                                                             0x1D04
#define P1D_05_DCDR_TEST_08                                                                                             0x1D05
#define P1D_06_DCDR_TEST_09                                                                                             0x1D06
#define P1D_07_DCDR_TEST_10                                                                                             0x1D07
#define P1D_08_DCDR_TEST_11                                                                                             0x1D08
#define P1D_09_DCDR_TEST_12                                                                                             0x1D09
#define P1D_0A_DCDR_TEST_13                                                                                             0x1D0A
#define P1D_0B_DCDR_TEST_14                                                                                             0x1D0B
#define P1D_0C_DCDR_TEST_15                                                                                             0x1D0C
#define P1D_0D_DCDR_TEST_16                                                                                             0x1D0D
#define P1D_0E_DCDR_TEST_17                                                                                             0x1D0E
#define P1D_0F_DCDR_TEST_18                                                                                             0x1D0F
#define P1D_10_GDI_TEMP_00                                                                                              0x1D10
#define P1D_11_DPHY_DEBUG                                                                                               0x1D11
#define P1D_12_ADJR_00                                                                                                  0x1D12
#define P1D_13_ADJR_01                                                                                                  0x1D13
#define P1D_14_ADJR_02                                                                                                  0x1D14
#define P1D_15_ADJR_03                                                                                                  0x1D15
#define P1D_16_ADJR_04                                                                                                  0x1D16
#define P1D_17_FORE_OFF_TST_L0                                                                                          0x1D17
#define P1D_18_FORE_OFF_TST_L1                                                                                          0x1D18
#define P1D_19_FORE_OFF_TST_L2                                                                                          0x1D19
#define P1D_1A_FORE_OFF_TST_L3                                                                                          0x1D1A
#define P1D_1B_ANA_CDR_01                                                                                               0x1D1B
#define P1D_1C_ANA_CDR_02                                                                                               0x1D1C
#define P1D_1D_ANA_CDR_03                                                                                               0x1D1D
#define P1D_1E_ANA_CDR_04                                                                                               0x1D1E
#define P1D_1F_ANA_CDR_05                                                                                               0x1D1F
#define P1D_20_FLD_KICO_L0_A00                                                                                          0x1D20
#define P1D_21_FLD_KICO_L0_A01                                                                                          0x1D21
#define P1D_22_FLD_KICO_L0_A02                                                                                          0x1D22
#define P1D_23_FLD_KICO_L0_A03                                                                                          0x1D23
#define P1D_24_FLD_KICO_L1_A00                                                                                          0x1D24
#define P1D_25_FLD_KICO_L1_A01                                                                                          0x1D25
#define P1D_26_FLD_KICO_L1_A02                                                                                          0x1D26
#define P1D_27_FLD_KICO_L1_A03                                                                                          0x1D27
#define P1D_28_FLD_KICO_L2_A00                                                                                          0x1D28
#define P1D_29_FLD_KICO_L2_A01                                                                                          0x1D29
#define P1D_2A_FLD_KICO_L2_A02                                                                                          0x1D2A
#define P1D_2B_FLD_KICO_L2_A03                                                                                          0x1D2B
#define P1D_2C_FLD_KICO_L3_A00                                                                                          0x1D2C
#define P1D_2D_FLD_KICO_L3_A01                                                                                          0x1D2D
#define P1D_2E_FLD_KICO_L3_A02                                                                                          0x1D2E
#define P1D_2F_FLD_KICO_L3_A03                                                                                          0x1D2F
#define P1D_30_ADJR_DATA_ODD_L0                                                                                         0x1D30
#define P1D_31_ADJR_DATA_ODD_L1                                                                                         0x1D31
#define P1D_32_ADJR_DATA_ODD_L2                                                                                         0x1D32
#define P1D_33_ADJR_DATA_ODD_L3                                                                                         0x1D33
#define P1D_34_ADJR_DATA_EVEN_L0                                                                                        0x1D34
#define P1D_35_ADJR_DATA_EVEN_L1                                                                                        0x1D35
#define P1D_36_ADJR_DATA_EVEN_L2                                                                                        0x1D36
#define P1D_37_ADJR_DATA_EVEN_L3                                                                                        0x1D37
#define P1D_38_ADJR_EDGE_ODD_L0                                                                                         0x1D38
#define P1D_39_ADJR_EDGE_ODD_L1                                                                                         0x1D39
#define P1D_3A_ADJR_EDGE_ODD_L2                                                                                         0x1D3A
#define P1D_3B_ADJR_EDGE_ODD_L3                                                                                         0x1D3B
#define P1D_3C_ADJR_EDGE_EVEN_L0                                                                                        0x1D3C
#define P1D_3D_ADJR_EDGE_EVEN_L1                                                                                        0x1D3D
#define P1D_3E_ADJR_EDGE_EVEN_L2                                                                                        0x1D3E
#define P1D_3F_ADJR_EDGE_EVEN_L3                                                                                        0x1D3F
#define P1D_40_ADJR_OFF_ODD_L0                                                                                          0x1D40
#define P1D_41_ADJR_OFF_ODD_L1                                                                                          0x1D41
#define P1D_42_ADJR_OFF_ODD_L2                                                                                          0x1D42
#define P1D_43_ADJR_OFF_ODD_L3                                                                                          0x1D43
#define P1D_44_ADJR_OFF_EVEN_L0                                                                                         0x1D44
#define P1D_45_ADJR_OFF_EVEN_L1                                                                                         0x1D45
#define P1D_46_ADJR_OFF_EVEN_L2                                                                                         0x1D46
#define P1D_47_ADJR_OFF_EVEN_L3                                                                                         0x1D47
#define P1D_48_RESERVED_DPHY_01                                                                                         0x1D48
#define P1D_49_RESERVED_DPHY_02                                                                                         0x1D49
#define P1D_4A_RESERVED_DPHY_03                                                                                         0x1D4A
#define P1D_4B_RESERVED_DPHY_04                                                                                         0x1D4B
#define P1D_4D_DCDR_TEST_00                                                                                             0x1D4D
#define P1D_4E_DCDR_TEST_01                                                                                             0x1D4E
#define P1D_4F_DCDR_TEST_02                                                                                             0x1D4F
#define P1D_50_DCDR_00                                                                                                  0x1D50
#define P1D_51_DCDR_01                                                                                                  0x1D51
#define P1D_52_DCDR_02                                                                                                  0x1D52
#define P1D_53_DCDR_03                                                                                                  0x1D53
#define P1D_54_DCDR_04                                                                                                  0x1D54
#define P1D_55_DCDR_05                                                                                                  0x1D55
#define P1D_56_DCDR_06                                                                                                  0x1D56
#define P1D_57_DCDR_07                                                                                                  0x1D57
#define P1D_58_DCDR_08                                                                                                  0x1D58
#define P1D_59_DCDR_09                                                                                                  0x1D59
#define P1D_5A_DCDR_10                                                                                                  0x1D5A
#define P1D_5B_DCDR_11                                                                                                  0x1D5B
#define P1D_5C_DCDR_12                                                                                                  0x1D5C
#define P1D_5D_DCDR_13                                                                                                  0x1D5D
#define P1D_5E_DCDR_14                                                                                                  0x1D5E
#define P1D_5F_DCDR_15                                                                                                  0x1D5F
#define P1D_60_DCDR_16                                                                                                  0x1D60
#define P1D_61_DCDR_17                                                                                                  0x1D61
#define P1D_62_DCDR_18                                                                                                  0x1D62
#define P1D_63_DCDR_19                                                                                                  0x1D63
#define P1D_64_DCDR_20                                                                                                  0x1D64
#define P1D_65_DCDR_21                                                                                                  0x1D65
#define P1D_66_DCDR_22                                                                                                  0x1D66
#define P1D_67_DCDR_23                                                                                                  0x1D67
#define P1D_68_CDR_24                                                                                                   0x1D68
#define P1D_69_CDR_25                                                                                                   0x1D69
#define P1D_6A_CDR_26                                                                                                   0x1D6A
#define P1D_6B_CDR_27                                                                                                   0x1D6B
#define P1D_6C_CDR_28                                                                                                   0x1D6C
#define P1D_6D_CDR_29                                                                                                   0x1D6D
#define P1D_6E_CDR_30                                                                                                   0x1D6E
#define P1D_6F_CDR_31                                                                                                   0x1D6F
#define P1D_70_CALIBRATION_ADJUST                                                                                       0x1D70
#define P1D_71_KI_00                                                                                                    0x1D71
#define P1D_72_KI_01                                                                                                    0x1D72
#define P1D_73_MISC                                                                                                     0x1D73
#define P1D_74_FLD_KICO_L0_A04                                                                                          0x1D74
#define P1D_75_FLD_KICO_L0_A05                                                                                          0x1D75
#define P1D_76_FLD_KICO_L0_A06                                                                                          0x1D76
#define P1D_77_FLD_KICO_L1_A04                                                                                          0x1D77
#define P1D_78_FLD_KICO_L1_A05                                                                                          0x1D78
#define P1D_79_FLD_KICO_L1_A06                                                                                          0x1D79
#define P1D_7A_FLD_KICO_L2_A04                                                                                          0x1D7A
#define P1D_7B_FLD_KICO_L2_A05                                                                                          0x1D7B
#define P1D_7C_FLD_KICO_L2_A06                                                                                          0x1D7C
#define P1D_7D_FLD_KICO_L3_A04                                                                                          0x1D7D
#define P1D_7E_FLD_KICO_L3_A05                                                                                          0x1D7E
#define P1D_7F_FLD_KICO_L3_A06                                                                                          0x1D7F
#define P1D_80_CMU_SSC_0                                                                                                0x1D80
#define P1D_81_CMU_SSC_1                                                                                                0x1D81
#define P1D_82_CMU_SSC_2                                                                                                0x1D82
#define P1D_83_CMU_SSC_3                                                                                                0x1D83
#define P1D_84_CMU_SSC_4                                                                                                0x1D84
#define P1D_85_CMU_SSC_5                                                                                                0x1D85
#define P1D_86_CMU_SSC_6                                                                                                0x1D86
#define P1D_87_CMU_SSC_7                                                                                                0x1D87
#define P1D_88_CMU_SSC_8                                                                                                0x1D88
#define P1D_89_CMU_SSC_9                                                                                                0x1D89
#define P1D_8A_CMU_SSC_10                                                                                               0x1D8A
#define P1D_8B_CMU_SSC_11                                                                                               0x1D8B
#define P1D_8C_CMU_SSC_12                                                                                               0x1D8C
#define P1D_8D_CMU_SSC_13                                                                                               0x1D8D
#define P1D_90_CMU_SSC_14                                                                                               0x1D90
#define P1D_91_CMU_SSC_15                                                                                               0x1D91
#define P1D_92_CMU_SSC_16                                                                                               0x1D92
#define P1D_93_CMU_SSC_17                                                                                               0x1D93
#define P1D_94_CMU_SSC_18                                                                                               0x1D94
#define P1D_95_CMU_SSC_19                                                                                               0x1D95
#define P1D_96_CMU_SSC_20                                                                                               0x1D96
#define P1D_97_CMU_SSC_21                                                                                               0x1D97
#define P1D_98_CMU_SSC_22                                                                                               0x1D98
#define P1D_99_CMU_SSC_23                                                                                               0x1D99
#define P1D_9A_CMU_SSC_24                                                                                               0x1D9A
#define P1D_9B_CMU_SSC_25                                                                                               0x1D9B
#define P1D_9C_CMU_SSC_26                                                                                               0x1D9C
#define P1D_9D_CMU_SSC_27                                                                                               0x1D9D
#define P1D_A0_CMU_WATCHDOG_0                                                                                           0x1DA0
#define P1D_A1_CMU_WATCHDOG_1                                                                                           0x1DA1
#define P1D_A2_CMU_WATCHDOG_2                                                                                           0x1DA2
#define P1D_A3_CMU_WATCHDOG_3                                                                                           0x1DA3
#define P1D_A4_CMU_WATCHDOG_4                                                                                           0x1DA4
#define P1D_A5_CMU_WATCHDOG_5                                                                                           0x1DA5
#define P1D_A6_CMU_WATCHDOG_6                                                                                           0x1DA6
#define P1D_A7_CMU_WATCHDOG_7                                                                                           0x1DA7
#define P1D_A8_FLD_KICO_B00                                                                                             0x1DA8
#define P1D_A9_FLD_KICO_B01                                                                                             0x1DA9
#define P1D_AA_FLD_KICO_B02                                                                                             0x1DAA
#define P1D_AB_FLD_KICO_B03                                                                                             0x1DAB
#define P1D_AC_FLD_KICO_B04                                                                                             0x1DAC
#define P1D_AD_FLD_KICO_B05                                                                                             0x1DAD
#define P1D_AE_FLD_KICO_B06                                                                                             0x1DAE
#define P1D_B0_DP_FLD_0                                                                                                 0x1DB0
#define P1D_B1_U3_FLD_1                                                                                                 0x1DB1
#define P1D_B2_U3_FLD_2                                                                                                 0x1DB2
#define P1D_B3_U3_FLD_3                                                                                                 0x1DB3
#define P1D_B4_U3_FLD_4                                                                                                 0x1DB4
#define P1D_B5_U3_FLD_5                                                                                                 0x1DB5
#define P1D_B6_U3_FLD_6                                                                                                 0x1DB6
#define P1D_B7_U3_FLD_7                                                                                                 0x1DB7
#define P1D_B8_U3_FLD_8                                                                                                 0x1DB8
#define P1D_B9_U3_FLD_9                                                                                                 0x1DB9
#define P1D_BA_U3_FLD_10                                                                                                0x1DBA
#define P1D_BB_U3_FLD_11                                                                                                0x1DBB
#define P1D_BC_U3_FLD_12                                                                                                0x1DBC
#define P1D_BD_U3_FLD_13                                                                                                0x1DBD
#define P1D_BE_U3_FLD_14                                                                                                0x1DBE
#define P1D_BF_U3_FLD_15                                                                                                0x1DBF
#define P1D_C0_U3_FLD_16                                                                                                0x1DC0
#define P1D_C1_U3_FLD_17                                                                                                0x1DC1
#define P1D_C2_U3_FLD_18                                                                                                0x1DC2
#define P1D_C3_U3_FLD_19                                                                                                0x1DC3
#define P1D_C4_U3_FLD_20                                                                                                0x1DC4
#define P1D_C5_U3_FLD_21                                                                                                0x1DC5
#define P1D_C6_U3_FLD_22                                                                                                0x1DC6
#define P1D_C7_U3_FLD_23                                                                                                0x1DC7
#define P1D_C8_U3_FLD_24                                                                                                0x1DC8
#define P1D_C9_U3_FLD_25                                                                                                0x1DC9
#define P1D_CA_U3_FLD_26                                                                                                0x1DCA
#define P1D_CB_FLD_KICO_B07                                                                                             0x1DCB
#define P1D_CC_FLD_KICO_B08                                                                                             0x1DCC
#define P1D_CD_FLD_KICO_B09                                                                                             0x1DCD
#define P1D_CE_FLD_KICO_B10                                                                                             0x1DCE
#define P1D_CF_FLD_KICO_B11                                                                                             0x1DCF
#define P1D_D0_DP_FLD_27                                                                                                0x1DD0
#define P1D_D1_DP_FLD_28                                                                                                0x1DD1
#define P1D_D2_DP_FLD_29                                                                                                0x1DD2
#define P1D_D3_DP_FLD_30                                                                                                0x1DD3
#define P1D_D4_DP_FLD_31                                                                                                0x1DD4
#define P1D_D5_DP_FLD_32                                                                                                0x1DD5
#define P1D_D6_DP_FLD_33                                                                                                0x1DD6
#define P1D_D7_DP_FLD_34                                                                                                0x1DD7
#define P1D_D8_U3_FLD_35                                                                                                0x1DD8
#define P1D_D9_U3_FLD_36                                                                                                0x1DD9
#define P1D_DA_U3_FLD_37                                                                                                0x1DDA
#define P1D_DB_U3_FLD_38                                                                                                0x1DDB
#define P1D_DC_U3_FLD_39                                                                                                0x1DDC
#define P1D_DD_U3_FLD_RES_00                                                                                            0x1DDD
#define P1D_DE_U3_FLD_RES_01                                                                                            0x1DDE
#define P1D_DF_U3_FLD_RES_02                                                                                            0x1DDF
#define P1D_E0_U3_FLD_40                                                                                                0x1DE0
#define P1D_E1_U3_FLD_41                                                                                                0x1DE1
#define P1D_E2_U3_FLD_42                                                                                                0x1DE2
#define P1D_E3_U3_FLD_RESV_00                                                                                           0x1DE3
#define P1D_E4_U3_FLD_RESV_01                                                                                           0x1DE4
#define P1D_E5_FLD_KICO_B12                                                                                             0x1DE5
#define P1D_E6_FLD_KICO_B13                                                                                             0x1DE6
#define P1D_E7_FLD_KICO_B14                                                                                             0x1DE7
#define P1D_E8_FLD_KICO_B15                                                                                             0x1DE8
#define P1D_E9_REG_CLKWR_INV                                                                                            0x1DE9
#define P1D_EA_REG_ICP_K_RO_00                                                                                          0x1DEA
#define P1D_EB_REG_ICP_K_RO_01                                                                                          0x1DEB
#define P1D_EC_DATA_PATH_00                                                                                             0x1DEC
#define P1D_ED_DATA_PATH_01                                                                                             0x1DED
#define P1D_EE_DATA_PATH_02                                                                                             0x1DEE
#define P1D_EF_DATA_PATH_03                                                                                             0x1DEF
#define P1D_F0_DATA_PATH_04                                                                                             0x1DF0
#define P1D_F1_DATA_PATH_05                                                                                             0x1DF1
#define P1D_F2_DATA_PATH_06                                                                                             0x1DF2
#define P1D_F3_DATA_PATH_07                                                                                             0x1DF3
#define P1D_F4_DATA_PATH_08                                                                                             0x1DF4
#define P1D_F5_DATA_PATH_09                                                                                             0x1DF5
#define P1D_F6_DATA_PATH_10                                                                                             0x1DF6
#define P1D_F7_DATA_PATH_11                                                                                             0x1DF7
#define P1D_F8_DATA_PATH_12                                                                                             0x1DF8
#define P1D_F9_DATA_PATH_13                                                                                             0x1DF9
#define P1D_FA_DATA_PATH_14                                                                                             0x1DFA
#define P1D_FB_DATA_PATH_15                                                                                             0x1DFB
#define P1D_FC_DATA_PATH_16                                                                                             0x1DFC
#define P1D_FD_DATA_PATH_17                                                                                             0x1DFD
#define P1D_FE_DATA_PATH_RESV_02                                                                                        0x1DFE
#define P1D_FF_DATA_PATH_RESV_03                                                                                        0x1DFF


//--------------------------------------------------
// D4 HDMI Global Control (Page 1E)
//--------------------------------------------------
#define P1E_00_HDMI_TOP_0                                                                                               0x1E00
#define P1E_01_HDMI_TOP_1                                                                                               0x1E01
#define P1E_02_PD23_POWER_CTRL                                                                                          0x1E02
#define P1E_03_PD22_POWER_CTRL                                                                                          0x1E03
#define P1E_04_PD21_POWER_CTRL                                                                                          0x1E04
#define P1E_05_HDMI_TOP_D1                                                                                              0x1E05
#define P1E_06_HDMI_TOP_D2                                                                                              0x1E06


//--------------------------------------------------
// D4 HDMI2.1 DPHY LT (Page 1E)
//--------------------------------------------------
#define P1E_28_HDMI21_DPHY_0                                                                                            0x1E28
#define P1E_29_HDMI21_DPHY_1                                                                                            0x1E29
#define P1E_2A_HDMI21_DPHY_D1                                                                                           0x1E2A
#define P1E_2B_HDMI21_DPHY_D2                                                                                           0x1E2B
#define P1E_30_HDMI21_LT_0                                                                                              0x1E30
#define P1E_31_HDMI21_LT_1                                                                                              0x1E31
#define P1E_32_HDMI21_LT_2                                                                                              0x1E32
#define P1E_33_HDMI21_LT_3                                                                                              0x1E33
#define P1E_34_HDMI21_LT_4                                                                                              0x1E34
#define P1E_35_HDMI21_LT_5                                                                                              0x1E35
#define P1E_36_HDMI21_LT_6                                                                                              0x1E36
#define P1E_37_HDMI21_LT_7                                                                                              0x1E37
#define P1E_38_HDMI21_LT_8                                                                                              0x1E38
#define P1E_39_HDMI21_LT_9                                                                                              0x1E39
#define P1E_3A_HDMI21_LT_A                                                                                              0x1E3A
#define P1E_3B_HDMI21_LT_D1                                                                                             0x1E3B
#define P1E_3C_HDMI21_LT_D2                                                                                             0x1E3C


//--------------------------------------------------
// D4 HDMI2.1 EM Packet Function (Page 1E)
//--------------------------------------------------
#define P1E_50_EMP_HDMI                                                                                                 0x1E50
#define P1E_51_EMP_VS                                                                                                   0x1E51
#define P1E_52_EMP_DSC                                                                                                  0x1E52
#define P1E_53_EMP_DHDR                                                                                                 0x1E53
#define P1E_54_EMP_TIMEOUT_1                                                                                            0x1E54
#define P1E_55_EMP_TIMEOUT_2                                                                                            0x1E55
#define P1E_60_HDMI_EMP_1                                                                                               0x1E60
#define P1E_61_HDMI_EMP_2                                                                                               0x1E61
#define P1E_62_HDMI_EMP_3                                                                                               0x1E62
#define P1E_63_HDMI_EMP_4                                                                                               0x1E63
#define P1E_64_HDMI_EMP_5                                                                                               0x1E64
#define P1E_65_HDMI_EMP_6                                                                                               0x1E65
#define P1E_66_HDMI_EMP_7                                                                                               0x1E66
#define P1E_67_HDMI_EMP_8                                                                                               0x1E67
#define P1E_68_HDMI_EMP_9                                                                                               0x1E68
#define P1E_69_HDMI_EMP_A                                                                                               0x1E69
#define P1E_6A_HDMI_EMP_B                                                                                               0x1E6A
#define P1E_6B_HDMI_EMP_C                                                                                               0x1E6B
#define P1E_70_DSC_EMP_1                                                                                                0x1E70
#define P1E_71_DSC_EMP_2                                                                                                0x1E71
#define P1E_72_DSC_EMP_3                                                                                                0x1E72
#define P1E_73_DSC_EMP_4                                                                                                0x1E73
#define P1E_74_DSC_EMP_5                                                                                                0x1E74
#define P1E_75_DSC_EMP_6                                                                                                0x1E75
#define P1E_76_DSC_EMP_7                                                                                                0x1E76
#define P1E_80_DSC_HINFO_0                                                                                              0x1E80
#define P1E_81_DSC_HINFO_1                                                                                              0x1E81
#define P1E_82_DSC_HINFO_2                                                                                              0x1E82
#define P1E_83_DSC_HINFO_3                                                                                              0x1E83
#define P1E_84_DSC_HINFO_4                                                                                              0x1E84
#define P1E_85_DSC_HIFO_5                                                                                               0x1E85
#define P1E_86_DSC_HINFO_6                                                                                              0x1E86
#define P1E_87_DSC_HINO_7                                                                                               0x1E87
#define P1E_90_DHDR_EMP_1                                                                                               0x1E90
#define P1E_91_DHDR_EMP_2                                                                                               0x1E91
#define P1E_92_DHDR_EMP_3                                                                                               0x1E92
#define P1E_93_DHDR_EMP_4                                                                                               0x1E93
#define P1E_94_DHDR_EMP_5                                                                                               0x1E94
#define P1E_95_DHDR_EMP_6                                                                                               0x1E95
#define P1E_96_DHDR_EMP_7                                                                                               0x1E96
#define P1E_A0_VS_EMP_1                                                                                                 0x1EA0
#define P1E_A1_VS_EMP_2                                                                                                 0x1EA1
#define P1E_A2_VS_EMP_3                                                                                                 0x1EA2
#define P1E_A3_VS_EMP_4                                                                                                 0x1EA3
#define P1E_A4_VS_EMP_5                                                                                                 0x1EA4
#define P1E_A5_VS_EMP_6                                                                                                 0x1EA5
#define P1E_A6_VS_EMP_7                                                                                                 0x1EA6
#define P1E_A7_VS_EMP_8                                                                                                 0x1EA7
#define P1E_A8_VS_EMP_9                                                                                                 0x1EA8
#define P1E_A9_VS_EMP_A                                                                                                 0x1EA9
#define P1E_AA_VS_EMP_B                                                                                                 0x1EAA
#define P1E_AB_VS_EMP_C                                                                                                 0x1EAB
#define P1E_AC_VS_EMP_D                                                                                                 0x1EAC
#define P1E_AD_VS_EMP_E                                                                                                 0x1EAD
#define P1E_AE_VS_EMP_F                                                                                                 0x1EAE
#define P1E_AF_VS_EMP_10                                                                                                0x1EAF
#define P1E_B0_VS_EMP_11                                                                                                0x1EB0
#define P1E_B1_VS_EMP_12                                                                                                0x1EB1
#define P1E_B2_VS_EMP_13                                                                                                0x1EB2
#define P1E_B3_VS_EMP_14                                                                                                0x1EB3
#define P1E_B4_VS_EMP_15                                                                                                0x1EB4
#define P1E_B5_VS_EMP_16                                                                                                0x1EB5
#define P1E_B6_VS_EMP_17                                                                                                0x1EB6
#define P1E_B7_VS_EMP_18                                                                                                0x1EB7
#define P1E_B8_VS_EMP_19                                                                                                0x1EB8
#define P1E_B9_VS_EMP_1A                                                                                                0x1EB9
#define P1E_BA_VS_EMP_1B                                                                                                0x1EBA
#define P1E_BB_VS_EMP_1C                                                                                                0x1EBB
#define P1E_BC_VS_ORG_ID                                                                                                0x1EBC
#define P1E_BD_HDMI_EMP_BIST_0                                                                                          0x1EBD
#define P1E_BE_HDMI_EMP_BIST_1                                                                                          0x1EBE
#define P1E_C0_HDMI_EMPAP0                                                                                              0x1EC0
#define P1E_C1_HDMI_EMPDP0                                                                                              0x1EC1
#define P1E_C2_HDMI_EMPDP1                                                                                              0x1EC2
#define P1E_C3_HDMI_EMPDP2                                                                                              0x1EC3
#define P1E_C4_HDMI_EMPDP3                                                                                              0x1EC4
#define P1E_C5_HDMI_EMPDP4                                                                                              0x1EC5
#define P1E_C6_HDMI_EMPDP5                                                                                              0x1EC6
#define P1E_C7_HDMI_EMPDP6                                                                                              0x1EC7
#define P1E_C8_HDMI_EMP_SRAM_CTRL0                                                                                      0x1EC8
#define P1E_C9_HDMI_EMP_SRAM_CTRL1                                                                                      0x1EC9
#define P1E_CA_HDMI_EMP_SRAM_CTRL2                                                                                      0x1ECA


//--------------------------------------------------
// DP 2.0 Rx1 HDCP 2.2 (Page 1F)
//--------------------------------------------------
#define P1F_00_DP_HDCP_CONTROL                                                                                          0x1F00
#define P1F_01_HDCP_IRQ                                                                                                 0x1F01
#define P1F_02_HDCP_INTGT_VRF                                                                                           0x1F02
#define P1F_03_HDCP_INTGT_VRF_PAT_MSB                                                                                   0x1F03
#define P1F_04_HDCP_INTGT_VRF_PAT_LSB                                                                                   0x1F04
#define P1F_05_HDCP_INTGT_VRF_ANS_MSB                                                                                   0x1F05
#define P1F_06_HDCP_INTGT_VRF_ANS_LSB                                                                                   0x1F06
#define P1F_07_HDCP_DEBUG                                                                                               0x1F07
#define P1F_08_RIV0                                                                                                     0x1F08
#define P1F_09_RIV1                                                                                                     0x1F09
#define P1F_0A_RIV2                                                                                                     0x1F0A
#define P1F_0B_RIV3                                                                                                     0x1F0B
#define P1F_0C_RIV4                                                                                                     0x1F0C
#define P1F_0D_RIV5                                                                                                     0x1F0D
#define P1F_0E_RIV6                                                                                                     0x1F0E
#define P1F_0F_RIV7                                                                                                     0x1F0F
#define P1F_10_HDCP_ENC_CTRL0                                                                                           0x1F10
#define P1F_11_HDCP_ENC_CTRL1                                                                                           0x1F11
#define P1F_12_HDCP_ENC_CTRL2                                                                                           0x1F12
#define P1F_13_HDCP_ENC_CTRL3                                                                                           0x1F13
#define P1F_14_HDCP_ENC_CTRL4                                                                                           0x1F14
#define P1F_15_HDCP_ENC_CTRL5                                                                                           0x1F15
#define P1F_16_HDCP_ENC_CTRL6                                                                                           0x1F16
#define P1F_17_HDCP_ENC_CTRL7                                                                                           0x1F17
#define P1F_18_HDCP_AES_CIPHER_KEY_15                                                                                   0x1F18
#define P1F_19_HDCP_AES_CIPHER_KEY_14                                                                                   0x1F19
#define P1F_1A_HDCP_AES_CIPHER_KEY_13                                                                                   0x1F1A
#define P1F_1B_HDCP_AES_CIPHER_KEY_12                                                                                   0x1F1B
#define P1F_1C_HDCP_AES_CIPHER_KEY_11                                                                                   0x1F1C
#define P1F_1D_HDCP_AES_CIPHER_KEY_10                                                                                   0x1F1D
#define P1F_1E_HDCP_AES_CIPHER_KEY_9                                                                                    0x1F1E
#define P1F_1F_HDCP_AES_CIPHER_KEY_8                                                                                    0x1F1F
#define P1F_20_HDCP_AES_CIPHER_KEY_7                                                                                    0x1F20
#define P1F_21_HDCP_AES_CIPHER_KEY_6                                                                                    0x1F21
#define P1F_22_HDCP_AES_CIPHER_KEY_5                                                                                    0x1F22
#define P1F_23_HDCP_AES_CIPHER_KEY_4                                                                                    0x1F23
#define P1F_24_HDCP_AES_CIPHER_KEY_3                                                                                    0x1F24
#define P1F_25_HDCP_AES_CIPHER_KEY_2                                                                                    0x1F25
#define P1F_26_HDCP_AES_CIPHER_KEY_1                                                                                    0x1F26
#define P1F_27_HDCP_AES_CIPHER_KEY_0                                                                                    0x1F27
#define P1F_28_HDCP_TYPE_AES_0                                                                                          0x1F28
#define P1F_29_HDCP_TYPE_AES_1                                                                                          0x1F29
#define P1F_2A_HDCP_TYPE_AES_2                                                                                          0x1F2A
#define P1F_2B_HDCP_ST_TYPE_0                                                                                           0x1F2B
#define P1F_2C_HDCP_ST_TYPE_1                                                                                           0x1F2C
#define P1F_2D_HDCP_RELATED                                                                                             0x1F2D


//--------------------------------------------------
// DP 2.0 Rx1 FEC (Page 1F)
//--------------------------------------------------
#define P1F_80_FEC_DECODE_CTL                                                                                           0x1F80
#define P1F_81_FEC_DECODE_FIFO_SET                                                                                      0x1F81
#define P1F_82_FEC_ERROR_DETECT                                                                                         0x1F82
#define P1F_83_FEC_ERROR_ADDR1                                                                                          0x1F83
#define P1F_84_FEC_ERROR_ADDR2                                                                                          0x1F84
#define P1F_85_FEC_ERROR_ADDR_COMP                                                                                      0x1F85
#define P1F_86_FEC_ERROR_CNT_H                                                                                          0x1F86
#define P1F_87_FEC_ERROR_CNT_L                                                                                          0x1F87
#define P1F_88_FEC_TST_SIG                                                                                              0x1F88
#define P1F_89_FEC_SRAM_BIST_0                                                                                          0x1F89
#define P1F_8A_FEC_SRAM_BIST_1                                                                                          0x1F8A
#define P1F_8B_FEC_MERGE_PARITY_ERROR_CNT_CTRL                                                                          0x1F8B
#define P1F_8C_FEC_SRAM_MARGIN_CTRL_0                                                                                   0x1F8C
#define P1F_8D_FEC_SRAM_MARGIN_CTRL_1                                                                                   0x1F8D
#define P1F_8E_DUMMY                                                                                                    0x1F8E
#define P1F_8F_FEC_ACCUM_ERR_CTRL_0                                                                                     0x1F8F
#define P1F_90_FEC_ACCUM_ERR_CTRL_1                                                                                     0x1F90
#define P1F_91_FEC_ACCUM_ERR_CTRL_2                                                                                     0x1F91
#define P1F_92_FEC_ACCUM_ERR_CTRL_3                                                                                     0x1F92
#define P1F_93_FEC_ACCUM_ERR_CTRL_4                                                                                     0x1F93
#define P1F_94_FEC_ACCUM_ERR_CTRL_5                                                                                     0x1F94
#define P1F_95_FEC_ACCUM_ERR_CTRL_6                                                                                     0x1F95
#define P1F_96_FEC_ACCUM_ERR_CTRL_7                                                                                     0x1F96


//--------------------------------------------------
// DP 2.0 Rx1 Digital PHY (Page 1F)
//--------------------------------------------------
#define P1F_A1_PHY_DIG_RESET_CTRL_DP20                                                                                  0x1FA1
#define P1F_A2_PHY_DIG_RESET_CTRL2_DP20                                                                                 0x1FA2
#define P1F_A3_LANE_MUX_DP20                                                                                            0x1FA3
#define P1F_A4_LANE_NUM_DP20_1                                                                                          0x1FA4
#define P1F_A5_LANE_NUM_DP20_2                                                                                          0x1FA5
#define P1F_A6_DECODE_10B8B_ERROR_DP20                                                                                  0x1FA6
#define P1F_A7_SCRAMBLE_CTRL_DP20                                                                                       0x1FA7
#define P1F_A8_BIST_PATTERN_SEL_DP20                                                                                    0x1FA8
#define P1F_A9_BIST_PATTERN_DP_20_1                                                                                     0x1FA9
#define P1F_AA_BIST_PATTERN_DP_20_2                                                                                     0x1FAA
#define P1F_AB_BIST_PATTERN_DP_20_3                                                                                     0x1FAB
#define P1F_AC_BIST_PATTERN_DP_20_4                                                                                     0x1FAC
#define P1F_AD_LANE_SWAP_DEBOUNCE_STATE_DP20                                                                            0x1FAD
#define P1F_AE_LANE_SWAP_DEBOUNCE_CTRL_DP20                                                                             0x1FAE
#define P1F_AF_PHY_CH_FIFO_LEVEL_DP20                                                                                   0x1FAF
#define P1F_B0_PHY_CH_FIFO_SYNC_DP20_0                                                                                  0x1FB0
#define P1F_B1_PHY_CH_FIFO_SYNC_DP20_1                                                                                  0x1FB1
#define P1F_B3_ERROR_COUNT_CTRL_DP20                                                                                    0x1FB3
#define P1F_B4_TP1_DETECT_DP20_1                                                                                        0x1FB4
#define P1F_B5_TP1_DETECT_DP20_2                                                                                        0x1FB5
#define P1F_B6_TP1_DETECT_DP20_3                                                                                        0x1FB6
#define P1F_B7_TP2_DETECT_DP20_1                                                                                        0x1FB7
#define P1F_B8_TP2_DETECT_DP20_2                                                                                        0x1FB8
#define P1F_B9_REG_DUMMY_1                                                                                              0x1FB9
#define P1F_BA_REG_DUMMY_2                                                                                              0x1FBA
#define P1F_C0_SCRAMBLE_SEED_DP20_1                                                                                     0x1FC0
#define P1F_C1_SCRAMBLE_SEED_DP20_2                                                                                     0x1FC1
#define P1F_C2_SCRAMBLE_SEED_DP20_3                                                                                     0x1FC2
#define P1F_C3_SCRAMBLE_SEED_DP20_4                                                                                     0x1FC3
#define P1F_C4_SCRAMBLE_SEED_DP20_5                                                                                     0x1FC4
#define P1F_C5_SCRAMBLE_SEED_DP20_6                                                                                     0x1FC5
#define P1F_C6_SCRAMBLE_SEED_DP20_7                                                                                     0x1FC6
#define P1F_C7_SCRAMBLE_SEED_DP20_8                                                                                     0x1FC7
#define P1F_C8_SCRAMBLE_SEED_DP20_9                                                                                     0x1FC8
#define P1F_C9_SCRAMBLE_SEED_DP20_10                                                                                    0x1FC9
#define P1F_CA_SCRAMBLE_SEED_DP20_11                                                                                    0x1FCA
#define P1F_CB_SCRAMBLE_SEED_DP20_12                                                                                    0x1FCB
#define P1F_CE_CDI_REMOVAL_DP20_1                                                                                       0x1FCE
#define P1F_CF_CDI_REMOVAL_DP20_2                                                                                       0x1FCF
#define P1F_D0_FRAME_DETECT_DP20_1                                                                                      0x1FD0
#define P1F_D1_FRAME_DETECT_DP20_2                                                                                      0x1FD1
#define P1F_D2_FRAME_DETECT_DP20_3                                                                                      0x1FD2
#define P1F_D3_CTRL_ERROR_WATCH_DOG                                                                                     0x1FD3
#define P1F_D4_DP20_VOTE_CTRL                                                                                           0x1FD4
#define P1F_D5_FRAME_DETECT_ALPM_DP20_1                                                                                 0x1FD5
#define P1F_D6_LLCP_DETECT_DP20_0                                                                                       0x1FD6
#define P1F_D7_FRAME_DETECT_ALPM_DP20_2                                                                                 0x1FD7
#define P1F_D8_FRAME_DETECT_ALPM_DP20_3                                                                                 0x1FD8
#define P1F_D9_FRAME_DETECT_ALPM_DP20_4                                                                                 0x1FD9
#define P1F_DA_FRAME_DETECT_ALPM_DP20_5                                                                                 0x1FDA
#define P1F_DB_LLCP_DETECT_DP20_1                                                                                       0x1FDB
#define P1F_DC_ALPM_DETECT_DP20                                                                                         0x1FDC
#define P1F_DD_FRAME_DETECT_DP20_6                                                                                      0x1FDD
#define P1F_F0_DP_SIG_DET_DP20_0                                                                                        0x1FF0
#define P1F_F1_DP_SIG_DET_DP20_1                                                                                        0x1FF1
#define P1F_F2_DP_SIG_DET_DP20_2                                                                                        0x1FF2
#define P1F_F3_DP_SIG_DET_DP20_3                                                                                        0x1FF3
#define P1F_F4_DP_SIG_DET_DP20_4                                                                                        0x1FF4
#define P1F_F5_FRAME_DETECT_DP20_4                                                                                      0x1FF5
#define P1F_F6_FRAME_DETECT_DP20_5                                                                                      0x1FF6
#define P1F_F7_DESKEW_PHY                                                                                               0x1FF7
#define P1F_F8_DESKEW_PHY1                                                                                              0x1FF8
#define P1F_F9_SS_SHIFT_0                                                                                               0x1FF9
#define P1F_FA_LANE_COUNT_CONV_0                                                                                        0x1FFA
#define P1F_FB_DPRX20_TEST_PIN                                                                                          0x1FFB
#define P1F_FC_DPRX20_CHFIFO_CTL                                                                                        0x1FFC
#define P1F_FD_DESKEW_PHY2                                                                                              0x1FFD


//--------------------------------------------------
// Rotation (Page 20)
//--------------------------------------------------
#define P20_DF_ROTATION_CRC_128_CTRL                                                                                    0x20DF
#define P20_E0_M1_ROTATION_CRC_0_M                                                                                      0x20E0
#define P20_E1_M1_ROTATION_CRC_0_L                                                                                      0x20E1
#define P20_E2_M1_ROTATION_CRC_1_M                                                                                      0x20E2
#define P20_E3_M1_ROTATION_CRC_1_L                                                                                      0x20E3
#define P20_E4_M1_ROTATION_CRC_2_M                                                                                      0x20E4
#define P20_E5_M1_ROTATION_CRC_2_L                                                                                      0x20E5
#define P20_E6_M1_ROTATION_CRC_3_M                                                                                      0x20E6
#define P20_E7_M1_ROTATION_CRC_3_L                                                                                      0x20E7
#define P20_E8_M2_ROTATION_CRC_0_M                                                                                      0x20E8
#define P20_E9_M2_ROTATION_CRC_0_L                                                                                      0x20E9
#define P20_EA_M2_ROTATION_CRC_1_M                                                                                      0x20EA
#define P20_EB_M2_ROTATION_CRC_1_L                                                                                      0x20EB
#define P20_EC_M2_ROTATION_CRC_2_M                                                                                      0x20EC
#define P20_ED_M2_ROTATION_CRC_2_L                                                                                      0x20ED
#define P20_EE_M2_ROTATION_CRC_3_M                                                                                      0x20EE
#define P20_EF_M2_ROTATION_CRC_3_L                                                                                      0x20EF
#define P20_F0_ROTATION_CTRL0                                                                                           0x20F0
#define P20_F1_ROTATION_IN_WID_H                                                                                        0x20F1
#define P20_F2_ROTATION_IN_WID_L                                                                                        0x20F2
#define P20_F3_ROTATION_IN_LEN_H                                                                                        0x20F3
#define P20_F4_ROTATION_IN_LEN_L                                                                                        0x20F4
#define P20_F5_ROTATION_CTRL1                                                                                           0x20F5
#define P20_F6_ROTATION_CTRL2                                                                                           0x20F6
#define P20_F7_READ_RDY_STATUS                                                                                          0x20F7
#define P20_F8_ROTATION_BIST_CTRL1                                                                                      0x20F8
#define P20_F9_ROTATION_BIST_CTRL2                                                                                      0x20F9
#define P20_FA_ROTATION_BIST_CTRL3                                                                                      0x20FA
#define P20_FB_ROTATION_BIST_CTRL4                                                                                      0x20FB
#define P20_FC_ROTATION_BIST_CTRL5                                                                                      0x20FC
#define P20_FD_ROTATION_BIST_CTRL6                                                                                      0x20FD
#define P20_FE_ROTATION_BIST_CTRL7                                                                                      0x20FE
#define P20_FF_ROTATION_BIST_CTRL8                                                                                      0x20FF


//--------------------------------------------------
// SPI Module Interface (Page 22)
//--------------------------------------------------
#define P22_A0_SPI_TRANSACTION_EN                                                                                       0x22A0
#define P22_A1_SPI_TRANSACTION_STATUS                                                                                   0x22A1
#define P22_A2_SPI_MODULE_CTRL                                                                                          0x22A2
#define P22_A3_SPI_MODULE_SETTING                                                                                       0x22A3
#define P22_A4_SPI_SCLK_DIV                                                                                             0x22A4
#define P22_A5_SPI_S0_PROTOCOL_MODE                                                                                     0x22A5
#define P22_A6_SPI_S0_WRITE_LENGTH                                                                                      0x22A6
#define P22_A7_SPI_S0_READ_LENGTH                                                                                       0x22A7
#define P22_A8_SPI_S0_STATUS                                                                                            0x22A8
#define P22_A9_SPI_S0_MASK                                                                                              0x22A9
#define P22_AA_SPI_S0_STOP_CON                                                                                          0x22AA
#define P22_AB_SPI_S0_TX_BUF                                                                                            0x22AB
#define P22_AC_SPI_S0_RX_BUF_READ_ADR                                                                                   0x22AC
#define P22_AD_SPI_S0_RX_BUF                                                                                            0x22AD
#define P22_AE_SPI_S0_TX_BUF_REMAIN                                                                                     0x22AE
#define P22_AF_SPI_S0_RX_BUF_REMAIN                                                                                     0x22AF
#define P22_B0_SPI_S0_TX_RX_BUF_FLAG                                                                                    0x22B0
#define P22_B1_SPI_S0_TX_RX_BUF_IRQ_EN                                                                                  0x22B1
#define P22_B2_SPI_S0_CMD_DATA                                                                                          0x22B2
#define P22_B3_SPI_S1_CMD_DATA                                                                                          0x22B3
#define P22_B4_SPI_S01_CMD_SETTING                                                                                      0x22B4
#define P22_B5_SPI_S1_PROTOCOL_MODE                                                                                     0x22B5
#define P22_B6_SPI_S1_WRITE_LENGTH                                                                                      0x22B6
#define P22_B7_SPI_S1_READ_LENGTH                                                                                       0x22B7
#define P22_B8_SPI_S1_STATUS                                                                                            0x22B8
#define P22_B9_SPI_S1_MASK                                                                                              0x22B9
#define P22_BA_SPI_S1_STOP_CON                                                                                          0x22BA
#define P22_BB_SPI_S01_STATUS_EN                                                                                        0x22BB
#define P22_BC_SPI_VARIANT_MODE_SETTINGS                                                                                0x22BC
#define P22_BD_SPI_S1_TX_BUF                                                                                            0x22BD
#define P22_BE_SPI_S1_RX_BUF_READ_ADR                                                                                   0x22BE
#define P22_BF_SPI_S1_RX_BUF                                                                                            0x22BF
#define P22_C0_SPI_S1_TX_BUF_REMAIN                                                                                     0x22C0
#define P22_C1_SPI_S1_RX_BUF_REMAIN                                                                                     0x22C1
#define P22_C2_SPI_S1_TX_RX_BUF_FLAG                                                                                    0x22C2
#define P22_C3_SPI_S1_TX_RX_BUF_IRQ_EN                                                                                  0x22C3
#define P22_C4_SPI_BUF_CLR                                                                                              0x22C4
#define P22_C5_SPI_DUMMY                                                                                                0x22C5
#define P22_C6_SPI_CS_AUTO_CTRL                                                                                         0x22C6
#define P22_C7_SPI_CS0_CTRL                                                                                             0x22C7
#define P22_C8_SPI_CS1_CTRL                                                                                             0x22C8
#define P22_C9_SPI_SCLK_CTRL                                                                                            0x22C9
#define P22_CA_SPI_XRAM_TX_CTR0                                                                                         0x22CA
#define P22_CB_SPI_CNT_H                                                                                                0x22CB
#define P22_CC_SPI_CNT_M                                                                                                0x22CC
#define P22_CD_SPI_CNT_L                                                                                                0x22CD
#define P22_D0_SPI_RX_RAM_ADDR_HH                                                                                       0x22D0
#define P22_D1_SPI_RX_RAM_ADDR_HL                                                                                       0x22D1
#define P22_D2_SPI_RX_RAM_ADDR_LH                                                                                       0x22D2
#define P22_D3_SPI_RX_RAM_ADDR_LL                                                                                       0x22D3
#define P22_D4_SPI_S0_WRITE_LENGTH_H                                                                                    0x22D4
#define P22_D9_SPI_CNT_CTRL                                                                                             0x22D9
#define P22_DA_SPI_DEBUG_CTRL                                                                                           0x22DA
#define P22_DB_SPI_SFIFO                                                                                                0x22DB
#define P22_DC_SPI_SFIFO_SEL                                                                                            0x22DC
#define P22_DD_SPI_SCLK_SUPPRESS                                                                                        0x22DD


//--------------------------------------------------
// IR-DA Module (Page 23)
//--------------------------------------------------
#define P23_A0_IR_PSR0                                                                                                  0x23A0
#define P23_A1_IR_PSR1                                                                                                  0x23A1
#define P23_A2_IR_PSR2                                                                                                  0x23A2
#define P23_A3_IR_PSR3                                                                                                  0x23A3
#define P23_A4_IR_PER0                                                                                                  0x23A4
#define P23_A5_IR_PER1                                                                                                  0x23A5
#define P23_A6_IR_PER2                                                                                                  0x23A6
#define P23_A7_IR_PER3                                                                                                  0x23A7
#define P23_A8_IR_SF0                                                                                                   0x23A8
#define P23_A9_IR_SF1                                                                                                   0x23A9
#define P23_AA_IR_SF2                                                                                                   0x23AA
#define P23_AB_IR_SF3                                                                                                   0x23AB
#define P23_AC_IR_DPIR0                                                                                                 0x23AC
#define P23_AD_IR_DPIR1                                                                                                 0x23AD
#define P23_AE_IR_DPIR2                                                                                                 0x23AE
#define P23_AF_IR_DPIR3                                                                                                 0x23AF
#define P23_B0_IR_CR0                                                                                                   0x23B0
#define P23_B1_IR_CR1                                                                                                   0x23B1
#define P23_B2_IR_CR2                                                                                                   0x23B2
#define P23_B3_IR_CR3                                                                                                   0x23B3
#define P23_B4_IR_RP0                                                                                                   0x23B4
#define P23_B5_IR_RP1                                                                                                   0x23B5
#define P23_B6_IR_RP2                                                                                                   0x23B6
#define P23_B7_IR_RP3                                                                                                   0x23B7
#define P23_B8_IR_SR0                                                                                                   0x23B8
#define P23_B9_IR_SR1                                                                                                   0x23B9
#define P23_BA_IR_SR2                                                                                                   0x23BA
#define P23_BB_IR_SR3                                                                                                   0x23BB
#define P23_BC_IR_RAW_CTR0                                                                                              0x23BC
#define P23_BD_IR_RAW_CTR1                                                                                              0x23BD
#define P23_BE_IR_RAW_CTR2                                                                                              0x23BE
#define P23_BF_IR_RAW_CTR3                                                                                              0x23BF
#define P23_C0_IR_RAW_FF0                                                                                               0x23C0
#define P23_C1_IR_RAW_FF1                                                                                               0x23C1
#define P23_C2_IR_RAW_FF2                                                                                               0x23C2
#define P23_C3_IR_RAW_FF3                                                                                               0x23C3
#define P23_C4_IR_RAW_SAMPLE_TIME0                                                                                      0x23C4
#define P23_C5_IR_RAW_SAMPLE_TIME1                                                                                      0x23C5
#define P23_C6_IR_RAW_SAMPLE_TIME2                                                                                      0x23C6
#define P23_C7_IR_RAW_SAMPLE_TIME3                                                                                      0x23C7
#define P23_C8_IR_RAW_WL0                                                                                               0x23C8
#define P23_C9_IR_RAW_WL1                                                                                               0x23C9
#define P23_CA_IR_RAW_WL2                                                                                               0x23CA
#define P23_CB_IR_RAW_WL3                                                                                               0x23CB
#define P23_CC_IR_RAW_DEB0                                                                                              0x23CC
#define P23_CD_IR_RAW_DEB1                                                                                              0x23CD
#define P23_CE_IR_RAW_DEB2                                                                                              0x23CE
#define P23_CF_IR_RAW_DEB3                                                                                              0x23CF
#define P23_D0_IR_PSR_UP0                                                                                               0x23D0
#define P23_D1_IR_PSR_UP1                                                                                               0x23D1
#define P23_D2_IR_PSR_UP2                                                                                               0x23D2
#define P23_D3_IR_PSR_UP3                                                                                               0x23D3
#define P23_D4_IR_PER_UP0                                                                                               0x23D4
#define P23_D5_IR_PER_UP1                                                                                               0x23D5
#define P23_D6_IR_PER_UP2                                                                                               0x23D6
#define P23_D7_IR_PER_UP3                                                                                               0x23D7
#define P23_D8_IR_CTRL_RC60                                                                                             0x23D8
#define P23_D9_IR_CTRL_RC61                                                                                             0x23D9
#define P23_DA_IR_CTRL_RC62                                                                                             0x23DA
#define P23_DB_IR_CTRL_RC63                                                                                             0x23DB
#define P23_DC_IR_RP2_0                                                                                                 0x23DC
#define P23_DD_IR_RP2_1                                                                                                 0x23DD
#define P23_DE_IR_RP2_2                                                                                                 0x23DE
#define P23_DF_IR_RP2_3                                                                                                 0x23DF
#define P23_E0_IR_RAW_SF0                                                                                               0x23E0
#define P23_E1_IR_RAW_SF1                                                                                               0x23E1
#define P23_E2_IR_RAW_SF2                                                                                               0x23E2
#define P23_E3_IR_RAW_SF3                                                                                               0x23E3
#define P23_F0_IR_CLK_GAT                                                                                               0x23F0


//--------------------------------------------------
// PIP and PBP Blending (Page 24)
//--------------------------------------------------
#define P24_00_MULTI_PIC_BLENDING                                                                                       0x2400
#define P24_01_MULTI_PIC_BLENDING_LEVEL                                                                                 0x2401
#define P24_1C_CW_EN                                                                                                    0x241C
#define P24_1D_CW_HOR_START_H                                                                                           0x241D
#define P24_1E_CW_HOR_START_L                                                                                           0x241E
#define P24_1F_CW_HOR_END_H                                                                                             0x241F
#define P24_20_CW_HOR_END_L                                                                                             0x2420
#define P24_21_CW_VER_START_H                                                                                           0x2421
#define P24_22_CW_VER_START_L                                                                                           0x2422
#define P24_23_CW_VER_END_H                                                                                             0x2423
#define P24_24_CW_VER_END_L                                                                                             0x2424
#define P24_25_CW_BG_EN                                                                                                 0x2425
#define P24_26_CW_BG_HOR_START_H                                                                                        0x2426
#define P24_27_CW_BG_HOR_START_L                                                                                        0x2427
#define P24_28_CW_BG_HOR_END_H                                                                                          0x2428
#define P24_29_CW_BG_HOR_END_L                                                                                          0x2429
#define P24_2A_CW_BG_VER_START_H                                                                                        0x242A
#define P24_2B_CW_BG_VER_START_L                                                                                        0x242B
#define P24_2C_CW_BG_VER_END_H                                                                                          0x242C
#define P24_2D_CW_BG_VER_END_L                                                                                          0x242D
#define P24_31_DUMMY                                                                                                    0x2431
#define P24_35_CIRCLE_BLENDING_CTRL                                                                                     0x2435
#define P24_36_CENTER_OF_CIRCLE_H_POSITION_H                                                                            0x2436
#define P24_37_CENTER_OF_CIRCLE_H_POSITION_L                                                                            0x2437
#define P24_38_CENTER_OF_CIRCLE_V_POSITION_H                                                                            0x2438
#define P24_39_CENTER_OF_CIRCLE_V_POSITION_L                                                                            0x2439
#define P24_3A_START_OF_CIRCLE_H_POSITION_H                                                                             0x243A
#define P24_3B_START_OF_CIRCLE_H_POSITION_L                                                                             0x243B
#define P24_3C_START_OF_CIRCLE_V_POSITION_H                                                                             0x243C
#define P24_3D_START_OF_CIRCLE_V_POSITION_L                                                                             0x243D
#define P24_3E_START_OF_CIRCLE_BORDER_H_POSITION_H                                                                      0x243E
#define P24_3F_START_OF_CIRCLE_BORDER_H_POSITION_L                                                                      0x243F
#define P24_40_START_OF_CIRCLE_BORDER_V_POSITION_H                                                                      0x2440
#define P24_41_START_OF_CIRCLE_BORDER_V_POSITION_L                                                                      0x2441


//--------------------------------------------------
// OTP Fuse Data (Page 24)
//--------------------------------------------------
#define P24_A0_OTP_EFUSE_LOCK                                                                                           0x24A0
#define P24_A1_OTP_ADDR_INPUT_L                                                                                         0x24A1
#define P24_A2_OTP_ADDR_INPUT_H                                                                                         0x24A2
#define P24_A3_OTP_ADDR_INPUT_PROG                                                                                      0x24A3
#define P24_A4_OTP_PDIN                                                                                                 0x24A4
#define P24_A5_OTP_PDOUT                                                                                                0x24A5
#define P24_A6_OTP_HW_CTRL_0                                                                                            0x24A6
#define P24_A7_OTP_HW_CTRL_1                                                                                            0x24A7
#define P24_A8_OTP_HW_CTRL_2                                                                                            0x24A8
#define P24_A9_OTP_HW_CTRL_3                                                                                            0x24A9
#define P24_AB_OTP_PDB_DET                                                                                              0x24AB
#define P24_AC_OTP_CLK_CTRL                                                                                             0x24AC
#define P24_AD_OTP_MANUAL_CTRL                                                                                          0x24AD
#define P24_AE_OTP_DUMMY_1                                                                                              0x24AE
#define P24_AF_OTP_DUMMY_2                                                                                              0x24AF
#define P24_B0_OTP_PROGRAM_BYTE_0                                                                                       0x24B0
#define P24_B1_OTP_PROGRAM_BYTE_1                                                                                       0x24B1
#define P24_B2_OTP_PROGRAM_BYTE_2                                                                                       0x24B2
#define P24_B3_OTP_PROGRAM_BYTE_3                                                                                       0x24B3
#define P24_B4_OTP_PROGRAM_BYTE_4                                                                                       0x24B4
#define P24_B5_OTP_PROGRAM_BYTE_5                                                                                       0x24B5
#define P24_B6_OTP_PROGRAM_BYTE_6                                                                                       0x24B6
#define P24_B7_OTP_PROGRAM_BYTE_7                                                                                       0x24B7
#define P24_B8_OTP_CRC_START_ADDR_L                                                                                     0x24B8
#define P24_B9_OTP_CRC_START_ADDR_H                                                                                     0x24B9
#define P24_BA_OTP_CRC_END_ADDR_L                                                                                       0x24BA
#define P24_BB_OTP_CRC_END_ADDR_H                                                                                       0x24BB
#define P24_BC_OTP_CRC_RESULT                                                                                           0x24BC


//--------------------------------------------------
// DP 1.4 Rx1 Audio SEC Data Part2 (Page 26)
//--------------------------------------------------
#define P26_10_AUD_PG_SET                                                                                               0x2610
#define P26_11_AUD_PG_SINEWAVE_PARAMETER1                                                                               0x2611
#define P26_12_AUD_PG_SINEWAVE_PARAMETER2                                                                               0x2612
#define P26_13_AUD_PG_SINEWAVE_PARAMETER3                                                                               0x2613
#define P26_14_AUD_PG_SINEWAVE_PARAMETER4                                                                               0x2614
#define P26_15_AUD_PG_SINEWAVE_PARAMETER5                                                                               0x2615
#define P26_16_AUD_PG_SINEWAVE_PARAMETER6                                                                               0x2616
#define P26_17_AUD_PG_SINEWAVE_PARAMETER7                                                                               0x2617
#define P26_18_AUD_PG_SINEWAVE_PARAMETER8                                                                               0x2618
#define P26_19_AUD_PG_SINEWAVE_PARAMETER9                                                                               0x2619
#define P26_1A_AUD_PG_SINEWAVE_PARAMETER10                                                                              0x261A
#define P26_1B_AUD_PG_OFFSET1                                                                                           0x261B
#define P26_1C_AUD_PG_OFFSET2                                                                                           0x261C
#define P26_30_MAUD_ACC_EN                                                                                              0x2630
#define P26_31_MAUD_1ST_RECORD_H                                                                                        0x2631
#define P26_32_MAUD_1ST_RECORD_M                                                                                        0x2632
#define P26_33_MAUD_ACC_RESULT_1ST_BYTE                                                                                 0x2633
#define P26_34_MAUD_ACC_RESULT_2ND_BYTE                                                                                 0x2634
#define P26_35_MAUD_ACC_RESULT_3RD_BYTE                                                                                 0x2635
#define P26_36_MVID_ACC_EN                                                                                              0x2636
#define P26_37_MVID_1ST_RECORD_H                                                                                        0x2637
#define P26_38_MVID_1ST_RECORD_M                                                                                        0x2638
#define P26_39_MVID_ACC_RESULT_1ST_BYTE                                                                                 0x2639
#define P26_3A_MVID_ACC_RESULT_2ND_BYTE                                                                                 0x263A
#define P26_3B_MVID_ACC_RESULT_3RD_BYTE                                                                                 0x263B
#define P26_40_FS_FREQ_MEAS_CTRL0                                                                                       0x2640
#define P26_41_FS_FREQ_MEAS_CTRL1                                                                                       0x2641
#define P26_42_FS_FREQ_MEAS_RESULT_H                                                                                    0x2642
#define P26_43_FS_FREQ_MEAS_RESULT_M                                                                                    0x2643
#define P26_44_FS_FREQ_MEAS_RESULT_L                                                                                    0x2644


//--------------------------------------------------
// DP 1.4 Rx1 Video SEC Data Part2 (Page 26)
//--------------------------------------------------
#define P26_80_DP_SDP_RSV2_MAT_HB1                                                                                      0x2680
#define P26_81_DP_SDP_RSV2_MAT_HB3                                                                                      0x2681
#define P26_82_DP_SDP_RSV2_HB3                                                                                          0x2682
#define P26_83_DP_SDP_RSV2_CTRL                                                                                         0x2683
#define P26_84_DP_SDP_RSV2_ADR                                                                                          0x2684
#define P26_85_DP_SDP_RSV2_DAT                                                                                          0x2685
#define P26_86_DP_SDP_RSV3_MAT_HB1                                                                                      0x2686
#define P26_87_DP_SDP_RSV3_MAT_HB3                                                                                      0x2687
#define P26_88_DP_SDP_RSV3_HB3                                                                                          0x2688
#define P26_89_DP_SDP_RSV3_CTRL                                                                                         0x2689
#define P26_8A_DP_SDP_RSV3_ADR                                                                                          0x268A
#define P26_8B_DP_SDP_RSV3_DAT                                                                                          0x268B
#define P26_8C_DP_SDP_DUMMY_3                                                                                           0x268C
#define P26_8D_DP_SDP_DUMMY_4                                                                                           0x268D
#define P26_8E_DP_SDP_DUMMY_5                                                                                           0x268E
#define P26_8F_DP_SDP_DUMMY_6                                                                                           0x268F
#define P26_90_DP_SDP_RSV4_MAT_HB1                                                                                      0x2690
#define P26_91_DP_SDP_RSV4_MAT_HB3                                                                                      0x2691
#define P26_92_DP_SDP_RSV4_HB3                                                                                          0x2692
#define P26_93_DP_SDP_RSV4_CTRL                                                                                         0x2693
#define P26_94_DP_SDP_RSV4_ADR                                                                                          0x2694
#define P26_95_DP_SDP_RSV4_DAT                                                                                          0x2695
#define P26_96_DP_MSA_COLOR_CTRL1                                                                                       0x2696
#define P26_97_DP_MSA_COLOR_CTRL2                                                                                       0x2697
#define P26_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0x26AC
#define P26_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0x26AD
#define P26_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0x26AE
#define P26_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0x26AF
#define P26_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0x26B0
#define P26_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0x26B1
#define P26_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0x26B2
#define P26_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0x26B3
#define P26_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0x26B4
#define P26_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0x26B5
#define P26_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0x26B6
#define P26_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0x26B7
#define P26_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0x26B8
#define P26_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0x26B9
#define P26_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0x26BA
#define P26_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0x26BB
#define P26_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0x26BC
#define P26_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0x26BD
#define P26_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0x26BE
#define P26_BF_DP_PPS_RO_CTRL                                                                                           0x26BF


//--------------------------------------------------
// DP 1.4 Rx1 Video SEC Data Part2 Meta Sram Control (Page 26)
//--------------------------------------------------
#define P26_D0_META_SDP0_TYPE                                                                                           0x26D0
#define P26_D1_META_SDP1_TYPE                                                                                           0x26D1
#define P26_D2_META_SDP2_TYPE                                                                                           0x26D2
#define P26_D3_META_SDP3_TYPE                                                                                           0x26D3
#define P26_D4_META_SDP4_TYPE                                                                                           0x26D4
#define P26_D5_META_SDP0_CTRL1                                                                                          0x26D5
#define P26_D6_META_SDP1_CTRL1                                                                                          0x26D6
#define P26_D7_META_SDP2_CTRL1                                                                                          0x26D7
#define P26_D8_META_SDP3_CTRL1                                                                                          0x26D8
#define P26_D9_META_SDP4_CTRL1                                                                                          0x26D9
#define P26_DA_META_SDP0_CTRL2                                                                                          0x26DA
#define P26_DB_META_SDP1_CTRL2                                                                                          0x26DB
#define P26_DC_META_SDP2_CTRL2                                                                                          0x26DC
#define P26_DD_META_SDP3_CTRL2                                                                                          0x26DD
#define P26_DE_META_SDP4_CTRL2                                                                                          0x26DE
#define P26_DF_META_SRAM_LEVEL                                                                                          0x26DF
#define P26_E0_META_SRAM_CTRL                                                                                           0x26E0


//--------------------------------------------------
// DP Rx1 Video SEC Data Part2 Meta Sram Port Access (Page 26)
//--------------------------------------------------
#define P26_E1_META_SRAM_PORT_ADDR                                                                                      0x26E1
#define P26_E2_META_SRAM_PORT_DATA                                                                                      0x26E2
#define P26_E3_META_SRAM_RADDR                                                                                          0x26E3
#define P26_E4_META_SRAM_RDATA                                                                                          0x26E4
#define P26_E5_SRAM_BIST_0                                                                                              0x26E5
#define P26_E6_SRAM_BIST_1                                                                                              0x26E6
#define P26_E7_SRAM_BIST_2                                                                                              0x26E7
#define P26_E8_META_SRAM_STATUS                                                                                         0x26E8


//--------------------------------------------------
// D0 UFP DP2.0 Combo U3 Mode DPHY (Page 28)
//--------------------------------------------------
#define P28_00_FLD_L0_0                                                                                                 0x2800
#define P28_01_FLD_L0_1                                                                                                 0x2801
#define P28_02_FLD_L0_2                                                                                                 0x2802
#define P28_03_FLD_L0_3                                                                                                 0x2803
#define P28_04_FLD_L0_4                                                                                                 0x2804
#define P28_05_FLD_L0_5                                                                                                 0x2805
#define P28_06_FLD_L0_6                                                                                                 0x2806
#define P28_07_FLD_L0_7                                                                                                 0x2807
#define P28_08_FLD_L0_8                                                                                                 0x2808
#define P28_09_FLD_L0_9                                                                                                 0x2809
#define P28_0A_FLD_L0_10                                                                                                0x280A
#define P28_0B_FLD_L0_11                                                                                                0x280B
#define P28_0C_FLD_L0_12                                                                                                0x280C
#define P28_0D_FLD_L0_13                                                                                                0x280D
#define P28_0E_FLD_L0_14                                                                                                0x280E
#define P28_0F_FLD_L0_15                                                                                                0x280F
#define P28_10_FLD_L0_16                                                                                                0x2810
#define P28_11_FLD_L0_17                                                                                                0x2811
#define P28_12_FLD_L0_18                                                                                                0x2812
#define P28_13_FLD_L0_19                                                                                                0x2813
#define P28_14_FLD_L0_20                                                                                                0x2814
#define P28_15_FLD_L0_21                                                                                                0x2815
#define P28_16_FLD_L0_22                                                                                                0x2816
#define P28_17_FLD_L0_23                                                                                                0x2817
#define P28_18_FLD_L0_24                                                                                                0x2818
#define P28_19_FLD_L0_25                                                                                                0x2819
#define P28_1A_FLD_L0_26                                                                                                0x281A
#define P28_1B_FLD_L0_27                                                                                                0x281B
#define P28_1C_FLD_L0_28                                                                                                0x281C
#define P28_1D_FLD_L0_29                                                                                                0x281D
#define P28_20_FLD_L0_30                                                                                                0x2820
#define P28_21_FLD_L0_31                                                                                                0x2821
#define P28_22_FLD_L0_32                                                                                                0x2822
#define P28_23_FLD_L0_33                                                                                                0x2823
#define P28_24_FLD_L0_34                                                                                                0x2824
#define P28_25_FLD_L0_35                                                                                                0x2825
#define P28_26_FLD_L0_36                                                                                                0x2826
#define P28_27_FLD_L0_37                                                                                                0x2827
#define P28_28_FLD_L0_38                                                                                                0x2828
#define P28_29_FLD_L0_39                                                                                                0x2829
#define P28_2A_FLD_L0_40                                                                                                0x282A
#define P28_2B_FLD_L0_41                                                                                                0x282B
#define P28_2C_FLD_L0_42                                                                                                0x282C
#define P28_2D_FLD_L0_43                                                                                                0x282D
#define P28_2E_FLD_L0_44                                                                                                0x282E
#define P28_2F_FLD_L0_45                                                                                                0x282F
#define P28_30_FLD_L0_46                                                                                                0x2830
#define P28_31_FLD_L0_47                                                                                                0x2831
#define P28_32_FLD_L0_48                                                                                                0x2832
#define P28_33_FLD_L0_49                                                                                                0x2833
#define P28_34_FLD_L0_50                                                                                                0x2834
#define P28_35_FLD_L0_51                                                                                                0x2835
#define P28_36_FLD_L0_52                                                                                                0x2836
#define P28_37_FLD_L0_53                                                                                                0x2837
#define P28_38_FLD_L0_54                                                                                                0x2838
#define P28_39_FLD_L0_55                                                                                                0x2839
#define P28_3A_FLD_L0_56                                                                                                0x283A
#define P28_3B_FLD_L0_57                                                                                                0x283B
#define P28_3C_FLD_L0_58                                                                                                0x283C
#define P28_3D_FLD_L0_59                                                                                                0x283D
#define P28_40_FLD_L1_0                                                                                                 0x2840
#define P28_41_FLD_L1_1                                                                                                 0x2841
#define P28_42_FLD_L1_2                                                                                                 0x2842
#define P28_43_FLD_L1_3                                                                                                 0x2843
#define P28_44_FLD_L1_4                                                                                                 0x2844
#define P28_45_FLD_L1_5                                                                                                 0x2845
#define P28_46_FLD_L1_6                                                                                                 0x2846
#define P28_47_FLD_L1_7                                                                                                 0x2847
#define P28_48_FLD_L1_8                                                                                                 0x2848
#define P28_49_FLD_L1_9                                                                                                 0x2849
#define P28_4A_FLD_L1_10                                                                                                0x284A
#define P28_4B_FLD_L1_11                                                                                                0x284B
#define P28_4C_FLD_L1_12                                                                                                0x284C
#define P28_4D_FLD_L1_13                                                                                                0x284D
#define P28_4E_FLD_L1_14                                                                                                0x284E
#define P28_4F_FLD_L1_15                                                                                                0x284F
#define P28_50_FLD_L1_16                                                                                                0x2850
#define P28_51_FLD_L1_17                                                                                                0x2851
#define P28_52_FLD_L1_18                                                                                                0x2852
#define P28_53_FLD_L1_19                                                                                                0x2853
#define P28_54_FLD_L1_20                                                                                                0x2854
#define P28_55_FLD_L1_21                                                                                                0x2855
#define P28_56_FLD_L1_22                                                                                                0x2856
#define P28_57_FLD_L1_23                                                                                                0x2857
#define P28_58_FLD_L1_24                                                                                                0x2858
#define P28_59_FLD_L1_25                                                                                                0x2859
#define P28_5A_FLD_L1_26                                                                                                0x285A
#define P28_5B_FLD_L1_27                                                                                                0x285B
#define P28_5C_FLD_L1_28                                                                                                0x285C
#define P28_5D_FLD_L1_29                                                                                                0x285D
#define P28_60_FLD_L1_30                                                                                                0x2860
#define P28_61_FLD_L1_31                                                                                                0x2861
#define P28_62_FLD_L1_32                                                                                                0x2862
#define P28_63_FLD_L1_33                                                                                                0x2863
#define P28_64_FLD_L1_34                                                                                                0x2864
#define P28_65_FLD_L1_35                                                                                                0x2865
#define P28_66_FLD_L1_36                                                                                                0x2866
#define P28_67_FLD_L1_37                                                                                                0x2867
#define P28_68_FLD_L1_38                                                                                                0x2868
#define P28_69_FLD_L1_39                                                                                                0x2869
#define P28_6A_FLD_L1_40                                                                                                0x286A
#define P28_6B_FLD_L1_41                                                                                                0x286B
#define P28_6C_FLD_L1_42                                                                                                0x286C
#define P28_6D_FLD_L1_43                                                                                                0x286D
#define P28_6E_FLD_L1_44                                                                                                0x286E
#define P28_6F_FLD_L1_45                                                                                                0x286F
#define P28_70_FLD_L1_46                                                                                                0x2870
#define P28_71_FLD_L1_47                                                                                                0x2871
#define P28_72_FLD_L1_48                                                                                                0x2872
#define P28_73_FLD_L1_49                                                                                                0x2873
#define P28_74_FLD_L1_50                                                                                                0x2874
#define P28_75_FLD_L1_51                                                                                                0x2875
#define P28_76_FLD_L1_52                                                                                                0x2876
#define P28_77_FLD_L1_53                                                                                                0x2877
#define P28_78_FLD_L1_54                                                                                                0x2878
#define P28_79_FLD_L1_55                                                                                                0x2879
#define P28_7A_FLD_L1_56                                                                                                0x287A
#define P28_7B_FLD_L1_57                                                                                                0x287B
#define P28_7C_FLD_L1_58                                                                                                0x287C
#define P28_7D_FLD_L1_59                                                                                                0x287D
#define P28_80_FLD_L2_0                                                                                                 0x2880
#define P28_81_FLD_L2_1                                                                                                 0x2881
#define P28_82_FLD_L2_2                                                                                                 0x2882
#define P28_83_FLD_L2_3                                                                                                 0x2883
#define P28_84_FLD_L2_4                                                                                                 0x2884
#define P28_85_FLD_L2_5                                                                                                 0x2885
#define P28_86_FLD_L2_6                                                                                                 0x2886
#define P28_87_FLD_L2_7                                                                                                 0x2887
#define P28_88_FLD_L2_8                                                                                                 0x2888
#define P28_89_FLD_L2_9                                                                                                 0x2889
#define P28_8A_FLD_L2_10                                                                                                0x288A
#define P28_8B_FLD_L2_11                                                                                                0x288B
#define P28_8C_FLD_L2_12                                                                                                0x288C
#define P28_8D_FLD_L2_13                                                                                                0x288D
#define P28_8E_FLD_L2_14                                                                                                0x288E
#define P28_8F_FLD_L2_15                                                                                                0x288F
#define P28_90_FLD_L2_16                                                                                                0x2890
#define P28_91_FLD_L2_17                                                                                                0x2891
#define P28_92_FLD_L2_18                                                                                                0x2892
#define P28_93_FLD_L2_19                                                                                                0x2893
#define P28_94_FLD_L2_20                                                                                                0x2894
#define P28_95_FLD_L2_21                                                                                                0x2895
#define P28_96_FLD_L2_22                                                                                                0x2896
#define P28_97_FLD_L2_23                                                                                                0x2897
#define P28_98_FLD_L2_24                                                                                                0x2898
#define P28_99_FLD_L2_25                                                                                                0x2899
#define P28_9A_FLD_L2_26                                                                                                0x289A
#define P28_9B_FLD_L2_27                                                                                                0x289B
#define P28_9C_FLD_L2_28                                                                                                0x289C
#define P28_9D_FLD_L2_29                                                                                                0x289D
#define P28_A0_FLD_L2_30                                                                                                0x28A0
#define P28_A1_FLD_L2_31                                                                                                0x28A1
#define P28_A2_FLD_L2_32                                                                                                0x28A2
#define P28_A3_FLD_L2_33                                                                                                0x28A3
#define P28_A4_FLD_L2_34                                                                                                0x28A4
#define P28_A5_FLD_L2_35                                                                                                0x28A5
#define P28_A6_FLD_L2_36                                                                                                0x28A6
#define P28_A7_FLD_L2_37                                                                                                0x28A7
#define P28_A8_FLD_L2_38                                                                                                0x28A8
#define P28_A9_FLD_L2_39                                                                                                0x28A9
#define P28_AA_FLD_L2_40                                                                                                0x28AA
#define P28_AB_FLD_L2_41                                                                                                0x28AB
#define P28_AC_FLD_L2_42                                                                                                0x28AC
#define P28_AD_FLD_L2_43                                                                                                0x28AD
#define P28_AE_FLD_L2_44                                                                                                0x28AE
#define P28_AF_FLD_L2_45                                                                                                0x28AF
#define P28_B0_FLD_L2_46                                                                                                0x28B0
#define P28_B1_FLD_L2_47                                                                                                0x28B1
#define P28_B2_FLD_L2_48                                                                                                0x28B2
#define P28_B3_FLD_L2_49                                                                                                0x28B3
#define P28_B4_FLD_L2_50                                                                                                0x28B4
#define P28_B5_FLD_L2_51                                                                                                0x28B5
#define P28_B6_FLD_L2_52                                                                                                0x28B6
#define P28_B7_FLD_L2_53                                                                                                0x28B7
#define P28_B8_FLD_L2_54                                                                                                0x28B8
#define P28_B9_FLD_L2_55                                                                                                0x28B9
#define P28_BA_FLD_L2_56                                                                                                0x28BA
#define P28_BB_FLD_L2_57                                                                                                0x28BB
#define P28_BC_FLD_L2_58                                                                                                0x28BC
#define P28_BD_FLD_L2_59                                                                                                0x28BD
#define P28_C0_FLD_L3_0                                                                                                 0x28C0
#define P28_C1_FLD_L3_1                                                                                                 0x28C1
#define P28_C2_FLD_L3_2                                                                                                 0x28C2
#define P28_C3_FLD_L3_3                                                                                                 0x28C3
#define P28_C4_FLD_L3_4                                                                                                 0x28C4
#define P28_C5_FLD_L3_5                                                                                                 0x28C5
#define P28_C6_FLD_L3_6                                                                                                 0x28C6
#define P28_C7_FLD_L3_7                                                                                                 0x28C7
#define P28_C8_FLD_L3_8                                                                                                 0x28C8
#define P28_C9_FLD_L3_9                                                                                                 0x28C9
#define P28_CA_FLD_L3_10                                                                                                0x28CA
#define P28_CB_FLD_L3_11                                                                                                0x28CB
#define P28_CC_FLD_L3_12                                                                                                0x28CC
#define P28_CD_FLD_L3_13                                                                                                0x28CD
#define P28_CE_FLD_L3_14                                                                                                0x28CE
#define P28_CF_FLD_L3_15                                                                                                0x28CF
#define P28_D0_FLD_L3_16                                                                                                0x28D0
#define P28_D1_FLD_L3_17                                                                                                0x28D1
#define P28_D2_FLD_L3_18                                                                                                0x28D2
#define P28_D3_FLD_L3_19                                                                                                0x28D3
#define P28_D4_FLD_L3_20                                                                                                0x28D4
#define P28_D5_FLD_L3_21                                                                                                0x28D5
#define P28_D6_FLD_L3_22                                                                                                0x28D6
#define P28_D7_FLD_L3_23                                                                                                0x28D7
#define P28_D8_FLD_L3_24                                                                                                0x28D8
#define P28_D9_FLD_L3_25                                                                                                0x28D9
#define P28_DA_FLD_L3_26                                                                                                0x28DA
#define P28_DB_FLD_L3_27                                                                                                0x28DB
#define P28_DC_FLD_L3_28                                                                                                0x28DC
#define P28_DD_FLD_L3_29                                                                                                0x28DD
#define P28_E0_FLD_L3_30                                                                                                0x28E0
#define P28_E1_FLD_L3_31                                                                                                0x28E1
#define P28_E2_FLD_L3_32                                                                                                0x28E2
#define P28_E3_FLD_L3_33                                                                                                0x28E3
#define P28_E4_FLD_L3_34                                                                                                0x28E4
#define P28_E5_FLD_L3_35                                                                                                0x28E5
#define P28_E6_FLD_L3_36                                                                                                0x28E6
#define P28_E7_FLD_L3_37                                                                                                0x28E7
#define P28_E8_FLD_L3_38                                                                                                0x28E8
#define P28_E9_FLD_L3_39                                                                                                0x28E9
#define P28_EA_FLD_L3_40                                                                                                0x28EA
#define P28_EB_FLD_L3_41                                                                                                0x28EB
#define P28_EC_FLD_L3_42                                                                                                0x28EC
#define P28_ED_FLD_L3_43                                                                                                0x28ED
#define P28_EE_FLD_L3_44                                                                                                0x28EE
#define P28_EF_FLD_L3_45                                                                                                0x28EF
#define P28_F0_FLD_L3_46                                                                                                0x28F0
#define P28_F1_FLD_L3_47                                                                                                0x28F1
#define P28_F2_FLD_L3_48                                                                                                0x28F2
#define P28_F3_FLD_L3_49                                                                                                0x28F3
#define P28_F4_FLD_L3_50                                                                                                0x28F4
#define P28_F5_FLD_L3_51                                                                                                0x28F5
#define P28_F6_FLD_L3_52                                                                                                0x28F6
#define P28_F7_FLD_L3_53                                                                                                0x28F7
#define P28_F8_FLD_L3_54                                                                                                0x28F8
#define P28_F9_FLD_L3_55                                                                                                0x28F9
#define P28_FA_FLD_L3_56                                                                                                0x28FA
#define P28_FB_FLD_L3_57                                                                                                0x28FB
#define P28_FC_FLD_L3_58                                                                                                0x28FC
#define P28_FD_FLD_L3_59                                                                                                0x28FD


//--------------------------------------------------
// D0 UFP DP2.0 Combo U3 APHY RX (Page 29)
//--------------------------------------------------
#define P29_00_RX_TOP_00                                                                                                0x2900
#define P29_01_RX_TOP_01                                                                                                0x2901
#define P29_02_RX_TOP_02                                                                                                0x2902
#define P29_03_RX_TOP_03                                                                                                0x2903
#define P29_04_RX_TOP_04                                                                                                0x2904
#define P29_05_RX_TOP_05                                                                                                0x2905
#define P29_06_RX_TOP_06                                                                                                0x2906
#define P29_07_RX_TOP_07                                                                                                0x2907
#define P29_08_RX_TOP_08                                                                                                0x2908
#define P29_09_RX_TOP_09                                                                                                0x2909
#define P29_0A_RX_TOP_10                                                                                                0x290A
#define P29_0B_RX_TOP_11                                                                                                0x290B
#define P29_0C_RX_TOP_12                                                                                                0x290C
#define P29_0D_RX_TOP_13                                                                                                0x290D
#define P29_0E_RX_TOP_14                                                                                                0x290E
#define P29_0F_RX_TOP_15                                                                                                0x290F
#define P29_10_RX_TOP_16                                                                                                0x2910
#define P29_11_RX_TOP_17                                                                                                0x2911
#define P29_12_RX_TOP_18                                                                                                0x2912
#define P29_13_RX_TOP_19                                                                                                0x2913
#define P29_14_RX_TOP_20                                                                                                0x2914
#define P29_15_RX_TOP_21                                                                                                0x2915
#define P29_16_LDO_00                                                                                                   0x2916
#define P29_17_LDO_01                                                                                                   0x2917
#define P29_18_LDO_02                                                                                                   0x2918
#define P29_19_LDO_03                                                                                                   0x2919
#define P29_1A_OOBS_00                                                                                                  0x291A
#define P29_1B_OOBS_01                                                                                                  0x291B
#define P29_1C_OOBS_02                                                                                                  0x291C
#define P29_1D_OOBS_03                                                                                                  0x291D
#define P29_1E_OOBS_04                                                                                                  0x291E
#define P29_1F_OOBS_05                                                                                                  0x291F
#define P29_20_RX_CDR_00                                                                                                0x2920
#define P29_21_RX_CDR_01                                                                                                0x2921
#define P29_22_RX_CDR_02                                                                                                0x2922
#define P29_23_RX_CDR_03                                                                                                0x2923
#define P29_24_RX_CDR_04                                                                                                0x2924
#define P29_25_RX_CDR_05                                                                                                0x2925
#define P29_26_RX_CDR_06                                                                                                0x2926
#define P29_27_RX_CDR_07                                                                                                0x2927
#define P29_28_RX_CDR_08                                                                                                0x2928
#define P29_29_RX_CDR_09                                                                                                0x2929
#define P29_2A_RX_CDR_10                                                                                                0x292A
#define P29_2B_RX_CDR_11                                                                                                0x292B
#define P29_2C_RX_CDR_12                                                                                                0x292C
#define P29_2D_RX_CDR_13                                                                                                0x292D
#define P29_2E_RX_CDR_14                                                                                                0x292E
#define P29_2F_RX_CDR_15                                                                                                0x292F
#define P29_30_RX_CDR_16                                                                                                0x2930
#define P29_31_RX_CDR_17                                                                                                0x2931
#define P29_32_RX_CDR_18                                                                                                0x2932
#define P29_33_RX_CDR_19                                                                                                0x2933
#define P29_34_RX_CDR_20                                                                                                0x2934
#define P29_35_RX_CDR_21                                                                                                0x2935
#define P29_36_RX_CDR_22                                                                                                0x2936
#define P29_37_RX_EQ_00                                                                                                 0x2937
#define P29_38_RX_EQ_01                                                                                                 0x2938
#define P29_39_RX_EQ_02                                                                                                 0x2939
#define P29_3A_RX_EQ_03                                                                                                 0x293A
#define P29_3B_RX_EQ_04                                                                                                 0x293B
#define P29_3C_TERM_00                                                                                                  0x293C
#define P29_3D_TERM_01                                                                                                  0x293D
#define P29_3E_TERM_02                                                                                                  0x293E
#define P29_3F_TERM_03                                                                                                  0x293F
#define P29_40_RX_ALPM_00                                                                                               0x2940
#define P29_41_RX_ALPM_01                                                                                               0x2941
#define P29_42_RX_APLM_02                                                                                               0x2942
#define P29_43_RX_APLM_03                                                                                               0x2943
#define P29_44_RX_APLM_04                                                                                               0x2944
#define P29_45_RX_PLL_MODE_00                                                                                           0x2945
#define P29_46_RX_PLL_MODE_01                                                                                           0x2946
#define P29_47_RX_PLL_MODE_02                                                                                           0x2947
#define P29_48_RX_ICP_KP_00                                                                                             0x2948
#define P29_49_RX_ICP_KP_01                                                                                             0x2949
#define P29_4A_RX_RESERVE_00                                                                                            0x294A
#define P29_4B_RX_RESERVE_01                                                                                            0x294B
#define P29_4C_RX_RESERVE_02                                                                                            0x294C
#define P29_4D_RX_RESERVE_03                                                                                            0x294D


//--------------------------------------------------
// D0 UFP DP2.0 Combo U3 APHY TX (Page 29)
//--------------------------------------------------
#define P29_50_TX_TOP_00                                                                                                0x2950
#define P29_51_TX_TOP_01                                                                                                0x2951
#define P29_52_TX_TOP_02                                                                                                0x2952
#define P29_53_TX_TOP_03                                                                                                0x2953
#define P29_54_TX_TOP_04                                                                                                0x2954
#define P29_55_TX_TOP_05                                                                                                0x2955
#define P29_56_TX_TOP_06                                                                                                0x2956
#define P29_57_TX_CMU_00                                                                                                0x2957
#define P29_58_TX_CMU_01                                                                                                0x2958
#define P29_59_TX_CMU_02                                                                                                0x2959
#define P29_5A_TX_CMU_03                                                                                                0x295A
#define P29_5B_TX_CMU_04                                                                                                0x295B
#define P29_5C_TX_CMU_05                                                                                                0x295C
#define P29_5D_TX_CMU_06                                                                                                0x295D
#define P29_5E_TX_CMU_07                                                                                                0x295E
#define P29_5F_TX_TERM_VREF_00                                                                                          0x295F
#define P29_60_TX_LFPS_00                                                                                               0x2960
#define P29_61_TX_LFPS_01                                                                                               0x2961
#define P29_62_TX_LFPS_02                                                                                               0x2962
#define P29_63_TX_LFPS_03                                                                                               0x2963
#define P29_64_TX_LFPS_04                                                                                               0x2964
#define P29_65_TX_LFPS_05                                                                                               0x2965
#define P29_66_TX_LFPS_06                                                                                               0x2966
#define P29_67_TX_LFPS_07                                                                                               0x2967
#define P29_68_TX_RXD_00                                                                                                0x2968
#define P29_69_TX_RXD_01                                                                                                0x2969
#define P29_6A_TX_RXD_02                                                                                                0x296A
#define P29_6C_TX_RESERVE_00                                                                                            0x296C
#define P29_6D_TX_RESERVE_01                                                                                            0x296D
#define P29_6E_TX_RESERVE_02                                                                                            0x296E
#define P29_6F_TX_RESERVE_03                                                                                            0x296F


//--------------------------------------------------
// D0 UFP DP 2.0 Combo U3 GDI DFE (Page 29)
//--------------------------------------------------
#define P29_A0_L0_DFE_EN_1                                                                                              0x29A0
#define P29_A1_L0_DFE_EN_2                                                                                              0x29A1
#define P29_A2_L0_LIMIT_INIT                                                                                            0x29A2
#define P29_A3_L0_INIT_1                                                                                                0x29A3
#define P29_A4_L0_INIT_2                                                                                                0x29A4
#define P29_A5_L0_INIT_3                                                                                                0x29A5
#define P29_A6_L0_INIT_4                                                                                                0x29A6
#define P29_A7_L0_INIT_5                                                                                                0x29A7
#define P29_A8_L0_INIT_6                                                                                                0x29A8
#define P29_A9_L0_INIT_7                                                                                                0x29A9
#define P29_AA_L0_INIT_8                                                                                                0x29AA
#define P29_AB_L0_STABLE_FLAG                                                                                           0x29AB
#define P29_AF_L0_GDI_DE                                                                                                0x29AF
#define P29_B0_L1_DFE_EN_1                                                                                              0x29B0
#define P29_B1_L1_DFE_EN_2                                                                                              0x29B1
#define P29_B2_L1_LIMIT_INIT                                                                                            0x29B2
#define P29_B3_L1_INIT_1                                                                                                0x29B3
#define P29_B4_L1_INIT_2                                                                                                0x29B4
#define P29_B5_L1_INIT_3                                                                                                0x29B5
#define P29_B6_L1_INIT_4                                                                                                0x29B6
#define P29_B7_L1_INIT_5                                                                                                0x29B7
#define P29_B8_L1_INIT_6                                                                                                0x29B8
#define P29_B9_L1_INIT_7                                                                                                0x29B9
#define P29_BA_L1_INIT_8                                                                                                0x29BA
#define P29_BB_L1_STABLE_FLAG                                                                                           0x29BB
#define P29_BF_L1_GDI_DE                                                                                                0x29BF
#define P29_C0_L2_DFE_EN_1                                                                                              0x29C0
#define P29_C1_L2_DFE_EN_2                                                                                              0x29C1
#define P29_C2_L2_LIMIT_INIT                                                                                            0x29C2
#define P29_C3_L2_INIT_1                                                                                                0x29C3
#define P29_C4_L2_INIT_2                                                                                                0x29C4
#define P29_C5_L2_INIT_3                                                                                                0x29C5
#define P29_C6_L2_INIT_4                                                                                                0x29C6
#define P29_C7_L2_INIT_5                                                                                                0x29C7
#define P29_C8_L2_INIT_6                                                                                                0x29C8
#define P29_C9_L2_INIT_7                                                                                                0x29C9
#define P29_CA_L2_INIT_8                                                                                                0x29CA
#define P29_CB_L2_STABLE_FLAG                                                                                           0x29CB
#define P29_CF_L2_GDI_DE                                                                                                0x29CF
#define P29_D0_L3_DFE_EN_1                                                                                              0x29D0
#define P29_D1_L3_DFE_EN_2                                                                                              0x29D1
#define P29_D2_L3_LIMIT_INIT                                                                                            0x29D2
#define P29_D3_L3_INIT_1                                                                                                0x29D3
#define P29_D4_L3_INIT_2                                                                                                0x29D4
#define P29_D5_L3_INIT_3                                                                                                0x29D5
#define P29_D6_L3_INIT_4                                                                                                0x29D6
#define P29_D7_L3_INIT_5                                                                                                0x29D7
#define P29_D8_L3_INIT_6                                                                                                0x29D8
#define P29_D9_L3_INIT_7                                                                                                0x29D9
#define P29_DA_L3_INIT_8                                                                                                0x29DA
#define P29_DB_L3_STABLE_FLAG                                                                                           0x29DB
#define P29_DF_L3_GDI_DE                                                                                                0x29DF
#define P29_E0_MODE_TIMER                                                                                               0x29E0
#define P29_E1_TIMER                                                                                                    0x29E1
#define P29_E2_GAIN_1                                                                                                   0x29E2
#define P29_E3_GAIN_2                                                                                                   0x29E3
#define P29_E4_GAIN_3                                                                                                   0x29E4
#define P29_E5_GAIN_4                                                                                                   0x29E5
#define P29_E6_LIMIT_1                                                                                                  0x29E6
#define P29_E7_LIMIT_2                                                                                                  0x29E7
#define P29_E8_LIMIT_3                                                                                                  0x29E8
#define P29_E9_LIMIT_4                                                                                                  0x29E9
#define P29_EA_LIMIT_5                                                                                                  0x29EA
#define P29_EB_LIMIT_6                                                                                                  0x29EB
#define P29_EC_LOOP_DIV_1                                                                                               0x29EC
#define P29_ED_LOOP_DIV_2                                                                                               0x29ED
#define P29_EE_GRAY_DEC_1                                                                                               0x29EE
#define P29_EF_RESET_1                                                                                                  0x29EF
#define P29_F0_COEF_1                                                                                                   0x29F0
#define P29_F1_COEF_2                                                                                                   0x29F1
#define P29_F2_COEF_3                                                                                                   0x29F2
#define P29_F3_COEF_4                                                                                                   0x29F3
#define P29_F4_ERRCNT0                                                                                                  0x29F4
#define P29_F5_ERRCNT1                                                                                                  0x29F5
#define P29_F6_ERRCNT2                                                                                                  0x29F6
#define P29_F7_ERRCNT3                                                                                                  0x29F7
#define P29_F8_GRAY_DEC_2                                                                                               0x29F8
#define P29_F9_LIMIT_10                                                                                                 0x29F9
#define P29_FA_GAIN_PREC                                                                                                0x29FA
#define P29_FB_DEBUG                                                                                                    0x29FB
#define P29_FC_PR_CTRL0                                                                                                 0x29FC
#define P29_FD_PR_CTRL1                                                                                                 0x29FD
#define P29_FE_EM_CTRL0                                                                                                 0x29FE
#define P29_FF_EM_CTRL1                                                                                                 0x29FF


//--------------------------------------------------
// DP 2.0 Tx Digital PHY (Page 2B)
//--------------------------------------------------
#define P2B_00_DP_PHY_CTRL                                                                                              0x2B00
#define P2B_01_DPTX_ML_PAT_SEL                                                                                          0x2B01
#define P2B_02_LINK_SQUARE_PATTERN                                                                                      0x2B02
#define P2B_04_CUSTOM_PATTERN_0                                                                                         0x2B04
#define P2B_05_CUSTOM_PATTERN_1                                                                                         0x2B05
#define P2B_06_DPTX_LANE_SWAP                                                                                           0x2B06
#define P2B_07_DPTX_FUNC_MODE                                                                                           0x2B07
#define P2B_08_DPTX_PHY_SR_CTRL0                                                                                        0x2B08
#define P2B_09_DPTX_PHY_LT_SR_CTRL0                                                                                     0x2B09
#define P2B_0A_DPTX_PERIOD                                                                                              0x2B0A
#define P2B_0B_DPTX_FIFO_FLAG                                                                                           0x2B0B
#define P2B_0C_DPTX_FINE_DELAY0                                                                                         0x2B0C
#define P2B_0D_DPTX_FINE_DELAY1                                                                                         0x2B0D
#define P2B_0E_DPTX_DELAY0                                                                                              0x2B0E
#define P2B_0F_DPTX_DELAY1                                                                                              0x2B0F
#define P2B_10_DPTX_LANE_0_SEED_1                                                                                       0x2B10
#define P2B_11_DPTX_LANE_0_SEED_2                                                                                       0x2B11
#define P2B_12_DPTX_LANE_0_SEED_3                                                                                       0x2B12
#define P2B_13_DPTX_LANE_1_SEED_1                                                                                       0x2B13
#define P2B_14_DPTX_LANE_1_SEED_2                                                                                       0x2B14
#define P2B_15_DPTX_LANE_1_SEED_3                                                                                       0x2B15
#define P2B_16_DPTX_LANE_2_SEED_1                                                                                       0x2B16
#define P2B_17_DPTX_LANE_2_SEED_2                                                                                       0x2B17
#define P2B_18_DPTX_LANE_2_SEED_3                                                                                       0x2B18
#define P2B_19_DPTX_LANE_3_SEED_1                                                                                       0x2B19
#define P2B_1A_DPTX_LANE_3_SEED_2                                                                                       0x2B1A
#define P2B_1B_DPTX_LANE_3_SEED_3                                                                                       0x2B1B
#define P2B_1C_DPTX_CDI_XOR_SEED_1                                                                                      0x2B1C
#define P2B_1D_DPTX_CDI_XOR_SEED_2                                                                                      0x2B1D
#define P2B_1E_DPTX_FEC                                                                                                 0x2B1E
#define P2B_1F_DPTX_FEC_ERROR_ADDR1                                                                                     0x2B1F
#define P2B_20_DPTX_FEC_ERROR_ADDR2                                                                                     0x2B20
#define P2B_21_ERROR_INSERT                                                                                             0x2B21
#define P2B_40_RIV0                                                                                                     0x2B40
#define P2B_41_RIV1                                                                                                     0x2B41
#define P2B_42_RIV2                                                                                                     0x2B42
#define P2B_43_RIV3                                                                                                     0x2B43
#define P2B_44_RIV4                                                                                                     0x2B44
#define P2B_45_RIV5                                                                                                     0x2B45
#define P2B_46_RIV6                                                                                                     0x2B46
#define P2B_47_RIV7                                                                                                     0x2B47
#define P2B_48_DPTX_HDCP_CTRL1                                                                                          0x2B48
#define P2B_49_HDCP_TX_LIP_H                                                                                            0x2B49
#define P2B_4A_HDCP_TX_LIP_L                                                                                            0x2B4A
#define P2B_4B_HDCP_ECF_CTL                                                                                             0x2B4B
#define P2B_4C_HDCP_ECF_BYTE0                                                                                           0x2B4C
#define P2B_4D_HDCP_ECF_BYTE1                                                                                           0x2B4D
#define P2B_4E_HDCP_ECF_BYTE2                                                                                           0x2B4E
#define P2B_4F_HDCP_ECF_BYTE3                                                                                           0x2B4F
#define P2B_50_HDCP_ECF_BYTE4                                                                                           0x2B50
#define P2B_51_HDCP_ECF_BYTE5                                                                                           0x2B51
#define P2B_52_HDCP_ECF_BYTE6                                                                                           0x2B52
#define P2B_53_HDCP_ECF_BYTE7                                                                                           0x2B53
#define P2B_54_DP_STREAM_ENC_CTL                                                                                        0x2B54
#define P2B_55_HDCP_AES_CIPHER_KEY_15                                                                                   0x2B55
#define P2B_56_HDCP_AES_CIPHER_KEY_14                                                                                   0x2B56
#define P2B_57_HDCP_AES_CIPHER_KEY_13                                                                                   0x2B57
#define P2B_58_HDCP_AES_CIPHER_KEY_12                                                                                   0x2B58
#define P2B_59_HDCP_AES_CIPHER_KEY_11                                                                                   0x2B59
#define P2B_5A_HDCP_AES_CIPHER_KEY_10                                                                                   0x2B5A
#define P2B_5B_HDCP_AES_CIPHER_KEY_9                                                                                    0x2B5B
#define P2B_5C_HDCP_AES_CIPHER_KEY_8                                                                                    0x2B5C
#define P2B_5D_HDCP_AES_CIPHER_KEY_7                                                                                    0x2B5D
#define P2B_5E_HDCP_AES_CIPHER_KEY_6                                                                                    0x2B5E
#define P2B_5F_HDCP_AES_CIPHER_KEY_5                                                                                    0x2B5F
#define P2B_60_HDCP_AES_CIPHER_KEY_4                                                                                    0x2B60
#define P2B_61_HDCP_AES_CIPHER_KEY_3                                                                                    0x2B61
#define P2B_62_HDCP_AES_CIPHER_KEY_2                                                                                    0x2B62
#define P2B_63_HDCP_AES_CIPHER_KEY_1                                                                                    0x2B63
#define P2B_64_HDCP_AES_CIPHER_KEY_0                                                                                    0x2B64
#define P2B_65_HDCP22_TYPE_AES_0                                                                                        0x2B65
#define P2B_66_HDCP22_TYPE_AES_1                                                                                        0x2B66
#define P2B_67_HDCP22_TYPE_AES_2                                                                                        0x2B67
#define P2B_68_HDCP22_CTRL0                                                                                             0x2B68
#define P2B_69_HDCP22_CTRL1                                                                                             0x2B69
#define P2B_6A_HDCP22_CTRL2                                                                                             0x2B6A
#define P2B_6B_HDCP22_CTRL3                                                                                             0x2B6B
#define P2B_6C_DUMMY_2                                                                                                  0x2B6C
#define P2B_6D_DUMMY_3                                                                                                  0x2B6D


//--------------------------------------------------
// DP 2.0 Tx Digital MAC (Page 2B)
//--------------------------------------------------
#define P2B_80_DPTX_MEAS_TU_SIZE_MUL_0                                                                                  0x2B80
#define P2B_81_DPTX_MEAS_TU_SIZE_MUL_1                                                                                  0x2B81
#define P2B_82_DPTX_MEAS_TU_SIZE_REMAIN                                                                                 0x2B82
#define P2B_83_DPTX_MEAS_TU_DATA_SIZE_MUL_0                                                                             0x2B83
#define P2B_84_DPTX_MEAS_TU_DATA_SIZE_MUL_1                                                                             0x2B84
#define P2B_85_DPTX_MEAS_TU_DATA_SIZE_REMAIN                                                                            0x2B85
#define P2B_86_DPTX_MEAS_TU_LINE_CNT                                                                                    0x2B86
#define P2B_87_DPTX_MEAS_TU_MD                                                                                          0x2B87
#define P2B_88_DPTX_MIN_HBKNK_H                                                                                         0x2B88
#define P2B_89_DPTX_MIN_HBKNK_L                                                                                         0x2B89
#define P2B_8A_DPTX_MIN_LINE_WIDTH_H                                                                                    0x2B8A
#define P2B_8B_DPTX_MIN_LINE_WIDTH_L                                                                                    0x2B8B
#define P2B_8C_DPTX_MIN_LINE_WIDTH_CTRL                                                                                 0x2B8C
#define P2B_8D_DUMMY_0                                                                                                  0x2B8D
#define P2B_8E_DUMMY_1                                                                                                  0x2B8E
#define P2B_8F_DUMMY_2                                                                                                  0x2B8F
#define P2B_90_SOURCE_CTRL_11                                                                                           0x2B90
#define P2B_91_SOURCE_CTRL_12                                                                                           0x2B91
#define P2B_92_SOURCE_CTRL_13                                                                                           0x2B92
#define P2B_93_SOURCE_CTRL_14                                                                                           0x2B93
#define P2B_94_SOURCE_CTRL_15                                                                                           0x2B94
#define P2B_95_FIFO_OFFSET_ST5                                                                                          0x2B95
#define P2B_96_FIFO_OFFSET_ST6                                                                                          0x2B96
#define P2B_97_FIFO_DEPTH_ST5                                                                                           0x2B97
#define P2B_98_FIFO_DEPTH_ST6                                                                                           0x2B98
#define P2B_99_DAISY_FIFO_FLAG_2                                                                                        0x2B99
#define P2B_9A_DAISY_FIFO_FLAG_3                                                                                        0x2B9A
#define P2B_9B_DAISY_FIFO_FLAG_4                                                                                        0x2B9B
#define P2B_A0_DP_MAC_CTRL                                                                                              0x2BA0
#define P2B_A1_DP_RESET_CTRL                                                                                            0x2BA1
#define P2B_A2_DP_DEBUG_CTRL                                                                                            0x2BA2
#define P2B_A3_DPTX_IRQ_CTRL                                                                                            0x2BA3
#define P2B_A4_PG_FIFO_CTRL                                                                                             0x2BA4
#define P2B_A5_MAX_WL                                                                                                   0x2BA5
#define P2B_A6_LFIFO_WL                                                                                                 0x2BA6
#define P2B_A7_PG_INTERRUPT_CTRL                                                                                        0x2BA7
#define P2B_A8_MSA_CTRL                                                                                                 0x2BA8
#define P2B_A9_MSA_MISC0                                                                                                0x2BA9
#define P2B_AA_MN_STRM_ATTR_MISC1                                                                                       0x2BAA
#define P2B_AB_MN_STRM_ATTR_HTT_M                                                                                       0x2BAB
#define P2B_AC_MN_STRM_ATTR_HTT_L                                                                                       0x2BAC
#define P2B_AD_MN_STRM_ATTR_HST_M                                                                                       0x2BAD
#define P2B_AE_MN_STRM_ATTR_HST_L                                                                                       0x2BAE
#define P2B_AF_MN_STRM_ATTR_HWD_M                                                                                       0x2BAF
#define P2B_B0_MN_STRM_ATTR_HWD_L                                                                                       0x2BB0
#define P2B_B1_MN_STRM_ATTR_HSW_M                                                                                       0x2BB1
#define P2B_B2_MN_STRM_ATTR_HSW_L                                                                                       0x2BB2
#define P2B_B3_MN_STRM_ATTR_VTTE_M                                                                                      0x2BB3
#define P2B_B4_MN_STRM_ATTR_VTTE_L                                                                                      0x2BB4
#define P2B_B5_MN_STRM_ATTR_VST_M                                                                                       0x2BB5
#define P2B_B6_MN_STRM_ATTR_VST_L                                                                                       0x2BB6
#define P2B_B7_MN_STRM_ATTR_VHT_M                                                                                       0x2BB7
#define P2B_B8_MN_STRM_ATTR_VHT_L                                                                                       0x2BB8
#define P2B_B9_MN_STRM_ATTR_VSW_M                                                                                       0x2BB9
#define P2B_BA_MN_STRM_ATTR_VSW_L                                                                                       0x2BBA
#define P2B_BB_MN_STRM_VREF_0                                                                                           0x2BBB
#define P2B_BC_MN_STRM_VREF_1                                                                                           0x2BBC
#define P2B_BD_MN_STRM_VREF_2                                                                                           0x2BBD
#define P2B_BE_MN_STRM_VREF_3                                                                                           0x2BBE
#define P2B_BF_MN_STRM_VREF_4                                                                                           0x2BBF
#define P2B_C0_MN_STRM_VREF_5                                                                                           0x2BC0
#define P2B_C1_VBID                                                                                                     0x2BC1
#define P2B_C2_VBID_FW_CTL                                                                                              0x2BC2
#define P2B_C3_ARBITER_CTRL                                                                                             0x2BC3
#define P2B_C4_V_DATA_PER_LINE0                                                                                         0x2BC4
#define P2B_C5_V_DATA_PER_LINE1                                                                                         0x2BC5
#define P2B_C6_TU_SIZE                                                                                                  0x2BC6
#define P2B_C7_TU_DATA_SIZE0                                                                                            0x2BC7
#define P2B_C8_TU_DATA_SIZE1                                                                                            0x2BC8
#define P2B_C9_HDEALY0                                                                                                  0x2BC9
#define P2B_CA_HDEALY1                                                                                                  0x2BCA
#define P2B_CB_AUTO_HDEALY0                                                                                             0x2BCB
#define P2B_CC_AUTO_HDEALY1                                                                                             0x2BCC
#define P2B_CD_LFIFO_WL_SET                                                                                             0x2BCD
#define P2B_CE_ARBITER_SEC_END_CNT_HB                                                                                   0x2BCE
#define P2B_CF_ARBITER_SEC_END_CNT_LB                                                                                   0x2BCF
#define P2B_D0_ARBITER_DEBUG                                                                                            0x2BD0
#define P2B_D1_ACT                                                                                                      0x2BD1
#define P2B_D2_SOURCE_SEL                                                                                               0x2BD2
#define P2B_D3_SOURCE_CTRL_0                                                                                            0x2BD3
#define P2B_D4_SOURCE_CTRL_1                                                                                            0x2BD4
#define P2B_D5_SOURCE_CTRL_2                                                                                            0x2BD5
#define P2B_D6_SOURCE_CTRL_3                                                                                            0x2BD6
#define P2B_D7_SOURCE_CTRL_4                                                                                            0x2BD7
#define P2B_D8_SOURCE_CTRL_5                                                                                            0x2BD8
#define P2B_D9_SOURCE_CTRL_6                                                                                            0x2BD9
#define P2B_DA_SOURCE_CTRL_7                                                                                            0x2BDA
#define P2B_DB_SOURCE_CTRL_8                                                                                            0x2BDB
#define P2B_DC_SOURCE_CTRL_9                                                                                            0x2BDC
#define P2B_DD_SOURCE_CTRL_10                                                                                           0x2BDD
#define P2B_DE_FIFO_OFFSET_ST1                                                                                          0x2BDE
#define P2B_DF_FIFO_OFFSET_ST2                                                                                          0x2BDF
#define P2B_E0_FIFO_OFFSET_ST3                                                                                          0x2BE0
#define P2B_E1_FIFO_OFFSET_ST4                                                                                          0x2BE1
#define P2B_E2_FIFO_DEPTH_ST1                                                                                           0x2BE2
#define P2B_E3_FIFO_DEPTH_ST2                                                                                           0x2BE3
#define P2B_E4_FIFO_DEPTH_ST3                                                                                           0x2BE4
#define P2B_E5_FIFO_DEPTH_ST4                                                                                           0x2BE5
#define P2B_E6_DAISY_FIFO_FLAG_0                                                                                        0x2BE6
#define P2B_E7_DAISY_FIFO_FLAG_1                                                                                        0x2BE7
#define P2B_E8_MTP_MISC                                                                                                 0x2BE8
#define P2B_E9_TIMESLOT_CNT_0                                                                                           0x2BE9
#define P2B_EA_TIMESLOT_CNT_1                                                                                           0x2BEA
#define P2B_EB_DPTX_CTSFIFO_CTRL                                                                                        0x2BEB
#define P2B_EC_DPTX_CTSFIFO_RSV1                                                                                        0x2BEC
#define P2B_ED_DPTX_TOP_CTL                                                                                             0x2BED
#define P2B_EE_DPTX_TOP_RSV1                                                                                            0x2BEE
#define P2B_EF_DPTX_TOP_RSV2                                                                                            0x2BEF
#define P2B_F0_ARBITER_MIN_H_BLANK_WIDTH_HB                                                                             0x2BF0
#define P2B_F1_ARBITER_MIN_H_BLANK_WIDTH_LB                                                                             0x2BF1
#define P2B_F2_ARBITER_INTERRUPT_CTRL                                                                                   0x2BF2
#define P2B_F3_SYMB_SWAP                                                                                                0x2BF3
#define P2B_F4_DPTX_CLK_GEN                                                                                             0x2BF4
#define P2B_F5_PG_MBIST_CTRL                                                                                            0x2BF5
#define P2B_F6_PG_DRF_MBIST_CTRL                                                                                        0x2BF6
#define P2B_F7_PG_MODE                                                                                                  0x2BF7
#define P2B_F8_ARBITER_SEC_IDLE_END_CNT                                                                                 0x2BF8
#define P2B_F9_DPTX_TOP_RSV3                                                                                            0x2BF9
#define P2B_FA_DPTX20_ARIBITER                                                                                          0x2BFA
#define P2B_FB_DPTX_TOP_RSV8                                                                                            0x2BFB
#define P2B_FC_DPTX_TOP_RSV9                                                                                            0x2BFC
#define P2B_FD_DPTX_TOP_RSV10                                                                                           0x2BFD
#define P2B_FE_MTP_MBIST_CTRL                                                                                           0x2BFE
#define P2B_FF_MTP_DRF_MBIST_CTRL                                                                                       0x2BFF


//--------------------------------------------------
// DP 2.0 Tx SEC Data (Page 2C)
//--------------------------------------------------
#define P2C_00_SEC_FUNCTION_CTRL                                                                                        0x2C00
#define P2C_01_SEC_RESERVED_0                                                                                           0x2C01
#define P2C_02_SEC_DBUF_CTRL                                                                                            0x2C02
#define P2C_03_SEC_DEBUG                                                                                                0x2C03
#define P2C_17_RESERVED_17                                                                                              0x2C17
#define P2C_18_AUD_FUNCTION_CTRL1                                                                                       0x2C18
#define P2C_19_AUD_PAYLOAD_B3                                                                                           0x2C19
#define P2C_1C_AUD_FIFO_CTRL                                                                                            0x2C1C
#define P2C_1D_AUD_LFIFO_MAX_WL                                                                                         0x2C1D
#define P2C_1E_AUD_LFIFO_WL                                                                                             0x2C1E
#define P2C_1F_AUD_INTERRUPT_CTRL                                                                                       0x2C1F
#define P2C_20_AUD_FREQ_0                                                                                               0x2C20
#define P2C_21_AUD_FREQ_1                                                                                               0x2C21
#define P2C_22_AUD_FREQ_2                                                                                               0x2C22
#define P2C_23_AUD_FREQ_3                                                                                               0x2C23
#define P2C_24_AUD_FREQ_4                                                                                               0x2C24
#define P2C_25_AUD_FREQ_5                                                                                               0x2C25
#define P2C_3B_INTERFACE_PG_0                                                                                           0x2C3B
#define P2C_47_AUD_FUNCTION_CTRL2                                                                                       0x2C47
#define P2C_48_AUD_FUNCTION_CTRL3                                                                                       0x2C48
#define P2C_49_MST_SEC_PKT_ID                                                                                           0x2C49
#define P2C_4A_MST_SEC_PKT_HB3                                                                                          0x2C4A
#define P2C_4B_RESERVED_4B                                                                                              0x2C4B
#define P2C_4C_SEC_AUD_FREQDET_CTRL                                                                                     0x2C4C
#define P2C_4D_SEC_AUD_XCLK_DIV                                                                                         0x2C4D
#define P2C_4E_SEC_AUD_FREQ_TIME                                                                                        0x2C4E
#define P2C_4F_SEC_AUD_SAMPLE_CNT_HB                                                                                    0x2C4F
#define P2C_50_SEC_AUD_SAMPLE_CNT_LB                                                                                    0x2C50
#define P2C_51_AUD_MBIST_CTRL                                                                                           0x2C51
#define P2C_52_AUD_DRF_MBIST_CTRL                                                                                       0x2C52
#define P2C_53_RESERVED_53                                                                                              0x2C53
#define P2C_54_RESERVED_54                                                                                              0x2C54
#define P2C_55_RESERVED_55                                                                                              0x2C55
#define P2C_56_RESERVED_56                                                                                              0x2C56
#define P2C_57_RESERVED_57                                                                                              0x2C57
#define P2C_58_RESERVED_58                                                                                              0x2C58
#define P2C_59_RESERVED_59                                                                                              0x2C59
#define P2C_5A_ADAPT_SYNC                                                                                               0x2C5A
#define P2C_5B_TRANSMIT_ADJUST_0                                                                                        0x2C5B
#define P2C_5C_TRANSMIT_ADJUST_1                                                                                        0x2C5C
#define P2C_5D_TRANSMIT_ADJUST_2                                                                                        0x2C5D
#define P2C_5E_TRANSMIT_ADJUST_3                                                                                        0x2C5E
#define P2C_5F_TRANSMIT_ADJUST_4                                                                                        0x2C5F
#define P2C_60_AUD_FREQ_TH_0                                                                                            0x2C60
#define P2C_61_AUD_FREQ_TH_1                                                                                            0x2C61
#define P2C_62_AUD_FREQ_TH_2                                                                                            0x2C62
#define P2C_63_AUD_FREQ_TH_3                                                                                            0x2C63
#define P2C_64_AUD_FREQ_TH_4                                                                                            0x2C64
#define P2C_65_AUD_FREQ_TH_5                                                                                            0x2C65
#define P2C_66_AUD_FREQ_TH_6                                                                                            0x2C66
#define P2C_67_RESERVED_67                                                                                              0x2C67
#define P2C_68_RESERVED_68                                                                                              0x2C68
#define P2C_69_RESERVED_69                                                                                              0x2C69
#define P2C_6A_VSC_CTRL_0                                                                                               0x2C6A
#define P2C_6B_RESERVED_6B                                                                                              0x2C6B
#define P2C_6C_RESERVED_6C                                                                                              0x2C6C
#define P2C_6D_RESERVED_6D                                                                                              0x2C6D
#define P2C_6E_RESERVED_6E                                                                                              0x2C6E
#define P2C_6F_SEC_AWD_CTRL0                                                                                            0x2C6F
#define P2C_70_SEC_AWD_CTRL1                                                                                            0x2C70
#define P2C_71_SEC_AWD_STATUS_0                                                                                         0x2C71
#define P2C_72_SEC_IRQ_CTRL0                                                                                            0x2C72
#define P2C_73_SEC_PH_HB0                                                                                               0x2C73
#define P2C_74_SEC_PH_HB1                                                                                               0x2C74
#define P2C_75_SEC_PH_HB2                                                                                               0x2C75
#define P2C_76_SEC_PH_HB3                                                                                               0x2C76
#define P2C_7B_SEC_PH_PACKET_TYPE                                                                                       0x2C7B
#define P2C_7C_CH_STATUS_CH12                                                                                           0x2C7C
#define P2C_7D_CH_STATUS_CH34                                                                                           0x2C7D
#define P2C_7E_CH_STATUS_CH56                                                                                           0x2C7E
#define P2C_7F_CH_STATUS_CH78                                                                                           0x2C7F
#define P2C_80_RESERVED_80                                                                                              0x2C80
#define P2C_81_RESERVED_81                                                                                              0x2C81
#define P2C_82_RESERVED_82                                                                                              0x2C82
#define P2C_83_RESERVED_83                                                                                              0x2C83
#define P2C_84_RESERVED_84                                                                                              0x2C84
#define P2C_85_CH_STATUS_0                                                                                              0x2C85
#define P2C_86_CH_STATUS_1                                                                                              0x2C86
#define P2C_87_CH_STATUS_2                                                                                              0x2C87
#define P2C_88_CH_STATUS_3                                                                                              0x2C88
#define P2C_89_CH_STATUS_4                                                                                              0x2C89
#define P2C_8A_DP_AVWD_CTRL0                                                                                            0x2C8A
#define P2C_8B_SEC_INFO_VSIF_ADDR_8B                                                                                    0x2C8B
#define P2C_8C_SEC_INFO_VSIF_DATA_8C                                                                                    0x2C8C
#define P2C_8D_RESERVED_8D                                                                                              0x2C8D
#define P2C_8E_RESERVED_8E                                                                                              0x2C8E
#define P2C_8F_DPTX_I2S_CTRL                                                                                            0x2C8F
#define P2C_90_DUMMY_90                                                                                                 0x2C90
#define P2C_91_AS_SDP_BYPASS_0                                                                                          0x2C91
#define P2C_92_AS_SDP_BYPASS_1                                                                                          0x2C92
#define P2C_93_DUMMY_93                                                                                                 0x2C93
#define P2C_94_DUMMY_94                                                                                                 0x2C94
#define P2C_95_DUMMY_95                                                                                                 0x2C95
#define P2C_96_DUMMY_96                                                                                                 0x2C96
#define P2C_97_DUMMY_97                                                                                                 0x2C97
#define P2C_98_DUMMY_98                                                                                                 0x2C98
#define P2C_99_DUMMY_99                                                                                                 0x2C99
#define P2C_9A_VSC_WD_EN                                                                                                0x2C9A
#define P2C_A0_META_MBIST_CTRL                                                                                          0x2CA0
#define P2C_A1_META_DRF_MBIST_CTRL                                                                                      0x2CA1
#define P2C_A2_PREPLAY_MBIST_CTRL                                                                                       0x2CA2
#define P2C_A3_PREPLAY_DRF_MBIST_CTRL                                                                                   0x2CA3
#define P2C_A4_SEC_META_ID                                                                                              0x2CA4
#define P2C_A5_SDP_CTRL1                                                                                                0x2CA5
#define P2C_A6_SEC_META_VESA_HB0                                                                                        0x2CA6
#define P2C_A7_SEC_META_VESA_HB2                                                                                        0x2CA7
#define P2C_A8_SEC_META_VESA_HB3                                                                                        0x2CA8
#define P2C_A9_SEC_META_CEA_HB0                                                                                         0x2CA9
#define P2C_AA_SEC_META_CEA_HB2                                                                                         0x2CAA
#define P2C_AB_SEC_META_CEA_HB3                                                                                         0x2CAB
#define P2C_AC_SEC_META_CEA_HB_CTRL                                                                                     0x2CAC
#define P2C_AD_SEC_META_MEAS_CTRL                                                                                       0x2CAD
#define P2C_AE_SEC_META_MEAS_INFO0                                                                                      0x2CAE
#define P2C_AF_SEC_META_MEAS_INFO1                                                                                      0x2CAF
#define P2C_B0_SEC_META_MEAS_INFO2                                                                                      0x2CB0
#define P2C_B1_SEC_META_PREPLAY_MSG                                                                                     0x2CB1
#define P2C_B2_SEC_INFO_AVI_DB10                                                                                        0x2CB2
#define P2C_B3_SEC_DECODE_CTRL                                                                                          0x2CB3
#define P2C_B4_SEC_PANEL_REPLAY_CTRL                                                                                    0x2CB4
#define P2C_B5_SEC_PANEL_REPLAY_RX_HB0                                                                                  0x2CB5
#define P2C_B6_SEC_PANEL_REPLAY_RX_HB2                                                                                  0x2CB6
#define P2C_B7_SEC_PANEL_REPLAY_RX_HB3                                                                                  0x2CB7
#define P2C_B8_SEC_DATA_ORDER_SWAP                                                                                      0x2CB8
#define P2C_B9_SDP_META_SENT_INFO                                                                                       0x2CB9
#define P2C_BA_SDP_NETA_LFIFO_INFO                                                                                      0x2CBA
#define P2C_BB_SDP_LFIFO_MAX_WL                                                                                         0x2CBB
#define P2C_BC_SDP_LFIFO_WL                                                                                             0x2CBC
#define P2C_BD_METADATA_LFIFO_MAX_WL                                                                                    0x2CBD
#define P2C_BE_METADATA_LFIFO_WL                                                                                        0x2CBE
#define P2C_BF_SDP_BYPASS_DECODE_EN                                                                                     0x2CBF
#define P2C_C0_SDP_BYPASS_TYPE0                                                                                         0x2CC0
#define P2C_C1_SDP_BYPASS_TYPE1                                                                                         0x2CC1
#define P2C_C2_SDP_BYPASS_TYPE2                                                                                         0x2CC2
#define P2C_C3_SDP_BYPASS_TYPE3                                                                                         0x2CC3
#define P2C_C4_SDP_BYPASS_TYPE4                                                                                         0x2CC4
#define P2C_C5_META_CEA_BYPASS_HB1                                                                                      0x2CC5
#define P2C_C6_META_VESA_BYPASS_HB1                                                                                     0x2CC6
#define P2C_C7_META_SENT_TIMING_CTRL0                                                                                   0x2CC7
#define P2C_C8_SDP_SENT_TIMING_CTRL0                                                                                    0x2CC8
#define P2C_C9_SDP_RX_CTRL0                                                                                             0x2CC9
#define P2C_CA_META_FW_CTRL0                                                                                            0x2CCA


//--------------------------------------------------
// DP Tx Dp20 To DP14 Part2 (Page 2D)
//--------------------------------------------------
#define P2D_00_CTRL_ST5_00                                                                                              0x2D00
#define P2D_01_CTRL_ST5_01                                                                                              0x2D01
#define P2D_02_CTRL_ST5_02                                                                                              0x2D02
#define P2D_03_CTRL_ST5_03                                                                                              0x2D03
#define P2D_04_CTRL_ST5_04                                                                                              0x2D04
#define P2D_05_CTRL_ST5_05                                                                                              0x2D05
#define P2D_06_CTRL_ST5_06                                                                                              0x2D06
#define P2D_07_CTRL_ST5_07                                                                                              0x2D07
#define P2D_08_CTRL_ST5_08                                                                                              0x2D08
#define P2D_09_CTRL_ST5_09                                                                                              0x2D09
#define P2D_0A_CTRL_ST5_0A                                                                                              0x2D0A
#define P2D_0B_CTRL_ST5_0B                                                                                              0x2D0B
#define P2D_0C_CTRL_ST5_0C                                                                                              0x2D0C
#define P2D_0D_CTRL_ST5_0D                                                                                              0x2D0D
#define P2D_0E_CTRL_ST5_0E                                                                                              0x2D0E
#define P2D_0F_CTRL_ST5_0F                                                                                              0x2D0F
#define P2D_10_CTRL_ST5_10                                                                                              0x2D10
#define P2D_11_CTRL_ST5_11                                                                                              0x2D11
#define P2D_12_CTRL_ST5_12                                                                                              0x2D12
#define P2D_13_CTRL_ST5_13                                                                                              0x2D13
#define P2D_14_CTRL_ST5_14                                                                                              0x2D14
#define P2D_15_CTRL_ST5_15                                                                                              0x2D15
#define P2D_16_CTRL_ST5_16                                                                                              0x2D16
#define P2D_17_CTRL_ST5_17                                                                                              0x2D17
#define P2D_18_CTRL_ST5_18                                                                                              0x2D18
#define P2D_19_CTRL_ST5_19                                                                                              0x2D19
#define P2D_1A_CTRL_ST5_1A                                                                                              0x2D1A
#define P2D_1B_CTRL_ST5_1B                                                                                              0x2D1B
#define P2D_1C_CTRL_ST5_1C                                                                                              0x2D1C
#define P2D_1D_CTRL_ST5_1D                                                                                              0x2D1D
#define P2D_20_CTRL_ST5_20                                                                                              0x2D20
#define P2D_21_CTRL_ST5_21                                                                                              0x2D21
#define P2D_22_CTRL_ST5_22                                                                                              0x2D22
#define P2D_23_CTRL_ST5_23                                                                                              0x2D23
#define P2D_24_CTRL_ST5_24                                                                                              0x2D24
#define P2D_25_CTRL_ST5_25                                                                                              0x2D25
#define P2D_26_CTRL_ST5_26                                                                                              0x2D26
#define P2D_27_CTRL_ST5_27                                                                                              0x2D27
#define P2D_28_CTRL_ST5_28                                                                                              0x2D28
#define P2D_29_CTRL_ST5_29                                                                                              0x2D29
#define P2D_2A_CLEAR_OUT_FLAG_ST5                                                                                       0x2D2A
#define P2D_2B_CTRL_ST5_2B                                                                                              0x2D2B
#define P2D_2C_CTRL_ST5_2C                                                                                              0x2D2C
#define P2D_2D_CTRL_ST5_2D                                                                                              0x2D2D
#define P2D_2E_CTRL_ST5_2E                                                                                              0x2D2E
#define P2D_2F_CTRL_ST5_2F                                                                                              0x2D2F
#define P2D_30_CTRL_ST5_30                                                                                              0x2D30
#define P2D_31_CTRL_ST5_31                                                                                              0x2D31
#define P2D_40_CTRL_ST6_00                                                                                              0x2D40
#define P2D_41_CTRL_ST6_01                                                                                              0x2D41
#define P2D_42_CTRL_ST6_02                                                                                              0x2D42
#define P2D_43_CTRL_ST6_03                                                                                              0x2D43
#define P2D_44_CTRL_ST6_04                                                                                              0x2D44
#define P2D_45_CTRL_ST6_05                                                                                              0x2D45
#define P2D_46_CTRL_ST6_06                                                                                              0x2D46
#define P2D_47_CTRL_ST6_07                                                                                              0x2D47
#define P2D_48_CTRL_ST6_08                                                                                              0x2D48
#define P2D_49_CTRL_ST6_09                                                                                              0x2D49
#define P2D_4A_CTRL_ST6_0A                                                                                              0x2D4A
#define P2D_4B_CTRL_ST6_0B                                                                                              0x2D4B
#define P2D_4C_CTRL_ST6_0C                                                                                              0x2D4C
#define P2D_4D_CTRL_ST6_0D                                                                                              0x2D4D
#define P2D_4E_CTRL_ST6_0E                                                                                              0x2D4E
#define P2D_4F_CTRL_ST6_0F                                                                                              0x2D4F
#define P2D_50_CTRL_ST6_10                                                                                              0x2D50
#define P2D_51_CTRL_ST6_11                                                                                              0x2D51
#define P2D_52_CTRL_ST6_12                                                                                              0x2D52
#define P2D_53_CTRL_ST6_13                                                                                              0x2D53
#define P2D_54_CTRL_ST6_14                                                                                              0x2D54
#define P2D_55_CTRL_ST6_15                                                                                              0x2D55
#define P2D_56_CTRL_ST6_16                                                                                              0x2D56
#define P2D_57_CTRL_ST6_17                                                                                              0x2D57
#define P2D_58_CTRL_ST6_18                                                                                              0x2D58
#define P2D_59_CTRL_ST6_19                                                                                              0x2D59
#define P2D_5A_CTRL_ST6_1A                                                                                              0x2D5A
#define P2D_5B_CTRL_ST6_1B                                                                                              0x2D5B
#define P2D_5C_CTRL_ST6_1C                                                                                              0x2D5C
#define P2D_5D_CTRL_ST6_1D                                                                                              0x2D5D
#define P2D_60_CTRL_ST6_20                                                                                              0x2D60
#define P2D_61_CTRL_ST6_21                                                                                              0x2D61
#define P2D_62_CTRL_ST6_22                                                                                              0x2D62
#define P2D_63_CTRL_ST6_23                                                                                              0x2D63
#define P2D_64_CTRL_ST6_24                                                                                              0x2D64
#define P2D_65_CTRL_ST6_25                                                                                              0x2D65
#define P2D_66_CTRL_ST6_26                                                                                              0x2D66
#define P2D_67_CTRL_ST6_27                                                                                              0x2D67
#define P2D_68_CTRL_ST6_28                                                                                              0x2D68
#define P2D_69_CTRL_ST6_29                                                                                              0x2D69
#define P2D_6A_CLEAR_OUT_FLAG_ST6                                                                                       0x2D6A
#define P2D_6B_CTRL_ST6_2B                                                                                              0x2D6B
#define P2D_6C_CTRL_ST6_2C                                                                                              0x2D6C
#define P2D_6D_CTRL_ST6_2D                                                                                              0x2D6D
#define P2D_6E_CTRL_ST6_2E                                                                                              0x2D6E
#define P2D_6F_CTRL_ST6_2F                                                                                              0x2D6F
#define P2D_70_CTRL_ST6_30                                                                                              0x2D70
#define P2D_71_CTRL_ST6_31                                                                                              0x2D71
#define P2D_7F_ECO_BYTE_FREQ_CHG_FLAG                                                                                   0x2D7F
#define P2D_80_STATE_TO_BE                                                                                              0x2D80
#define P2D_81_DUMMY0                                                                                                   0x2D81
#define P2D_82_DUMMY1                                                                                                   0x2D82
#define P2D_83_DUMMY2                                                                                                   0x2D83
#define P2D_84_DUMMY3                                                                                                   0x2D84
#define P2D_85_DUMMY4                                                                                                   0x2D85
#define P2D_86_DUMMY5                                                                                                   0x2D86
#define P2D_87_DUMMY6                                                                                                   0x2D87


//--------------------------------------------------
// D3 TMDS AES (Page 2E)
//--------------------------------------------------
#define P2E_00_HDCP_AES_CIPHER_KEY_15                                                                                   0x2E00
#define P2E_01_HDCP_AES_CIPHER_KEY_14                                                                                   0x2E01
#define P2E_02_HDCP_AES_CIPHER_KEY_13                                                                                   0x2E02
#define P2E_03_HDCP_AES_CIPHER_KEY_12                                                                                   0x2E03
#define P2E_04_HDCP_AES_CIPHER_KEY_11                                                                                   0x2E04
#define P2E_05_HDCP_AES_CIPHER_KEY_10                                                                                   0x2E05
#define P2E_06_HDCP_AES_CIPHER_KEY_9                                                                                    0x2E06
#define P2E_07_HDCP_AES_CIPHER_KEY_8                                                                                    0x2E07
#define P2E_08_HDCP_AES_CIPHER_KEY_7                                                                                    0x2E08
#define P2E_09_HDCP_AES_CIPHER_KEY_6                                                                                    0x2E09
#define P2E_0A_HDCP_AES_CIPHER_KEY_5                                                                                    0x2E0A
#define P2E_0B_HDCP_AES_CIPHER_KEY_4                                                                                    0x2E0B
#define P2E_0C_HDCP_AES_CIPHER_KEY_3                                                                                    0x2E0C
#define P2E_0D_HDCP_AES_CIPHER_KEY_2                                                                                    0x2E0D
#define P2E_0E_HDCP_AES_CIPHER_KEY_1                                                                                    0x2E0E
#define P2E_0F_HDCP_AES_CIPHER_KEY_0                                                                                    0x2E0F
#define P2E_10_AES_DUMMY_0                                                                                              0x2E10
#define P2E_11_AES_DUMMY_1                                                                                              0x2E11
#define P2E_12_AES_DUMMY_2                                                                                              0x2E12
#define P2E_13_AES_DUMMY_3                                                                                              0x2E13
#define P2E_14_HDMI20_RIV0                                                                                              0x2E14
#define P2E_15_HDMI20_RIV1                                                                                              0x2E15
#define P2E_16_HDMI20_RIV2                                                                                              0x2E16
#define P2E_17_HDMI20_RIV3                                                                                              0x2E17
#define P2E_18_HDMI20_RIV4                                                                                              0x2E18
#define P2E_19_HDMI20_RIV5                                                                                              0x2E19
#define P2E_1A_HDMI20_RIV6                                                                                              0x2E1A
#define P2E_1B_HDMI20_RIV7                                                                                              0x2E1B


//--------------------------------------------------
// D3 HDCP 2.2 IIC Module (Page 2E)
//--------------------------------------------------
#define P2E_20_HDCP_MSG_CTRL                                                                                            0x2E20
#define P2E_21_HDCP_MSGWAP                                                                                              0x2E21
#define P2E_22_HDCP_MSGWDP                                                                                              0x2E22
#define P2E_23_HDCP_MSGRAP_H                                                                                            0x2E23
#define P2E_24_HDCP_MSGRAP_L                                                                                            0x2E24
#define P2E_25_HDCP_MSGRDP                                                                                              0x2E25
#define P2E_26_HDCP_I2C_CTRL_0                                                                                          0x2E26
#define P2E_27_HDCP_I2C_CTRL_1                                                                                          0x2E27
#define P2E_28_HDCP_I2C_CTRL_2                                                                                          0x2E28
#define P2E_29_HDCP_I2C_CTRL_3                                                                                          0x2E29
#define P2E_2A_HDCP_I2C_CTRL_4                                                                                          0x2E2A
#define P2E_2B_HDCP_I2C_CTRL_5                                                                                          0x2E2B
#define P2E_2C_HDCP_I2C_CTRL_6                                                                                          0x2E2C
#define P2E_35_HDCP_I2C_CTRL_7                                                                                          0x2E35
#define P2E_36_HDCP_I2C_CTRL_8                                                                                          0x2E36
#define P2E_37_I2C_M0_MBIST_CTRL_0                                                                                      0x2E37
#define P2E_38_I2C_M0_MBIST_CTRL_1                                                                                      0x2E38
#define P2E_39_I2C_M1_MBIST_CTRL_0                                                                                      0x2E39
#define P2E_3A_I2C_M1_MBIST_CTRL_1                                                                                      0x2E3A
#define P2E_3B_I2C_DUMMY_0                                                                                              0x2E3B
#define P2E_3C_I2C_DUMMY_1                                                                                              0x2E3C
#define P2E_3D_READ_INT_ID_OPTION                                                                                       0x2E3D
#define P2E_3E_WRITE_INT_ID_OPTION                                                                                      0x2E3E
#define P2E_3F_ID_INT_CTRL                                                                                              0x2E3F
#define P2E_40_HDCP_2PX_ENCRYP_STS                                                                                      0x2E40
#define P2E_41_HDCP_2PX_FCR                                                                                             0x2E41


//--------------------------------------------------
// D3 HDMI2.1 TMDS AES (Page 2E)
//--------------------------------------------------
#define P2E_50_HDCP_AES_CIPHER_KEY_1_15                                                                                 0x2E50
#define P2E_51_HDCP_AES_CIPHER_KEY_1_14                                                                                 0x2E51
#define P2E_52_HDCP_AES_CIPHER_KEY_1_13                                                                                 0x2E52
#define P2E_53_HDCP_AES_CIPHER_KEY_1_12                                                                                 0x2E53
#define P2E_54_HDCP_AES_CIPHER_KEY_1_11                                                                                 0x2E54
#define P2E_55_HDCP_AES_CIPHER_KEY_1_10                                                                                 0x2E55
#define P2E_56_HDCP_AES_CIPHER_KEY_1_9                                                                                  0x2E56
#define P2E_57_HDCP_AES_CIPHER_KEY_1_8                                                                                  0x2E57
#define P2E_58_HDCP_AES_CIPHER_KEY_1_7                                                                                  0x2E58
#define P2E_59_HDCP_AES_CIPHER_KEY_1_6                                                                                  0x2E59
#define P2E_5A_HDCP_AES_CIPHER_KEY_1_5                                                                                  0x2E5A
#define P2E_5B_HDCP_AES_CIPHER_KEY_1_4                                                                                  0x2E5B
#define P2E_5C_HDCP_AES_CIPHER_KEY_1_3                                                                                  0x2E5C
#define P2E_5D_HDCP_AES_CIPHER_KEY_1_2                                                                                  0x2E5D
#define P2E_5E_HDCP_AES_CIPHER_KEY_1_1                                                                                  0x2E5E
#define P2E_5F_HDCP_AES_CIPHER_KEY_1_0                                                                                  0x2E5F
#define P2E_60_AES_DUMMY_1_0                                                                                            0x2E60
#define P2E_61_AES_DUMMY_1_1                                                                                            0x2E61
#define P2E_62_AES_DUMMY_1_2                                                                                            0x2E62
#define P2E_63_AES_DUMMY_1_3                                                                                            0x2E63
#define P2E_64_HDMI21_RIV0                                                                                              0x2E64
#define P2E_65_HDMI21_RIV1                                                                                              0x2E65
#define P2E_66_HDMI21_RIV2                                                                                              0x2E66
#define P2E_67_HDMI21_RIV3                                                                                              0x2E67
#define P2E_68_HDMI21_RIV4                                                                                              0x2E68
#define P2E_69_HDMI21_RIV5                                                                                              0x2E69
#define P2E_6A_HDMI21_RIV6                                                                                              0x2E6A
#define P2E_6B_HDMI21_RIV7                                                                                              0x2E6B


//--------------------------------------------------
// D3 Port HDMI2.0 Function - EM Packet Part2 (Page 2E)
//--------------------------------------------------
#define P2E_70_EMP_VS                                                                                                   0x2E70
#define P2E_71_EMP_DHDR                                                                                                 0x2E71
#define P2E_72_EMP_TIMEOUT_2                                                                                            0x2E72
#define P2E_74_DHDR_EMP_1                                                                                               0x2E74
#define P2E_75_DHDR_EMP_2                                                                                               0x2E75
#define P2E_76_DHDR_EMP_3                                                                                               0x2E76
#define P2E_77_DHDR_EMP_4                                                                                               0x2E77
#define P2E_78_DHDR_EMP_5                                                                                               0x2E78
#define P2E_79_DHDR_EMP_6                                                                                               0x2E79
#define P2E_7A_DHDR_EMP_7                                                                                               0x2E7A
#define P2E_7C_VS_ORG_ID                                                                                                0x2E7C
#define P2E_7D_HDMI_EMP_BIST_0                                                                                          0x2E7D
#define P2E_7E_HDMI_EMP_BIST_1                                                                                          0x2E7E
#define P2E_80_HDMI_EMPAP0                                                                                              0x2E80
#define P2E_81_HDMI_EMPDP0                                                                                              0x2E81
#define P2E_82_HDMI_EMPDP1                                                                                              0x2E82
#define P2E_83_HDMI_EMPDP2                                                                                              0x2E83
#define P2E_84_HDMI_EMPDP3                                                                                              0x2E84
#define P2E_85_HDMI_EMPDP4                                                                                              0x2E85
#define P2E_86_HDMI_EMPDP5                                                                                              0x2E86
#define P2E_87_HDMI_EMPDP6                                                                                              0x2E87
#define P2E_88_HDMI_EMP_SRAM_CTRL0                                                                                      0x2E88
#define P2E_89_HDMI_EMP_SRAM_CTRL1                                                                                      0x2E89
#define P2E_8A_VS_EMP_1A                                                                                                0x2E8A
#define P2E_8B_VS_EMP_1B                                                                                                0x2E8B
#define P2E_8C_VS_EMP_1C                                                                                                0x2E8C
#define P2E_90_VS_EMP_1                                                                                                 0x2E90
#define P2E_91_VS_EMP_2                                                                                                 0x2E91
#define P2E_92_VS_EMP_3                                                                                                 0x2E92
#define P2E_93_VS_EMP_4                                                                                                 0x2E93
#define P2E_94_VS_EMP_5                                                                                                 0x2E94
#define P2E_95_VS_EMP_6                                                                                                 0x2E95
#define P2E_96_VS_EMP_7                                                                                                 0x2E96


//--------------------------------------------------
// D3 HDMI2.0 DPLL OFF Region (Page 2E)
//--------------------------------------------------
#define P2E_B0_PLL_OUT_CONTROL                                                                                          0x2EB0
#define P2E_B1_N_F_CODE_0                                                                                               0x2EB1
#define P2E_B6_N_F_MAX                                                                                                  0x2EB6
#define P2E_B7_N_F_MIN                                                                                                  0x2EB7
#define P2E_B8_N_F_REPORT0                                                                                              0x2EB8
#define P2E_B9_N_F_REPORT1                                                                                              0x2EB9
#define P2E_BA_N_F_REPORT2                                                                                              0x2EBA
#define P2E_BB_N_F_REPORT3                                                                                              0x2EBB
#define P2E_BC_SDM_0                                                                                                    0x2EBC
#define P2E_BD_TRACKING_0                                                                                               0x2EBD
#define P2E_BE_TRACKING_5                                                                                               0x2EBE
#define P2E_BF_TRACKING_6                                                                                               0x2EBF
#define P2E_C0_TRACKING_7                                                                                               0x2EC0
#define P2E_C1_MN_PI_CODE_0                                                                                             0x2EC1
#define P2E_C2_MN_PI_CODE_1                                                                                             0x2EC2
#define P2E_C3_MN_PI_CODE_2                                                                                             0x2EC3
#define P2E_C4_MN_PI_CODE_3                                                                                             0x2EC4
#define P2E_C5_MN_PI_CODE_4                                                                                             0x2EC5
#define P2E_C6_MN_PI_CODE_5                                                                                             0x2EC6
#define P2E_C7_MN_PI_CODE_6                                                                                             0x2EC7
#define P2E_C8_MN_PI_CODE_7                                                                                             0x2EC8
#define P2E_C9_MN_PI_CODE_8                                                                                             0x2EC9
#define P2E_CA_MN_PI_CODE_9                                                                                             0x2ECA
#define P2E_CB_MN_PI_CODE_A                                                                                             0x2ECB
#define P2E_CC_MN_PI_CODE_B                                                                                             0x2ECC
#define P2E_CD_MN_PI_CODE_C                                                                                             0x2ECD
#define P2E_CE_VS_TRACK_EN                                                                                              0x2ECE
#define P2E_CF_VS_TRACK_MODE                                                                                            0x2ECF
#define P2E_D0_VS_TRACK0                                                                                                0x2ED0
#define P2E_D1_VS_TRACK1                                                                                                0x2ED1
#define P2E_D2_VS_TRACK2                                                                                                0x2ED2
#define P2E_D3_VS_TRACK3                                                                                                0x2ED3
#define P2E_D4_HS_TRACKING_NEW_MODE1                                                                                    0x2ED4
#define P2E_D5_HS_TRACKING_NEW_MODE2                                                                                    0x2ED5
#define P2E_D6_VBID_MAN_MADE                                                                                            0x2ED6
#define P2E_D7_TRACKING_TEST                                                                                            0x2ED7
#define P2E_D8_P_CODE_SPREAD_0                                                                                          0x2ED8
#define P2E_D9_P_CODE_SPREAD_1                                                                                          0x2ED9
#define P2E_DA_P_CODE_SPREAD_2                                                                                          0x2EDA
#define P2E_DB_P_CODE_SPREAD_3                                                                                          0x2EDB


//--------------------------------------------------
// D3 HDMI2.0 DPLL ON Region (Page 2E)
//--------------------------------------------------
#define P2E_B2_N_F_CODE_1                                                                                               0x2EB2
#define P2E_B3_N_F_CODE_2                                                                                               0x2EB3
#define P2E_B4_N_F_CODE_3                                                                                               0x2EB4
#define P2E_B5_N_F_CODE_4                                                                                               0x2EB5


//--------------------------------------------------
// DP Tx Dp20 To DP14 Part1 (Page 2F)
//--------------------------------------------------
#define P2F_00_CTRL_ST1_00                                                                                              0x2F00
#define P2F_01_CTRL_ST1_01                                                                                              0x2F01
#define P2F_02_CTRL_ST1_02                                                                                              0x2F02
#define P2F_03_CTRL_ST1_03                                                                                              0x2F03
#define P2F_04_CTRL_ST1_04                                                                                              0x2F04
#define P2F_05_CTRL_ST1_05                                                                                              0x2F05
#define P2F_06_CTRL_ST1_06                                                                                              0x2F06
#define P2F_07_CTRL_ST1_07                                                                                              0x2F07
#define P2F_08_CTRL_ST1_08                                                                                              0x2F08
#define P2F_09_CTRL_ST1_09                                                                                              0x2F09
#define P2F_0A_CTRL_ST1_0A                                                                                              0x2F0A
#define P2F_0B_CTRL_ST1_0B                                                                                              0x2F0B
#define P2F_0C_CTRL_ST1_0C                                                                                              0x2F0C
#define P2F_0D_CTRL_ST1_0D                                                                                              0x2F0D
#define P2F_0E_CTRL_ST1_0E                                                                                              0x2F0E
#define P2F_0F_CTRL_ST1_0F                                                                                              0x2F0F
#define P2F_10_CTRL_ST1_10                                                                                              0x2F10
#define P2F_11_CTRL_ST1_11                                                                                              0x2F11
#define P2F_12_CTRL_ST1_12                                                                                              0x2F12
#define P2F_13_CTRL_ST1_13                                                                                              0x2F13
#define P2F_14_CTRL_ST1_14                                                                                              0x2F14
#define P2F_15_CTRL_ST1_15                                                                                              0x2F15
#define P2F_16_CTRL_ST1_16                                                                                              0x2F16
#define P2F_17_CTRL_ST1_17                                                                                              0x2F17
#define P2F_18_CTRL_ST1_18                                                                                              0x2F18
#define P2F_19_CTRL_ST1_19                                                                                              0x2F19
#define P2F_1A_CTRL_ST1_1A                                                                                              0x2F1A
#define P2F_1B_CTRL_ST1_1B                                                                                              0x2F1B
#define P2F_1C_CTRL_ST1_1C                                                                                              0x2F1C
#define P2F_1D_CTRL_ST1_1D                                                                                              0x2F1D
#define P2F_20_CTRL_ST1_20                                                                                              0x2F20
#define P2F_21_CTRL_ST1_21                                                                                              0x2F21
#define P2F_22_CTRL_ST1_22                                                                                              0x2F22
#define P2F_23_CTRL_ST1_23                                                                                              0x2F23
#define P2F_24_CTRL_ST1_24                                                                                              0x2F24
#define P2F_25_CTRL_ST1_25                                                                                              0x2F25
#define P2F_26_CTRL_ST1_26                                                                                              0x2F26
#define P2F_27_CTRL_ST1_27                                                                                              0x2F27
#define P2F_28_CTRL_ST1_28                                                                                              0x2F28
#define P2F_29_CTRL_ST1_29                                                                                              0x2F29
#define P2F_2A_CLEAR_OUT_FLAG_ST1                                                                                       0x2F2A
#define P2F_2B_CTRL_ST1_2B                                                                                              0x2F2B
#define P2F_2C_CTRL_ST1_2C                                                                                              0x2F2C
#define P2F_2D_CTRL_ST1_2D                                                                                              0x2F2D
#define P2F_2E_CTRL_ST1_2E                                                                                              0x2F2E
#define P2F_2F_CTRL_ST1_2F                                                                                              0x2F2F
#define P2F_30_CTRL_ST1_30                                                                                              0x2F30
#define P2F_31_CTRL_ST1_31                                                                                              0x2F31
#define P2F_40_CTRL_ST2_00                                                                                              0x2F40
#define P2F_41_CTRL_ST2_01                                                                                              0x2F41
#define P2F_42_CTRL_ST2_02                                                                                              0x2F42
#define P2F_43_CTRL_ST2_03                                                                                              0x2F43
#define P2F_44_CTRL_ST2_04                                                                                              0x2F44
#define P2F_45_CTRL_ST2_05                                                                                              0x2F45
#define P2F_46_CTRL_ST2_06                                                                                              0x2F46
#define P2F_47_CTRL_ST2_07                                                                                              0x2F47
#define P2F_48_CTRL_ST2_08                                                                                              0x2F48
#define P2F_49_CTRL_ST2_09                                                                                              0x2F49
#define P2F_4A_CTRL_ST2_0A                                                                                              0x2F4A
#define P2F_4B_CTRL_ST2_0B                                                                                              0x2F4B
#define P2F_4C_CTRL_ST2_0C                                                                                              0x2F4C
#define P2F_4D_CTRL_ST2_0D                                                                                              0x2F4D
#define P2F_4E_CTRL_ST2_0E                                                                                              0x2F4E
#define P2F_4F_CTRL_ST2_0F                                                                                              0x2F4F
#define P2F_50_CTRL_ST2_10                                                                                              0x2F50
#define P2F_51_CTRL_ST2_11                                                                                              0x2F51
#define P2F_52_CTRL_ST2_12                                                                                              0x2F52
#define P2F_53_CTRL_ST2_13                                                                                              0x2F53
#define P2F_54_CTRL_ST2_14                                                                                              0x2F54
#define P2F_55_CTRL_ST2_15                                                                                              0x2F55
#define P2F_56_CTRL_ST2_16                                                                                              0x2F56
#define P2F_57_CTRL_ST2_17                                                                                              0x2F57
#define P2F_58_CTRL_ST2_18                                                                                              0x2F58
#define P2F_59_CTRL_ST2_19                                                                                              0x2F59
#define P2F_5A_CTRL_ST2_1A                                                                                              0x2F5A
#define P2F_5B_CTRL_ST2_1B                                                                                              0x2F5B
#define P2F_5C_CTRL_ST2_1C                                                                                              0x2F5C
#define P2F_5D_CTRL_ST2_1D                                                                                              0x2F5D
#define P2F_60_CTRL_ST2_20                                                                                              0x2F60
#define P2F_61_CTRL_ST2_21                                                                                              0x2F61
#define P2F_62_CTRL_ST2_22                                                                                              0x2F62
#define P2F_63_CTRL_ST2_23                                                                                              0x2F63
#define P2F_64_CTRL_ST2_24                                                                                              0x2F64
#define P2F_65_CTRL_ST2_25                                                                                              0x2F65
#define P2F_66_CTRL_ST2_26                                                                                              0x2F66
#define P2F_67_CTRL_ST2_27                                                                                              0x2F67
#define P2F_68_CTRL_ST2_28                                                                                              0x2F68
#define P2F_69_CTRL_ST2_29                                                                                              0x2F69
#define P2F_6A_CLEAR_OUT_FLAG_ST2                                                                                       0x2F6A
#define P2F_6B_CTRL_ST2_2B                                                                                              0x2F6B
#define P2F_6C_CTRL_ST2_2C                                                                                              0x2F6C
#define P2F_6D_CTRL_ST2_2D                                                                                              0x2F6D
#define P2F_6E_CTRL_ST2_2E                                                                                              0x2F6E
#define P2F_6F_CTRL_ST2_2F                                                                                              0x2F6F
#define P2F_70_CTRL_ST2_30                                                                                              0x2F70
#define P2F_71_CTRL_ST2_31                                                                                              0x2F71
#define P2F_80_CTRL_ST3_00                                                                                              0x2F80
#define P2F_81_CTRL_ST3_01                                                                                              0x2F81
#define P2F_82_CTRL_ST3_02                                                                                              0x2F82
#define P2F_83_CTRL_ST3_03                                                                                              0x2F83
#define P2F_84_CTRL_ST3_04                                                                                              0x2F84
#define P2F_85_CTRL_ST3_05                                                                                              0x2F85
#define P2F_86_CTRL_ST3_06                                                                                              0x2F86
#define P2F_87_CTRL_ST3_07                                                                                              0x2F87
#define P2F_88_CTRL_ST3_08                                                                                              0x2F88
#define P2F_89_CTRL_ST3_09                                                                                              0x2F89
#define P2F_8A_CTRL_ST3_0A                                                                                              0x2F8A
#define P2F_8B_CTRL_ST3_0B                                                                                              0x2F8B
#define P2F_8C_CTRL_ST3_0C                                                                                              0x2F8C
#define P2F_8D_CTRL_ST3_0D                                                                                              0x2F8D
#define P2F_8E_CTRL_ST3_0E                                                                                              0x2F8E
#define P2F_8F_CTRL_ST3_0F                                                                                              0x2F8F
#define P2F_90_CTRL_ST3_10                                                                                              0x2F90
#define P2F_91_CTRL_ST3_11                                                                                              0x2F91
#define P2F_92_CTRL_ST3_12                                                                                              0x2F92
#define P2F_93_CTRL_ST3_13                                                                                              0x2F93
#define P2F_94_CTRL_ST3_14                                                                                              0x2F94
#define P2F_95_CTRL_ST3_15                                                                                              0x2F95
#define P2F_96_CTRL_ST3_16                                                                                              0x2F96
#define P2F_97_CTRL_ST3_17                                                                                              0x2F97
#define P2F_98_CTRL_ST3_18                                                                                              0x2F98
#define P2F_99_CTRL_ST3_19                                                                                              0x2F99
#define P2F_9A_CTRL_ST3_1A                                                                                              0x2F9A
#define P2F_9B_CTRL_ST3_1B                                                                                              0x2F9B
#define P2F_9C_CTRL_ST3_1C                                                                                              0x2F9C
#define P2F_9D_CTRL_ST3_1D                                                                                              0x2F9D
#define P2F_A0_CTRL_ST3_20                                                                                              0x2FA0
#define P2F_A1_CTRL_ST3_21                                                                                              0x2FA1
#define P2F_A2_CTRL_ST3_22                                                                                              0x2FA2
#define P2F_A3_CTRL_ST3_23                                                                                              0x2FA3
#define P2F_A4_CTRL_ST3_24                                                                                              0x2FA4
#define P2F_A5_CTRL_ST3_25                                                                                              0x2FA5
#define P2F_A6_CTRL_ST3_26                                                                                              0x2FA6
#define P2F_A7_CTRL_ST3_27                                                                                              0x2FA7
#define P2F_A8_CTRL_ST3_28                                                                                              0x2FA8
#define P2F_A9_CTRL_ST3_29                                                                                              0x2FA9
#define P2F_AA_CLEAR_OUT_FLAG_ST3                                                                                       0x2FAA
#define P2F_AB_CTRL_ST3_2B                                                                                              0x2FAB
#define P2F_AC_CTRL_ST3_2C                                                                                              0x2FAC
#define P2F_AD_CTRL_ST3_2D                                                                                              0x2FAD
#define P2F_AE_CTRL_ST3_2E                                                                                              0x2FAE
#define P2F_AF_CTRL_ST3_2F                                                                                              0x2FAF
#define P2F_B0_CTRL_ST3_30                                                                                              0x2FB0
#define P2F_B1_CTRL_ST3_31                                                                                              0x2FB1
#define P2F_C0_CTRL_ST4_00                                                                                              0x2FC0
#define P2F_C1_CTRL_ST4_01                                                                                              0x2FC1
#define P2F_C2_CTRL_ST4_02                                                                                              0x2FC2
#define P2F_C3_CTRL_ST4_03                                                                                              0x2FC3
#define P2F_C4_CTRL_ST4_04                                                                                              0x2FC4
#define P2F_C5_CTRL_ST4_05                                                                                              0x2FC5
#define P2F_C6_CTRL_ST4_06                                                                                              0x2FC6
#define P2F_C7_CTRL_ST4_07                                                                                              0x2FC7
#define P2F_C8_CTRL_ST4_08                                                                                              0x2FC8
#define P2F_C9_CTRL_ST4_09                                                                                              0x2FC9
#define P2F_CA_CTRL_ST4_0A                                                                                              0x2FCA
#define P2F_CB_CTRL_ST4_0B                                                                                              0x2FCB
#define P2F_CC_CTRL_ST4_0C                                                                                              0x2FCC
#define P2F_CD_CTRL_ST4_0D                                                                                              0x2FCD
#define P2F_CE_CTRL_ST4_0E                                                                                              0x2FCE
#define P2F_CF_CTRL_ST4_0F                                                                                              0x2FCF
#define P2F_D0_CTRL_ST4_10                                                                                              0x2FD0
#define P2F_D1_CTRL_ST4_11                                                                                              0x2FD1
#define P2F_D2_CTRL_ST4_12                                                                                              0x2FD2
#define P2F_D3_CTRL_ST4_13                                                                                              0x2FD3
#define P2F_D4_CTRL_ST4_14                                                                                              0x2FD4
#define P2F_D5_CTRL_ST4_15                                                                                              0x2FD5
#define P2F_D6_CTRL_ST4_16                                                                                              0x2FD6
#define P2F_D7_CTRL_ST4_17                                                                                              0x2FD7
#define P2F_D8_CTRL_ST4_18                                                                                              0x2FD8
#define P2F_D9_CTRL_ST4_19                                                                                              0x2FD9
#define P2F_DA_CTRL_ST4_1A                                                                                              0x2FDA
#define P2F_DB_CTRL_ST4_1B                                                                                              0x2FDB
#define P2F_DC_CTRL_ST4_1C                                                                                              0x2FDC
#define P2F_DD_CTRL_ST4_1D                                                                                              0x2FDD
#define P2F_E0_CTRL_ST4_20                                                                                              0x2FE0
#define P2F_E1_CTRL_ST4_21                                                                                              0x2FE1
#define P2F_E2_CTRL_ST4_22                                                                                              0x2FE2
#define P2F_E3_CTRL_ST4_23                                                                                              0x2FE3
#define P2F_E4_CTRL_ST4_24                                                                                              0x2FE4
#define P2F_E5_CTRL_ST4_25                                                                                              0x2FE5
#define P2F_E6_CTRL_ST4_26                                                                                              0x2FE6
#define P2F_E7_CTRL_ST4_27                                                                                              0x2FE7
#define P2F_E8_CTRL_ST4_28                                                                                              0x2FE8
#define P2F_E9_CTRL_ST4_29                                                                                              0x2FE9
#define P2F_EA_CLEAR_OUT_FLAG_ST4                                                                                       0x2FEA
#define P2F_EB_CTRL_ST4_2B                                                                                              0x2FEB
#define P2F_EC_CTRL_ST4_2C                                                                                              0x2FEC
#define P2F_ED_CTRL_ST4_2D                                                                                              0x2FED
#define P2F_EE_CTRL_ST4_2E                                                                                              0x2FEE
#define P2F_EF_CTRL_ST4_2F                                                                                              0x2FEF
#define P2F_F0_CTRL_ST4_30                                                                                              0x2FF0
#define P2F_F1_CTRL_ST4_31                                                                                              0x2FF1
#define P2F_FC_CTS_FIFO                                                                                                 0x2FFC
#define P2F_FD_FIFO_READ_MARGIN                                                                                         0x2FFD
#define P2F_FE_FIFO_WRITE_MARGIN                                                                                        0x2FFE
#define P2F_FF_ECO_BYTE_FREQ_CHG_FLAG                                                                                   0x2FFF


//--------------------------------------------------
// Off-line Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_00_SYNC_SELECT                                                                                              0x3000
#define P30_01_MEAS_CTL0                                                                                                0x3001
#define P30_02_MEAS_CTL1                                                                                                0x3002
#define P30_03_MEAS_ERROR_FLG0                                                                                          0x3003
#define P30_04_MEAS_ERROR_FLG1                                                                                          0x3004
#define P30_05_MEAS_HS_PERIOD_A_M                                                                                       0x3005
#define P30_06_MEAS_HS_PERIOD_A_L                                                                                       0x3006
#define P30_07_MEAS_HS_PERIOD_FRA_A                                                                                     0x3007
#define P30_08_MEAS_VS_PERIOD_A_M                                                                                       0x3008
#define P30_09_MEAS_VS_PERIOD_A_L                                                                                       0x3009
#define P30_0A_MEAS_HS_PULSE_A_M                                                                                        0x300A
#define P30_0B_MEAS_HS_PULSE_A_L                                                                                        0x300B
#define P30_0C_MEAS_VS_PULSE_A_M                                                                                        0x300C
#define P30_0D_MEAS_VS_PULSE_A_L                                                                                        0x300D
#define P30_0E_MEAS_HS_PERIOD_D_M                                                                                       0x300E
#define P30_0F_MEAS_HS_PERIOD_D_L                                                                                       0x300F
#define P30_10_MEAS_HS_PERIOD_FRA_D                                                                                     0x3010
#define P30_11_MEAS_VS_PERIOD_D_M                                                                                       0x3011
#define P30_12_MEAS_VS_PERIOD_D_L                                                                                       0x3012
#define P30_13_MEAS_HS_PULSE_D_M                                                                                        0x3013
#define P30_14_MEAS_HS_PULSE_D_L                                                                                        0x3014
#define P30_15_MEAS_HS_VS_DELTA_CTL                                                                                     0x3015
#define P30_16_MEAS_HS_VS_DELTA_IRQ                                                                                     0x3016
#define P30_1A_MEAS2_HS_VS_DLY                                                                                          0x301A
#define P30_1B_MEAS_FIELD_TOGGLE                                                                                        0x301B
#define P30_1C_MEASURE_DUMMY0                                                                                           0x301C
#define P30_1D_MEASURE_DUMMY1                                                                                           0x301D
#define P30_20_MEAS_HSTART_CTRL                                                                                         0x3020
#define P30_21_MEAS_HSTART_RESULT                                                                                       0x3021


//--------------------------------------------------
// I Domain Active Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_40_I_ACT_MEAS_CTRL                                                                                          0x3040
#define P30_41_I_ACT_MEAS_ERROR_FLG                                                                                     0x3041
#define P30_42_I_ACT_MEAS_RESULT_H                                                                                      0x3042
#define P30_43_I_ACT_MEAS_RESULT_M                                                                                      0x3043
#define P30_44_I_ACT_MEAS_RESULT_L                                                                                      0x3044


//--------------------------------------------------
// D Domain Active Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_45_D_ACT_MEAS_CTRL                                                                                          0x3045
#define P30_46_D_ACT_MEAS_ERROR_FLG                                                                                     0x3046
#define P30_47_D_ACT_MEAS_RESULT_H                                                                                      0x3047
#define P30_48_D_ACT_MEAS_RESULT_M                                                                                      0x3048
#define P30_49_D_ACT_MEAS_RESULT_L                                                                                      0x3049


//--------------------------------------------------
// Format Conversion Mux (Page 31)
//--------------------------------------------------
#define P31_00_FC_INPUT_SEL_P01                                                                                         0x3100
#define P31_01_FC_INPUT_SEL_P23                                                                                         0x3101
#define P31_02_FC_INPUT_DPTX_SEL                                                                                        0x3102
#define P31_0C_CTS_FIFO_CTRL                                                                                            0x310C
#define P31_10_FC_EXT_CTRL                                                                                              0x3110
#define P31_73_FB_ALL_DSC_SEL                                                                                           0x3173
#define P31_7C_FC_INPUT_CRC_DPTX                                                                                        0x317C
#define P31_83_FC_8KFB_CTRL0                                                                                            0x3183


//--------------------------------------------------
// Format Conversion (Page 31)
//--------------------------------------------------
#define P31_05_FC_SD_CTRL                                                                                               0x3105
#define P31_06_FC_EO_LINE_CTRL                                                                                          0x3106
#define P31_07_FC_FORMAT_PRO_MAIN_0                                                                                     0x3107
#define P31_08_FC_FORMAT_PRO_MAIN_1                                                                                     0x3108
#define P31_09_FC_FORMAT_PRO_SUB_0                                                                                      0x3109
#define P31_0A_FC_FORMAT_PRO_SUB_1                                                                                      0x310A
#define P31_0B_FC_FPRMAT_PRO_OUTPUT                                                                                     0x310B
#define P31_0D_FC_INPUT_CLK_GATING                                                                                      0x310D
#define P31_0E_FC_SYNC_CTRL                                                                                             0x310E
#define P31_0F_VS_DELAY_CTRL                                                                                            0x310F
#define P31_11_FC_SD4_CTRL0                                                                                             0x3111
#define P31_13_FC_PIXELMODE_CTRL                                                                                        0x3113
#define P31_20_S1_FC_CAPTURE_DATA_CTRL                                                                                  0x3120
#define P31_21_S1_FC_CAPTURE_HSTART_H                                                                                   0x3121
#define P31_22_S1_FC_CAPTURE_HSTART_L                                                                                   0x3122
#define P31_23_S1_FC_CAPTURE_HWIDTH_H                                                                                   0x3123
#define P31_24_S1_FC_CAPTURE_HWIDTH_L                                                                                   0x3124
#define P31_25_S1_FC_CAP_SYNC_DELAY_H                                                                                   0x3125
#define P31_26_S1_FC_CAP_SYNC_DELAY_L                                                                                   0x3126
#define P31_29_CAPTURE_BIST_CTRL_S1                                                                                     0x3129
#define P31_2A_CAPTURE_DRF_BIST_CTRL_S1                                                                                 0x312A
#define P31_2D_EVEN_ODD_BIST_CTRL_MAIN                                                                                  0x312D
#define P31_2E_EVEN_ODD_DRF_BIST_CTRL_MAIN                                                                              0x312E
#define P31_31_CAPTURE_BIST_CTRL                                                                                        0x3131
#define P31_32_EOMODE_BIST_CTRL_M1                                                                                      0x3132
#define P31_37_FC_TEST_MODE                                                                                             0x3137
#define P31_50_PORCH_COLOR_CTRL                                                                                         0x3150
#define P31_51_PORCH_COLOR_R_M1                                                                                         0x3151
#define P31_52_PORCH_COLOR_G_M1                                                                                         0x3152
#define P31_53_PORCH_COLOR_B_M1                                                                                         0x3153
#define P31_54_PORCH_COLOR_R_M2                                                                                         0x3154
#define P31_55_PORCH_COLOR_G_M2                                                                                         0x3155
#define P31_56_PORCH_COLOR_B_M2                                                                                         0x3156
#define P31_57_PORCH_COLOR_R_S1                                                                                         0x3157
#define P31_58_PORCH_COLOR_G_S1                                                                                         0x3158
#define P31_59_PORCH_COLOR_B_S1                                                                                         0x3159
#define P31_76_CTS_FIFO_CTRL                                                                                            0x3176
#define P31_7A_FC_INPUT_CRC_P01                                                                                         0x317A
#define P31_7B_FC_INPUT_CRC_P23                                                                                         0x317B
#define P31_7F_FC_EO_MODE_MEASURE                                                                                       0x317F


//--------------------------------------------------
// YUV422 to YUV444 Conversion (Page 31)
//--------------------------------------------------
#define P31_40_YUV422_TO_444_PATH0                                                                                      0x3140
#define P31_41_YUV422_TO_444_PATH1                                                                                      0x3141
#define P31_42_YUV422_TO_444_PATH2                                                                                      0x3142
#define P31_43_YUV422_TO_444_PATH3                                                                                      0x3143
#define P31_44_YUV422_TO_444_CTRL                                                                                       0x3144


//--------------------------------------------------
// I Domain Double Buffer (Page 31)
//--------------------------------------------------
#define P31_A0_I_DB_CTRL0                                                                                               0x31A0
#define P31_A1_I_DB_CTRL1                                                                                               0x31A1
#define P31_A2_I_DB_CTRL2                                                                                               0x31A2
#define P31_A3_I_DB_CTRL3                                                                                               0x31A3
#define P31_A4_I_DB_CTRL4                                                                                               0x31A4
#define P31_A5_I_DB_M1_STATUS                                                                                           0x31A5
#define P31_A6_I_DB_M2_STATUS                                                                                           0x31A6
#define P31_A7_I_DB_S1_STATUS                                                                                           0x31A7
#define P31_A8_I_DB_NEW_MODE_CTRL                                                                                       0x31A8


//--------------------------------------------------
// D Domain Double Buffer (Page 31)
//--------------------------------------------------
#define P31_B0_D_DB_CTRL0                                                                                               0x31B0


//--------------------------------------------------
// M Domain Double Buffer Info (Page 31)
//--------------------------------------------------
#define P31_C0_M_DB_STATUS_0                                                                                            0x31C0
#define P31_C1_M_DB_STATUS_1                                                                                            0x31C1
#define P31_C2_M_DB_STATUS_2                                                                                            0x31C2
#define P31_C6_M_DB_FORCE_APPLY                                                                                         0x31C6
#define P31_C7_M_DB_DISP_FORCE_FEND_DELAY01                                                                             0x31C7
#define P31_C8_M_DB_DISP_FORCE_FEND_DELAY02                                                                             0x31C8


//--------------------------------------------------
// YUV420 to YUV422 Conversion (Page 31)
//--------------------------------------------------
#define P31_CB_YUV420TO422_BIST_TEST                                                                                    0x31CB
#define P31_CC_YUV420TO422_BIST_CTRL_PATH0                                                                              0x31CC
#define P31_CD_YUV420TO422_BIST_CTRL_PATH1                                                                              0x31CD
#define P31_CE_YUV420TO422_BIST_CTRL_PATH2                                                                              0x31CE
#define P31_CF_YUV420TO422_BIST_CTRL_PATH3                                                                              0x31CF
#define P31_D0_YUV420TO422_CTL_PATH0_1                                                                                  0x31D0
#define P31_D1_YUV420TO422_PATH0                                                                                        0x31D1
#define P31_D2_YUV420TO422_PATH1                                                                                        0x31D2
#define P31_D3_YUV420TO422_HSTM0_PATH0_1                                                                                0x31D3
#define P31_D4_YUV420TO422_HSTL0_PATH0_1                                                                                0x31D4
#define P31_D5_YUV420TO422_HSTL1_PATH0_1                                                                                0x31D5
#define P31_D6_YUV420TO422_HWIDM0_PATH0_1                                                                               0x31D6
#define P31_D7_YUV420TO422_HWIDL0_PATH0_1                                                                               0x31D7
#define P31_D8_YUV420TO422_HWIDL1_PATH0_1                                                                               0x31D8
#define P31_D9_YUV420TO422_BIST_PATH0                                                                                   0x31D9
#define P31_DA_YUV420TO422_DRF_BIST_PATH0                                                                               0x31DA
#define P31_DB_YUV420TO422_BIST_PATH1                                                                                   0x31DB
#define P31_DC_YUV420TO422_DRF_BIST_PATH1                                                                               0x31DC
#define P31_DD_YUV420TO422_DRF_BIST_PATH0_1                                                                             0x31DD
#define P31_DE_YUV420TO422_DUMMY1_PATH0_1                                                                               0x31DE
#define P31_DF_YUV420TO422_HWIDM1_PATH0_1                                                                               0x31DF
#define P31_E0_YUV420TO422_CTL_PATH2_3                                                                                  0x31E0
#define P31_E1_YUV420TO422_PATH2                                                                                        0x31E1
#define P31_E2_YUV420TO422_PATH3                                                                                        0x31E2
#define P31_E3_YUV420TO422_HSTM0_PATH2_3                                                                                0x31E3
#define P31_E4_YUV420TO422_HSTL0_PATH2_3                                                                                0x31E4
#define P31_E5_YUV420TO422_HSTL1_PATH2_3                                                                                0x31E5
#define P31_E6_YUV420TO422_HWIDM0_PATH2_3                                                                               0x31E6
#define P31_E7_YUV420TO422_HWIDL0_PATH2_3                                                                               0x31E7
#define P31_E8_YUV420TO422_HWIDL1_PATH2_3                                                                               0x31E8
#define P31_E9_YUV420TO422_BIST_PATH2                                                                                   0x31E9
#define P31_EA_YUV420TO422_DRF_BIST_PATH2                                                                               0x31EA
#define P31_EB_YUV420TO422_BIST_PATH3                                                                                   0x31EB
#define P31_EC_YUV420TO422_DRF_BIST_PATH3                                                                               0x31EC
#define P31_ED_YUV420TO422_DRF_BIST_PATH2_3                                                                             0x31ED
#define P31_EF_YUV420TO422_HWIDM1_PATH2_3                                                                               0x31EF


//--------------------------------------------------
// R1 Local Contrast Control (Page 32)
//--------------------------------------------------
#define P32_00_LC_GLOBAL_CTRL0_2_R1                                                                                     0x3200


//--------------------------------------------------
// R1 Local Contrast Part1 (Page 32)
//--------------------------------------------------
#define P32_01_LC_GLOBAL_CTRL0_1_R1                                                                                     0x3201
#define P32_05_LC_GLOBAL_CTRL1_3_R1                                                                                     0x3205
#define P32_06_LC_GLOBAL_CTRL1_2_R1                                                                                     0x3206
#define P32_07_LC_GLOBAL_CTRL1_1_R1                                                                                     0x3207
#define P32_08_LC_GLOBAL_CTRL1_0_R1                                                                                     0x3208
#define P32_09_LC_GLOBAL_CTRL2_5_R1                                                                                     0x3209
#define P32_0A_LC_GLOBAL_CTRL2_4_R1                                                                                     0x320A
#define P32_0B_LC_GLOBAL_CTRL2_3_R1                                                                                     0x320B
#define P32_0C_LC_GLOBAL_CTRL2_2_R1                                                                                     0x320C
#define P32_0D_LC_GLOBAL_CTRL2_1_R1                                                                                     0x320D
#define P32_0E_LC_GLOBAL_CTRL2_0_R1                                                                                     0x320E
#define P32_0F_LC_GLOBAL_CTRL3_2_R1                                                                                     0x320F
#define P32_11_LC_GLOBAL_CTRL3_0_R1                                                                                     0x3211
#define P32_12_LC_GLOBAL_CTRL4_1_R1                                                                                     0x3212
#define P32_18_LC_GLOBAL_MAX_CTRL_1_R1                                                                                  0x3218
#define P32_19_LC_GLOBAL_MAX_CTRL_0_R1                                                                                  0x3219
#define P32_1A_LC_GLOBAL_HIST1_3_R1                                                                                     0x321A
#define P32_1B_LC_GLOBAL_HIST1_2_R1                                                                                     0x321B
#define P32_1C_LC_GLOBAL_HIST1_1_R1                                                                                     0x321C
#define P32_1D_LC_GLOBAL_HIST1_0_R1                                                                                     0x321D
#define P32_1E_LC_GLOBAL_HIST2_3_R1                                                                                     0x321E
#define P32_1F_LC_GLOBAL_HIST2_2_R1                                                                                     0x321F
#define P32_20_LC_GLOBAL_HIST2_1_R1                                                                                     0x3220
#define P32_21_LC_GLOBAL_HIST2_0_R1                                                                                     0x3221
#define P32_22_LC_GLOBAL_HIST3_3_R1                                                                                     0x3222
#define P32_23_LC_GLOBAL_HIST3_2_R1                                                                                     0x3223
#define P32_24_LC_GLOBAL_HIST3_1_R1                                                                                     0x3224
#define P32_25_LC_GLOBAL_HIST3_0_R1                                                                                     0x3225
#define P32_26_LC_GLOBAL_HIST4_3_R1                                                                                     0x3226
#define P32_27_LC_GLOBAL_HIST4_2_R1                                                                                     0x3227
#define P32_28_LC_GLOBAL_HIST4_1_R1                                                                                     0x3228
#define P32_29_LC_GLOBAL_HIST4_0_R1                                                                                     0x3229
#define P32_2A_LC_GLOBAL_HIST5_3_R1                                                                                     0x322A
#define P32_2B_LC_GLOBAL_HIST5_2_R1                                                                                     0x322B
#define P32_2C_LC_GLOBAL_HIST5_1_R1                                                                                     0x322C
#define P32_2D_LC_GLOBAL_HIST5_0_R1                                                                                     0x322D
#define P32_2E_LC_GLOBAL_HIST6_3_R1                                                                                     0x322E
#define P32_2F_LC_GLOBAL_HIST6_2_R1                                                                                     0x322F
#define P32_30_LC_GLOBAL_HIST6_1_R1                                                                                     0x3230
#define P32_31_LC_GLOBAL_HIST6_0_R1                                                                                     0x3231
#define P32_32_LC_GLOBAL_HIST7_3_R1                                                                                     0x3232
#define P32_33_LC_GLOBAL_HIST7_2_R1                                                                                     0x3233
#define P32_34_LC_GLOBAL_HIST7_1_R1                                                                                     0x3234
#define P32_35_LC_GLOBAL_HIST7_0_R1                                                                                     0x3235
#define P32_36_LC_GLOBAL_HIST8_3_R1                                                                                     0x3236
#define P32_37_LC_GLOBAL_HIST8_2_R1                                                                                     0x3237
#define P32_38_LC_GLOBAL_HIST8_1_R1                                                                                     0x3238
#define P32_39_LC_GLOBAL_HIST8_0_R1                                                                                     0x3239
#define P32_3A_LC_DECISION_CTRL1_3_R1                                                                                   0x323A
#define P32_3B_LC_DECISION_CTRL1_2_R1                                                                                   0x323B
#define P32_3C_LC_DECISION_CTRL1_1_R1                                                                                   0x323C
#define P32_3D_LC_DECISION_CTRL1_0_R1                                                                                   0x323D
#define P32_3E_LC_DECISION_CTRL2_3_R1                                                                                   0x323E
#define P32_3F_LC_DECISION_CTRL2_2_R1                                                                                   0x323F
#define P32_40_LC_DECISION_CTRL2_1_R1                                                                                   0x3240
#define P32_41_LC_DECISION_CTRL2_0_R1                                                                                   0x3241
#define P32_42_LC_DECISION_CTRL3_3_R1                                                                                   0x3242
#define P32_43_LC_DECISION_CTRL3_2_R1                                                                                   0x3243
#define P32_44_LC_DECISION_CTRL3_1_R1                                                                                   0x3244
#define P32_45_LC_DECISION_CTRL3_0_R1                                                                                   0x3245
#define P32_4D_LC_SPATIAL_CTRL1_3_R1                                                                                    0x324D
#define P32_4E_LC_SPATIAL_CTRL1_2_R1                                                                                    0x324E
#define P32_4F_LC_SPATIAL_CTRL1_1_R1                                                                                    0x324F
#define P32_50_LC_SPATIAL_CTRL1_0_R1                                                                                    0x3250
#define P32_51_LC_SPATIAL_CTRL2_3_R1                                                                                    0x3251
#define P32_52_LC_SPATIAL_CTRL2_2_R1                                                                                    0x3252
#define P32_53_LC_SPATIAL_CTRL2_1_R1                                                                                    0x3253
#define P32_54_LC_SPATIAL_CTRL2_0_R1                                                                                    0x3254
#define P32_55_LC_SPATIAL_CTRL3_2_R1                                                                                    0x3255
#define P32_56_LC_SPATIAL_CTRL3_1_R1                                                                                    0x3256
#define P32_5C_LC_TEMPORAL_CTRL0_6_R1                                                                                   0x325C
#define P32_5D_LC_TEMPORAL_CTRL0_5_R1                                                                                   0x325D
#define P32_5E_LC_TEMPORAL_CTRL0_4_R1                                                                                   0x325E
#define P32_5F_LC_TEMPORAL_CTRL0_3_R1                                                                                   0x325F
#define P32_60_LC_TEMPORAL_CTRL0_2_R1                                                                                   0x3260
#define P32_61_LC_TEMPORAL_CTRL0_1_R1                                                                                   0x3261
#define P32_62_LC_TEMPORAL_CTRL0_0_R1                                                                                   0x3262
#define P32_63_LC_TEMPORAL_CTRL1_5_R1                                                                                   0x3263
#define P32_64_LC_TEMPORAL_CTRL1_4_R1                                                                                   0x3264
#define P32_65_LC_TEMPORAL_CTRL1_3_R1                                                                                   0x3265
#define P32_66_LC_TEMPORAL_CTRL1_2_R1                                                                                   0x3266
#define P32_67_LC_TEMPORAL_CTRL1_1_R1                                                                                   0x3267
#define P32_68_LC_TEMPORAL_CTRL1_0_R1                                                                                   0x3268
#define P32_69_LC_TEMPORAL_CTRL2_5_R1                                                                                   0x3269
#define P32_6A_LC_TEMPORAL_CTRL2_4_R1                                                                                   0x326A
#define P32_6B_LC_TEMPORAL_CTRL2_3_R1                                                                                   0x326B
#define P32_6C_LC_TEMPORAL_CTRL2_2_R1                                                                                   0x326C
#define P32_6D_LC_TEMPORAL_CTRL2_1_R1                                                                                   0x326D
#define P32_6E_LC_TEMPORAL_CTRL2_0_R1                                                                                   0x326E
#define P32_6F_LC_TEMPORAL_CTRL3_1_R1                                                                                   0x326F
#define P32_70_LC_TEMPORAL_CTRL3_0_R1                                                                                   0x3270
#define P32_71_LC_TEMPORAL_CTRL4_5_R1                                                                                   0x3271
#define P32_72_LC_TEMPORAL_CTRL4_4_R1                                                                                   0x3272
#define P32_73_LC_TEMPORAL_CTRL4_3_R1                                                                                   0x3273
#define P32_74_LC_TEMPORAL_CTRL4_2_R1                                                                                   0x3274
#define P32_75_LC_TEMPORAL_CTRL4_1_R1                                                                                   0x3275
#define P32_76_LC_TEMPORAL_CTRL4_0_R1                                                                                   0x3276
#define P32_77_LC_TEMPORAL_CTRL5_3_R1                                                                                   0x3277
#define P32_78_LC_TEMPORAL_CTRL5_2_R1                                                                                   0x3278
#define P32_79_LC_TEMPORAL_CTRL5_1_R1                                                                                   0x3279
#define P32_7A_LC_TEMPORAL_CTRL5_0_R1                                                                                   0x327A
#define P32_7B_LC_INTER_HCTRL0_3_R1                                                                                     0x327B
#define P32_7C_LC_INTER_HCTRL0_2_R1                                                                                     0x327C
#define P32_7D_LC_INTER_HCTRL0_1_R1                                                                                     0x327D
#define P32_7E_LC_INTER_HCTRL0_0_R1                                                                                     0x327E
#define P32_7F_LC_INTER_HCTRL1_4_R1                                                                                     0x327F
#define P32_80_LC_INTER_HCTRL1_3_R1                                                                                     0x3280
#define P32_81_LC_INTER_HCTRL1_2_R1                                                                                     0x3281
#define P32_82_LC_INTER_HCTRL1_1_R1                                                                                     0x3282
#define P32_83_LC_INTER_HCTRL1_0_R1                                                                                     0x3283
#define P32_84_LC_INTER_HCTRL2_3_R1                                                                                     0x3284
#define P32_85_LC_INTER_HCTRL2_2_R1                                                                                     0x3285
#define P32_86_LC_INTER_HCTRL2_1_R1                                                                                     0x3286
#define P32_87_LC_INTER_HCTRL2_0_R1                                                                                     0x3287
#define P32_88_LC_INTER_HCTRL3_4_R1                                                                                     0x3288
#define P32_89_LC_INTER_HCTRL3_3_R1                                                                                     0x3289
#define P32_8A_LC_INTER_HCTRL3_2_R1                                                                                     0x328A
#define P32_8B_LC_INTER_HCTRL3_1_R1                                                                                     0x328B
#define P32_8C_LC_INTER_HCTRL3_0_R1                                                                                     0x328C
#define P32_A2_LC_TONEMAPPING_GRID0_0_1_R1                                                                              0x32A2
#define P32_A3_LC_TONEMAPPING_GRID0_0_0_R1                                                                              0x32A3
#define P32_A4_LC_TONEMAPPING_GRID0_1_3_R1                                                                              0x32A4
#define P32_A5_LC_TONEMAPPING_GRID0_1_2_R1                                                                              0x32A5
#define P32_A6_LC_TONEMAPPING_GRID0_1_1_R1                                                                              0x32A6
#define P32_A7_LC_TONEMAPPING_GRID0_1_0_R1                                                                              0x32A7
#define P32_A8_LC_TONEMAPPING_GRID0_2_3_R1                                                                              0x32A8
#define P32_A9_LC_TONEMAPPING_GRID0_2_2_R1                                                                              0x32A9
#define P32_AA_LC_TONEMAPPING_GRID0_2_1_R1                                                                              0x32AA
#define P32_AB_LC_TONEMAPPING_GRID0_2_0_R1                                                                              0x32AB
#define P32_AC_LC_TONEMAPPING_GRID0_3_3_R1                                                                              0x32AC
#define P32_AD_LC_TONEMAPPING_GRID0_3_2_R1                                                                              0x32AD
#define P32_AE_LC_TONEMAPPING_GRID0_3_1_R1                                                                              0x32AE
#define P32_AF_LC_TONEMAPPING_GRID0_3_0_R1                                                                              0x32AF
#define P32_B0_LC_TONEMAPPING_GRID0_4_3_R1                                                                              0x32B0
#define P32_B1_LC_TONEMAPPING_GRID0_4_2_R1                                                                              0x32B1
#define P32_B2_LC_TONEMAPPING_GRID0_4_1_R1                                                                              0x32B2
#define P32_B3_LC_TONEMAPPING_GRID0_4_0_R1                                                                              0x32B3
#define P32_B4_LC_TONEMAPPING_GRID0_5_3_R1                                                                              0x32B4
#define P32_B5_LC_TONEMAPPING_GRID0_5_2_R1                                                                              0x32B5
#define P32_B6_LC_TONEMAPPING_GRID0_5_1_R1                                                                              0x32B6
#define P32_B7_LC_TONEMAPPING_GRID0_5_0_R1                                                                              0x32B7
#define P32_B8_LC_TONEMAPPING_GRID0_6_3_R1                                                                              0x32B8
#define P32_B9_LC_TONEMAPPING_GRID0_6_2_R1                                                                              0x32B9
#define P32_BA_LC_TONEMAPPING_GRID0_6_1_R1                                                                              0x32BA
#define P32_BB_LC_TONEMAPPING_GRID0_6_0_R1                                                                              0x32BB
#define P32_BC_LC_TONEMAPPING_GRID0_7_3_R1                                                                              0x32BC
#define P32_BD_LC_TONEMAPPING_GRID0_7_2_R1                                                                              0x32BD
#define P32_BE_LC_TONEMAPPING_GRID0_7_1_R1                                                                              0x32BE
#define P32_BF_LC_TONEMAPPING_GRID0_7_0_R1                                                                              0x32BF
#define P32_C0_LC_TONEMAPPING_GRID0_8_3_R1                                                                              0x32C0
#define P32_C1_LC_TONEMAPPING_GRID0_8_2_R1                                                                              0x32C1
#define P32_C2_LC_TONEMAPPING_GRID0_8_1_R1                                                                              0x32C2
#define P32_C3_LC_TONEMAPPING_GRID0_8_0_R1                                                                              0x32C3
#define P32_C4_LC_TONEMAPPING_GRID0_9_3_R1                                                                              0x32C4
#define P32_C5_LC_TONEMAPPING_GRID0_9_2_R1                                                                              0x32C5
#define P32_C6_LC_TONEMAPPING_GRID0_9_1_R1                                                                              0x32C6
#define P32_C7_LC_TONEMAPPING_GRID0_9_0_R1                                                                              0x32C7
#define P32_C8_LC_TONEMAPPING_GRID0_10_3_R1                                                                             0x32C8
#define P32_C9_LC_TONEMAPPING_GRID0_10_2_R1                                                                             0x32C9
#define P32_CA_LC_TONEMAPPING_GRID0_10_1_R1                                                                             0x32CA
#define P32_CB_LC_TONEMAPPING_GRID0_10_0_R1                                                                             0x32CB
#define P32_CC_LC_TONEMAPPING_GRID0_11_3_R1                                                                             0x32CC
#define P32_CD_LC_TONEMAPPING_GRID0_11_2_R1                                                                             0x32CD
#define P32_CE_LC_TONEMAPPING_GRID0_11_1_R1                                                                             0x32CE
#define P32_CF_LC_TONEMAPPING_GRID0_11_0_R1                                                                             0x32CF
#define P32_D0_LC_TONEMAPPING_GRID0_12_3_R1                                                                             0x32D0
#define P32_D1_LC_TONEMAPPING_GRID0_12_2_R1                                                                             0x32D1
#define P32_D2_LC_TONEMAPPING_GRID0_12_1_R1                                                                             0x32D2
#define P32_D3_LC_TONEMAPPING_GRID0_12_0_R1                                                                             0x32D3
#define P32_D4_LC_TONEMAPPING_GRID0_13_3_R1                                                                             0x32D4
#define P32_D5_LC_TONEMAPPING_GRID0_13_2_R1                                                                             0x32D5
#define P32_D6_LC_TONEMAPPING_GRID0_13_1_R1                                                                             0x32D6
#define P32_D7_LC_TONEMAPPING_GRID0_13_0_R1                                                                             0x32D7
#define P32_D8_LC_TONEMAPPING_GRID0_14_3_R1                                                                             0x32D8
#define P32_D9_LC_TONEMAPPING_GRID0_14_2_R1                                                                             0x32D9
#define P32_DA_LC_TONEMAPPING_GRID0_14_1_R1                                                                             0x32DA
#define P32_DB_LC_TONEMAPPING_GRID0_14_0_R1                                                                             0x32DB
#define P32_DC_LC_TONEMAPPING_GRID0_15_3_R1                                                                             0x32DC
#define P32_DD_LC_TONEMAPPING_GRID0_15_2_R1                                                                             0x32DD
#define P32_DE_LC_TONEMAPPING_GRID0_15_1_R1                                                                             0x32DE
#define P32_DF_LC_TONEMAPPING_GRID0_15_0_R1                                                                             0x32DF
#define P32_E0_LC_TONEMAPPING_GRID2_0_3_R1                                                                              0x32E0
#define P32_E1_LC_TONEMAPPING_GRID2_0_2_R1                                                                              0x32E1
#define P32_E2_LC_TONEMAPPING_GRID2_0_1_R1                                                                              0x32E2
#define P32_E3_LC_TONEMAPPING_GRID2_0_0_R1                                                                              0x32E3
#define P32_E4_LC_TONEMAPPING_GRID2_1_3_R1                                                                              0x32E4
#define P32_E5_LC_TONEMAPPING_GRID2_1_2_R1                                                                              0x32E5
#define P32_E6_LC_TONEMAPPING_GRID2_1_1_R1                                                                              0x32E6
#define P32_E7_LC_TONEMAPPING_GRID2_1_0_R1                                                                              0x32E7
#define P32_E8_LC_TONEMAPPING_GRID2_2_3_R1                                                                              0x32E8
#define P32_E9_LC_TONEMAPPING_GRID2_2_2_R1                                                                              0x32E9
#define P32_EA_LC_TONEMAPPING_GRID2_2_1_R1                                                                              0x32EA
#define P32_EB_LC_TONEMAPPING_GRID2_2_0_R1                                                                              0x32EB
#define P32_EC_LC_TONEMAPPING_GRID2_3_3_R1                                                                              0x32EC
#define P32_ED_LC_TONEMAPPING_GRID2_3_2_R1                                                                              0x32ED
#define P32_EE_LC_TONEMAPPING_GRID2_3_1_R1                                                                              0x32EE
#define P32_EF_LC_TONEMAPPING_GRID2_3_0_R1                                                                              0x32EF
#define P32_F0_LC_TONEMAPPING_GRID2_4_3_R1                                                                              0x32F0
#define P32_F1_LC_TONEMAPPING_GRID2_4_2_R1                                                                              0x32F1
#define P32_F2_LC_TONEMAPPING_GRID2_4_1_R1                                                                              0x32F2
#define P32_F3_LC_TONEMAPPING_GRID2_4_0_R1                                                                              0x32F3
#define P32_F4_LC_TONEMAPPING_GRID2_5_3_R1                                                                              0x32F4
#define P32_F5_LC_TONEMAPPING_GRID2_5_2_R1                                                                              0x32F5
#define P32_F6_LC_TONEMAPPING_GRID2_5_1_R1                                                                              0x32F6
#define P32_F7_LC_TONEMAPPING_GRID2_5_0_R1                                                                              0x32F7
#define P32_F8_LC_TONEMAPPING_GRID2_6_3_R1                                                                              0x32F8
#define P32_F9_LC_TONEMAPPING_GRID2_6_2_R1                                                                              0x32F9
#define P32_FA_LC_TONEMAPPING_GRID2_6_1_R1                                                                              0x32FA
#define P32_FB_LC_TONEMAPPING_GRID2_6_0_R1                                                                              0x32FB
#define P32_FC_LC_TONEMAPPING_GRID2_7_3_R1                                                                              0x32FC
#define P32_FD_LC_TONEMAPPING_GRID2_7_2_R1                                                                              0x32FD
#define P32_FE_LC_TONEMAPPING_GRID2_7_1_R1                                                                              0x32FE
#define P32_FF_LC_TONEMAPPING_GRID2_7_0_R1                                                                              0x32FF


//--------------------------------------------------
// R1 Local Contrast SRAM Part1 (Page 32)
//--------------------------------------------------
#define P32_02_LC_GLOBAL_CTRL0_0_R1                                                                                     0x3202
#define P32_03_LC_GLOBAL_CTRL1_5_R1                                                                                     0x3203
#define P32_04_LC_GLOBAL_CTRL1_4_R1                                                                                     0x3204
#define P32_10_LC_GLOBAL_CTRL3_1_R1                                                                                     0x3210
#define P32_46_LC_DECISION_CTRL4_3_R1                                                                                   0x3246
#define P32_47_LC_DECISION_CTRL4_2_R1                                                                                   0x3247
#define P32_48_LC_DECISION_CTRL4_0_R1                                                                                   0x3248
#define P32_49_LC_DECISION_CTRL5_3_R1                                                                                   0x3249
#define P32_4A_LC_DECISION_CTRL5_2_R1                                                                                   0x324A
#define P32_4B_LC_DECISION_CTRL5_1_R1                                                                                   0x324B
#define P32_4C_LC_DECISION_CTRL5_0_R1                                                                                   0x324C
#define P32_57_LC_SPATIAL_CTRL3_0_R1                                                                                    0x3257
#define P32_58_LC_SPATIAL_CTRL4_3_R1                                                                                    0x3258
#define P32_59_LC_SPATIAL_CTRL4_2_R1                                                                                    0x3259
#define P32_5A_LC_SPATIAL_CTRL4_1_R1                                                                                    0x325A
#define P32_5B_LC_SPATIAL_CTRL4_0_R1                                                                                    0x325B
#define P32_8D_LC_VTAB_AP_1_R1                                                                                          0x328D
#define P32_8E_LC_VTAB_AP_0_R1                                                                                          0x328E
#define P32_8F_LC_VTAB_DP_3_R1                                                                                          0x328F
#define P32_90_LC_VTAB_DP_2_R1                                                                                          0x3290
#define P32_91_LC_VTAB_DP_1_R1                                                                                          0x3291
#define P32_92_LC_VTAB_DP_0_R1                                                                                          0x3292
#define P32_93_LC_HTAB_AP_1_R1                                                                                          0x3293
#define P32_94_LC_HTAB_AP_0_R1                                                                                          0x3294
#define P32_95_LC_HTAB_DP_3_R1                                                                                          0x3295
#define P32_96_LC_HTAB_DP_2_R1                                                                                          0x3296
#define P32_97_LC_HTAB_DP_1_R1                                                                                          0x3297
#define P32_98_LC_HTAB_DP_0_R1                                                                                          0x3298
#define P32_99_LC_SRAM_CTRL_0_R1                                                                                        0x3299
#define P32_9A_LC_BLIGHT_AP_1_R1                                                                                        0x329A
#define P32_9B_LC_BLIGHT_AP_0_R1                                                                                        0x329B
#define P32_9C_LC_BLIGHT_DP_3_R1                                                                                        0x329C
#define P32_9D_LC_BLIGHT_DP_2_R1                                                                                        0x329D
#define P32_A0_LC_BLIGHT_DP_1_R1                                                                                        0x32A0
#define P32_A1_LC_BLIGHT_DP_0_R1                                                                                        0x32A1


//--------------------------------------------------
// Mdomain Control (Page 33)
//--------------------------------------------------
#define P33_00_MDM_CTRL00                                                                                               0x3300
#define P33_01_MDM_CTRL01                                                                                               0x3301
#define P33_02_MDM_CTRL02                                                                                               0x3302
#define P33_03_M1_FIFO_CLOCK_SELECT                                                                                     0x3303
#define P33_04_MDM_CTRL03                                                                                               0x3304
#define P33_05_MDM_CTRL04                                                                                               0x3305
#define P33_10_CLIENT_LOCK_FLAG_01                                                                                      0x3310
#define P33_11_CLIENT_LOCK_FLAG_02                                                                                      0x3311
#define P33_12_CLIENT_LOCK_FLAG_03                                                                                      0x3312
#define P33_80_DC_PHY_CLK_SET_A                                                                                         0x3380
#define P33_81_DC_PHY_CLK_SET2                                                                                          0x3381
#define P33_90_M_DOMAIN_MCLK_SET_A                                                                                      0x3390
#define P33_91_M_DOMAIN_FRC_CLK_SET1                                                                                    0x3391
#define P33_92_M_DOMAIN_FRC_CLK_SET2                                                                                    0x3392
#define P33_93_M_DOMAIN_FRC_CLK_SET3                                                                                    0x3393
#define P33_A0_M_DOMAIN_SB_RESET_A                                                                                      0x33A0
#define P33_A1_M_DOMAIN_FRC_RESET                                                                                       0x33A1
#define P33_A2_SCRAMBLE_01                                                                                              0x33A2
#define P33_A3_FRC_TSTOUT1                                                                                              0x33A3
#define P33_A4_FRC_TSTOUT2                                                                                              0x33A4
#define P33_A6_M_DOMAIN_DUMMY02                                                                                         0x33A6
#define P33_A8_M_DOMAIN_DUMMY04                                                                                         0x33A8
#define P33_A9_M_DOMAIN_DUMMY05                                                                                         0x33A9
#define P33_AA_M_DOMAIN_DUMMY06                                                                                         0x33AA
#define P33_AB_M_DOMAIN_DUMMY07                                                                                         0x33AB
#define P33_AC_M_DOMAIN_DUMMY08                                                                                         0x33AC
#define P33_AD_M_DOMAIN_DUMMY09                                                                                         0x33AD
#define P33_AE_M_DOMAIN_DUMMY10                                                                                         0x33AE
#define P33_AF_DCU_PG_CRC_CTRL                                                                                          0x33AF
#define P33_B0_DCU_DATA_CRC_0                                                                                           0x33B0
#define P33_B1_DCU_DATA_CRC_1                                                                                           0x33B1
#define P33_B2_DCU_DATA_CRC_2                                                                                           0x33B2
#define P33_B3_DCU_DATA_CRC_3                                                                                           0x33B3
#define P33_B4_DCU_DATA_CRC_4                                                                                           0x33B4
#define P33_B5_DCU_DATA_CRC_5                                                                                           0x33B5
#define P33_B6_DCU_DATA_CRC_6                                                                                           0x33B6
#define P33_B7_DCU_DATA_CRC_7                                                                                           0x33B7
#define P33_B8_DCU_DATA_CRC_8                                                                                           0x33B8
#define P33_B9_DCU_DATA_CRC_9                                                                                           0x33B9
#define P33_BA_DCU_DATA_CRC_10                                                                                          0x33BA
#define P33_BB_DCU_DATA_CRC_11                                                                                          0x33BB
#define P33_BC_DCU_DATA_CRC_12                                                                                          0x33BC
#define P33_BD_DCU_DATA_CRC_13                                                                                          0x33BD
#define P33_BE_DCU_DATA_CRC_14                                                                                          0x33BE
#define P33_BF_DCU_DATA_CRC_15                                                                                          0x33BF
#define P33_C1_DCU_DATA_CRC_16                                                                                          0x33C1
#define P33_C2_DCU_DATA_CRC_17                                                                                          0x33C2
#define P33_C3_DCU_CMD_CRC_0                                                                                            0x33C3
#define P33_C4_DCU_CMD_CRC_1                                                                                            0x33C4
#define P33_C5_DCU_CMD_CRC_2                                                                                            0x33C5
#define P33_C6_DCU_CMD_CRC_3                                                                                            0x33C6
#define P33_C7_DCU_CMD_CRC_4                                                                                            0x33C7
#define P33_C8_DCU_CMD_CRC_5                                                                                            0x33C8
#define P33_C9_DCU_CMD_CRC_6                                                                                            0x33C9
#define P33_CA_DCU_CMD_CRC_7                                                                                            0x33CA
#define P33_E2_ADC_TEST_MODE                                                                                            0x33E2
#define P33_E3_ADC_TEST_MODE_ADDR_MSB                                                                                   0x33E3
#define P33_E4_ADC_TEST_MODE_ADDR_LSB                                                                                   0x33E4
#define P33_E5_M_DOMAIN_MISC_B_DUMMY1                                                                                   0x33E5


//--------------------------------------------------
// M1 Panel Uniformity (Page 34)
//--------------------------------------------------
#define P34_00_UN_GLOBAL_CTRL                                                                                           0x3400
#define P34_01_UN_MULTI_LUT_CTRL                                                                                        0x3401
#define P34_02_UN_GAIN_LUT_HOR_GRIDS                                                                                    0x3402
#define P34_03_UN_GAIN_LUT_VER_GRIDS                                                                                    0x3403
#define P34_04_UN_GAIN_LUT_HOR_OFFSET                                                                                   0x3404
#define P34_05_UN_GAIN_LUT_VER_OFFSET                                                                                   0x3405
#define P34_06_UN_GAIN_LUT_ADDR_PORT_MSB                                                                                0x3406
#define P34_07_UN_GAIN_LUT_ADDR_PORT_LSB                                                                                0x3407
#define P34_08_UN_GAIN_LUT_ACCESS_PORT                                                                                  0x3408
#define P34_09_UN_SRAM_BIST                                                                                             0x3409
#define P34_0A_UN_SRAM_DRF_BIST                                                                                         0x340A
#define P34_0B_UN_FRONT_BACK_MODE                                                                                       0x340B
#define P34_0C_UN_GAIN_LUT_HOR_BACK_OFFSET                                                                              0x340C
#define P34_0D_UN_OFFSET_LUT_ADDR_PORT_MSB                                                                              0x340D
#define P34_0E_UN_OFFSET_LUT_ADDR_PORT_LSB                                                                              0x340E
#define P34_0F_UN_OFFSET_LUT_ACCESS_PORT                                                                                0x340F
#define P34_10_UN_OFFSET_SRAM_BIST                                                                                      0x3410
#define P34_11_UN_OFFSET_SRAM_DRF_BIST                                                                                  0x3411
#define P34_12_UN_DECAY_LUT_ADDR_PORT_MSB                                                                               0x3412
#define P34_13_UN_DECAY_LUT_ADDR_PORT_LSB                                                                               0x3413
#define P34_14_UN_DECAY_LUT_ACCESS_PORT                                                                                 0x3414
#define P34_15_UN_DECAY_SRAM_BIST                                                                                       0x3415
#define P34_16_UN_DECAY_SRAM_DRF_BIST                                                                                   0x3416
#define P34_17_UN_GAIN_DB_CONTROL                                                                                       0x3417
#define P34_18_UN_HLW_CONTROL                                                                                           0x3418
#define P34_19_UN_SRAM_BIST_CTRL                                                                                        0x3419
#define P34_1A_FRONT_BACK_REG_SEP_CTRL_GLOBAL                                                                           0x341A


//--------------------------------------------------
// I Domain Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_00_I_CRC_CTRL_M1                                                                                            0x3600
#define P36_01_I_MAIN1_CRC_1                                                                                            0x3601
#define P36_02_I_MAIN1_CRC_2                                                                                            0x3602
#define P36_03_I_MAIN1_CRC_3                                                                                            0x3603
#define P36_04_I_MAIN1_CRC_4                                                                                            0x3604
#define P36_05_I_MAIN1_CRC_5                                                                                            0x3605
#define P36_06_I_MAIN1_CRC_6                                                                                            0x3606
#define P36_08_I_CRC_CTRL_M2                                                                                            0x3608
#define P36_09_I_MAIN2_CRC_1                                                                                            0x3609
#define P36_0A_I_MAIN2_CRC_2                                                                                            0x360A
#define P36_0B_I_MAIN2_CRC_3                                                                                            0x360B
#define P36_0C_I_MAIN2_CRC_4                                                                                            0x360C
#define P36_0D_I_MAIN2_CRC_5                                                                                            0x360D
#define P36_0E_I_MAIN2_CRC_6                                                                                            0x360E
#define P36_10_I_CRC_CTRL_S1                                                                                            0x3610
#define P36_11_I_SUB1_CRC_1                                                                                             0x3611
#define P36_12_I_SUB1_CRC_2                                                                                             0x3612
#define P36_13_I_SUB1_CRC_3                                                                                             0x3613
#define P36_14_I_SUB1_CRC_4                                                                                             0x3614
#define P36_15_I_SUB1_CRC_5                                                                                             0x3615
#define P36_16_I_SUB1_CRC_6                                                                                             0x3616


//--------------------------------------------------
// M Domain Display Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_40_M_DISP_CRC_CTRL_M1                                                                                       0x3640
#define P36_41_M_MAIN1_DISP_CRC_1                                                                                       0x3641
#define P36_42_M_MAIN1_DISP_CRC_2                                                                                       0x3642
#define P36_43_M_MAIN1_DISP_CRC_3                                                                                       0x3643
#define P36_44_M_MAIN1_DISP_CRC_4                                                                                       0x3644
#define P36_45_M_MAIN1_DISP_CRC_5                                                                                       0x3645
#define P36_46_M_MAIN1_DISP_CRC_6                                                                                       0x3646
#define P36_48_M_DISP_CRC_CTRL_M2                                                                                       0x3648
#define P36_49_M_MAIN2_DISP_CRC_1                                                                                       0x3649
#define P36_4A_M_MAIN2_DISP_CRC_2                                                                                       0x364A
#define P36_4B_M_MAIN2_DISP_CRC_3                                                                                       0x364B
#define P36_4C_M_MAIN2_DISP_CRC_4                                                                                       0x364C
#define P36_4D_M_MAIN2_DISP_CRC_5                                                                                       0x364D
#define P36_4E_M_MAIN2_DISP_CRC_6                                                                                       0x364E
#define P36_50_M_DISP_CRC_CTRL_S1                                                                                       0x3650
#define P36_51_M_SUB1_DISP_CRC_1                                                                                        0x3651
#define P36_52_M_SUB1_DISP_CRC_2                                                                                        0x3652
#define P36_53_M_SUB1_DISP_CRC_3                                                                                        0x3653
#define P36_54_M_SUB1_DISP_CRC_4                                                                                        0x3654
#define P36_55_M_SUB1_DISP_CRC_5                                                                                        0x3655
#define P36_56_M_SUB1_DISP_CRC_6                                                                                        0x3656


//--------------------------------------------------
// M Domain Capture Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_80_M_CAP_CRC_CTRL_M1                                                                                        0x3680
#define P36_81_M_MAIN1_CAP_CRC_1                                                                                        0x3681
#define P36_82_M_MAIN1_CAP_CRC_2                                                                                        0x3682
#define P36_83_M_MAIN1_CAP_CRC_3                                                                                        0x3683
#define P36_84_M_MAIN1_CAP_CRC_4                                                                                        0x3684
#define P36_85_M_MAIN1_CAP_CRC_5                                                                                        0x3685
#define P36_86_M_MAIN1_CAP_CRC_6                                                                                        0x3686
#define P36_88_M_CAP_CRC_CTRL_M2                                                                                        0x3688
#define P36_89_M_MAIN2_CAP_CRC_1                                                                                        0x3689
#define P36_8A_M_MAIN2_CAP_CRC_2                                                                                        0x368A
#define P36_8B_M_MAIN2_CAP_CRC_3                                                                                        0x368B
#define P36_8C_M_MAIN2_CAP_CRC_4                                                                                        0x368C
#define P36_8D_M_MAIN2_CAP_CRC_5                                                                                        0x368D
#define P36_8E_M_MAIN2_CAP_CRC_6                                                                                        0x368E
#define P36_A0_M_CAP_CRC_CTRL_S1                                                                                        0x36A0
#define P36_A1_M_SUB1_CAP_CRC_1                                                                                         0x36A1
#define P36_A2_M_SUB1_CAP_CRC_2                                                                                         0x36A2
#define P36_A3_M_SUB1_CAP_CRC_3                                                                                         0x36A3
#define P36_A4_M_SUB1_CAP_CRC_4                                                                                         0x36A4
#define P36_A5_M_SUB1_CAP_CRC_5                                                                                         0x36A5
#define P36_A6_M_SUB1_CAP_CRC_6                                                                                         0x36A6


//--------------------------------------------------
// D Domain Cyclic-Redundant-Check (Page 36)
//--------------------------------------------------
#define P36_C0_D_CRC_CTRL_M1                                                                                            0x36C0
#define P36_C1_D_MAIN1_CRC_1                                                                                            0x36C1
#define P36_C2_D_MAIN1_CRC_2                                                                                            0x36C2
#define P36_C3_D_MAIN1_CRC_3                                                                                            0x36C3
#define P36_C4_D_MAIN1_CRC_4                                                                                            0x36C4
#define P36_C5_D_MAIN1_CRC_5                                                                                            0x36C5
#define P36_C6_D_MAIN1_CRC_6                                                                                            0x36C6
#define P36_C8_D_CRC_CTRL_M2                                                                                            0x36C8
#define P36_C9_D_MAIN2_CRC_1                                                                                            0x36C9
#define P36_CA_D_MAIN2_CRC_2                                                                                            0x36CA
#define P36_CB_D_MAIN2_CRC_3                                                                                            0x36CB
#define P36_CC_D_MAIN2_CRC_4                                                                                            0x36CC
#define P36_CD_D_MAIN2_CRC_5                                                                                            0x36CD
#define P36_CE_D_MAIN2_CRC_6                                                                                            0x36CE
#define P36_E0_D_CRC_CTRL_S1                                                                                            0x36E0
#define P36_E1_D_SUB1_CRC_1                                                                                             0x36E1
#define P36_E2_D_SUB1_CRC_2                                                                                             0x36E2
#define P36_E3_D_SUB1_CRC_3                                                                                             0x36E3
#define P36_E4_D_SUB1_CRC_4                                                                                             0x36E4
#define P36_E5_D_SUB1_CRC_5                                                                                             0x36E5
#define P36_E6_D_SUB1_CRC_6                                                                                             0x36E6


//--------------------------------------------------
// MCU DDR RW (Page 37)
//--------------------------------------------------
#define P37_00_MCU_DC_CMD                                                                                               0x3700
#define P37_01_MCU_DC_LEN                                                                                               0x3701
#define P37_04_MCU_DC_ADDR_H                                                                                            0x3704
#define P37_05_MCU_DC_ADDR_M                                                                                            0x3705
#define P37_06_MCU_DC_ADDR_L                                                                                            0x3706
#define P37_07_MCU_DC_ADDR                                                                                              0x3707
#define P37_10_MCU_DC_DATABUF_W_A_00                                                                                    0x3710
#define P37_11_MCU_DC_DATABUF_W_A_01                                                                                    0x3711
#define P37_12_MCU_DC_DATABUF_W_A_02                                                                                    0x3712
#define P37_13_MCU_DC_DATABUF_W_A_03                                                                                    0x3713
#define P37_14_MCU_DC_DATABUF_W_A_04                                                                                    0x3714
#define P37_15_MCU_DC_DATABUF_W_A_05                                                                                    0x3715
#define P37_16_MCU_DC_DATABUF_W_A_06                                                                                    0x3716
#define P37_17_MCU_DC_DATABUF_W_A_07                                                                                    0x3717
#define P37_18_MCU_DC_DATABUF_W_A_08                                                                                    0x3718
#define P37_19_MCU_DC_DATABUF_W_A_09                                                                                    0x3719
#define P37_1A_MCU_DC_DATABUF_W_A_10                                                                                    0x371A
#define P37_1B_MCU_DC_DATABUF_W_A_11                                                                                    0x371B
#define P37_1C_MCU_DC_DATABUF_W_A_12                                                                                    0x371C
#define P37_1D_MCU_DC_DATABUF_W_A_13                                                                                    0x371D
#define P37_1E_MCU_DC_DATABUF_W_A_14                                                                                    0x371E
#define P37_1F_MCU_DC_DATABUF_W_A_15                                                                                    0x371F
#define P37_20_MCU_DC_DATABUF_W_B_00                                                                                    0x3720
#define P37_21_MCU_DC_DATABUF_W_B_01                                                                                    0x3721
#define P37_22_MCU_DC_DATABUF_W_B_02                                                                                    0x3722
#define P37_23_MCU_DC_DATABUF_W_B_03                                                                                    0x3723
#define P37_24_MCU_DC_DATABUF_W_B_04                                                                                    0x3724
#define P37_25_MCU_DC_DATABUF_W_B_05                                                                                    0x3725
#define P37_26_MCU_DC_DATABUF_W_B_06                                                                                    0x3726
#define P37_27_MCU_DC_DATABUF_W_B_07                                                                                    0x3727
#define P37_28_MCU_DC_DATABUF_W_B_08                                                                                    0x3728
#define P37_29_MCU_DC_DATABUF_W_B_09                                                                                    0x3729
#define P37_2A_MCU_DC_DATABUF_W_B_10                                                                                    0x372A
#define P37_2B_MCU_DC_DATABUF_W_B_11                                                                                    0x372B
#define P37_2C_MCU_DC_DATABUF_W_B_12                                                                                    0x372C
#define P37_2D_MCU_DC_DATABUF_W_B_13                                                                                    0x372D
#define P37_2E_MCU_DC_DATABUF_W_B_14                                                                                    0x372E
#define P37_2F_MCU_DC_DATABUF_W_B_15                                                                                    0x372F
#define P37_30_MCU_DC_DATABUF_R_A_00                                                                                    0x3730
#define P37_31_MCU_DC_DATABUF_R_A_01                                                                                    0x3731
#define P37_32_MCU_DC_DATABUF_R_A_02                                                                                    0x3732
#define P37_33_MCU_DC_DATABUF_R_A_03                                                                                    0x3733
#define P37_34_MCU_DC_DATABUF_R_A_04                                                                                    0x3734
#define P37_35_MCU_DC_DATABUF_R_A_05                                                                                    0x3735
#define P37_36_MCU_DC_DATABUF_R_A_06                                                                                    0x3736
#define P37_37_MCU_DC_DATABUF_R_A_07                                                                                    0x3737
#define P37_38_MCU_DC_DATABUF_R_A_08                                                                                    0x3738
#define P37_39_MCU_DC_DATABUF_R_A_09                                                                                    0x3739
#define P37_3A_MCU_DC_DATABUF_R_A_10                                                                                    0x373A
#define P37_3B_MCU_DC_DATABUF_R_A_11                                                                                    0x373B
#define P37_3C_MCU_DC_DATABUF_R_A_12                                                                                    0x373C
#define P37_3D_MCU_DC_DATABUF_R_A_13                                                                                    0x373D
#define P37_3E_MCU_DC_DATABUF_R_A_14                                                                                    0x373E
#define P37_3F_MCU_DC_DATABUF_R_A_15                                                                                    0x373F
#define P37_40_MCU_DC_DATABUF_R_B_00                                                                                    0x3740
#define P37_41_MCU_DC_DATABUF_R_B_01                                                                                    0x3741
#define P37_42_MCU_DC_DATABUF_R_B_02                                                                                    0x3742
#define P37_43_MCU_DC_DATABUF_R_B_03                                                                                    0x3743
#define P37_44_MCU_DC_DATABUF_R_B_04                                                                                    0x3744
#define P37_45_MCU_DC_DATABUF_R_B_05                                                                                    0x3745
#define P37_46_MCU_DC_DATABUF_R_B_06                                                                                    0x3746
#define P37_47_MCU_DC_DATABUF_R_B_07                                                                                    0x3747
#define P37_48_MCU_DC_DATABUF_R_B_08                                                                                    0x3748
#define P37_49_MCU_DC_DATABUF_R_B_09                                                                                    0x3749
#define P37_4A_MCU_DC_DATABUF_R_B_10                                                                                    0x374A
#define P37_4B_MCU_DC_DATABUF_R_B_11                                                                                    0x374B
#define P37_4C_MCU_DC_DATABUF_R_B_12                                                                                    0x374C
#define P37_4D_MCU_DC_DATABUF_R_B_13                                                                                    0x374D
#define P37_4E_MCU_DC_DATABUF_R_B_14                                                                                    0x374E
#define P37_4F_MCU_DC_DATABUF_R_B_15                                                                                    0x374F
#define P37_50_MCU_DC_WMASK_A_H                                                                                         0x3750
#define P37_51_MCU_DC_WMASK_A_L                                                                                         0x3751
#define P37_52_MCU_DC_WMASK_B_H                                                                                         0x3752
#define P37_53_MCU_DC_WMASK_B_L                                                                                         0x3753
#define P37_54_MCU_DC_READ_FLAG_A                                                                                       0x3754
#define P37_55_MCU_DC_READ_FLAG_B                                                                                       0x3755
#define P37_56_MCU_DC_DUMMY01                                                                                           0x3756
#define P37_57_MCU_DC_DUMMY02                                                                                           0x3757


//--------------------------------------------------
// Control For Front Display Conversion (Page 39)
//--------------------------------------------------
#define P39_00_DISP_TYPE                                                                                                0x3900
#define P39_01_LVDS_DISPLAY_CONV_CTRL0                                                                                  0x3901
#define P39_02_LVDS_DISPLAY_CONV_CTRL1                                                                                  0x3902
#define P39_03_LVDS_DISPLAY_CONV_CTRL2                                                                                  0x3903
#define P39_04_LVDS_DISPLAY_CONV_CTRL3                                                                                  0x3904
#define P39_05_LVDS_DISPLAY_CONV_CTRL4                                                                                  0x3905
#define P39_06_LVDS_DISPLAY_CONV_CTRL5                                                                                  0x3906
#define P39_07_LVDS_DISPLAY_CONV_CTRL6                                                                                  0x3907
#define P39_08_LVDS_PORCH_RED_CTRL0                                                                                     0x3908
#define P39_09_LVDS_PORCH_RED_CTRL1                                                                                     0x3909
#define P39_0A_LVDS_PORCH_GREEN_CTRL0                                                                                   0x390A
#define P39_0B_LVDS_PORCH_GREEN_CTRL1                                                                                   0x390B
#define P39_0C_LVDS_PORCH_BLUE_CTRL0                                                                                    0x390C
#define P39_0D_LVDS_PORCH_BLUE_CTRL1                                                                                    0x390D
#define P39_0E_LVDS_PORTA_DATA_BIT_CTRL                                                                                 0x390E
#define P39_0F_LVDS_PORTB_DATA_BIT_CTRL                                                                                 0x390F
#define P39_10_LVDS_PORTC_DATA_BIT_CTRL                                                                                 0x3910
#define P39_11_LVDS_PORTD_DATA_BIT_CTRL                                                                                 0x3911
#define P39_12_LVDS_PORTE_DATA_BIT_CTRL                                                                                 0x3912
#define P39_13_LVDS_PORTF_DATA_BIT_CTRL                                                                                 0x3913
#define P39_14_LVDS_PORTG_DATA_BIT_CTRL                                                                                 0x3914
#define P39_15_LVDS_PORTH_DATA_BIT_CTRL                                                                                 0x3915
#define P39_16_LVDS_LR_CTRL                                                                                             0x3916
#define P39_17_LVDS_RSV0_CTRL0                                                                                          0x3917
#define P39_18_LVDS_RSV0_CTRL1                                                                                          0x3918
#define P39_19_LVDS_RSV1_CTRL0                                                                                          0x3919
#define P39_1A_LVDS_RSV1_CTRL1                                                                                          0x391A
#define P39_1B_DSPC_LINE_LENGTH_H                                                                                       0x391B
#define P39_1C_BACK_DSPC_LINE_LENGTH_L                                                                                  0x391C
#define P39_1D_LVDS_CLK_CTRL                                                                                            0x391D
#define P39_20_LVDS_TEST_MODE                                                                                           0x3920
#define P39_21_DISP_BIST_CTRL                                                                                           0x3921
#define P39_22_DISP_DRF_BIST_CTRL0                                                                                      0x3922
#define P39_23_DISP_DRF_BIST_CTRL1                                                                                      0x3923
#define P39_24_DISP_DRF_BIST_CTRL2                                                                                      0x3924
#define P39_27_PANEL_CTRL_1                                                                                             0x3927
#define P39_28_PANEL_CTRL_2                                                                                             0x3928
#define P39_29_DATAMUX_CONTROL1                                                                                         0x3929
#define P39_30_D_CONV_CRC_CTRL                                                                                          0x3930
#define P39_31_D_CONV_CRC_0_H                                                                                           0x3931
#define P39_32_D_CONV_CRC_0_L                                                                                           0x3932
#define P39_33_D_CONV_CRC_1_H                                                                                           0x3933
#define P39_34_D_CONV_CRC_1_L                                                                                           0x3934
#define P39_35_D_CONV_CRC_2_H                                                                                           0x3935
#define P39_36_D_CONV_CRC_2_L                                                                                           0x3936
#define P39_37_D_CONV_CRC_3_H                                                                                           0x3937
#define P39_38_D_CONV_CRC_3_L                                                                                           0x3938
#define P39_39_D_CONV_CRC_4_H                                                                                           0x3939
#define P39_3A_D_CONV_CRC_4_L                                                                                           0x393A
#define P39_3B_D_CONV_CRC_5_H                                                                                           0x393B
#define P39_3C_D_CONV_CRC_5_L                                                                                           0x393C
#define P39_3D_D_CONV_CRC_6_H                                                                                           0x393D
#define P39_3E_D_CONV_CRC_6_L                                                                                           0x393E
#define P39_3F_D_CONV_CRC_7_H                                                                                           0x393F
#define P39_40_D_CONV_CRC_7_L                                                                                           0x3940
#define P39_41_D_CONV_CRC_8_H                                                                                           0x3941
#define P39_42_D_CONV_CRC_8_L                                                                                           0x3942
#define P39_43_D_CONV_CRC_9_H                                                                                           0x3943
#define P39_44_D_CONV_CRC_9_L                                                                                           0x3944
#define P39_45_D_CONV_CRC_10_H                                                                                          0x3945
#define P39_46_D_CONV_CRC_10_L                                                                                          0x3946
#define P39_47_D_CONV_CRC_11_H                                                                                          0x3947
#define P39_48_D_CONV_CRC_11_L                                                                                          0x3948
#define P39_49_D_CONV_CRC_12_H                                                                                          0x3949
#define P39_4A_D_CONV_CRC_12_L                                                                                          0x394A
#define P39_4B_D_CONV_CRC_13_H                                                                                          0x394B
#define P39_4C_D_CONV_CRC_13_L                                                                                          0x394C
#define P39_4D_D_CONV_CRC_14_H                                                                                          0x394D
#define P39_4E_D_CONV_CRC_14_L                                                                                          0x394E
#define P39_4F_D_CONV_CRC_15_H                                                                                          0x394F
#define P39_50_D_CONV_CRC_15_L                                                                                          0x3950
#define P39_51_D_CONV_CRC_16_H                                                                                          0x3951
#define P39_52_D_CONV_CRC_16_L                                                                                          0x3952
#define P39_53_D_CONV_CRC_17_H                                                                                          0x3953
#define P39_54_D_CONV_CRC_17_L                                                                                          0x3954
#define P39_55_D_CONV_CRC_18_H                                                                                          0x3955
#define P39_56_D_CONV_CRC_18_L                                                                                          0x3956
#define P39_57_D_CONV_CRC_19_H                                                                                          0x3957
#define P39_58_D_CONV_CRC_19_L                                                                                          0x3958
#define P39_59_D_CONV_CRC_20_H                                                                                          0x3959
#define P39_5A_D_CONV_CRC_20_L                                                                                          0x395A
#define P39_5B_D_CONV_CRC_21_H                                                                                          0x395B
#define P39_5C_D_CONV_CRC_21_L                                                                                          0x395C
#define P39_5D_D_CONV_CRC_22_H                                                                                          0x395D
#define P39_5E_D_CONV_CRC_22_L                                                                                          0x395E
#define P39_5F_D_CONV_CRC_23_H                                                                                          0x395F
#define P39_60_D_CONV_CRC_23_L                                                                                          0x3960


//--------------------------------------------------
// OSD Frame Control Registers (Page 3A)
//--------------------------------------------------
#define P3A_00_FRAME_CTRL_F_OSD_EN                                                                                      0x3A00
#define P3A_01_FRAME_CTRL_F_MAP_EN                                                                                      0x3A01
#define P3A_03_FRAME_CTRL_F_V_DELAY1_H                                                                                  0x3A03
#define P3A_04_FRAME_CTRL_F_V_DELAY1_L                                                                                  0x3A04
#define P3A_05_FRAME_CTRL_F_H_DELAY1_H                                                                                  0x3A05
#define P3A_06_FRAME_CTRL_F_H_DELAY1_L                                                                                  0x3A06
#define P3A_07_FRAME_CTRL_F_V_DELAY2_H                                                                                  0x3A07
#define P3A_08_FRAME_CTRL_F_V_DELAY2_L                                                                                  0x3A08
#define P3A_09_FRAME_CTRL_F_H_DELAY2_H                                                                                  0x3A09
#define P3A_0A_FRAME_CTRL_F_H_DELAY2_L                                                                                  0x3A0A
#define P3A_0B_FRAME_CTRL_F_V_DELAY3_H                                                                                  0x3A0B
#define P3A_0C_FRAME_CTRL_F_V_DELAY3_L                                                                                  0x3A0C
#define P3A_0D_FRAME_CTRL_F_H_DELAY3_H                                                                                  0x3A0D
#define P3A_0E_FRAME_CTRL_F_H_DELAY3_L                                                                                  0x3A0E
#define P3A_0F_FRAME_CTRL_F_V_DELAY4_H                                                                                  0x3A0F
#define P3A_10_FRAME_CTRL_F_V_DELAY4_L                                                                                  0x3A10
#define P3A_11_FRAME_CTRL_F_H_DELAY4_H                                                                                  0x3A11
#define P3A_12_FRAME_CTRL_F_H_DELAY4_L                                                                                  0x3A12
#define P3A_13_FRAME_CTRL_F_MAP_A_V_DELAY_H                                                                             0x3A13
#define P3A_14_FRAME_CTRL_F_MAP_A_V_DELAY_L                                                                             0x3A14
#define P3A_15_FRAME_CTRL_F_MAP_A_H_DELAY_H                                                                             0x3A15
#define P3A_16_FRAME_CTRL_F_MAP_A_H_DELAY_L                                                                             0x3A16
#define P3A_17_FRAME_CTRL_F_MAP_B_V_DELAY_H                                                                             0x3A17
#define P3A_18_FRAME_CTRL_F_MAP_B_V_DELAY_L                                                                             0x3A18
#define P3A_19_FRAME_CTRL_F_MAP_B_H_DELAY_H                                                                             0x3A19
#define P3A_1A_FRAME_CTRL_F_MAP_B_H_DELAY_L                                                                             0x3A1A
#define P3A_1B_FRAME_CTRL_F_MAP_C_V_DELAY_H                                                                             0x3A1B
#define P3A_1C_FRAME_CTRL_F_MAP_C_V_DELAY_L                                                                             0x3A1C
#define P3A_1D_FRAME_CTRL_F_MAP_C_H_DELAY_H                                                                             0x3A1D
#define P3A_1E_FRAME_CTRL_F_MAP_C_H_DELAY_L                                                                             0x3A1E
#define P3A_1F_FRAME_CTRL_F_MAP_D_V_DELAY_H                                                                             0x3A1F
#define P3A_20_FRAME_CTRL_F_MAP_D_V_DELAY_L                                                                             0x3A20
#define P3A_21_FRAME_CTRL_F_MAP_D_H_DELAY_H                                                                             0x3A21
#define P3A_22_FRAME_CTRL_F_MAP_D_H_DELAY_L                                                                             0x3A22
#define P3A_23_FRAME_CTRL_F_ROT_DIR                                                                                     0x3A23
#define P3A_24_FRAME_CTRL_F_MAP_ROTATE_EN                                                                               0x3A24
#define P3A_25_FRAME_CTRL_F_OSD_PANEL_WID_MSB                                                                           0x3A25
#define P3A_26_FRAME_CTRL_F_OSD_PANEL_WID_LSB                                                                           0x3A26
#define P3A_27_FRAME_CTRL_F_OSD_PANEL_HEI_MSB                                                                           0x3A27
#define P3A_28_FRAME_CTRL_F_OSD_PANEL_HEI_LSB                                                                           0x3A28
#define P3A_29_FRAME_CTRL_F_FONT_OFFSET_H                                                                               0x3A29
#define P3A_2A_FRAME_CTRL_F_2BIT_OFFSET_L                                                                               0x3A2A
#define P3A_2B_FRAME_CTRL_F_4BIT_OFFSRT_L                                                                               0x3A2B
#define P3A_2C_FRAME_CTRL_F_ALPHA_BLENDING_LEV                                                                          0x3A2C
#define P3A_2D_FRAME_CTRL_F_ALPHA_BLENDING_TYP                                                                          0x3A2D
#define P3A_2E_FRAME_CTRL_F_MATCH_COLOR_BLEND                                                                           0x3A2E
#define P3A_2F_FRAME_CTRL_F_WIN_SPECIAL_FUN                                                                             0x3A2F
#define P3A_30_FRAME_CTRL_F_FONT_PRIORITY                                                                               0x3A30
#define P3A_31_FRAME_CTRL_F_WIN_ENABLE_7_0                                                                              0x3A31
#define P3A_32_FRAME_CTRL_F_WIN_ENABLE_15_8                                                                             0x3A32
#define P3A_33_FRAME_CTRL_F_WIN_ENABLE_23_16                                                                            0x3A33
#define P3A_34_FRAME_CTRL_F_WIN_ENABLE_31_24                                                                            0x3A34
#define P3A_35_FRAME_CTRL_F_WRI_PROTECT_BIT_EN                                                                          0x3A35
#define P3A_36_FRAME_CTRL_F_WRI_PROTECT_BIT_BYTE0                                                                       0x3A36
#define P3A_37_FRAME_CTRL_F_ROW_COMMAND_BASE_H                                                                          0x3A37
#define P3A_38_FRAME_CTRL_F_ROW_COMMAND_BASE_L                                                                          0x3A38
#define P3A_39_FRAME_CTRL_F_ROW_COMMAND_BASE_H_MAP_C                                                                    0x3A39
#define P3A_3A_FRAME_CTRL_F_ROW_COMMAND_BASE_L_MAP_C                                                                    0x3A3A
#define P3A_3B_FRAME_CTRL_F_ROW_COMMAND_BASE_H_MAP_D                                                                    0x3A3B
#define P3A_3C_FRAME_CTRL_F_ROW_COMMAND_BASE_L_MAP_D                                                                    0x3A3C
#define P3A_3D_FRAME_CTRL_F_MAP_A_SELECT_BASE_H                                                                         0x3A3D
#define P3A_3E_FRAME_CTRL_F_MAP_A_SELECT_BASE_L                                                                         0x3A3E
#define P3A_3F_FRAME_CTRL_F_MAP_B_SELECT_BASE_H                                                                         0x3A3F
#define P3A_40_FRAME_CTRL_F_MAP_B_SELECT_BASE_L                                                                         0x3A40
#define P3A_41_FRAME_CTRL_F_DISP_FONT_BASE_H                                                                            0x3A41
#define P3A_42_FRAME_CTRL_F_DISP_FONT_BASE_M                                                                            0x3A42
#define P3A_43_FRAME_CTRL_F_DISP_FONT_BASE_L                                                                            0x3A43
#define P3A_44_FRAME_CTRL_F_FONT_BASE_H                                                                                 0x3A44
#define P3A_45_FRAME_CTRL_F_FONT_BASE_M                                                                                 0x3A45
#define P3A_46_FRAME_CTRL_F_FONT_BASE_L                                                                                 0x3A46
#define P3A_47_FRAME_CTRL_F_VLC_0_1                                                                                     0x3A47
#define P3A_48_FRAME_CTRL_F_VLC_2_3                                                                                     0x3A48
#define P3A_49_FRAME_CTRL_F_VLC_4_5                                                                                     0x3A49
#define P3A_4A_FRAME_CTRL_F_VLC_6_7                                                                                     0x3A4A
#define P3A_4B_FRAME_CTRL_F_VLC_8_9                                                                                     0x3A4B
#define P3A_4C_FRAME_CTRL_F_VLC_A_B                                                                                     0x3A4C
#define P3A_4D_FRAME_CTRL_F_VLC_C_D                                                                                     0x3A4D
#define P3A_4E_FRAME_CTRL_F_VLC_E_F                                                                                     0x3A4E
#define P3A_4F_FRAME_CTRL_F_COMPRESSION_EN                                                                              0x3A4F
#define P3A_50_FRAME_CTRL_F_MASK_MAP_ENABLE                                                                             0x3A50
#define P3A_51_FRAME_CTRL_F_MASK_MAP_A_ROW_H                                                                            0x3A51
#define P3A_52_FRAME_CTRL_F_MASK_MAP_A_ROW_M                                                                            0x3A52
#define P3A_53_FRAME_CTRL_F_MASK_MAP_A_ROW_L                                                                            0x3A53
#define P3A_54_FRAME_CTRL_F_MASK_MAP_A_COL_H                                                                            0x3A54
#define P3A_55_FRAME_CTRL_F_MASK_MAP_A_COL_M                                                                            0x3A55
#define P3A_56_FRAME_CTRL_F_MASK_MAP_A_COL_L                                                                            0x3A56
#define P3A_57_FRAME_CTRL_F_MASK_MAP_B_ROW_H                                                                            0x3A57
#define P3A_58_FRAME_CTRL_F_MASK_MAP_B_ROW_M                                                                            0x3A58
#define P3A_59_FRAME_CTRL_F_MASK_MAP_B_ROW_L                                                                            0x3A59
#define P3A_5A_FRAME_CTRL_F_MASK_MAP_B_COL_H                                                                            0x3A5A
#define P3A_5B_FRAME_CTRL_F_MASK_MAP_B_COL_M                                                                            0x3A5B
#define P3A_5C_FRAME_CTRL_F_MASK_MAP_B_COL_L                                                                            0x3A5C
#define P3A_5D_FRAME_CTRL_F_MASK_MAP_C_ROW_H                                                                            0x3A5D
#define P3A_5E_FRAME_CTRL_F_MASK_MAP_C_ROW_M                                                                            0x3A5E
#define P3A_5F_FRAME_CTRL_F_MASK_MAP_C_ROW_L                                                                            0x3A5F
#define P3A_60_FRAME_CTRL_F_MASK_MAP_C_COL_H                                                                            0x3A60
#define P3A_61_FRAME_CTRL_F_MASK_MAP_C_COL_M                                                                            0x3A61
#define P3A_62_FRAME_CTRL_F_MASK_MAP_C_COL_L                                                                            0x3A62
#define P3A_63_FRAME_CTRL_F_MASK_MAP_D_ROW_H                                                                            0x3A63
#define P3A_64_FRAME_CTRL_F_MASK_MAP_D_ROW_M                                                                            0x3A64
#define P3A_65_FRAME_CTRL_F_MASK_MAP_D_ROW_L                                                                            0x3A65
#define P3A_66_FRAME_CTRL_F_MASK_MAP_D_COL_H                                                                            0x3A66
#define P3A_67_FRAME_CTRL_F_MASK_MAP_D_COL_M                                                                            0x3A67
#define P3A_68_FRAME_CTRL_F_MASK_MAP_D_COL_L                                                                            0x3A68
#define P3A_69_FRAME_CTRL_F_FB_INIT_CNT_H                                                                               0x3A69
#define P3A_6A_FRAME_CTRL_F_FB_INIT_CNT_L                                                                               0x3A6A
#define P3A_6B_FRAME_CTRL_F_WD_0                                                                                        0x3A6B
#define P3A_6C_FRAME_CTRL_F_ERROR_FLAG                                                                                  0x3A6C
#define P3A_6D_FRAME_CTRL_F_TEMP                                                                                        0x3A6D
#define P3A_6E_FRAME_CTRL_F_FONT_8BIT_OFFSET_H                                                                          0x3A6E
#define P3A_6F_FRAME_CTRL_F_FONT_8BIT_OFFSET_L                                                                          0x3A6F
#define P3A_70_FRAME_CTRL_F_MATCH_COLOR_BLEND_COLOR                                                                     0x3A70
#define P3A_71_FRAME_CTRL_F_MAP_C_SELECT_BASE_H                                                                         0x3A71
#define P3A_72_FRAME_CTRL_F_MAP_C_SELECT_BASE_L                                                                         0x3A72
#define P3A_73_FRAME_CTRL_F_MAP_D_SELECT_BASE_H                                                                         0x3A73
#define P3A_74_FRAME_CTRL_F_MAP_D_SELECT_BASE_L                                                                         0x3A74
#define P3A_7C_FRAME_CTRL_F_WRI_PROTECT_BIT_BYTE1                                                                       0x3A7C
#define P3A_7D_FRAME_CTRL_F_WRI_PROTECT_BIT_BYTE2                                                                       0x3A7D
#define P3A_7E_FRAME_CTRL_F_WRI_PROTECT_BIT_BYTE3                                                                       0x3A7E
#define P3A_80_FRAME_CTRL_F_PUT_STRING_CTRL                                                                             0x3A80
#define P3A_81_FRAME_CTRL_F_PUT_STRING_CTRL2                                                                            0x3A81
#define P3A_82_FRAME_CTRL_F_PUT_STRING_FONT_DATA_1                                                                      0x3A82
#define P3A_86_FRAME_CTRL_F_PUT_STRING_ADR_PORT_H                                                                       0x3A86
#define P3A_87_FRAME_CTRL_F_PUT_STRING_ADR_PORT_L                                                                       0x3A87
#define P3A_B0_FRAME_CTRL_F_FONT_ROT_STR_ADDR_H                                                                         0x3AB0
#define P3A_B1_FRAME_CTRL_F_FONT_ROT_STR_ADDR_L                                                                         0x3AB1
#define P3A_B2_FRAME_CTRL_F_FONT_BASE_H_2                                                                               0x3AB2
#define P3A_B3_FRAME_CTRL_F_FONT_BASE_M_2                                                                               0x3AB3
#define P3A_B4_FRAME_CTRL_F_FONT_BASE_L_2                                                                               0x3AB4
#define P3A_B8_FRAME_CTRL_F_IPT_DLY3_H_END_H                                                                            0x3AB8
#define P3A_B9_FRAME_CTRL_F_IPT_DLY3_H_END_L                                                                            0x3AB9
#define P3A_BA_FRAME_CTRL_F_IPT_DLY3_V_END_H                                                                            0x3ABA
#define P3A_BB_FRAME_CTRL_F_IPT_DLY3_V_END_L                                                                            0x3ABB
#define P3A_BC_FRAME_CTRL_F_IPT_DLY4_H_END_H                                                                            0x3ABC
#define P3A_BD_FRAME_CTRL_F_IPT_DLY4_H_END_L                                                                            0x3ABD
#define P3A_BE_FRAME_CTRL_F_IPT_DLY4_V_END_H                                                                            0x3ABE
#define P3A_BF_FRAME_CTRL_F_IPT_DLY4_V_END_L                                                                            0x3ABF
#define P3A_C0_FRAME_CTRL_F_OSD_SU_CRTL                                                                                 0x3AC0
#define P3A_C1_FRAME_CTRL_F_IPT_INIT_PHASE                                                                              0x3AC1
#define P3A_C2_FRAME_CTRL_F_IPT_V_FACTOR                                                                                0x3AC2
#define P3A_C3_FRAME_CTRL_F_IPT_H_FACTOR                                                                                0x3AC3
#define P3A_C4_FRAME_CTRL_F_IPT_DLY1_H_END_H                                                                            0x3AC4
#define P3A_C5_FRAME_CTRL_F_IPT_DLY1_H_END_L                                                                            0x3AC5
#define P3A_C6_FRAME_CTRL_F_IPT_DLY1_V_END_H                                                                            0x3AC6
#define P3A_C7_FRAME_CTRL_F_IPT_DLY1_V_END_L                                                                            0x3AC7
#define P3A_C8_FRAME_CTRL_F_IPT_DLY2_H_END_H                                                                            0x3AC8
#define P3A_C9_FRAME_CTRL_F_IPT_DLY2_H_END_L                                                                            0x3AC9
#define P3A_CA_FRAME_CTRL_F_IPT_DLY2_V_END_H                                                                            0x3ACA
#define P3A_CB_FRAME_CTRL_F_IPT_DLY2_V_END_L                                                                            0x3ACB
#define P3A_CC_FRAME_CTRL_F_SU_DB_EN                                                                                    0x3ACC
#define P3A_CD_FRAME_CTRL_F_FONT_ROT_END_ADDR_H                                                                         0x3ACD
#define P3A_CE_FRAME_CTRL_F_FONT_ROT_END_ADDR_L                                                                         0x3ACE
#define P3A_CF_FRAME_CTRL_F_H_PRE_OP                                                                                    0x3ACF
#define P3A_EA_FRAME_CTRL_F_H_PORCH_DELAY                                                                               0x3AEA
#define P3A_EB_FRAME_CTRL_F_H_PORCH_MISC                                                                                0x3AEB
#define P3A_ED_F_OSD_SU_SRAM_CTRL                                                                                       0x3AED
#define P3A_EE_F_OSD_FONT_SRAM_CTRL                                                                                     0x3AEE
#define P3A_EF_F_OSD_LUT_SRAM_CTRL                                                                                      0x3AEF
#define P3A_F0_FRAME_CTRL_F_OSD_MAP_ADR_PORT_H                                                                          0x3AF0
#define P3A_F1_FRAME_CTRL_F_OSD_MAP_ADR_PORT_L                                                                          0x3AF1
#define P3A_F2_FRAME_CTRL_F_OSD_MAP_DATA_PORT                                                                           0x3AF2
#define P3A_F3_FRAME_CTRL_F_OSD_WRITE_OPTION                                                                            0x3AF3
#define P3A_F4_FRAME_CTRL_F_OSD_WIN_ADR_H                                                                               0x3AF4
#define P3A_F5_FRAME_CTRL_F_OSD_WIN_ADR_L                                                                               0x3AF5
#define P3A_F6_FRAME_CTRL_F_OSD_WIN_DATA_PORT                                                                           0x3AF6
#define P3A_F7_FRAME_CTRL_F_OVERLAY_LUT_ADDR                                                                            0x3AF7
#define P3A_F8_FRAME_CTRL_F_COLOR_LUT_PORT                                                                              0x3AF8
#define P3A_F9_FRAME_CTRL_F_OVERLAY_LUT_EN                                                                              0x3AF9
#define P3A_FA_F_OSD_SU_BIST_CTRL                                                                                       0x3AFA
#define P3A_FB_F_OSD_SU_DRF_BIST_CTRL                                                                                   0x3AFB
#define P3A_FC_F_OSD_FONT_BIST_CTRL                                                                                     0x3AFC
#define P3A_FD_F_OSD_FONT_DRF_BIST_CTRL                                                                                 0x3AFD
#define P3A_FE_F_OSD_LUT_BIST_CTRL                                                                                      0x3AFE
#define P3A_FF_F_OSD_LUT_DRF_BIST_CTRL                                                                                  0x3AFF


//--------------------------------------------------
// OSD Timing Gen Register (Page 3A)
//--------------------------------------------------
#define P3A_90_OSD_TIMING_GEN_TEMP_V_STA_H                                                                              0x3A90
#define P3A_91_OSD_TIMING_GEN_TEMP_V_STA_L                                                                              0x3A91
#define P3A_92_OSD_TIMING_GEN_TEMP_V_LAST_H                                                                             0x3A92
#define P3A_93_OSD_TIMING_GEN_TEMP_V_LAST_L                                                                             0x3A93
#define P3A_94_OSD_TIMING_GEN_DUMMY_94                                                                                  0x3A94
#define P3A_95_OSD_TIMING_GEN_DUMMY_95                                                                                  0x3A95
#define P3A_D0_OSD_TIMING_GEN_CTRL                                                                                      0x3AD0
#define P3A_D1_OSD_TIMING_GEN_HOR_TOTAL_H                                                                               0x3AD1
#define P3A_D2_OSD_TIMING_GEN_HOR_TOTAL_L                                                                               0x3AD2
#define P3A_D3_OSD_TIMING_GEN_HOR_BG_STA_H                                                                              0x3AD3
#define P3A_D4_OSD_TIMING_GEN_HOR_BG_STA_L                                                                              0x3AD4
#define P3A_D5_OSD_TIMING_GEN_VER_SYNC_STA_H                                                                            0x3AD5
#define P3A_D6_OSD_TIMING_GEN_VER_SYNC_STA_L                                                                            0x3AD6
#define P3A_D7_OSD_TIMING_GEN_VER_BG_STA_H                                                                              0x3AD7
#define P3A_D8_OSD_TIMING_GEN_VER_BG_STA_L                                                                              0x3AD8
#define P3A_D9_OSD_TIMING_GEN_VER_BG_END_H                                                                              0x3AD9
#define P3A_DA_OSD_TIMING_GEN_VER_BG_END_L                                                                              0x3ADA
#define P3A_DB_OSD_TIMING_GEN_VER_BG_LAST_H                                                                             0x3ADB
#define P3A_DC_OSD_TIMING_GEN_VER_BG_LAST_L                                                                             0x3ADC
#define P3A_DD_OSD_TIMING_GEN_EXTENSION_FB_MAIN                                                                         0x3ADD
#define P3A_DE_OSD_TIMING_GEN_ADJ_H                                                                                     0x3ADE
#define P3A_DF_OSD_TIMING_GEN_ADJ_L                                                                                     0x3ADF
#define P3A_E0_OSD_TIMING_DUMMY                                                                                         0x3AE0


//--------------------------------------------------
// USB3 Retimer UFP System RTSSM (Page 3B)
//--------------------------------------------------
#define P3B_00_RTSSM_GLOBAL_00                                                                                          0x3B00
#define P3B_01_RTSSM_GLOBAL_01                                                                                          0x3B01
#define P3B_02_RTSSM_GLOBAL_02                                                                                          0x3B02
#define P3B_03_RTSSM_GLOBAL_03                                                                                          0x3B03
#define P3B_04_RTSSM_GLOBAL_04                                                                                          0x3B04
#define P3B_05_RTSSM_GLOBAL_05                                                                                          0x3B05
#define P3B_06_RTSSM_GLOBAL_06                                                                                          0x3B06
#define P3B_07_RTSSM_GLOBAL_07                                                                                          0x3B07
#define P3B_08_RTSSM_TOP_CONTROL_00                                                                                     0x3B08
#define P3B_09_RTSSM_TOP_CONTROL_01                                                                                     0x3B09
#define P3B_0A_RTSSM_FLAG_00                                                                                            0x3B0A
#define P3B_0B_RTSSM_STATE_CONTROL_00                                                                                   0x3B0B
#define P3B_0C_RTSSM_STATE_CONTROL_01                                                                                   0x3B0C
#define P3B_0D_RTSSM_STATE_CONTROL_02                                                                                   0x3B0D
#define P3B_0E_RTSSM_STATE_CONTROL_03                                                                                   0x3B0E
#define P3B_0F_RTSSM_STATE_CONTROL_04                                                                                   0x3B0F
#define P3B_10_RTSSM_STATE_CONTROL_05                                                                                   0x3B10
#define P3B_11_RTSSM_IRQ_00                                                                                             0x3B11
#define P3B_12_RTSSM_IRQ_01                                                                                             0x3B12
#define P3B_13_RTSSM_IRQ_02                                                                                             0x3B13
#define P3B_14_RTSSM_IRQ_03                                                                                             0x3B14
#define P3B_15_RTSSM_IRQ_04                                                                                             0x3B15
#define P3B_16_RTSSM_TEST_PIN_00                                                                                        0x3B16
#define P3B_17_RTSSM_DUMMY_00                                                                                           0x3B17
#define P3B_18_RTSSM_DUMMY_01                                                                                           0x3B18
#define P3B_19_RTSSM_DUMMY_02                                                                                           0x3B19
#define P3B_1A_RTSSM_DUMMY_03                                                                                           0x3B1A
#define P3B_1B_SS_DATA_RCV_U_01                                                                                         0x3B1B
#define P3B_1C_SS_DATA_RCV_U_02                                                                                         0x3B1C
#define P3B_1D_SS_DATA_RCV_U_03                                                                                         0x3B1D
#define P3B_1E_SS_DATA_RCV_U_04                                                                                         0x3B1E
#define P3B_1F_SS_DATA_RCV_DUMMY_U_02                                                                                   0x3B1F
#define P3B_5E_RTSSM_DUMMY_04                                                                                           0x3B5E
#define P3B_5F_RTSSM_DUMMY_05                                                                                           0x3B5F
#define P3B_6E_RTSSM_DUMMY_06                                                                                           0x3B6E
#define P3B_6F_RTSSM_DUMMY_07                                                                                           0x3B6F


//--------------------------------------------------
// USB3 Retimer UFP System LFPS (Page 3B)
//--------------------------------------------------
#define P3B_20_LANE_SWITCH_U_01                                                                                         0x3B20
#define P3B_21_LANE_SWITCH_U_DUMMY_01                                                                                   0x3B21
#define P3B_22_LANE_SWITCH_U_DUMMY_02                                                                                   0x3B22
#define P3B_24_LFPS_GLOBAL_SETTING_U                                                                                    0x3B24
#define P3B_25_POLLING_LFPS_U_01                                                                                        0x3B25
#define P3B_26_POLLING_LFPS_U_02                                                                                        0x3B26
#define P3B_27_POLLING_LFPS_U_03                                                                                        0x3B27
#define P3B_28_POLLING_LFPS_U_04                                                                                        0x3B28
#define P3B_29_POLLING_LFPS_U_05                                                                                        0x3B29
#define P3B_2A_POLLING_LFPS_U_06                                                                                        0x3B2A
#define P3B_2B_POLLING_LFPS_U_07                                                                                        0x3B2B
#define P3B_2C_POLLING_LFPS_U_DUMMY_01                                                                                  0x3B2C
#define P3B_30_SCD_DETECT_U_01                                                                                          0x3B30
#define P3B_31_SCD_DETECT_U_02                                                                                          0x3B31
#define P3B_32_SCD_DETECT_U_03                                                                                          0x3B32
#define P3B_33_SCD_DETECT_U_04                                                                                          0x3B33
#define P3B_34_SCD_DETECT_U_05                                                                                          0x3B34
#define P3B_35_SCD_DETECT_U_06                                                                                          0x3B35
#define P3B_36_SCD_DETECT_U_DUMMY_01                                                                                    0x3B36
#define P3B_37_LBPM_DETECT_U_01                                                                                         0x3B37
#define P3B_38_LBPM_DETECT_U_02                                                                                         0x3B38
#define P3B_39_LBPM_DETECT_U_03                                                                                         0x3B39
#define P3B_3A_LBPM_DETECT_U_04                                                                                         0x3B3A
#define P3B_3B_LBPM_DETECT_U_05                                                                                         0x3B3B
#define P3B_3C_LBPM_DETECT_U_06                                                                                         0x3B3C
#define P3B_3D_LBPM_DETECT_U_07                                                                                         0x3B3D
#define P3B_3E_LBPM_DETECT_U_08                                                                                         0x3B3E
#define P3B_3F_LBPM_DETECT_U_09                                                                                         0x3B3F
#define P3B_40_LBPM_DETECT_U_10                                                                                         0x3B40
#define P3B_41_LBPM_DETECT_U_11                                                                                         0x3B41
#define P3B_42_LBPM_DETECT_U_12                                                                                         0x3B42
#define P3B_43_LBPM_DETECT_U_13                                                                                         0x3B43
#define P3B_44_LBPM_DETECT_U_14                                                                                         0x3B44
#define P3B_45_LBPM_DETECT_U_15                                                                                         0x3B45
#define P3B_46_LBPM_DETECT_U_16                                                                                         0x3B46
#define P3B_47_LBPM_DETECT_U_17                                                                                         0x3B47
#define P3B_48_LBPM_DETECT_U_18                                                                                         0x3B48
#define P3B_49_LBPM_DETECT_U_DUMMY_01                                                                                   0x3B49
#define P3B_4A_LBPM_DETECT_U_DUMMY_02                                                                                   0x3B4A
#define P3B_4B_PING_LFPS_DETECT_U_01                                                                                    0x3B4B
#define P3B_4C_PING_LFPS_DETECT_U_02                                                                                    0x3B4C
#define P3B_4D_PING_LFPS_DETECT_U_03                                                                                    0x3B4D
#define P3B_4E_PING_LFPS_DETECT_U_04                                                                                    0x3B4E
#define P3B_4F_PING_LFPS_DETECT_U_DUMMY_01                                                                              0x3B4F
#define P3B_50_WARM_RESET_DETECT_U_01                                                                                   0x3B50
#define P3B_51_WARM_RESET_DETECT_U_02                                                                                   0x3B51
#define P3B_52_WARM_RESET_DETECT_U_03                                                                                   0x3B52
#define P3B_53_WARM_RESET_DETECT_U_04                                                                                   0x3B53
#define P3B_54_WARM_RESET_DETECT_U_05                                                                                   0x3B54
#define P3B_55_WARM_RESET_DETECT_U_DUMMY_01                                                                             0x3B55
#define P3B_56_UX_EXIT_DETECT_U_01                                                                                      0x3B56
#define P3B_57_UX_EXIT_DETECT_U_02                                                                                      0x3B57
#define P3B_58_UX_EXIT_DETECT_U_03                                                                                      0x3B58
#define P3B_59_UX_EXIT_DETECT_U_04                                                                                      0x3B59
#define P3B_5A_UX_EXIT_DETECT_U_DUMMY_01                                                                                0x3B5A
#define P3B_5B_LFPS_RECEIVE_U_DUMMY_01                                                                                  0x3B5B
#define P3B_5C_LFPS_RECEIVE_U_DUMMY_02                                                                                  0x3B5C
#define P3B_5D_LFPS_RECEIVE_U_DUMMY_03                                                                                  0x3B5D
#define P3B_60_LFPS_TX_SETTING_U                                                                                        0x3B60
#define P3B_61_LFPS_FORWARD_CTRL_U_01                                                                                   0x3B61
#define P3B_62_LFPS_LOCAL_GEN_CTRL_U_01                                                                                 0x3B62
#define P3B_63_LFPS_LOCAL_GEN_CTRL_U_02                                                                                 0x3B63
#define P3B_64_LFPS_LOCAL_GEN_CTRL_U_03                                                                                 0x3B64
#define P3B_65_LFPS_LOCAL_GEN_CTRL_U_04                                                                                 0x3B65
#define P3B_66_LFPS_LOCAL_GEN_CTRL_U_05                                                                                 0x3B66
#define P3B_67_LFPS_LOCAL_GEN_CTRL_U_06                                                                                 0x3B67
#define P3B_68_LFPS_LOCAL_GEN_CTRL_U_07                                                                                 0x3B68
#define P3B_69_LFPS_LOCAL_GEN_CTRL_U_08                                                                                 0x3B69
#define P3B_6A_LFPS_TRANSMIT_CTRL_U_DUMMY_U_01                                                                          0x3B6A
#define P3B_6B_LFPS_TRANSMIT_CTRL_U_DUMMY_U_02                                                                          0x3B6B
#define P3B_6C_LFPS_TRANSMIT_CTRL_U_DUMMY_U_03                                                                          0x3B6C
#define P3B_6D_LFPS_TRANSMIT_CTRL_U_DUMMY_U_04                                                                          0x3B6D
#define P3B_70_SCD_TRANSMIT_CTRL_U_01                                                                                   0x3B70
#define P3B_71_SCD_TRANSMIT_CTRL_U_02                                                                                   0x3B71
#define P3B_72_SCD_TRANSMIT_CTRL_U_03                                                                                   0x3B72
#define P3B_73_SCD_TRANSMIT_CTRL_U_04                                                                                   0x3B73
#define P3B_74_SCD_TRANSMIT_U_DUMMY_01                                                                                  0x3B74
#define P3B_75_SCD_TRANSMIT_U_DUMMY_02                                                                                  0x3B75
#define P3B_76_LBPM_TRANSMIT_CTRL_U_01                                                                                  0x3B76
#define P3B_77_LBPM_TRANSMIT_CTRL_U_02                                                                                  0x3B77
#define P3B_78_LBPM_TRANSMIT_CTRL_U_03                                                                                  0x3B78
#define P3B_79_LBPM_TRANSMIT_CTRL_U_04                                                                                  0x3B79
#define P3B_7A_LBPM_TRANSMIT_CTRL_U_05                                                                                  0x3B7A
#define P3B_7B_LBPM_TRANSMIT_CTRL_U_06                                                                                  0x3B7B
#define P3B_7C_LBPM_TRANSMIT_CTRL_U_07                                                                                  0x3B7C
#define P3B_7D_LBPM_TRANSMIT_CTRL_U_08                                                                                  0x3B7D
#define P3B_7E_LBPM_TRANSMIT_U_DUMMY_02                                                                                 0x3B7E
#define P3B_7F_LBPM_TRANSMIT_U_DUMMY_03                                                                                 0x3B7F
#define P3B_80_PING_LFPS_TRANSMIT_CTRL_U                                                                                0x3B80
#define P3B_81_PING_LFPS_TRANSMIT_U_DUMMY_01                                                                            0x3B81
#define P3B_82_WARM_RESET_TRANSMIT_CTRL_U_01                                                                            0x3B82
#define P3B_83_WARM_RESET_TRANSMIT_CTRL_U_02                                                                            0x3B83
#define P3B_84_WARM_RESET_TRANSMIT_CTRL_U_DUMMY_01                                                                      0x3B84
#define P3B_85_UX_EXIT_TRANSMIT_CTRL_U_01                                                                               0x3B85
#define P3B_86_UX_EXIT_TRANSMIT_CTRL_U_02                                                                               0x3B86
#define P3B_87_UX_EXIT_TRANSMIT_CTRL_U_03                                                                               0x3B87
#define P3B_88_UX_EXIT_TRANSMIT_CTRL_U_04                                                                               0x3B88
#define P3B_89_UX_EXIT_TRANSMIT_CTRL_U_05                                                                               0x3B89
#define P3B_8A_UX_EXIT_TRANSMIT_U_DUMMY_01                                                                              0x3B8A
#define P3B_8B_LFPS_TRANSMIT_U_DUMMY_01                                                                                 0x3B8B
#define P3B_8C_LFPS_TRANSMIT_U_DUMMY_02                                                                                 0x3B8C
#define P3B_8D_LFPS_TRANSMIT_U_DUMMY_03                                                                                 0x3B8D


//--------------------------------------------------
// USB3 Retimer UFP System TIMER (Page 3B)
//--------------------------------------------------
#define P3B_90_TIMER_DV0                                                                                                0x3B90
#define P3B_91_TIMER_DV1                                                                                                0x3B91
#define P3B_92_TIMER_DV2                                                                                                0x3B92
#define P3B_93_TIMER_TOP                                                                                                0x3B93
#define P3B_94_TIMER_GRP1_0                                                                                             0x3B94
#define P3B_95_TIMER_GRP1_1                                                                                             0x3B95
#define P3B_96_TIMER_GRP1_2                                                                                             0x3B96
#define P3B_97_TIMER_GRP1_3                                                                                             0x3B97
#define P3B_98_TIMER_GRP1_4                                                                                             0x3B98
#define P3B_99_TIMER_GRP2_0                                                                                             0x3B99
#define P3B_9A_TIMER_GRP2_1                                                                                             0x3B9A
#define P3B_9B_TIMER_GRP2_2                                                                                             0x3B9B
#define P3B_9C_TIMER_GRP2_3                                                                                             0x3B9C
#define P3B_9D_TIMER_CNT_LIST_CONTROL                                                                                   0x3B9D
#define P3B_A0_TIMER_CNT_LIST_0                                                                                         0x3BA0
#define P3B_A1_TIMER_CNT_LIST_1                                                                                         0x3BA1
#define P3B_A2_TIMER_CNT_LIST_2                                                                                         0x3BA2
#define P3B_A3_TIMER_CNT_LIST_3                                                                                         0x3BA3
#define P3B_A4_TIMER_CNT_LIST_4                                                                                         0x3BA4
#define P3B_A5_TIMER_CNT_LIST_5                                                                                         0x3BA5
#define P3B_A6_TIMER_CNT_LIST_6                                                                                         0x3BA6
#define P3B_A7_TIMER_CNT_LIST_7                                                                                         0x3BA7
#define P3B_A8_TIMER_CNT_LIST_8                                                                                         0x3BA8
#define P3B_A9_TIMER_CNT_LIST_9                                                                                         0x3BA9
#define P3B_AA_TIMER_CNT_LIST_10                                                                                        0x3BAA
#define P3B_AB_TIMER_CNT_LIST_11                                                                                        0x3BAB
#define P3B_AC_TIMER_CNT_LIST_12                                                                                        0x3BAC
#define P3B_AD_TIMER_CNT_LIST_13                                                                                        0x3BAD
#define P3B_AE_TIMER_CNT_LIST_14                                                                                        0x3BAE
#define P3B_AF_TIMER_CNT_LIST_15                                                                                        0x3BAF
#define P3B_B0_TIMER_CNT_LIST_16                                                                                        0x3BB0
#define P3B_B1_TIMER_CNT_LIST_17                                                                                        0x3BB1
#define P3B_B2_TIMER_CNT_LIST_18                                                                                        0x3BB2
#define P3B_B3_TIMER_CNT_LIST_19                                                                                        0x3BB3
#define P3B_B4_TIMER_CNT_LIST_20                                                                                        0x3BB4
#define P3B_B5_TIMER_CNT_LIST_21                                                                                        0x3BB5
#define P3B_B6_TIMER_CNT_LIST_22                                                                                        0x3BB6
#define P3B_B7_TIMER_CNT_LIST_23                                                                                        0x3BB7
#define P3B_B8_TIMER_CNT_LIST_24                                                                                        0x3BB8
#define P3B_B9_TIMER_CNT_LIST_25                                                                                        0x3BB9
#define P3B_BA_TIMER_CNT_LIST_26                                                                                        0x3BBA
#define P3B_BB_TIMER_CNT_LIST_27                                                                                        0x3BBB
#define P3B_BC_TIMER_CNT_LIST_28                                                                                        0x3BBC
#define P3B_BD_TIMER_DUMMY_01                                                                                           0x3BBD
#define P3B_BE_TIMER_DUMMY_02                                                                                           0x3BBE
#define P3B_BF_TIMER_DUMMY_03                                                                                           0x3BBF


//--------------------------------------------------
// USB3 Retimer UFP0 System PIPE (Page 3B)
//--------------------------------------------------
#define P3B_C0_PIPE_CONTROL_U_00                                                                                        0x3BC0
#define P3B_C1_PIPE_CONTROL_U_01                                                                                        0x3BC1
#define P3B_C2_PIPE_CONTROL_U_02                                                                                        0x3BC2
#define P3B_C3_PIPE_CONTROL_U_03                                                                                        0x3BC3
#define P3B_C4_PIPE_CONTROL_U_04                                                                                        0x3BC4
#define P3B_C5_PIPE_CONTROL_U_05                                                                                        0x3BC5
#define P3B_C6_PIPE_CONTROL_U_06                                                                                        0x3BC6
#define P3B_C7_PIPE_CONTROL_U_07                                                                                        0x3BC7
#define P3B_C8_PIPE_CONTROL_U_08                                                                                        0x3BC8
#define P3B_C9_PIPECTRL_DUMMY_01                                                                                        0x3BC9
#define P3B_CA_PIPECTRL_DUMMY_02                                                                                        0x3BCA
#define P3B_CB_PIPECTRL_DUMMY_03                                                                                        0x3BCB
#define P3B_CE_PIPE_TXDEEMP_TX0_G1                                                                                      0x3BCE
#define P3B_CF_PIPE_TXDEEMP_TX1_G1                                                                                      0x3BCF
#define P3B_D0_PIPE_TXDEEMP_NORM_CN1_TX0_G2                                                                             0x3BD0
#define P3B_D1_PIPE_TXDEEMP_NORM_C0_TX0_G2                                                                              0x3BD1
#define P3B_D2_PIPE_TXDEEMP_NORM_CP1_TX0_G2                                                                             0x3BD2
#define P3B_D4_PIPE_TXDEEMP_CP13_CN1_TX0_G2                                                                             0x3BD4
#define P3B_D5_PIPE_TXDEEMP_CP13_C0_TX0_G2                                                                              0x3BD5
#define P3B_D6_PIPE_TXDEEMP_CP13_CP1_TX0_G2                                                                             0x3BD6
#define P3B_D7_PIPE_TXDEEMP_CP14_CN1_TX0_G2                                                                             0x3BD7
#define P3B_D8_PIPE_TXDEEMP_CP14_C0_TX0_G2                                                                              0x3BD8
#define P3B_D9_PIPE_TXDEEMP_CP14_CP1_TX0_G2                                                                             0x3BD9
#define P3B_DA_PIPE_TXDEEMP_CP15_CN1_TX0_G2                                                                             0x3BDA
#define P3B_DB_PIPE_TXDEEMP_CP15_C0_TX0_G2                                                                              0x3BDB
#define P3B_DC_PIPE_TXDEEMP_CP15_CP1_TX0_G2                                                                             0x3BDC
#define P3B_DD_PIPE_TXDEEMP_CP16_CN1_TX0_G2                                                                             0x3BDD
#define P3B_DE_PIPE_TXDEEMP_CP16_C0_TX0_G2                                                                              0x3BDE
#define P3B_DF_PIPE_TXDEEMP_CP16_CP1_TX0_G2                                                                             0x3BDF
#define P3B_E0_PIPE_TXDEEMP_NORM_CN1_TX1_G2                                                                             0x3BE0
#define P3B_E1_PIPE_TXDEEMP_NORM_C0_TX1_G2                                                                              0x3BE1
#define P3B_E2_PIPE_TXDEEMP_NORM_CP1_TX1_G2                                                                             0x3BE2
#define P3B_E4_PIPE_TXDEEMP_CP13_CN1_TX1_G2                                                                             0x3BE4
#define P3B_E5_PIPE_TXDEEMP_CP13_C0_TX1_G2                                                                              0x3BE5
#define P3B_E6_PIPE_TXDEEMP_CP13_CP1_TX1_G2                                                                             0x3BE6
#define P3B_E7_PIPE_TXDEEMP_CP14_CN1_TX1_G2                                                                             0x3BE7
#define P3B_E8_PIPE_TXDEEMP_CP14_C0_TX1_G2                                                                              0x3BE8
#define P3B_E9_PIPE_TXDEEMP_CP14_CP1_TX1_G2                                                                             0x3BE9
#define P3B_EA_PIPE_TXDEEMP_CP15_CN1_TX1_G2                                                                             0x3BEA
#define P3B_EB_PIPE_TXDEEMP_CP15_C0_TX1_G2                                                                              0x3BEB
#define P3B_EC_PIPE_TXDEEMP_CP15_CP1_TX1_G2                                                                             0x3BEC
#define P3B_ED_PIPE_TXDEEMP_CP16_CN1_TX1_G2                                                                             0x3BED
#define P3B_EE_PIPE_TXDEEMP_CP16_C0_TX1_G2                                                                              0x3BEE
#define P3B_EF_PIPE_TXDEEMP_CP16_CP1_TX1_G2                                                                             0x3BEF


//--------------------------------------------------
// USB3 Retimer UFP System Rx Clock Detect (Page 3B)
//--------------------------------------------------
#define P3B_F0_CLK_DET_CONTROL_U_00                                                                                     0x3BF0
#define P3B_F1_CLK_DET_RESULT_U_00                                                                                      0x3BF1
#define P3B_F2_CLK_DET_RESULT_U_01                                                                                      0x3BF2
#define P3B_F3_CLK_DET_RESULT_U_02                                                                                      0x3BF3
#define P3B_F4_CLK_DET_RESULT_U_03                                                                                      0x3BF4
#define P3B_F5_CLK_DET_RESULT_U_04                                                                                      0x3BF5
#define P3B_F6_CLK_DET_RESULT_U_05                                                                                      0x3BF6
#define P3B_F7_CLK_DET_RESULT_U_06                                                                                      0x3BF7
#define P3B_F8_CLK_DET_DUMMY_U_00                                                                                       0x3BF8
#define P3B_F9_CLK_DET_DUMMY_U_01                                                                                       0x3BF9


//--------------------------------------------------
// USB3 Retimer UFP System Clock Invert (Page 3B)
//--------------------------------------------------
#define P3B_FC_CLK_INVERT_CTRL_U_00                                                                                     0x3BFC
#define P3B_FD_CLK_INVERT_CTRL_U_01                                                                                     0x3BFD
#define P3B_FE_CLK_INVERT_CTRL_U_02                                                                                     0x3BFE
#define P3B_FF_CLK_INVERT_DUMMY_U_00                                                                                    0x3BFF


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 Block Align (Page 3C)
//--------------------------------------------------
#define P3C_09_BLOCK_ALIGN_01                                                                                           0x3C09
#define P3C_0A_BLOCK_ALIGN_02                                                                                           0x3C0A
#define P3C_0B_BLOCK_ALIGN_IRQ_01                                                                                       0x3C0B
#define P3C_0C_BLOCK_ALIGN_IRQ_02                                                                                       0x3C0C
#define P3C_0D_BLOCK_ALIGN_DUMMY_01                                                                                     0x3C0D
#define P3C_0E_BLOCK_ALIGN_DUMMY_02                                                                                     0x3C0E
#define P3C_0F_BLOCK_ALIGN_DUMMY_03                                                                                     0x3C0F


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 PRBS Rx (Page 3C)
//--------------------------------------------------
#define P3C_20_PRBS_DETECT_CONTORL_U                                                                                    0x3C20
#define P3C_21_PRBS_ERROR_CNT_U                                                                                         0x3C21


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 PRBS Tx (Page 3C)
//--------------------------------------------------
#define P3C_22_PRBS_TX_CONTROL_U                                                                                        0x3C22


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 Link Detect (Page 3C)
//--------------------------------------------------
#define P3C_30_LINK_DET_GLOBAL_G2                                                                                       0x3C30
#define P3C_31_LINK_DET_TSEQ_G2_0                                                                                       0x3C31
#define P3C_32_LINK_DET_TSEQ_G2_1                                                                                       0x3C32
#define P3C_33_LINK_DET_TSEQ_CNT_G2_2                                                                                   0x3C33
#define P3C_34_LINK_DET_TSEQ_CNT_G2_3                                                                                   0x3C34
#define P3C_35_LINK_DET_TSEQ_CNT_G2_4                                                                                   0x3C35
#define P3C_36_LINK_DET_TSEQ_CNT_G2_5                                                                                   0x3C36
#define P3C_37_LINK_DET_TSEQ_CNT_G2_6                                                                                   0x3C37
#define P3C_38_LINK_DET_TSEQ_CNT_G2_7                                                                                   0x3C38
#define P3C_39_LINK_DET_POLARITY_G2                                                                                     0x3C39
#define P3C_3A_LINK_DET_TS1_G2_0                                                                                        0x3C3A
#define P3C_3B_LINK_DET_TS1_G2_1                                                                                        0x3C3B
#define P3C_3C_LINK_DET_TS1_FUNC_G2_0                                                                                   0x3C3C
#define P3C_3D_LINK_DET_TS1_FUNC_G2_1                                                                                   0x3C3D
#define P3C_3E_LINK_DET_TS1_CNT_G2_0                                                                                    0x3C3E
#define P3C_3F_LINK_DET_TS1_CNT_G2_1                                                                                    0x3C3F
#define P3C_40_LINK_DET_TS1_CNT_G2_2                                                                                    0x3C40
#define P3C_41_LINK_DET_TS1_CNT_G2_3                                                                                    0x3C41
#define P3C_42_LINK_DET_TS2_CTL_G2_0                                                                                    0x3C42
#define P3C_43_LINK_DET_TS2_CTL_G2_1                                                                                    0x3C43
#define P3C_44_LINK_DET_TS2_CTL_G2_2                                                                                    0x3C44
#define P3C_46_LINK_DET_TS2_FUNCR_G2_0                                                                                  0x3C46
#define P3C_47_LINK_DET_TS2_FUNCR_G2_1                                                                                  0x3C47
#define P3C_48_LINK_DET_TS2_FUNCW                                                                                       0x3C48
#define P3C_49_LINK_DET_TS2_CNT_G2_0                                                                                    0x3C49
#define P3C_4A_LINK_DET_TS2_CNT_G2_1                                                                                    0x3C4A
#define P3C_4B_LINK_DET_TS2_CNT_G2_2                                                                                    0x3C4B
#define P3C_4C_LINK_DET_TS2_CNT_G2_3                                                                                    0x3C4C
#define P3C_4D_LINK_DET_DUMMY_00                                                                                        0x3C4D
#define P3C_4F_LINK_DET_IS_G2_0                                                                                         0x3C4F
#define P3C_50_LINK_DET_IS_G2_1                                                                                         0x3C50
#define P3C_51_LINK_DET_LCMD_G2_0                                                                                       0x3C51
#define P3C_52_LINK_DET_LCMD_G2_1                                                                                       0x3C52
#define P3C_53_LINK_DET_LCMD_G2_2                                                                                       0x3C53
#define P3C_54_LINK_DET_LCMD_G2_3                                                                                       0x3C54
#define P3C_55_LINK_DET_PKT_G2_0                                                                                        0x3C55
#define P3C_56_LINK_DET_PKT_G2_1                                                                                        0x3C56
#define P3C_57_LINK_DET_SYNC_G2_0                                                                                       0x3C57
#define P3C_58_LINK_DET_SYNC_G2_1                                                                                       0x3C58
#define P3C_59_LINK_DET_SYNC_G2_2                                                                                       0x3C59
#define P3C_5A_LINK_DET_SYNC_G2_3                                                                                       0x3C5A
#define P3C_5B_LINK_DET_SYNC_G2_4                                                                                       0x3C5B
#define P3C_5C_LINK_DET_SDS_G2                                                                                          0x3C5C
#define P3C_5D_LINK_DET_SKP_G2_0                                                                                        0x3C5D
#define P3C_5E_LINK_DET_SKP_G2_1                                                                                        0x3C5E
#define P3C_5F_U2_INACTIVITY_TIMER                                                                                      0x3C5F
#define P3C_60_DESCRAM_0                                                                                                0x3C60
#define P3C_61_LINK_DET_DUMMY_01                                                                                        0x3C61
#define P3C_62_LINK_DET_DUMMY_02                                                                                        0x3C62
#define P3C_63_LINK_DET_DUMMY_03                                                                                        0x3C63
#define P3C_64_LINK_DET_DUMMY_04                                                                                        0x3C64
#define P3C_65_LINK_DET_DUMMY_05                                                                                        0x3C65
#define P3C_66_LINK_DET_DUMMY_06                                                                                        0x3C66


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 EB Buffer (Page 3C)
//--------------------------------------------------
#define P3C_70_EB_GLOBAL_G2_0                                                                                           0x3C70
#define P3C_71_EB_GLOBAL_G2_1                                                                                           0x3C71
#define P3C_72_EB_GLOBAL_G2_2                                                                                           0x3C72
#define P3C_73_EB_GLOBAL_G2_3                                                                                           0x3C73
#define P3C_74_EB_FLAG_G2_0                                                                                             0x3C74
#define P3C_75_EB_FLAG_G2_1                                                                                             0x3C75
#define P3C_76_EB_FLAG_G2_2                                                                                             0x3C76
#define P3C_77_EB_FLAG_G2_3                                                                                             0x3C77
#define P3C_78_EB_DUMMY_G2_00                                                                                           0x3C78
#define P3C_79_EB_CTRL_G2                                                                                               0x3C79
#define P3C_7A_EB_WL_G2_0                                                                                               0x3C7A
#define P3C_7B_EB_WL_G2_1                                                                                               0x3C7B
#define P3C_7C_EB_WL_G2_2                                                                                               0x3C7C
#define P3C_7D_EB_WL_G2_3                                                                                               0x3C7D
#define P3C_7E_EB_WL_G2_4                                                                                               0x3C7E
#define P3C_7F_EB_WL_G2_5                                                                                               0x3C7F
#define P3C_80_EB_WL_G2_6                                                                                               0x3C80
#define P3C_81_EB_WL_G2_7                                                                                               0x3C81
#define P3C_82_EB_WL_G2_8                                                                                               0x3C82
#define P3C_83_EB_WL_G2_9                                                                                               0x3C83
#define P3C_84_EB_WL_G2_10                                                                                              0x3C84
#define P3C_85_EB_SRAM_BIST_G2_0                                                                                        0x3C85
#define P3C_86_EB_SRAM_BIST_G2_1                                                                                        0x3C86
#define P3C_87_EB_DUMMY_G2_01                                                                                           0x3C87
#define P3C_88_EB_DUMMY_G2_02                                                                                           0x3C88


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 Tx Bist (Page 3C)
//--------------------------------------------------
#define P3C_A0_TXBIST_PAT_SEL_G2                                                                                        0x3CA0
#define P3C_A1_TXBIST_PINGLFPS_CNT                                                                                      0x3CA1
#define P3C_A2_TXBIST_PAT12_SEED_0                                                                                      0x3CA2
#define P3C_A3_TXBIST_PAT12_SEED_1                                                                                      0x3CA3
#define P3C_A4_TXBIST_CTRL_G2_00                                                                                        0x3CA4
#define P3C_A5_TXBIST_CTRL_G2_01                                                                                        0x3CA5
#define P3C_A6_TXBIST_STATUS_DETECTOR_G2                                                                                0x3CA6
#define P3C_A7_TXBIST_STATUS_SET_G2                                                                                     0x3CA7
#define P3C_A8_TXBIST_TSX_FUNC_BYTE_G2                                                                                  0x3CA8
#define P3C_A9_TXBIST_TSEQ_NUM_G2                                                                                       0x3CA9
#define P3C_AA_TXBIST_CONFIG_G2                                                                                         0x3CAA
#define P3C_AB_TXBIST_DCBALANCE_G2_00                                                                                   0x3CAB
#define P3C_AC_TXBIST_DCBALANCE_G2_01                                                                                   0x3CAC
#define P3C_AD_TXBIST_DCBALANCE_G2_02                                                                                   0x3CAD
#define P3C_AE_TXBIST_DCBALANCE_G2_03                                                                                   0x3CAE
#define P3C_AF_TXBIST_DCBALANCE_G2_04                                                                                   0x3CAF
#define P3C_B0_TXBIST_DCBALANCE_G2_05                                                                                   0x3CB0
#define P3C_B1_TXBIST_DCBALANCE_G2_06                                                                                   0x3CB1
#define P3C_B2_TXBIST_DCBALANCE_G2_07                                                                                   0x3CB2
#define P3C_B3_TXBIST_DATA_REVERSE_G2                                                                                   0x3CB3
#define P3C_B4_TXBIST_DUMMY_G2_00                                                                                       0x3CB4
#define P3C_B5_TXBIST_DUMMY_G2_01                                                                                       0x3CB5


//--------------------------------------------------
// USB3 Retimer UFP System Gen2 Fifo2 (Page 3C)
//--------------------------------------------------
#define P3C_C8_FIFO2_GLOBAL_00                                                                                          0x3CC8
#define P3C_C9_FIFO2_GLOBAL_01                                                                                          0x3CC9
#define P3C_CA_FIFO2_GLOBAL_02                                                                                          0x3CCA
#define P3C_CB_FIFO2_GLOBAL_03                                                                                          0x3CCB
#define P3C_CC_FIFO2_FLAG                                                                                               0x3CCC
#define P3C_CD_FIFO2_GEN2_DUMMY_00                                                                                      0x3CCD
#define P3C_CE_FIFO2_GEN2_DUMMY_01                                                                                      0x3CCE


//--------------------------------------------------
// USB3 Retimer UFP System Gen1 Link Detect (Page 3D)
//--------------------------------------------------
#define P3D_30_LINK_DET_GLOBAL_G1                                                                                       0x3D30
#define P3D_31_LINK_DET_TSEQ_G1_0                                                                                       0x3D31
#define P3D_32_LINK_DET_TSEQ_G1_1                                                                                       0x3D32
#define P3D_33_LINK_DET_TSEQ_CNT_G1_2                                                                                   0x3D33
#define P3D_34_LINK_DET_TSEQ_CNT_G1_3                                                                                   0x3D34
#define P3D_35_LINK_DET_TSEQ_CNT_G1_4                                                                                   0x3D35
#define P3D_36_LINK_DET_TSEQ_CNT_G1_5                                                                                   0x3D36
#define P3D_37_LINK_DET_TSEQ_CNT_G1_6                                                                                   0x3D37
#define P3D_38_LINK_DET_TSEQ_CNT_G1_7                                                                                   0x3D38
#define P3D_39_LINK_DET_TSEQ_CNT_G1_8                                                                                   0x3D39
#define P3D_3A_LINK_DET_TSEQ_CNT_G1_9                                                                                   0x3D3A
#define P3D_3B_LINK_DET_POLARITY_G1                                                                                     0x3D3B
#define P3D_3C_LINK_DET_TS1_G1_0                                                                                        0x3D3C
#define P3D_3D_LINK_DET_TS1_G1_1                                                                                        0x3D3D
#define P3D_3E_LINK_DET_TS1_FUNC_G1_0                                                                                   0x3D3E
#define P3D_3F_LINK_DET_TS1_FUNC_G1_1                                                                                   0x3D3F
#define P3D_40_LINK_DET_TS1_CNT_G1_0                                                                                    0x3D40
#define P3D_41_LINK_DET_TS1_CNT_G1_1                                                                                    0x3D41
#define P3D_42_LINK_DET_TS1_CNT_G1_2                                                                                    0x3D42
#define P3D_43_LINK_DET_TS1_CNT_G1_3                                                                                    0x3D43
#define P3D_44_LINK_DET_TS2_CTL_G1_0                                                                                    0x3D44
#define P3D_45_LINK_DET_TS2_CTL_G1_1                                                                                    0x3D45
#define P3D_46_LINK_DET_TS2_CTL_G1_2                                                                                    0x3D46
#define P3D_47_LINK_DET_TS2_CTL_G1_3                                                                                    0x3D47
#define P3D_48_LINK_DET_TS2_FUNCR_G1_0                                                                                  0x3D48
#define P3D_49_LINK_DET_TS2_FUNCR_G1_1                                                                                  0x3D49
#define P3D_4A_LINK_DET_TS2_FUNCW                                                                                       0x3D4A
#define P3D_4B_LINK_DET_TS2_CNT_G1_0                                                                                    0x3D4B
#define P3D_4C_LINK_DET_TS2_CNT_G1_1                                                                                    0x3D4C
#define P3D_4D_LINK_DET_TS2_CNT_G1_2                                                                                    0x3D4D
#define P3D_4F_LINK_DET_TS2_CNT_G1_3                                                                                    0x3D4F
#define P3D_50_LINK_DET_DUMMY_00                                                                                        0x3D50
#define P3D_51_LINK_DET_IS_G1_0                                                                                         0x3D51
#define P3D_52_LINK_DET_IS_G1_1                                                                                         0x3D52
#define P3D_53_LINK_DET_LCMD_G1_0                                                                                       0x3D53
#define P3D_54_LINK_DET_LCMD_G1_1                                                                                       0x3D54
#define P3D_55_LINK_DET_LCMD_G1_2                                                                                       0x3D55
#define P3D_56_LINK_DET_LCMD_G1_3                                                                                       0x3D56
#define P3D_57_LINK_DET_PKT_G1_0                                                                                        0x3D57
#define P3D_58_LINK_DET_PKT_G1_1                                                                                        0x3D58
#define P3D_59_LINK_DET_SKP_G1                                                                                          0x3D59
#define P3D_5A_U2_INACTIVITY_TIMER                                                                                      0x3D5A
#define P3D_5B_10B8B_DEC0                                                                                               0x3D5B
#define P3D_5C_10B8B_DEC1                                                                                               0x3D5C
#define P3D_5E_10B8B_DEC2                                                                                               0x3D5E
#define P3D_5F_10B8B_DEC3                                                                                               0x3D5F
#define P3D_60_10B8B_DEC4                                                                                               0x3D60
#define P3D_61_10B8B_DEC5                                                                                               0x3D61
#define P3D_62_DESCRAM_0                                                                                                0x3D62
#define P3D_63_LINK_DET_DUMMY_01                                                                                        0x3D63
#define P3D_64_LINK_DET_DUMMY_02                                                                                        0x3D64
#define P3D_65_LINK_DET_DUMMY_03                                                                                        0x3D65
#define P3D_66_LINK_DET_DUMMY_04                                                                                        0x3D66
#define P3D_67_LINK_DET_DUMMY_05                                                                                        0x3D67
#define P3D_69_TX_STATUS_DETECTOR_G1                                                                                    0x3D69
#define P3D_6A_TX_STATUS_DETECTOR_G1_DUMMY_01                                                                           0x3D6A
#define P3D_6B_TX_STATUS_DETECTOR_G1_DUMMY_02                                                                           0x3D6B


//--------------------------------------------------
// USB3 Retimer UFP0 System Gen1 Pass Mode Rx (Page 3D)
//--------------------------------------------------
#define P3D_6C_COM_DUMMY_U_00                                                                                           0x3D6C
#define P3D_6D_COM_DUMMY_U_01                                                                                           0x3D6D
#define P3D_6E_COM_DUMMY_U_02                                                                                           0x3D6E
#define P3D_6F_COM_DUMMY_U_03                                                                                           0x3D6F
#define P3D_C0_COM_DETECT_U_00                                                                                          0x3DC0
#define P3D_C1_COM_DETECT_U_01                                                                                          0x3DC1
#define P3D_C2_COM_DETECT_U_02                                                                                          0x3DC2
#define P3D_C3_COM_DETECT_U_03                                                                                          0x3DC3
#define P3D_E6_PRBS_DETECT_CONTORL_U                                                                                    0x3DE6
#define P3D_E7_PRBS_ERROR_CNT_U                                                                                         0x3DE7
#define P3D_ED_COM_DETECT_U_04                                                                                          0x3DED
#define P3D_EE_COM_DETECT_U_05                                                                                          0x3DEE
#define P3D_EF_COM_DETECT_U_06                                                                                          0x3DEF


//--------------------------------------------------
// USB3 Retimer UFP1 System Gen1 Pass Mode Rx (Page 3D)
//--------------------------------------------------
#define P3D_7C_COM_DUMMY_U_00                                                                                           0x3D7C
#define P3D_7D_COM_DUMMY_U_01                                                                                           0x3D7D
#define P3D_7E_COM_DUMMY_U_02                                                                                           0x3D7E
#define P3D_7F_COM_DUMMY_U_03                                                                                           0x3D7F
#define P3D_D0_COM_DETECT_U_00                                                                                          0x3DD0
#define P3D_D1_COM_DETECT_U_01                                                                                          0x3DD1
#define P3D_D2_COM_DETECT_U_02                                                                                          0x3DD2
#define P3D_D3_COM_DETECT_U_03                                                                                          0x3DD3
#define P3D_FD_COM_DETECT_U_04                                                                                          0x3DFD
#define P3D_FE_COM_DETECT_U_05                                                                                          0x3DFE
#define P3D_FF_COM_DETECT_U_06                                                                                          0x3DFF


//--------------------------------------------------
// USB3 Retimer UFP System Gen1 Pass Mode Tx (Page 3D)
//--------------------------------------------------
#define P3D_A9_FIFO2_GEN1_GLOBAL_00                                                                                     0x3DA9
#define P3D_AA_FIFO2_GEN1_DUMMY_00                                                                                      0x3DAA
#define P3D_B0_TXBIST_PAT_SEL_G1                                                                                        0x3DB0
#define P3D_B1_TXBIST_CTRL_G1_00                                                                                        0x3DB1
#define P3D_B2_TXBIST_CTRL_G1_01                                                                                        0x3DB2
#define P3D_B6_TXBIST_TSEQ_NUM_G1                                                                                       0x3DB6
#define P3D_B7_TXBIST_CONFIG_G1                                                                                         0x3DB7
#define P3D_BD_PASSMODE_TXBIST_FUNCTION_01                                                                              0x3DBD
#define P3D_BE_PASSMODE_TXBIST_FUNCTION_02                                                                              0x3DBE
#define P3D_BF_PASSMODE_TXBIST_FUNCTION_03                                                                              0x3DBF
#define P3D_E0_TX_MUX_U_00                                                                                              0x3DE0
#define P3D_E1_TX_MUX_U_01                                                                                              0x3DE1
#define P3D_E2_TX_MUX_U_02                                                                                              0x3DE2
#define P3D_E3_TX_MUX_U_03                                                                                              0x3DE3
#define P3D_E8_GEN1_PRBS_TX                                                                                             0x3DE8


//--------------------------------------------------
// USB3 Retimer UFP0 System Gen1 Pass Mode AsyFifo (Page 3D)
//--------------------------------------------------
#define P3D_C4_GEN1_ASYNCHRONOUS_FIFO_CTRL_00                                                                           0x3DC4
#define P3D_C5_GEN1_ASYNCHRONOUS_FIFO_CTRL_01                                                                           0x3DC5
#define P3D_C6_GEN1_ASYNCHRONOUS_FIFO_CTRL_02                                                                           0x3DC6
#define P3D_C7_GEN1_ASYNCHRONOUS_DUMMY_U_00                                                                             0x3DC7
#define P3D_C8_GEN1_ASYNCHRONOUS_EB_LIKE_01                                                                             0x3DC8
#define P3D_C9_GEN1_ASYNCHRONOUS_EB_LIKE_02                                                                             0x3DC9
#define P3D_CA_GEN1_ASYNCHRONOUS_FIFO_WL_01                                                                             0x3DCA
#define P3D_CB_GEN1_ASYNCHRONOUS_FIFO_WL_02                                                                             0x3DCB
#define P3D_CC_GEN1_ASYNCHRONOUS_FIFO_WL_03                                                                             0x3DCC
#define P3D_CD_GEN1_ASYNCHRONOUS_FIFO_WL_04                                                                             0x3DCD
#define P3D_CE_GEN1_ASYNCHRONOUS_DUMMY_U_01                                                                             0x3DCE
#define P3D_CF_GEN1_ASYNCHRONOUS_DUMMY_U_02                                                                             0x3DCF


//--------------------------------------------------
// USB3 Retimer UFP1 System Gen1 Pass Mode AsyFifo (Page 3D)
//--------------------------------------------------
#define P3D_D4_GEN1_ASYNCHRONOUS_FIFO_CTRL_00                                                                           0x3DD4
#define P3D_D5_GEN1_ASYNCHRONOUS_FIFO_CTRL_01                                                                           0x3DD5
#define P3D_D6_GEN1_ASYNCHRONOUS_FIFO_CTRL_02                                                                           0x3DD6
#define P3D_D7_GEN1_ASYNCHRONOUS_DUMMY_U_00                                                                             0x3DD7
#define P3D_D8_GEN1_ASYNCHRONOUS_EB_LIKE_01                                                                             0x3DD8
#define P3D_D9_GEN1_ASYNCHRONOUS_EB_LIKE_02                                                                             0x3DD9
#define P3D_DA_GEN1_ASYNCHRONOUS_FIFO_WL_01                                                                             0x3DDA
#define P3D_DB_GEN1_ASYNCHRONOUS_FIFO_WL_02                                                                             0x3DDB
#define P3D_DC_GEN1_ASYNCHRONOUS_FIFO_WL_03                                                                             0x3DDC
#define P3D_DD_GEN1_ASYNCHRONOUS_FIFO_WL_04                                                                             0x3DDD
#define P3D_DE_GEN1_ASYNCHRONOUS_DUMMY_U_01                                                                             0x3DDE
#define P3D_DF_GEN1_ASYNCHRONOUS_DUMMY_U_02                                                                             0x3DDF


//--------------------------------------------------
// USB3 Retimer DFP System RTSSM (Page 3E)
//--------------------------------------------------
#define P3E_00_RTSSM_GLOBAL_00                                                                                          0x3E00
#define P3E_01_RTSSM_GLOBAL_01                                                                                          0x3E01
#define P3E_02_RTSSM_GLOBAL_02                                                                                          0x3E02
#define P3E_03_RTSSM_GLOBAL_03                                                                                          0x3E03
#define P3E_04_RTSSM_POWER_CUT_CTL_00                                                                                   0x3E04
#define P3E_05_RTSSM_POWER_CUT_CTL_01                                                                                   0x3E05
#define P3E_06_RTSSM_POWER_CUT_CTL_02                                                                                   0x3E06
#define P3E_07_RTSSM_POWER_CUT_CTL_03                                                                                   0x3E07
#define P3E_08_RTSSM_TOP_CONTROL_00                                                                                     0x3E08
#define P3E_09_RTSSM_TOP_CONTROL_01                                                                                     0x3E09
#define P3E_0A_RTSSM_FLAG_00                                                                                            0x3E0A
#define P3E_0B_RTSSM_STATE_CONTROL_00                                                                                   0x3E0B
#define P3E_0C_RTSSM_STATE_CONTROL_01                                                                                   0x3E0C
#define P3E_0D_RTSSM_STATE_CONTROL_02                                                                                   0x3E0D
#define P3E_0E_RTSSM_STATE_CONTROL_03                                                                                   0x3E0E
#define P3E_0F_RTSSM_STATE_CONTROL_04                                                                                   0x3E0F
#define P3E_10_RTSSM_STATE_CONTROL_05                                                                                   0x3E10
#define P3E_11_RTSSM_IRQ_00                                                                                             0x3E11
#define P3E_12_RTSSM_IRQ_01                                                                                             0x3E12
#define P3E_13_RTSSM_IRQ_02                                                                                             0x3E13
#define P3E_14_RTSSM_IRQ_03                                                                                             0x3E14
#define P3E_15_RTSSM_IRQ_04                                                                                             0x3E15
#define P3E_16_RTSSM_TEST_PIN_00                                                                                        0x3E16
#define P3E_17_RTSSM_DUMMY_00                                                                                           0x3E17
#define P3E_18_RTSSM_DUMMY_01                                                                                           0x3E18
#define P3E_19_RTSSM_DUMMY_02                                                                                           0x3E19
#define P3E_1A_RTSSM_DUMMY_03                                                                                           0x3E1A
#define P3E_1B_SS_DATA_RCV_01                                                                                           0x3E1B
#define P3E_1C_SS_DATA_RCV_02                                                                                           0x3E1C
#define P3E_1D_SS_DATA_RCV_03                                                                                           0x3E1D
#define P3E_1E_SS_DATA_RCV_04                                                                                           0x3E1E
#define P3E_1F_SS_DATA_RCV_DUMMY_02                                                                                     0x3E1F
#define P3E_5E_RTSSM_DUMMY_04                                                                                           0x3E5E
#define P3E_5F_RTSSM_DUMMY_05                                                                                           0x3E5F
#define P3E_6E_RTSSM_DUMMY_06                                                                                           0x3E6E
#define P3E_6F_RTSSM_DUMMY_07                                                                                           0x3E6F


//--------------------------------------------------
// USB3 Retimer DFP System LFPS (Page 3E)
//--------------------------------------------------
#define P3E_20_LANE_SWITCH_D_01                                                                                         0x3E20
#define P3E_21_LANE_SWITCH_D_DUMMY_01                                                                                   0x3E21
#define P3E_22_LANE_SWITCH_D_DUMMY_02                                                                                   0x3E22
#define P3E_24_LFPS_GLOBAL_SETTING_D                                                                                    0x3E24
#define P3E_25_POLLING_LFPS_D_01                                                                                        0x3E25
#define P3E_26_POLLING_LFPS_D_02                                                                                        0x3E26
#define P3E_27_POLLING_LFPS_D_03                                                                                        0x3E27
#define P3E_28_POLLING_LFPS_D_04                                                                                        0x3E28
#define P3E_29_POLLING_LFPS_D_05                                                                                        0x3E29
#define P3E_2A_POLLING_LFPS_D_06                                                                                        0x3E2A
#define P3E_2B_POLLING_LFPS_D_07                                                                                        0x3E2B
#define P3E_2C_POLLING_LFPS_D_DUMMY_01                                                                                  0x3E2C
#define P3E_30_SCD_DETECT_D_01                                                                                          0x3E30
#define P3E_31_SCD_DETECT_D_02                                                                                          0x3E31
#define P3E_32_SCD_DETECT_D_03                                                                                          0x3E32
#define P3E_33_SCD_DETECT_D_04                                                                                          0x3E33
#define P3E_34_SCD_DETECT_D_05                                                                                          0x3E34
#define P3E_35_SCD_DETECT_D_06                                                                                          0x3E35
#define P3E_36_SCD_DETECT_D_DUMMY_01                                                                                    0x3E36
#define P3E_37_LBPM_DETECT_D_01                                                                                         0x3E37
#define P3E_38_LBPM_DETECT_D_02                                                                                         0x3E38
#define P3E_39_LBPM_DETECT_D_03                                                                                         0x3E39
#define P3E_3A_LBPM_DETECT_D_04                                                                                         0x3E3A
#define P3E_3B_LBPM_DETECT_D_05                                                                                         0x3E3B
#define P3E_3C_LBPM_DETECT_D_06                                                                                         0x3E3C
#define P3E_3D_LBPM_DETECT_D_07                                                                                         0x3E3D
#define P3E_3E_LBPM_DETECT_D_08                                                                                         0x3E3E
#define P3E_3F_LBPM_DETECT_D_09                                                                                         0x3E3F
#define P3E_40_LBPM_DETECT_D_10                                                                                         0x3E40
#define P3E_41_LBPM_DETECT_D_11                                                                                         0x3E41
#define P3E_42_LBPM_DETECT_D_12                                                                                         0x3E42
#define P3E_43_LBPM_DETECT_D_13                                                                                         0x3E43
#define P3E_44_LBPM_DETECT_D_14                                                                                         0x3E44
#define P3E_45_LBPM_DETECT_D_15                                                                                         0x3E45
#define P3E_46_LBPM_DETECT_D_16                                                                                         0x3E46
#define P3E_47_LBPM_DETECT_D_17                                                                                         0x3E47
#define P3E_48_LBPM_DETECT_D_18                                                                                         0x3E48
#define P3E_49_LBPM_DETECT_D_DUMMY_01                                                                                   0x3E49
#define P3E_4A_LBPM_DETECT_D_DUMMY_02                                                                                   0x3E4A
#define P3E_4B_PING_LFPS_DETECT_D_01                                                                                    0x3E4B
#define P3E_4C_PING_LFPS_DETECT_D_02                                                                                    0x3E4C
#define P3E_4D_PING_LFPS_DETECT_D_03                                                                                    0x3E4D
#define P3E_4E_PING_LFPS_DETECT_D_04                                                                                    0x3E4E
#define P3E_4F_PING_LFPS_DETECT_D_DUMMY_05                                                                              0x3E4F
#define P3E_50_WARM_RESET_DETECT_D_01                                                                                   0x3E50
#define P3E_51_WARM_RESET_DETECT_D_02                                                                                   0x3E51
#define P3E_52_WARM_RESET_DETECT_D_03                                                                                   0x3E52
#define P3E_53_WARM_RESET_DETECT_D_04                                                                                   0x3E53
#define P3E_54_WARM_RESET_DETECT_D_05                                                                                   0x3E54
#define P3E_55_WARM_RESET_DETECT_D_DUMMY_01                                                                             0x3E55
#define P3E_56_UX_EXIT_DETECT_D_01                                                                                      0x3E56
#define P3E_57_UX_EXIT_DETECT_D_02                                                                                      0x3E57
#define P3E_58_UX_EXIT_DETECT_D_03                                                                                      0x3E58
#define P3E_59_UX_EXIT_DETECT_D_04                                                                                      0x3E59
#define P3E_5A_UX_EXIT_DETECT_D_DUMMY_01                                                                                0x3E5A
#define P3E_5B_LFPS_RECEIVE_D_DUMMY_01                                                                                  0x3E5B
#define P3E_5C_LFPS_RECEIVE_D_DUMMY_02                                                                                  0x3E5C
#define P3E_5D_LFPS_RECEIVE_D_DUMMY_03                                                                                  0x3E5D
#define P3E_60_LFPS_TX_SETTING_D                                                                                        0x3E60
#define P3E_61_LFPS_FORWARD_CTRL_D_01                                                                                   0x3E61
#define P3E_62_LFPS_LOCAL_GEN_CTRL_D_01                                                                                 0x3E62
#define P3E_63_LFPS_LOCAL_GEN_CTRL_D_02                                                                                 0x3E63
#define P3E_64_LFPS_LOCAL_GEN_CTRL_D_03                                                                                 0x3E64
#define P3E_65_LFPS_LOCAL_GEN_CTRL_D_04                                                                                 0x3E65
#define P3E_66_LFPS_LOCAL_GEN_CTRL_D_05                                                                                 0x3E66
#define P3E_67_LFPS_LOCAL_GEN_CTRL_D_06                                                                                 0x3E67
#define P3E_68_LFPS_LOCAL_GEN_CTRL_D_07                                                                                 0x3E68
#define P3E_69_LFPS_LOCAL_GEN_CTRL_D_08                                                                                 0x3E69
#define P3E_6A_LFPS_TRANSMIT_CTRL_DUMMY_D_01                                                                            0x3E6A
#define P3E_6B_LFPS_TRANSMIT_CTRL_DUMMY_D_02                                                                            0x3E6B
#define P3E_6C_LFPS_TRANSMIT_CTRL_DUMMY_D_03                                                                            0x3E6C
#define P3E_6D_LFPS_TRANSMIT_CTRL_DUMMY_D_04                                                                            0x3E6D
#define P3E_70_SCD_TRANSMIT_CTRL_D_01                                                                                   0x3E70
#define P3E_71_SCD_TRANSMIT_CTRL_D_02                                                                                   0x3E71
#define P3E_72_SCD_TRANSMIT_CTRL_D_03                                                                                   0x3E72
#define P3E_73_SCD_TRANSMIT_CTRL_D_04                                                                                   0x3E73
#define P3E_74_SCD_TRANSMIT_D_DUMMY_01                                                                                  0x3E74
#define P3E_75_SCD_TRANSMIT_D_DUMMY_02                                                                                  0x3E75
#define P3E_76_LBPM_TRANSMIT_CTRL_D_01                                                                                  0x3E76
#define P3E_77_LBPM_TRANSMIT_CTRL_D_02                                                                                  0x3E77
#define P3E_78_LBPM_TRANSMIT_CTRL_D_03                                                                                  0x3E78
#define P3E_79_LBPM_TRANSMIT_CTRL_D_04                                                                                  0x3E79
#define P3E_7A_LBPM_TRANSMIT_CTRL_D_05                                                                                  0x3E7A
#define P3E_7B_LBPM_TRANSMIT_CTRL_D_06                                                                                  0x3E7B
#define P3E_7C_LBPM_TRANSMIT_CTRL_D_07                                                                                  0x3E7C
#define P3E_7D_LBPM_TRANSMIT_CTRL_D_08                                                                                  0x3E7D
#define P3E_7E_LBPM_TRANSMIT_D_DUMMY_02                                                                                 0x3E7E
#define P3E_7F_LBPM_TRANSMIT_D_DUMMY_03                                                                                 0x3E7F
#define P3E_80_PING_LFPS_TRANSMIT_CTRL_D                                                                                0x3E80
#define P3E_81_PING_LFPS_TRANSMIT_D_DUMMY_01                                                                            0x3E81
#define P3E_82_WARM_RESET_TRANSMIT_CTRL_D_01                                                                            0x3E82
#define P3E_83_WARM_RESET_TRANSMIT_CTRL_D_02                                                                            0x3E83
#define P3E_84_WARM_RESET_TRANSMIT_CTRL_DUMMY_D_01                                                                      0x3E84
#define P3E_85_UX_EXIT_TRANSMIT_CTRL_D_01                                                                               0x3E85
#define P3E_86_UX_EXIT_TRANSMIT_CTRL_D_02                                                                               0x3E86
#define P3E_87_UX_EXIT_TRANSMIT_CTRL_D_03                                                                               0x3E87
#define P3E_88_UX_EXIT_TRANSMIT_CTRL_D_04                                                                               0x3E88
#define P3E_89_UX_EXIT_TRANSMIT_CTRL_D_05                                                                               0x3E89
#define P3E_8A_UX_EXIT_TRANSMIT_D_DUMMY_01                                                                              0x3E8A
#define P3E_8B_LFPS_TRANSMIT_D_DUMMY_01                                                                                 0x3E8B
#define P3E_8C_LFPS_TRANSMIT_D_DUMMY_02                                                                                 0x3E8C
#define P3E_8D_LFPS_TRANSMIT_D_DUMMY_03                                                                                 0x3E8D


//--------------------------------------------------
// USB3 Retimer DFP System TIMER (Page 3E)
//--------------------------------------------------
#define P3E_90_TIMER_DV0                                                                                                0x3E90
#define P3E_91_TIMER_DV1                                                                                                0x3E91
#define P3E_92_TIMER_DV2                                                                                                0x3E92
#define P3E_93_TIMER_TOP                                                                                                0x3E93
#define P3E_94_TIMER_GRP1_0                                                                                             0x3E94
#define P3E_95_TIMER_GRP1_1                                                                                             0x3E95
#define P3E_96_TIMER_GRP1_2                                                                                             0x3E96
#define P3E_97_TIMER_GRP1_3                                                                                             0x3E97
#define P3E_98_TIMER_GRP1_4                                                                                             0x3E98
#define P3E_99_TIMER_GRP2_0                                                                                             0x3E99
#define P3E_9A_TIMER_GRP2_1                                                                                             0x3E9A
#define P3E_9B_TIMER_GRP2_2                                                                                             0x3E9B
#define P3E_9C_TIMER_GRP2_3                                                                                             0x3E9C
#define P3E_9D_TIMER_CNT_LIST_CONTROL                                                                                   0x3E9D
#define P3E_A0_TIMER_CNT_LIST_0                                                                                         0x3EA0
#define P3E_A1_TIMER_CNT_LIST_1                                                                                         0x3EA1
#define P3E_A2_TIMER_CNT_LIST_2                                                                                         0x3EA2
#define P3E_A3_TIMER_CNT_LIST_3                                                                                         0x3EA3
#define P3E_A4_TIMER_CNT_LIST_4                                                                                         0x3EA4
#define P3E_A5_TIMER_CNT_LIST_5                                                                                         0x3EA5
#define P3E_A6_TIMER_CNT_LIST_6                                                                                         0x3EA6
#define P3E_A7_TIMER_CNT_LIST_7                                                                                         0x3EA7
#define P3E_A8_TIMER_CNT_LIST_8                                                                                         0x3EA8
#define P3E_A9_TIMER_CNT_LIST_9                                                                                         0x3EA9
#define P3E_AA_TIMER_CNT_LIST_10                                                                                        0x3EAA
#define P3E_AB_TIMER_CNT_LIST_11                                                                                        0x3EAB
#define P3E_AC_TIMER_CNT_LIST_12                                                                                        0x3EAC
#define P3E_AD_TIMER_CNT_LIST_13                                                                                        0x3EAD
#define P3E_AE_TIMER_CNT_LIST_14                                                                                        0x3EAE
#define P3E_AF_TIMER_CNT_LIST_15                                                                                        0x3EAF
#define P3E_B0_TIMER_CNT_LIST_16                                                                                        0x3EB0
#define P3E_B1_TIMER_CNT_LIST_17                                                                                        0x3EB1
#define P3E_B2_TIMER_CNT_LIST_18                                                                                        0x3EB2
#define P3E_B3_TIMER_CNT_LIST_19                                                                                        0x3EB3
#define P3E_B4_TIMER_CNT_LIST_20                                                                                        0x3EB4
#define P3E_B5_TIMER_CNT_LIST_21                                                                                        0x3EB5
#define P3E_B6_TIMER_CNT_LIST_22                                                                                        0x3EB6
#define P3E_B7_TIMER_CNT_LIST_23                                                                                        0x3EB7
#define P3E_B8_TIMER_CNT_LIST_24                                                                                        0x3EB8
#define P3E_B9_TIMER_CNT_LIST_25                                                                                        0x3EB9
#define P3E_BA_TIMER_CNT_LIST_26                                                                                        0x3EBA
#define P3E_BB_TIMER_CNT_LIST_27                                                                                        0x3EBB
#define P3E_BC_TIMER_CNT_LIST_28                                                                                        0x3EBC
#define P3E_BD_TIMER_DUMMY_01                                                                                           0x3EBD
#define P3E_BE_TIMER_DUMMY_02                                                                                           0x3EBE
#define P3E_BF_TIMER_DUMMY_03                                                                                           0x3EBF


//--------------------------------------------------
// USB3 Retimer DFP System PIPE (Page 3E)
//--------------------------------------------------
#define P3E_C0_PIPE_CONTROL_D_00                                                                                        0x3EC0
#define P3E_C1_PIPE_CONTROL_D_01                                                                                        0x3EC1
#define P3E_C3_PIPE_CONTROL_D_03                                                                                        0x3EC3
#define P3E_C4_PIPE_CONTROL_D_04                                                                                        0x3EC4
#define P3E_C5_PIPE_CONTROL_D_05                                                                                        0x3EC5
#define P3E_C6_PIPE_CONTROL_D_06                                                                                        0x3EC6
#define P3E_C7_PIPE_CONTROL_D_07                                                                                        0x3EC7
#define P3E_C8_PIPE_CONTROL_D_08                                                                                        0x3EC8
#define P3E_C9_PIPECTRL_DUMMY_01                                                                                        0x3EC9
#define P3E_CA_PIPECTRL_DUMMY_02                                                                                        0x3ECA
#define P3E_CB_PIPECTRL_DUMMY_03                                                                                        0x3ECB
#define P3E_CE_PIPE_TXDEEMP_TX0_G1                                                                                      0x3ECE
#define P3E_D0_PIPE_TXDEEMP_NORM_CN1_TX0_G2                                                                             0x3ED0
#define P3E_D1_PIPE_TXDEEMP_NORM_C0_TX0_G2                                                                              0x3ED1
#define P3E_D2_PIPE_TXDEEMP_NORM_CP1_TX0_G2                                                                             0x3ED2
#define P3E_D4_PIPE_TXDEEMP_CP13_CN1_TX0_G2                                                                             0x3ED4
#define P3E_D5_PIPE_TXDEEMP_CP13_C0_TX0_G2                                                                              0x3ED5
#define P3E_D6_PIPE_TXDEEMP_CP13_CP1_TX0_G2                                                                             0x3ED6
#define P3E_D7_PIPE_TXDEEMP_CP14_CN1_TX0_G2                                                                             0x3ED7
#define P3E_D8_PIPE_TXDEEMP_CP14_C0_TX0_G2                                                                              0x3ED8
#define P3E_D9_PIPE_TXDEEMP_CP14_CP1_TX0_G2                                                                             0x3ED9
#define P3E_DA_PIPE_TXDEEMP_CP15_CN1_TX0_G2                                                                             0x3EDA
#define P3E_DB_PIPE_TXDEEMP_CP15_C0_TX0_G2                                                                              0x3EDB
#define P3E_DC_PIPE_TXDEEMP_CP15_CP1_TX0_G2                                                                             0x3EDC
#define P3E_DD_PIPE_TXDEEMP_CP16_CN1_TX0_G2                                                                             0x3EDD
#define P3E_DE_PIPE_TXDEEMP_CP16_C0_TX0_G2                                                                              0x3EDE
#define P3E_DF_PIPE_TXDEEMP_CP16_CP1_TX0_G2                                                                             0x3EDF


//--------------------------------------------------
// USB3 Retimer DFP System Rx Clock Detect (Page 3E)
//--------------------------------------------------
#define P3E_F0_CLK_DET_CONTROL_D_00                                                                                     0x3EF0
#define P3E_F1_CLK_DET_RESULT_D_00                                                                                      0x3EF1
#define P3E_F2_CLK_DET_RESULT_D_01                                                                                      0x3EF2
#define P3E_F3_CLK_DET_RESULT_D_02                                                                                      0x3EF3
#define P3E_F4_CLK_DET_RESULT_D_03                                                                                      0x3EF4
#define P3E_F5_CLK_DET_RESULT_D_04                                                                                      0x3EF5
#define P3E_F6_CLK_DET_RESULT_D_05                                                                                      0x3EF6
#define P3E_F7_CLK_DET_RESULT_D_06                                                                                      0x3EF7
#define P3E_F8_CLK_DET_DUMMY_D_00                                                                                       0x3EF8
#define P3E_F9_CLK_DET_DUMMY_D_01                                                                                       0x3EF9


//--------------------------------------------------
// USB3 Retimer DFP System Clock Invert (Page 3E)
//--------------------------------------------------
#define P3E_FC_CLK_INVERT_CTRL_D_00                                                                                     0x3EFC
#define P3E_FD_CLK_INVERT_CTRL_D_01                                                                                     0x3EFD
#define P3E_FE_CLK_INVERT_DUMMY_D_00                                                                                    0x3EFE
#define P3E_FF_CLK_INVERT_DUMMY_D_01                                                                                    0x3EFF


//--------------------------------------------------
// Measure Block Clock Divider (Page 40)
//--------------------------------------------------
#define P40_07_MEASURE_CLK_DIVIDER                                                                                      0x4007


//--------------------------------------------------
// USB3 Retimer Clock Divider (Page 40)
//--------------------------------------------------
#define P40_0E_RETIMER_CLK_DIVIDER                                                                                      0x400E
#define P40_0F_TOP_DUMMY6                                                                                               0x400F


//--------------------------------------------------
// M2 Input Video Capture (Page 40)
//--------------------------------------------------
#define P40_10_M2_VGIP_CTRL                                                                                             0x4010
#define P40_11_M2_VGIP_SIGINV                                                                                           0x4011
#define P40_12_M2_VGIP_DELAY_CTRL                                                                                       0x4012
#define P40_13_M2_VGIP_ODD_CTRL                                                                                         0x4013


//--------------------------------------------------
// M2 Input Frame Window (Page 40)
//--------------------------------------------------
#define P40_14_M2_IPH_ACT_STA_H                                                                                         0x4014
#define P40_15_M2_IPH_ACT_STA_L                                                                                         0x4015
#define P40_16_M2_IPH_ACT_WID_H                                                                                         0x4016
#define P40_17_M2_IPH_ACT_WID_L                                                                                         0x4017
#define P40_18_M2_IPV_ACT_STA_H                                                                                         0x4018
#define P40_19_M2_IPV_ACT_STA_L                                                                                         0x4019
#define P40_1A_M2_IPV_ACT_LEN_H                                                                                         0x401A
#define P40_1B_M2_IPV_ACT_LEN_L                                                                                         0x401B
#define P40_1C_M2_IVS_DELAY                                                                                             0x401C
#define P40_1D_M2_IHS_DELAY                                                                                             0x401D
#define P40_1E_M2_VGIP_HV_DELAY                                                                                         0x401E
#define P40_1F_M2_ICLK_GATED_CTRL1                                                                                      0x401F
#define P40_20_M2_DUMMY2                                                                                                0x4020
#define P40_21_M2_DUMMY3                                                                                                0x4021


//--------------------------------------------------
// M2 Scaling Down Control (Page 40)
//--------------------------------------------------
#define P40_23_SCALE_DOWN_CTRL_M2                                                                                       0x4023
#define P40_24_SD_ADDRESS_PORT_M2                                                                                       0x4024
#define P40_25_SD_DATA_PORT_M2                                                                                          0x4025
#define P40_26_SD_FILTER_CONTROL_REG_M2                                                                                 0x4026
#define P40_27_SD_USER_FILTER_ACCESS_PORT_M2                                                                            0x4027


//--------------------------------------------------
// LVR (Page 40)
//--------------------------------------------------
#define P40_40_POWER_ON_RESET                                                                                           0x4040
#define P40_41_VCCKOFF_CONTROL41                                                                                        0x4041
#define P40_42_VCCKOFF_CONTROL42                                                                                        0x4042
#define P40_43_VCCKOFF_CONTROL43                                                                                        0x4043
#define P40_44_VCCKOFF_CONTROL44                                                                                        0x4044
#define P40_45_VCCKOFF_CONTROL45                                                                                        0x4045
#define P40_46_VCCKOFF_CONTROL46                                                                                        0x4046
#define P40_47_VCCKOFF_CONTROL47                                                                                        0x4047
#define P40_48_VCCKOFF_CONTROL48                                                                                        0x4048
#define P40_49_VCCKOFF_CONTROL49                                                                                        0x4049
#define P40_4A_VCCKOFF_CONTROL4A                                                                                        0x404A
#define P40_4B_VCCKOFF_CONTROL4B                                                                                        0x404B
#define P40_4C_VCCKOFF_CONTROL4C                                                                                        0x404C
#define P40_4D_VCCKOFF_CONTROL5A                                                                                        0x404D
#define P40_4E_VCCKOFF_CONTROL4E                                                                                        0x404E
#define P40_4F_VCCKOFF_CONTROL4F                                                                                        0x404F
#define P40_50_VCCKOFF_CONTROL50                                                                                        0x4050
#define P40_51_VCCKOFF_CONTROL51                                                                                        0x4051
#define P40_52_VCCKOFF_CONTROL52                                                                                        0x4052
#define P40_53_VCCKOFF_CONTROL53                                                                                        0x4053
#define P40_54_VCCKOFF_CONTROL54                                                                                        0x4054
#define P40_55_VCCKOFF_CONTROL55                                                                                        0x4055
#define P40_56_VCCKOFF_CONTROL56                                                                                        0x4056
#define P40_57_VCCKOFF_CONTROL57                                                                                        0x4057
#define P40_58_VCCKOFF_CONTROL58                                                                                        0x4058
#define P40_59_VCCKOFF_CONTROL59                                                                                        0x4059
#define P40_5B_VCCKOFF_CONTROL5B                                                                                        0x405B
#define P40_5C_VCCKOFF_CONTROL5C                                                                                        0x405C
#define P40_5D_VCCKOFF_CONTROL5D                                                                                        0x405D
#define P40_5E_VCCKOFF_CONTROL5E                                                                                        0x405E
#define P40_5F_VCCKOFF_CONTROL5F                                                                                        0x405F


//--------------------------------------------------
// M2 Color Processor Control (Page 40)
//--------------------------------------------------
#define P40_62_SRGB_CTRL_SETB                                                                                           0x4062
#define P40_63_SRGB_ACCESS_PORT_SETB                                                                                    0x4063
#define P40_66_SRGB_DUMMY_SETB                                                                                          0x4066
#define P40_67_SRGB_PCM_HLW_CONTROL                                                                                     0x4067
#define P40_68_SRGB_PRECISION_SETB                                                                                      0x4068


//--------------------------------------------------
// M2 Image Auto Function (Page 40)
//--------------------------------------------------
#define P40_70_M2_H_BOUNDARY_H                                                                                          0x4070
#define P40_71_M2_H_BOUNDARY_STA_L                                                                                      0x4071
#define P40_72_M2_H_BOUNDARY_END_L                                                                                      0x4072
#define P40_73_M2_V_BOUNDARY_H                                                                                          0x4073
#define P40_74_V_BOUNDARY_STA_L                                                                                         0x4074
#define P40_75_M2_V_BOUNDARY_END_L                                                                                      0x4075
#define P40_76_M2_RED_NOISE_MARGIN                                                                                      0x4076
#define P40_77_M2_GRN_NOISE_MARGIN                                                                                      0x4077
#define P40_78_M2_BLU_NOISE_MARGIN                                                                                      0x4078
#define P40_79_M2_DIFF_THRESHOLD                                                                                        0x4079
#define P40_7A_M2_AUTO_ADJ_CTRL0                                                                                        0x407A
#define P40_7B_M2_HW_AUTO_PHASE_CTRL0                                                                                   0x407B
#define P40_7C_M2_AUTO_DUMMY                                                                                            0x407C
#define P40_7D_M2_AUTO_ADJ_CTRL1                                                                                        0x407D
#define P40_7E_M2_VER_START_END_H                                                                                       0x407E
#define P40_7F_M2_VER_START_L                                                                                           0x407F
#define P40_80_M2_VER_END_L                                                                                             0x4080
#define P40_81_M2_H_START_END_H                                                                                         0x4081
#define P40_82_M2_H_START_L                                                                                             0x4082
#define P40_83_M2_H_END_L                                                                                               0x4083
#define P40_84_M2_AUTO_PHASE_3                                                                                          0x4084
#define P40_85_M2_AUTO_PHASE_2                                                                                          0x4085
#define P40_86_M2_AUTO_PHASE_1                                                                                          0x4086
#define P40_87_M2_AUTO_PHASE_0                                                                                          0x4087


//--------------------------------------------------
// M2 IDither Control (Page 40)
//--------------------------------------------------
#define P40_89_I_DITHER_COMMON_CTRL1_M2                                                                                 0x4089
#define P40_8A_I_DITHER_COMMON_CTRL2_M2                                                                                 0x408A


//--------------------------------------------------
// R1 Local Contrast Part2 (Page 42)
//--------------------------------------------------
#define P42_00_LC_TONEMAPPING_GRID2_8_3_R1                                                                              0x4200
#define P42_01_LC_TONEMAPPING_GRID2_8_2_R1                                                                              0x4201
#define P42_02_LC_TONEMAPPING_GRID2_8_1_R1                                                                              0x4202
#define P42_03_LC_TONEMAPPING_GRID2_8_0_R1                                                                              0x4203
#define P42_04_LC_TONEMAPPING_GRID2_9_3_R1                                                                              0x4204
#define P42_05_LC_TONEMAPPING_GRID2_9_2_R1                                                                              0x4205
#define P42_06_LC_TONEMAPPING_GRID2_9_1_R1                                                                              0x4206
#define P42_07_LC_TONEMAPPING_GRID2_9_0_R1                                                                              0x4207
#define P42_08_LC_TONEMAPPING_GRID2_10_3_R1                                                                             0x4208
#define P42_09_LC_TONEMAPPING_GRID2_10_2_R1                                                                             0x4209
#define P42_0A_LC_TONEMAPPING_GRID2_10_1_R1                                                                             0x420A
#define P42_0B_LC_TONEMAPPING_GRID2_10_0_R1                                                                             0x420B
#define P42_0C_LC_TONEMAPPING_GRID2_11_3_R1                                                                             0x420C
#define P42_0D_LC_TONEMAPPING_GRID2_11_2_R1                                                                             0x420D
#define P42_0E_LC_TONEMAPPING_GRID2_11_1_R1                                                                             0x420E
#define P42_0F_LC_TONEMAPPING_GRID2_11_0_R1                                                                             0x420F
#define P42_10_LC_TONEMAPPING_GRID2_12_3_R1                                                                             0x4210
#define P42_11_LC_TONEMAPPING_GRID2_12_2_R1                                                                             0x4211
#define P42_12_LC_TONEMAPPING_GRID2_12_1_R1                                                                             0x4212
#define P42_13_LC_TONEMAPPING_GRID2_12_0_R1                                                                             0x4213
#define P42_14_LC_TONEMAPPING_GRID2_13_3_R1                                                                             0x4214
#define P42_15_LC_TONEMAPPING_GRID2_13_2_R1                                                                             0x4215
#define P42_16_LC_TONEMAPPING_GRID2_13_1_R1                                                                             0x4216
#define P42_17_LC_TONEMAPPING_GRID2_13_0_R1                                                                             0x4217
#define P42_18_LC_TONEMAPPING_GRID2_14_3_R1                                                                             0x4218
#define P42_19_LC_TONEMAPPING_GRID2_14_2_R1                                                                             0x4219
#define P42_1A_LC_TONEMAPPING_GRID2_14_1_R1                                                                             0x421A
#define P42_1B_LC_TONEMAPPING_GRID2_14_0_R1                                                                             0x421B
#define P42_1C_LC_TONEMAPPING_GRID2_15_3_R1                                                                             0x421C
#define P42_1D_LC_TONEMAPPING_GRID2_15_2_R1                                                                             0x421D
#define P42_1E_LC_TONEMAPPING_GRID2_15_1_R1                                                                             0x421E
#define P42_1F_LC_TONEMAPPING_GRID2_15_0_R1                                                                             0x421F
#define P42_20_LC_TONEMAPPING_CURVE_SEL_0_3_R1                                                                          0x4220
#define P42_21_LC_TONEMAPPING_CURVE_SEL_0_2_R1                                                                          0x4221
#define P42_22_LC_TONEMAPPING_CURVE_SEL_0_1_R1                                                                          0x4222
#define P42_23_LC_TONEMAPPING_CURVE_SEL_0_0_R1                                                                          0x4223
#define P42_24_LC_TONEMAPPING_CURVE_SEL_1_3_R1                                                                          0x4224
#define P42_25_LC_TONEMAPPING_CURVE_SEL_1_2_R1                                                                          0x4225
#define P42_26_LC_TONEMAPPING_CURVE_SEL_1_1_R1                                                                          0x4226
#define P42_27_LC_TONEMAPPING_CURVE_SEL_1_0_R1                                                                          0x4227
#define P42_28_LC_TONEMAPPING_CURVE_SEL_2_3_R1                                                                          0x4228
#define P42_29_LC_TONEMAPPING_CURVE_SEL_2_2_R1                                                                          0x4229
#define P42_2A_LC_TONEMAPPING_CURVE_SEL_2_1_R1                                                                          0x422A
#define P42_2B_LC_TONEMAPPING_CURVE_SEL_2_0_R1                                                                          0x422B
#define P42_2C_LC_TONEMAPPING_CURVE_SEL_3_3_R1                                                                          0x422C
#define P42_2D_LC_TONEMAPPING_CURVE_SEL_3_2_R1                                                                          0x422D
#define P42_2E_LC_TONEMAPPING_CURVE_SEL_3_1_R1                                                                          0x422E
#define P42_2F_LC_TONEMAPPING_CURVE_SEL_3_0_R1                                                                          0x422F
#define P42_30_LC_TONEMAPPING_SRAM_ADDR_3_R1                                                                            0x4230
#define P42_32_LC_TONEMAPPING_SRAM_ADDR_1_R1                                                                            0x4232
#define P42_38_LC_TONEMAPPING_BLENDING_3_R1                                                                             0x4238
#define P42_39_LC_TONEMAPPING_BLENDING_2_R1                                                                             0x4239
#define P42_3A_LC_TONEMAPPING_BLENDING_1_R1                                                                             0x423A
#define P42_3B_LC_TONEMAPPING_BLENDING_0_R1                                                                             0x423B
#define P42_40_LC_LOCAL_SHPNR_1ST_GAIN_0_3_R1                                                                           0x4240
#define P42_41_LC_LOCAL_SHPNR_1ST_GAIN_0_2_R1                                                                           0x4241
#define P42_42_LC_LOCAL_SHPNR_1ST_GAIN_0_1_R1                                                                           0x4242
#define P42_43_LC_LOCAL_SHPNR_1ST_GAIN_0_0_R1                                                                           0x4243
#define P42_44_LC_LOCAL_SHPNR_1ST_GAIN_1_3_R1                                                                           0x4244
#define P42_45_LC_LOCAL_SHPNR_1ST_GAIN_1_2_R1                                                                           0x4245
#define P42_46_LC_LOCAL_SHPNR_1ST_GAIN_1_1_R1                                                                           0x4246
#define P42_47_LC_LOCAL_SHPNR_1ST_GAIN_1_0_R1                                                                           0x4247
#define P42_48_LC_LOCAL_SHPNR_1ST_GAIN_2_3_R1                                                                           0x4248
#define P42_49_LC_LOCAL_SHPNR_1ST_GAIN_2_2_R1                                                                           0x4249
#define P42_4A_LC_LOCAL_SHPNR_1ST_GAIN_2_1_R1                                                                           0x424A
#define P42_4B_LC_LOCAL_SHPNR_1ST_GAIN_2_0_R1                                                                           0x424B
#define P42_4C_LC_LOCAL_SHPNR_1ST_GAIN_3_3_R1                                                                           0x424C
#define P42_4D_LC_LOCAL_SHPNR_1ST_GAIN_3_2_R1                                                                           0x424D
#define P42_4E_LC_LOCAL_SHPNR_1ST_GAIN_3_1_R1                                                                           0x424E
#define P42_4F_LC_LOCAL_SHPNR_1ST_GAIN_3_0_R1                                                                           0x424F
#define P42_50_LC_LOCAL_SHPNR_1ST_GAIN_4_3_R1                                                                           0x4250
#define P42_51_LC_LOCAL_SHPNR_1ST_GAIN_4_2_R1                                                                           0x4251
#define P42_52_LC_LOCAL_SHPNR_1ST_GAIN_4_1_R1                                                                           0x4252
#define P42_53_LC_LOCAL_SHPNR_1ST_GAIN_4_0_R1                                                                           0x4253
#define P42_54_LC_LOCAL_SHPNR_1ST_GAIN_5_3_R1                                                                           0x4254
#define P42_55_LC_LOCAL_SHPNR_1ST_GAIN_5_2_R1                                                                           0x4255
#define P42_56_LC_LOCAL_SHPNR_1ST_GAIN_5_1_R1                                                                           0x4256
#define P42_57_LC_LOCAL_SHPNR_1ST_GAIN_5_0_R1                                                                           0x4257
#define P42_58_LC_LOCAL_SHPNR_1ST_GAIN_6_3_R1                                                                           0x4258
#define P42_59_LC_LOCAL_SHPNR_1ST_GAIN_6_2_R1                                                                           0x4259
#define P42_5A_LC_LOCAL_SHPNR_1ST_GAIN_6_1_R1                                                                           0x425A
#define P42_5B_LC_LOCAL_SHPNR_1ST_GAIN_6_0_R1                                                                           0x425B
#define P42_5C_LC_LOCAL_SHPNR_1ST_GAIN_7_3_R1                                                                           0x425C
#define P42_5D_LC_LOCAL_SHPNR_1ST_GAIN_7_2_R1                                                                           0x425D
#define P42_5E_LC_LOCAL_SHPNR_1ST_GAIN_7_1_R1                                                                           0x425E
#define P42_5F_LC_LOCAL_SHPNR_1ST_GAIN_7_0_R1                                                                           0x425F
#define P42_60_LC_LOCAL_SHPNR_1ST_GAIN_8_3_R1                                                                           0x4260
#define P42_61_LC_LOCAL_SHPNR_1ST_GAIN_8_2_R1                                                                           0x4261
#define P42_62_LC_LOCAL_SHPNR_1ST_GAIN_8_1_R1                                                                           0x4262
#define P42_63_LC_LOCAL_SHPNR_1ST_GAIN_8_0_R1                                                                           0x4263
#define P42_70_LC_LOCAL_SHPNR_2ND_GAIN_0_3_R1                                                                           0x4270
#define P42_71_LC_LOCAL_SHPNR_2ND_GAIN_0_2_R1                                                                           0x4271
#define P42_72_LC_LOCAL_SHPNR_2ND_GAIN_0_1_R1                                                                           0x4272
#define P42_73_LC_LOCAL_SHPNR_2ND_GAIN_0_0_R1                                                                           0x4273
#define P42_74_LC_LOCAL_SHPNR_2ND_GAIN_1_3_R1                                                                           0x4274
#define P42_75_LC_LOCAL_SHPNR_2ND_GAIN_1_2_R1                                                                           0x4275
#define P42_76_LC_LOCAL_SHPNR_2ND_GAIN_1_1_R1                                                                           0x4276
#define P42_77_LC_LOCAL_SHPNR_2ND_GAIN_1_0_R1                                                                           0x4277
#define P42_78_LC_LOCAL_SHPNR_2ND_GAIN_2_3_R1                                                                           0x4278
#define P42_79_LC_LOCAL_SHPNR_2ND_GAIN_2_2_R1                                                                           0x4279
#define P42_7A_LC_LOCAL_SHPNR_2ND_GAIN_2_1_R1                                                                           0x427A
#define P42_7B_LC_LOCAL_SHPNR_2ND_GAIN_2_0_R1                                                                           0x427B
#define P42_7C_LC_LOCAL_SHPNR_2ND_GAIN_3_3_R1                                                                           0x427C
#define P42_7D_LC_LOCAL_SHPNR_2ND_GAIN_3_2_R1                                                                           0x427D
#define P42_7E_LC_LOCAL_SHPNR_2ND_GAIN_3_1_R1                                                                           0x427E
#define P42_7F_LC_LOCAL_SHPNR_2ND_GAIN_3_0_R1                                                                           0x427F
#define P42_80_LC_LOCAL_SHPNR_2ND_GAIN_4_3_R1                                                                           0x4280
#define P42_81_LC_LOCAL_SHPNR_2ND_GAIN_4_2_R1                                                                           0x4281
#define P42_82_LC_LOCAL_SHPNR_2ND_GAIN_4_1_R1                                                                           0x4282
#define P42_83_LC_LOCAL_SHPNR_2ND_GAIN_4_0_R1                                                                           0x4283
#define P42_84_LC_LOCAL_SHPNR_2ND_GAIN_5_3_R1                                                                           0x4284
#define P42_85_LC_LOCAL_SHPNR_2ND_GAIN_5_2_R1                                                                           0x4285
#define P42_86_LC_LOCAL_SHPNR_2ND_GAIN_5_1_R1                                                                           0x4286
#define P42_87_LC_LOCAL_SHPNR_2ND_GAIN_5_0_R1                                                                           0x4287
#define P42_88_LC_LOCAL_SHPNR_2ND_GAIN_6_3_R1                                                                           0x4288
#define P42_89_LC_LOCAL_SHPNR_2ND_GAIN_6_2_R1                                                                           0x4289
#define P42_8A_LC_LOCAL_SHPNR_2ND_GAIN_6_1_R1                                                                           0x428A
#define P42_8B_LC_LOCAL_SHPNR_2ND_GAIN_6_0_R1                                                                           0x428B
#define P42_8C_LC_LOCAL_SHPNR_2ND_GAIN_7_3_R1                                                                           0x428C
#define P42_8D_LC_LOCAL_SHPNR_2ND_GAIN_7_2_R1                                                                           0x428D
#define P42_8E_LC_LOCAL_SHPNR_2ND_GAIN_7_1_R1                                                                           0x428E
#define P42_8F_LC_LOCAL_SHPNR_2ND_GAIN_7_0_R1                                                                           0x428F
#define P42_90_LC_LOCAL_SHPNR_2ND_GAIN_8_3_R1                                                                           0x4290
#define P42_91_LC_LOCAL_SHPNR_2ND_GAIN_8_2_R1                                                                           0x4291
#define P42_92_LC_LOCAL_SHPNR_2ND_GAIN_8_1_R1                                                                           0x4292
#define P42_93_LC_LOCAL_SHPNR_2ND_GAIN_8_0_R1                                                                           0x4293
#define P42_A0_LC_DIFF_CTRL0_3_R1                                                                                       0x42A0
#define P42_A1_LC_DIFF_CTRL0_2_R1                                                                                       0x42A1
#define P42_A2_LC_DIFF_CTRL0_1_R1                                                                                       0x42A2
#define P42_A3_LC_DIFF_CTRL0_0_R1                                                                                       0x42A3
#define P42_A4_LC_DIFF_STATUS_3_R1                                                                                      0x42A4
#define P42_A5_LC_DIFF_STATUS_2_R1                                                                                      0x42A5
#define P42_A6_LC_DIFF_STATUS_1_R1                                                                                      0x42A6
#define P42_A7_LC_DIFF_STATUS_0_R1                                                                                      0x42A7
#define P42_B0_LC_BIST_CTRL0_6_R1                                                                                       0x42B0
#define P42_B1_LC_BIST_CTRL0_5_R1                                                                                       0x42B1
#define P42_B2_LC_BIST_CTRL0_4_R1                                                                                       0x42B2
#define P42_B3_LC_BIST_CTRL0_3_MSB_R1                                                                                   0x42B3
#define P42_B4_LC_BIST_CTRL0_3_R1                                                                                       0x42B4
#define P42_B5_LC_BIST_CTRL0_2_MSB_R1                                                                                   0x42B5
#define P42_B6_LC_BIST_CTRL0_2_R1                                                                                       0x42B6
#define P42_B8_LC_BIST_CTRL0_1_R1                                                                                       0x42B8
#define P42_BA_LC_BIST_CTRL0_0_R1                                                                                       0x42BA
#define P42_BB_LC_BIST_CTRL1_2_HIST_R1                                                                                  0x42BB
#define P42_BD_LC_BIST_CTRL1_0_HIST_R1                                                                                  0x42BD
#define P42_BE_LC_BIST_CTRL0_0_HIST_R1                                                                                  0x42BE
#define P42_C1_LC_APL_IDX_R1                                                                                            0x42C1
#define P42_C2_LC_APL_ADDR_H_R1                                                                                         0x42C2
#define P42_C3_LC_APL_ADDR_L_R1                                                                                         0x42C3
#define P42_C4_LC_APL_READ_IDX_R1                                                                                       0x42C4
#define P42_C5_LC_APL_READ_ADDR_H_R1                                                                                    0x42C5
#define P42_C6_LC_APL_READ_ADDR_L_R1                                                                                    0x42C6
#define P42_C7_LC_APL_READ_DATA_MSB_1_R1                                                                                0x42C7
#define P42_C8_LC_APL_READ_DATA_MSB_0_R1                                                                                0x42C8
#define P42_C9_LC_APL_READ_DATA_LSB_1_R1                                                                                0x42C9
#define P42_CA_LC_APL_READ_DATA_LSB_0_R1                                                                                0x42CA
#define P42_CB_LC_APL_WRITE_IDX_R1                                                                                      0x42CB
#define P42_CC_LC_APL_WRITE_ADDR_H_R1                                                                                   0x42CC
#define P42_CD_LC_APL_WRITE_ADDR_L_R1                                                                                   0x42CD
#define P42_D0_LC_CDM_CONTROL_R1                                                                                        0x42D0
#define P42_D1_LC_CDM0_UV_BOUNDARY_MSB_R1                                                                               0x42D1
#define P42_D2_LC_CDM0_UV_BOUNDARY_LSB_0_R1                                                                             0x42D2
#define P42_D3_LC_CDM0_UV_BOUNDARY_LSB_1_R1                                                                             0x42D3
#define P42_D4_LC_CDM0_UV_BOUNDARY_LSB_2_R1                                                                             0x42D4
#define P42_D5_LC_CDM0_UV_BOUNDARY_LSB_3_R1                                                                             0x42D5
#define P42_D6_LC_CDM0_GAIN_0_R1                                                                                        0x42D6
#define P42_D7_LC_CDM0_GAIN_1_R1                                                                                        0x42D7
#define P42_D8_LC_CDM0_GAIN_2_R1                                                                                        0x42D8
#define P42_D9_LC_CDR1_UV_BOUNDARY_MSB_R1                                                                               0x42D9
#define P42_DA_LC_CDR1_UV_BOUNDARY_LSB_0_R1                                                                             0x42DA
#define P42_DB_LC_CDR1_UV_BOUNDARY_LSB_1_R1                                                                             0x42DB
#define P42_DC_LC_CDR1_UV_BOUNDARY_LSB_2_R1                                                                             0x42DC
#define P42_DD_LC_CDR1_UV_BOUNDARY_LSB_3_R1                                                                             0x42DD
#define P42_DE_LC_CDR1_GAIN_0_R1                                                                                        0x42DE
#define P42_DF_LC_CDR1_GAIN_1_R1                                                                                        0x42DF
#define P42_E0_LC_CDR1_GAIN_2_R1                                                                                        0x42E0
#define P42_E1_LC_CDM2_UV_BOUNDARY_MSB_R1                                                                               0x42E1
#define P42_E2_LC_CDM2_UV_BOUNDARY_LSB_0_R1                                                                             0x42E2
#define P42_E3_LC_CDM2_UV_BOUNDARY_LSB_1_R1                                                                             0x42E3
#define P42_E4_LC_CDM2_UV_BOUNDARY_LSB_2_R1                                                                             0x42E4
#define P42_E5_LC_CDM2_UV_BOUNDARY_LSB_3_R1                                                                             0x42E5
#define P42_E6_LC_CDM2_GAIN_0_R1                                                                                        0x42E6
#define P42_E7_LC_CDM2_GAIN_1_R1                                                                                        0x42E7
#define P42_E8_LC_CDM2_GAIN_2_R1                                                                                        0x42E8
#define P42_E9_LC_CDM3_UV_BOUNDARY_MSB_R1                                                                               0x42E9
#define P42_EA_LC_CDM3_UV_BOUNDARY_LSB_0_R1                                                                             0x42EA
#define P42_EB_LC_CDM3_UV_BOUNDARY_LSB_1_R1                                                                             0x42EB
#define P42_EC_LC_CDM3_UV_BOUNDARY_LSB_2_R1                                                                             0x42EC
#define P42_ED_LC_CDM3_UV_BOUNDARY_LSB_3_R1                                                                             0x42ED
#define P42_EE_LC_CDM3_GAIN_0_R1                                                                                        0x42EE
#define P42_EF_LC_CDM3_GAIN_1_R1                                                                                        0x42EF
#define P42_F0_LC_CDM3_GAIN_2_R1                                                                                        0x42F0


//--------------------------------------------------
// R1 Local Contrast SRAM Part2 (Page 42)
//--------------------------------------------------
#define P42_31_LC_TONEMAPPING_SRAM_ADDR_2_R1                                                                            0x4231
#define P42_33_LC_TONEMAPPING_SRAM_ADDR_0_R1                                                                            0x4233
#define P42_34_LC_TONEMAPPING_SRAM_DATA_3_R1                                                                            0x4234
#define P42_35_LC_TONEMAPPING_SRAM_DATA_2_R1                                                                            0x4235
#define P42_36_LC_TONEMAPPING_SRAM_DATA_1_R1                                                                            0x4236
#define P42_37_LC_TONEMAPPING_SRAM_DATA_0_R1                                                                            0x4237
#define P42_BC_LC_BIST_CTRL1_1_HIST_R1                                                                                  0x42BC
#define P42_C0_LC_APL_MOD_R1                                                                                            0x42C0


//--------------------------------------------------
// M2 LiveShowTM Control (Page 43)
//--------------------------------------------------
#define P43_A2_LS_CTRL1                                                                                                 0x43A2
#define P43_A4_LS_STATUS0                                                                                               0x43A4
#define P43_A5_LS_STATUS1                                                                                               0x43A5
#define P43_CE_LS_BIST_CTRL0                                                                                            0x43CE
#define P43_CF_LS_BIST_CTRL1                                                                                            0x43CF
#define P43_D0_LS_DDR_FIFO_WTLVL_W_H                                                                                    0x43D0
#define P43_D1_LS_DDR_FIFO_WTLVL_W_L                                                                                    0x43D1
#define P43_D2_LS_DDR_FIFO_WTLVL_R_H                                                                                    0x43D2
#define P43_D3_LS_DDR_FIFO_WTLVL_R_L                                                                                    0x43D3
#define P43_D4_LS_DDR_FIFO_RW_NUM_H                                                                                     0x43D4
#define P43_D5_LS_DDR_FIFO_RW_NUM_L                                                                                     0x43D5
#define P43_D6_LS_DDR_FIFO_RW_LEN_H                                                                                     0x43D6
#define P43_D7_LS_DDR_FIFO_RW_LEN_L                                                                                     0x43D7
#define P43_D8_LS_DDR_FIFO_RW_REMAIN_H                                                                                  0x43D8
#define P43_D9_LS_DDR_FIFO_RW_REMAIN_L                                                                                  0x43D9
#define P43_DA_LS_DDR_START_ADDR_MSB                                                                                    0x43DA
#define P43_DB_LS_DDR_START_ADDR_H                                                                                      0x43DB
#define P43_DC_LS_DDR_START_ADDR_M                                                                                      0x43DC
#define P43_DD_LS_DDR_START_ADDR_L                                                                                      0x43DD
#define P43_DE_CAP_BIST_CTRL                                                                                            0x43DE
#define P43_DF_DIS_BIST_CTRL                                                                                            0x43DF
#define P43_E0_LS_SFM_DDR_FIFO_WTLVL_W_H                                                                                0x43E0
#define P43_E1_LS_SFM_DDR_FIFO_WTLVL_W_L                                                                                0x43E1
#define P43_E2_LS_SFM_DDR_FIFO_WTLVL_R_H                                                                                0x43E2
#define P43_E3_LS_SFM_DDR_FIFO_WTLVL_R_L                                                                                0x43E3
#define P43_E4_LS_SFM_DDR_FIFO_RW_NUM_H                                                                                 0x43E4
#define P43_E5_LS_SFM_DDR_FIFO_RW_NUM_L                                                                                 0x43E5
#define P43_E6_LS_SFM_DDR_FIFO_RW_LEN_H                                                                                 0x43E6
#define P43_E7_LS_SFM_DDR_FIFO_RW_LEN_L                                                                                 0x43E7
#define P43_E8_LS_SFM_DDR_FIFO_RW_REMAIN_H                                                                              0x43E8
#define P43_E9_LS_SFM_DDR_FIFO_RW_REMAIN_L                                                                              0x43E9
#define P43_EA_LS_SFM_DDR_START_ADDR_MSB                                                                                0x43EA
#define P43_EB_LS_SFM_DDR_START_ADDR_H                                                                                  0x43EB
#define P43_EC_LS_SFM_DDR_START_ADDR_M                                                                                  0x43EC
#define P43_ED_LS_SFM_DDR_START_ADDR_L                                                                                  0x43ED


//--------------------------------------------------
// DP 2.0 Rx0 Audio SEC Data Part2 (Page 44)
//--------------------------------------------------
#define P44_40_FS_FREQ_MEAS_CTRL0                                                                                       0x4440
#define P44_41_FS_FREQ_MEAS_CTRL1                                                                                       0x4441
#define P44_42_FS_FREQ_MEAS_RESULT_H                                                                                    0x4442
#define P44_43_FS_FREQ_MEAS_RESULT_M                                                                                    0x4443
#define P44_44_FS_FREQ_MEAS_RESULT_L                                                                                    0x4444


//--------------------------------------------------
// DP 2.0 Rx0 Video SEC Data Part2 (Page 44)
//--------------------------------------------------
#define P44_80_DP_SDP_RSV2_MAT_HB1                                                                                      0x4480
#define P44_81_DP_SDP_RSV2_MAT_HB3                                                                                      0x4481
#define P44_82_DP_SDP_RSV2_HB3                                                                                          0x4482
#define P44_83_DP_SDP_RSV2_CTRL                                                                                         0x4483
#define P44_84_DP_SDP_RSV2_ADR                                                                                          0x4484
#define P44_85_DP_SDP_RSV2_DAT                                                                                          0x4485
#define P44_86_DP_SDP_RSV3_MAT_HB1                                                                                      0x4486
#define P44_87_DP_SDP_RSV3_MAT_HB3                                                                                      0x4487
#define P44_88_DP_SDP_RSV3_HB3                                                                                          0x4488
#define P44_89_DP_SDP_RSV3_CTRL                                                                                         0x4489
#define P44_8A_DP_SDP_RSV3_ADR                                                                                          0x448A
#define P44_8B_DP_SDP_RSV3_DAT                                                                                          0x448B
#define P44_8C_DP_SDP_DUMMY_3                                                                                           0x448C
#define P44_8D_DP_SDP_DUMMY_4                                                                                           0x448D
#define P44_8E_DP_SDP_DUMMY_5                                                                                           0x448E
#define P44_8F_DP_SDP_DUMMY_6                                                                                           0x448F
#define P44_90_DP_SDP_RSV4_MAT_HB1                                                                                      0x4490
#define P44_91_DP_SDP_RSV4_MAT_HB3                                                                                      0x4491
#define P44_92_DP_SDP_RSV4_HB3                                                                                          0x4492
#define P44_93_DP_SDP_RSV4_CTRL                                                                                         0x4493
#define P44_94_DP_SDP_RSV4_ADR                                                                                          0x4494
#define P44_95_DP_SDP_RSV4_DAT                                                                                          0x4495
#define P44_96_DP_MSA_COLOR_CTRL1                                                                                       0x4496
#define P44_97_DP_MSA_COLOR_CTRL2                                                                                       0x4497
#define P44_A0_DP_SDP_CRC_CHECK_0                                                                                       0x44A0
#define P44_A1_DP_SDP_CRC_CHECK_1                                                                                       0x44A1
#define P44_A2_DP_SDP_CRC_CHECK_2                                                                                       0x44A2
#define P44_A3_DP_SDP_CRC_CHECK_3                                                                                       0x44A3
#define P44_A4_DP_SDP_CRC_CHECK_INT_FLAG_0                                                                              0x44A4
#define P44_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0x44AC
#define P44_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0x44AD
#define P44_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0x44AE
#define P44_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0x44AF
#define P44_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0x44B0
#define P44_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0x44B1
#define P44_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0x44B2
#define P44_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0x44B3
#define P44_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0x44B4
#define P44_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0x44B5
#define P44_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0x44B6
#define P44_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0x44B7
#define P44_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0x44B8
#define P44_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0x44B9
#define P44_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0x44BA
#define P44_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0x44BB
#define P44_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0x44BC
#define P44_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0x44BD
#define P44_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0x44BE
#define P44_BF_DP_PPS_RO_CTRL                                                                                           0x44BF


//--------------------------------------------------
// DP 2.0 Rx0 Video SEC Data Part2 Meta Sram Control (Page 44)
//--------------------------------------------------
#define P44_D0_META_SDP0_TYPE                                                                                           0x44D0
#define P44_D1_META_SDP1_TYPE                                                                                           0x44D1
#define P44_D2_META_SDP2_TYPE                                                                                           0x44D2
#define P44_D3_META_SDP3_TYPE                                                                                           0x44D3
#define P44_D4_META_SDP4_TYPE                                                                                           0x44D4
#define P44_D5_META_SDP0_CTRL1                                                                                          0x44D5
#define P44_D6_META_SDP1_CTRL1                                                                                          0x44D6
#define P44_D7_META_SDP2_CTRL1                                                                                          0x44D7
#define P44_D8_META_SDP3_CTRL1                                                                                          0x44D8
#define P44_D9_META_SDP4_CTRL1                                                                                          0x44D9
#define P44_DA_META_SDP0_CTRL2                                                                                          0x44DA
#define P44_DB_META_SDP1_CTRL2                                                                                          0x44DB
#define P44_DC_META_SDP2_CTRL2                                                                                          0x44DC
#define P44_DD_META_SDP3_CTRL2                                                                                          0x44DD
#define P44_DE_META_SDP4_CTRL2                                                                                          0x44DE
#define P44_DF_META_SRAM_LEVEL                                                                                          0x44DF
#define P44_E0_META_SRAM_CTRL                                                                                           0x44E0


//--------------------------------------------------
// FRC Cap_M2 (Page 45)
//--------------------------------------------------
#define P45_00_CAP_M2_MEM_ADDR_MSB                                                                                      0x4500
#define P45_01_CAP_M2_MEM_ADDR_H                                                                                        0x4501
#define P45_02_CAP_M2_MEM_ADDR_M                                                                                        0x4502
#define P45_03_CAP_M2_MEM_ADDR_L                                                                                        0x4503
#define P45_04_CAP_M2_BL2_ADDR_MSB                                                                                      0x4504
#define P45_05_CAP_M2_BL2_ADDR_H                                                                                        0x4505
#define P45_06_CAP_M2_BL2_ADDR_M                                                                                        0x4506
#define P45_07_CAP_M2_BL2_ADDR_L                                                                                        0x4507
#define P45_08_CAP_M2_BL3_ADDR_MSB                                                                                      0x4508
#define P45_09_CAP_M2_BL3_ADDR_H                                                                                        0x4509
#define P45_0A_CAP_M2_BL3_ADDR_M                                                                                        0x450A
#define P45_0B_CAP_M2_BL3_ADDR_L                                                                                        0x450B
#define P45_0C_CAP_M2_BOUNDARY_ADDR1_MSB                                                                                0x450C
#define P45_0D_CAP_M2_BOUNDARY_ADDR1_H                                                                                  0x450D
#define P45_0E_CAP_M2_BOUNDARY_ADDR1_M                                                                                  0x450E
#define P45_0F_CAP_M2_BOUNDARY_ADDR1_L                                                                                  0x450F
#define P45_10_CAP_M2_BOUNDARY_ADDR2_MSB                                                                                0x4510
#define P45_11_CAP_M2_BOUNDARY_ADDR2_H                                                                                  0x4511
#define P45_12_CAP_M2_BOUNDARY_ADDR2_M                                                                                  0x4512
#define P45_13_CAP_M2_BOUNDARY_ADDR2_L                                                                                  0x4513
#define P45_14_CAP_M2_BOUNDARY_STATUS                                                                                   0x4514
#define P45_19_CAP_M2_LINE_STEP_MSB                                                                                     0x4519
#define P45_1A_CAP_M2_LINE_STEP_H                                                                                       0x451A
#define P45_1B_CAP_M2_LINE_STEP_M                                                                                       0x451B
#define P45_1C_CAP_M2_LINE_STEP_L                                                                                       0x451C
#define P45_1D_CAP_M2_WATER_LEVEL_H                                                                                     0x451D
#define P45_1E_CAP_M2_WATER_LEVEL_L                                                                                     0x451E
#define P45_21_CAP_M2_LINE_NUM_H                                                                                        0x4521
#define P45_22_CAP_M2_LINE_NUM_L                                                                                        0x4522
#define P45_23_CAP_M2_WR_NUM_H                                                                                          0x4523
#define P45_24_CAP_M2_WR_NUM_L                                                                                          0x4524
#define P45_25_CAP_M2_WR_LEN                                                                                            0x4525
#define P45_26_CAP_M2_WR_REMAIN                                                                                         0x4526
#define P45_27_CAP_M2_DDR_CTRL1                                                                                         0x4527
#define P45_28_CAP_M2_DDR_CTRL2                                                                                         0x4528
#define P45_29_CAP_M2_DDR_CTRL3                                                                                         0x4529
#define P45_2A_CAP_M2_STATUS                                                                                            0x452A
#define P45_2B_CAP_M2_FIFO_STATUS                                                                                       0x452B
#define P45_30_CAP_M2_BIST_CTRL                                                                                         0x4530
#define P45_31_CAP_M2_DRF_BIST_CTRL                                                                                     0x4531
#define P45_32_CAP_M2_CTRL                                                                                              0x4532
#define P45_33_CAP_M2_BIST_CTRL1                                                                                        0x4533
#define P45_34_CAP_FIFO_STATUS_1                                                                                        0x4534
#define P45_35_CAP_FIFO_STATUS_2                                                                                        0x4535
#define P45_36_CAP_FIFO_STATUS_3                                                                                        0x4536
#define P45_37_CAP_FIFO_STATUS_4                                                                                        0x4537
#define P45_38_CAP_FIFO_STATUS_5                                                                                        0x4538
#define P45_39_CAP_FIFO_STATUS_6                                                                                        0x4539
#define P45_3A_CAP_FIFO_STATUS_7                                                                                        0x453A
#define P45_3B_CAP_FIFO_STATUS_8                                                                                        0x453B
#define P45_43_CAP_M2_4CH_CTRL1                                                                                         0x4543
#define P45_46_CAP_M2_BL4_ADDR_MSB                                                                                      0x4546
#define P45_47_CAP_M2_BL4_ADDR_H                                                                                        0x4547
#define P45_48_CAP_M2_BL4_ADDR_M                                                                                        0x4548
#define P45_49_CAP_M2_BL4_ADDR_L                                                                                        0x4549
#define P45_4D_CAP_M2_PR_MODE                                                                                           0x454D
#define P45_4E_CAP_M2_DB_DUMMY01                                                                                        0x454E
#define P45_4F_CAP_M2_MISC_0                                                                                            0x454F
#define P45_50_CAP_M2_DUMMY01                                                                                           0x4550
#define P45_51_CAP_M2_DUMMY02                                                                                           0x4551
#define P45_52_CAP_M2_DUMMY03                                                                                           0x4552
#define P45_53_CAP_M2_FORCE_FEND_DELAY                                                                                  0x4553
#define P45_60_ROT_CAP_M2_BLK_STRT_X_MSB                                                                                0x4560
#define P45_61_ROT_CAP_M2_BLK_STRT_X_LSB                                                                                0x4561
#define P45_62_ROT_CAP_M2_BLK_STRT_Y_MSB                                                                                0x4562
#define P45_63_ROT_CAP_M2_BLK_STRT_Y_LSB                                                                                0x4563
#define P45_64_ROT_CAP_M2_BLK_LR                                                                                        0x4564
#define P45_65_ROT_CAP_M2_CTRL1                                                                                         0x4565
#define P45_69_ROT_CAP_M2_REMAINPICT_NUM                                                                                0x4569
#define P45_6A_ROT_CAP_M2_REMAINPICT_LEN                                                                                0x456A
#define P45_6B_ROT_CAP_M2_REMAINPICT_REM                                                                                0x456B
#define P45_6C_ROT_CAP_M2_PICT_FST_IDX                                                                                  0x456C
#define P45_6D_ROT_CAP_M2_PICT_SEC_IDX                                                                                  0x456D
#define P45_6E_ROT_CAP_M2_PICT_THI_IDX                                                                                  0x456E
#define P45_6F_ROT_CAP_M2_PICT_NUM                                                                                      0x456F


//--------------------------------------------------
// FRC Disp_M2 (Page 45)
//--------------------------------------------------
#define P45_70_ROT_DISP_M2_BLK_STRT_X_MSB                                                                               0x4570
#define P45_71_ROT_DISP_M2_BLK_STRT_X_LSB                                                                               0x4571
#define P45_72_ROT_DISP_M2_BLK_STRT_Y_MSB                                                                               0x4572
#define P45_73_ROT_DISP_M2_BLK_STRT_Y_LSB                                                                               0x4573
#define P45_74_ROT_DISP_M2_BLK_W                                                                                        0x4574
#define P45_76_ROT_DISP_M2_CTRL1                                                                                        0x4576
#define P45_77_ROT_DISP_M2_PICT_FST_IDX                                                                                 0x4577
#define P45_78_ROT_DISP_M2_PICT_SEC_IDX                                                                                 0x4578
#define P45_79_ROT_DISP_M2_PICT_THI_IDX                                                                                 0x4579
#define P45_7A_ROT_DISP_M2_PICT_FST_WID_H                                                                               0x457A
#define P45_7B_ROT_DISP_M2_PICT_FST_WID_L                                                                               0x457B
#define P45_7C_ROT_DISP_M2_PICT_NUM                                                                                     0x457C
#define P45_80_DISP_M2_BLK_ADDR_1ST_TOP_MSB                                                                             0x4580
#define P45_81_DISP_M2_BLK_ADDR_1ST_TOP_H                                                                               0x4581
#define P45_82_DISP_M2_BLK_ADDR_1ST_TOP_M                                                                               0x4582
#define P45_83_DISP_M2_BLK_ADDR_1ST_TOP_L                                                                               0x4583
#define P45_84_DISP_M2_BLK_ADDR_2ND_TOP_MSB                                                                             0x4584
#define P45_85_DISP_M2_BLK_ADDR_2ND_TOP_H                                                                               0x4585
#define P45_86_DISP_M2_BLK_ADDR_2ND_TOP_M                                                                               0x4586
#define P45_87_DISP_M2_BLK_ADDR_2ND_TOP_L                                                                               0x4587
#define P45_88_DISP_M2_BLK_ADDR_3RD_TOP_MSB                                                                             0x4588
#define P45_89_DISP_M2_BLK_ADDR_3RD_TOP_H                                                                               0x4589
#define P45_8A_DISP_M2_BLK_ADDR_3RD_TOP_M                                                                               0x458A
#define P45_8B_DISP_M2_BLK_ADDR_3RD_TOP_L                                                                               0x458B
#define P45_8C_DISP_M2_BLK_ADDR_4TH_TOP_MSB                                                                             0x458C
#define P45_8D_DISP_M2_BLK_ADDR_4TH_TOP_H                                                                               0x458D
#define P45_8E_DISP_M2_BLK_ADDR_4TH_TOP_M                                                                               0x458E
#define P45_8F_DISP_M2_BLK_ADDR_4TH_TOP_L                                                                               0x458F
#define P45_90_DISP_M2_BOUNDARY_ADDR2_MSB                                                                               0x4590
#define P45_91_DISP_M2_BOUNDARY_ADDR2_H                                                                                 0x4591
#define P45_92_DISP_M2_BOUNDARY_ADDR2_M                                                                                 0x4592
#define P45_93_DISP_M2_BOUNDARY_ADDR2_L                                                                                 0x4593
#define P45_94_DISP_M2_BOUNDARY_STATUS                                                                                  0x4594
#define P45_95_DISP_M2_BOUNDARY_ADDR1_MSB                                                                               0x4595
#define P45_96_DISP_M2_BOUNDARY_ADDR1_H                                                                                 0x4596
#define P45_97_DISP_M2_BOUNDARY_ADDR1_M                                                                                 0x4597
#define P45_98_DISP_M2_BOUNDARY_ADDR1_L                                                                                 0x4598
#define P45_99_DISP_M2_LINE_STEP_TOP_MSB                                                                                0x4599
#define P45_9A_DISP_M2_LINE_STEP_TOP_H                                                                                  0x459A
#define P45_9B_DISP_M2_LINE_STEP_TOP_M                                                                                  0x459B
#define P45_9C_DISP_M2_LINE_STEP_TOP_L                                                                                  0x459C
#define P45_A0_DISP_M2_WTLVL_TOP_H                                                                                      0x45A0
#define P45_A1_DISP_M2_WTLVL_TOP_L                                                                                      0x45A1
#define P45_A2_DISP_M2_PXL_NUM_TOP_H                                                                                    0x45A2
#define P45_A3_DISP_M2_PXL_NUM_TOP_L                                                                                    0x45A3
#define P45_A4_DISP_M2_LINE_NUM_TOP_H                                                                                   0x45A4
#define P45_A5_DISP_M2_LINE_NUM_TOP_L                                                                                   0x45A5
#define P45_A6_DISP_M2_PRRD_VST_H_TOP                                                                                   0x45A6
#define P45_A7_DISP_M2_PRRD_VST_L_TOP                                                                                   0x45A7
#define P45_A8_DISP_M2_READ_NUM_TOP_H                                                                                   0x45A8
#define P45_A9_DISP_M2_READ_NUM_TOP_L                                                                                   0x45A9
#define P45_AA_DISP_M2_READ_TOP_LEN                                                                                     0x45AA
#define P45_AB_DISP_M2_READ_REMAIN_TOP                                                                                  0x45AB
#define P45_AC_DISP_M2_DISP_CTRL1                                                                                       0x45AC
#define P45_AD_DISP_M2_STATUS                                                                                           0x45AD
#define P45_AE_DISP_M2_DISP_CTRL2                                                                                       0x45AE
#define P45_AF_DISP_M2_DISP_CTRL3_TOP                                                                                   0x45AF
#define P45_B0_DISP_M2_FIFO_STATUS                                                                                      0x45B0
#define P45_B1_DISP_FIFO_STATUS_1                                                                                       0x45B1
#define P45_B2_DISP_FIFO_STATUS_2                                                                                       0x45B2
#define P45_B3_DISP_FIFO_STATUS_3                                                                                       0x45B3
#define P45_B4_DISP_FIFO_STATUS_4                                                                                       0x45B4
#define P45_B5_DISP_FIFO_STATUS_5                                                                                       0x45B5
#define P45_B6_DISP_FIFO_STATUS_6                                                                                       0x45B6
#define P45_B7_DISP_FIFO_STATUS_7                                                                                       0x45B7
#define P45_B8_DISP_FIFO_STATUS_8                                                                                       0x45B8
#define P45_C0_DISP_M2_BIST_CTRL                                                                                        0x45C0
#define P45_C1_DISP_M2_DRF_BIST_CTRL                                                                                    0x45C1
#define P45_C2_ADC_TEST_M2                                                                                              0x45C2
#define P45_C4_DISP_M2_FRAME_TEAR_PREVENTION                                                                            0x45C4
#define P45_C5_DISP_M2_4CH_CTRL1                                                                                        0x45C5
#define P45_CE_DISP_M2_DUMMY02                                                                                          0x45CE
#define P45_CF_DISP_M2_DUMMY03                                                                                          0x45CF
#define P45_D0_DISP_M2_BLK_CHANGE                                                                                       0x45D0
#define P45_D1_DISP_M2_TOTAL_128_TOP_MSB                                                                                0x45D1
#define P45_D2_DISP_M2_TOTAL_128_TOP_H                                                                                  0x45D2
#define P45_D3_DISP_M2_TOTAL_128_TOP_M                                                                                  0x45D3
#define P45_D4_DISP_M2_TOTAL_128_TOP_L                                                                                  0x45D4


//--------------------------------------------------
// Mdomain Pattern Gen M2 (Page 45)
//--------------------------------------------------
#define P45_C3_DISP_M2_NEW_FIFO_CRC_CTRL                                                                                0x45C3
#define P45_C6_DISP_M2_MPG_PIXNUM_MSB_A1                                                                                0x45C6
#define P45_C7_DISP_M2_MPG_PIXNUM_H_A1                                                                                  0x45C7
#define P45_C8_DISP_M2_MPG_PIXNUM_L_A1                                                                                  0x45C8


//--------------------------------------------------
// FRC Channel0 (Page 46)
//--------------------------------------------------
#define P46_00_M_CAP_BLOCK_CTRL                                                                                         0x4600
#define P46_01_M_CAP_CLIENT_SEL                                                                                         0x4601
#define P46_02_M_CAP_BLOCK_POR                                                                                          0x4602
#define P46_03_M_CAP_BLOCK_SEL                                                                                          0x4603
#define P46_04_M_CAP_CTRL_2                                                                                             0x4604
#define P46_05_M_CAP_DB_SEL                                                                                             0x4605
#define P46_80_M_DISP_BLOCK_CTRL                                                                                        0x4680
#define P46_81_M_DISP_CLIENT_SEL                                                                                        0x4681
#define P46_82_M_DISP_BLOCK_SEL                                                                                         0x4682
#define P46_83_M_DISP_CTRL                                                                                              0x4683
#define P46_84_M_DISP_CTRL_2                                                                                            0x4684
#define P46_85_M_DISP_BOT_CH                                                                                            0x4685
#define P46_86_M_DISP_DB_SEL                                                                                            0x4686
#define P46_F0_M_OD_FREEZE                                                                                              0x46F0
#define P46_F1_M_MISC                                                                                                   0x46F1


//--------------------------------------------------
// IMD Domain Double Buffer Channel0 (Page 46)
//--------------------------------------------------
#define P46_D0_I_DB_CTRL                                                                                                0x46D0
#define P46_D1_IMD_DB_STATUS                                                                                            0x46D1


//--------------------------------------------------
// M2 DCC Reg (Page 47)
//--------------------------------------------------
#define P47_C7_DCC_CTRL_0_M2                                                                                            0x47C7
#define P47_C8_DCC_CTRL_1_M2                                                                                            0x47C8


//--------------------------------------------------
// M2 DCC Port (Page 47)
//--------------------------------------------------
#define P47_C9_DCC_ADDRESS_PORT_M2                                                                                      0x47C9
#define P47_CA_DCC_DATA_PORT_M2                                                                                         0x47CA
#define P47_CB_DCC_CTRL_2_M2                                                                                            0x47CB


//--------------------------------------------------
// M2 ICM (Page 47)
//--------------------------------------------------
#define P47_CC_SCM_BLOCK_ENABLE_M2                                                                                      0x47CC
#define P47_CD_SCM_BLOCK_SELECT_M2                                                                                      0x47CD
#define P47_CE_SCM_ACCESS_PORT_CONTROL_M2                                                                               0x47CE
#define P47_CF_SCM_ACCESS_PORT_DATA_M2                                                                                  0x47CF
#define P47_D0_ICM_CONTROL_M2                                                                                           0x47D0
#define P47_D1_ICM_SEL_M2                                                                                               0x47D1
#define P47_D2_ICM_ADDR_M2                                                                                              0x47D2
#define P47_D3_ICM_DATA_M2                                                                                              0x47D3
#define P47_D4_ICM_SEL2_M2                                                                                              0x47D4


//--------------------------------------------------
// M2 Y-Peaking and Coring Part1 (D-Domain) (Page 47)
//--------------------------------------------------
#define P47_D6_PEAKING_CORING_ACCESS_PORT_CTL_M2                                                                        0x47D6
#define P47_D7_PEAKING_CORING_DATA_PORT_M2                                                                              0x47D7


//--------------------------------------------------
// M2 IAPS Gain (Page 47)
//--------------------------------------------------
#define P47_E0_IAPS_GAIN_CTRL_M2                                                                                        0x47E0
#define P47_E1_GAIN_VALUE1_M2                                                                                           0x47E1
#define P47_E2_GAIN_VALUE0_M2                                                                                           0x47E2
#define P47_E3_SOFT_CLAMP_M2                                                                                            0x47E3
#define P47_E4_IAPS_GAIN_DB_CTRL_M2                                                                                     0x47E4


//--------------------------------------------------
// SPI Module Interface 2 (Page 48)
//--------------------------------------------------
#define P48_A0_SPI_TRANSACTION_EN                                                                                       0x48A0
#define P48_A1_SPI_TRANSACTION_STATUS                                                                                   0x48A1
#define P48_A2_SPI_MODULE_CTRL                                                                                          0x48A2
#define P48_A3_SPI_MODULE_SETTING                                                                                       0x48A3
#define P48_A4_SPI_SCLK_DIV                                                                                             0x48A4
#define P48_A5_SPI_S0_PROTOCOL_MODE                                                                                     0x48A5
#define P48_A6_SPI_S0_WRITE_LENGTH                                                                                      0x48A6
#define P48_A7_SPI_S0_READ_LENGTH                                                                                       0x48A7
#define P48_A8_SPI_S0_STATUS                                                                                            0x48A8
#define P48_A9_SPI_S0_MASK                                                                                              0x48A9
#define P48_AA_SPI_S0_STOP_CON                                                                                          0x48AA
#define P48_AB_SPI_S0_TX_BUF                                                                                            0x48AB
#define P48_AC_SPI_S0_RX_BUF_READ_ADR                                                                                   0x48AC
#define P48_AD_SPI_S0_RX_BUF                                                                                            0x48AD
#define P48_AE_SPI_S0_TX_BUF_REMAIN                                                                                     0x48AE
#define P48_AF_SPI_S0_RX_BUF_REMAIN                                                                                     0x48AF
#define P48_B0_SPI_S0_TX_RX_BUF_FLAG                                                                                    0x48B0
#define P48_B1_SPI_S0_TX_RX_BUF_IRQ_EN                                                                                  0x48B1
#define P48_B2_SPI_S0_CMD_DATA                                                                                          0x48B2
#define P48_B3_SPI_S1_CMD_DATA                                                                                          0x48B3
#define P48_B4_SPI_S01_CMD_SETTING                                                                                      0x48B4
#define P48_B5_SPI_S1_PROTOCOL_MODE                                                                                     0x48B5
#define P48_B6_SPI_S1_WRITE_LENGTH                                                                                      0x48B6
#define P48_B7_SPI_S1_READ_LENGTH                                                                                       0x48B7
#define P48_B8_SPI_S1_STATUS                                                                                            0x48B8
#define P48_B9_SPI_S1_MASK                                                                                              0x48B9
#define P48_BA_SPI_S1_STOP_CON                                                                                          0x48BA
#define P48_BB_SPI_S01_STATUS_EN                                                                                        0x48BB
#define P48_BC_SPI_VARIANT_MODE_SETTINGS                                                                                0x48BC
#define P48_BD_SPI_S1_TX_BUF                                                                                            0x48BD
#define P48_BE_SPI_S1_RX_BUF_READ_ADR                                                                                   0x48BE
#define P48_BF_SPI_S1_RX_BUF                                                                                            0x48BF
#define P48_C0_SPI_S1_TX_BUF_REMAIN                                                                                     0x48C0
#define P48_C1_SPI_S1_RX_BUF_REMAIN                                                                                     0x48C1
#define P48_C2_SPI_S1_TX_RX_BUF_FLAG                                                                                    0x48C2
#define P48_C3_SPI_S1_TX_RX_BUF_IRQ_EN                                                                                  0x48C3
#define P48_C4_SPI_BUF_CLR                                                                                              0x48C4
#define P48_C5_SPI_DUMMY                                                                                                0x48C5
#define P48_C6_SPI_CS_AUTO_CTRL                                                                                         0x48C6
#define P48_C7_SPI_CS0_CTRL                                                                                             0x48C7
#define P48_C8_SPI_CS1_CTRL                                                                                             0x48C8
#define P48_C9_SPI_SCLK_CTRL                                                                                            0x48C9
#define P48_CA_SPI_XRAM_TX_CTR0                                                                                         0x48CA
#define P48_CB_SPI_CNT_H                                                                                                0x48CB
#define P48_CC_SPI_CNT_M                                                                                                0x48CC
#define P48_CD_SPI_CNT_L                                                                                                0x48CD
#define P48_D0_SPI_RX_RAM_ADDR_HH                                                                                       0x48D0
#define P48_D1_SPI_RX_RAM_ADDR_HL                                                                                       0x48D1
#define P48_D2_SPI_RX_RAM_ADDR_LH                                                                                       0x48D2
#define P48_D3_SPI_RX_RAM_ADDR_LL                                                                                       0x48D3
#define P48_D4_SPI_S0_WRITE_LENGTH_H                                                                                    0x48D4
#define P48_D9_SPI_CNT_CTRL                                                                                             0x48D9
#define P48_DA_SPI_DEBUG_CTRL                                                                                           0x48DA
#define P48_DB_SPI_SFIFO                                                                                                0x48DB
#define P48_DC_SPI_SFIFO_SEL                                                                                            0x48DC
#define P48_DD_SPI_SCLK_SUPPRESS                                                                                        0x48DD


//--------------------------------------------------
// M2 Input Gamma Sram Control (Page 49)
//--------------------------------------------------
#define P49_A0_INPUT_GAMMA_PORT_SETB                                                                                    0x49A0
#define P49_A1_INPUT_GAMMA_CTRL_SETB                                                                                    0x49A1


//--------------------------------------------------
// M2 Input Gamma Control (Page 49)
//--------------------------------------------------
#define P49_A2_INPUT_GAMMA_LOW_TH_R_LSB_SETB                                                                            0x49A2
#define P49_A3_INPUT_GAMMA_HIGH_TH_R_LSB_SETB                                                                           0x49A3
#define P49_A4_INPUT_GAMMA_LOW_TH_G_LSB_SETB                                                                            0x49A4
#define P49_A5_INPUT_GAMMA_HIGH_TH_G_LSB_SETB                                                                           0x49A5
#define P49_A6_INPUT_GAMMA_LOW_TH_B_LSB_SETB                                                                            0x49A6
#define P49_A7_INPUT_GAMMA_HIGH_TH_B_LSB_SETB                                                                           0x49A7
#define P49_A8_INPUT_GAMMA_R_TH_MSB_SETB                                                                                0x49A8
#define P49_A9_INPUT_GAMMA_G_TH_MSB_SETB                                                                                0x49A9
#define P49_AA_INPUT_GAMMA_B_TH_MSB_SETB                                                                                0x49AA
#define P49_AB_INPUT_GAMMA_DB_CONTROL_SETB                                                                              0x49AB
#define P49_AC_IG_DUMMY_SETB                                                                                            0x49AC


//--------------------------------------------------
// M2 Gamma Control (Page 49)
//--------------------------------------------------
#define P49_C0_GAMMA_PORT_SETB                                                                                          0x49C0
#define P49_C1_GAMMA_CTRL_SETB                                                                                          0x49C1
#define P49_C2_GAMMA_PCM_HLW                                                                                            0x49C2
#define P49_C3_GAMMA_OGC_HLW                                                                                            0x49C3


//--------------------------------------------------
// M2 Post Gamma Control (Page 49)
//--------------------------------------------------
#define P49_D8_POST_GAMMA_PORT_SETB                                                                                     0x49D8
#define P49_D9_GAMMA_CTRL_SETB                                                                                          0x49D9
#define P49_DA_POST_GAMMA_PCM_HLW_CONTROL                                                                               0x49DA
#define P49_DB_POST_GAMMA_OGC_HLW_CONTROL                                                                               0x49DB


//--------------------------------------------------
// M2 Y Mapping Control (Page 49)
//--------------------------------------------------
#define P49_E0_Y_MAPPING_CTRL_M2                                                                                        0x49E0
#define P49_E1_Y_MAPPING_GAIN_ADDRESS_H_M2                                                                              0x49E1
#define P49_E2_Y_MAPPING_GAIN_ADDRESS_L_M2                                                                              0x49E2
#define P49_E3_Y_MAPPING_GAIN_ACCESS_PORT_M2                                                                            0x49E3
#define P49_E4_Y_MAPPING_GAIN_OFFSET_H_M2                                                                               0x49E4
#define P49_E5_Y_MAPPING_GAIN_OFFSET_L_M2                                                                               0x49E5
#define P49_E6_Y_MAPPING_RGBTOY_R_COEF_H_M2                                                                             0x49E6
#define P49_E7_Y_MAPPING_RGBTOY_R_COEF_L_M2                                                                             0x49E7
#define P49_E8_Y_MAPPING_RGBTOY_G_COEF_H_M2                                                                             0x49E8
#define P49_E9_Y_MAPPING_RGBTOY_G_COEF_L_M2                                                                             0x49E9
#define P49_EA_Y_MAPPING_RGBTOY_B_COEF_H_M2                                                                             0x49EA
#define P49_EB_Y_MAPPING_RGBTOY_B_COEF_L_M2                                                                             0x49EB
#define P49_EC_Y_MAPPING_SOFT_CLAMP_PARA_M2                                                                             0x49EC
#define P49_ED_Y_MAPPING_DUMMY0_M2                                                                                      0x49ED
#define P49_EE_Y_MAPPING_DUMMY1_M2                                                                                      0x49EE
#define P49_EF_Y_MAPPING_CTRL2_M2                                                                                       0x49EF


//--------------------------------------------------
// SPI Module Interface 3 (Page 4A)
//--------------------------------------------------
#define P4A_A0_SPI_TRANSACTION_EN                                                                                       0x4AA0
#define P4A_A1_SPI_TRANSACTION_STATUS                                                                                   0x4AA1
#define P4A_A2_SPI_MODULE_CTRL                                                                                          0x4AA2
#define P4A_A3_SPI_MODULE_SETTING                                                                                       0x4AA3
#define P4A_A4_SPI_SCLK_DIV                                                                                             0x4AA4
#define P4A_A5_SPI_S0_PROTOCOL_MODE                                                                                     0x4AA5
#define P4A_A6_SPI_S0_WRITE_LENGTH                                                                                      0x4AA6
#define P4A_A7_SPI_S0_READ_LENGTH                                                                                       0x4AA7
#define P4A_A8_SPI_S0_STATUS                                                                                            0x4AA8
#define P4A_A9_SPI_S0_MASK                                                                                              0x4AA9
#define P4A_AA_SPI_S0_STOP_CON                                                                                          0x4AAA
#define P4A_AB_SPI_S0_TX_BUF                                                                                            0x4AAB
#define P4A_AC_SPI_S0_RX_BUF_READ_ADR                                                                                   0x4AAC
#define P4A_AD_SPI_S0_RX_BUF                                                                                            0x4AAD
#define P4A_AE_SPI_S0_TX_BUF_REMAIN                                                                                     0x4AAE
#define P4A_AF_SPI_S0_RX_BUF_REMAIN                                                                                     0x4AAF
#define P4A_B0_SPI_S0_TX_RX_BUF_FLAG                                                                                    0x4AB0
#define P4A_B1_SPI_S0_TX_RX_BUF_IRQ_EN                                                                                  0x4AB1
#define P4A_B2_SPI_S0_CMD_DATA                                                                                          0x4AB2
#define P4A_B3_SPI_S1_CMD_DATA                                                                                          0x4AB3
#define P4A_B4_SPI_S01_CMD_SETTING                                                                                      0x4AB4
#define P4A_B5_SPI_S1_PROTOCOL_MODE                                                                                     0x4AB5
#define P4A_B6_SPI_S1_WRITE_LENGTH                                                                                      0x4AB6
#define P4A_B7_SPI_S1_READ_LENGTH                                                                                       0x4AB7
#define P4A_B8_SPI_S1_STATUS                                                                                            0x4AB8
#define P4A_B9_SPI_S1_MASK                                                                                              0x4AB9
#define P4A_BA_SPI_S1_STOP_CON                                                                                          0x4ABA
#define P4A_BB_SPI_S01_STATUS_EN                                                                                        0x4ABB
#define P4A_BC_SPI_VARIANT_MODE_SETTINGS                                                                                0x4ABC
#define P4A_BD_SPI_S1_TX_BUF                                                                                            0x4ABD
#define P4A_BE_SPI_S1_RX_BUF_READ_ADR                                                                                   0x4ABE
#define P4A_BF_SPI_S1_RX_BUF                                                                                            0x4ABF
#define P4A_C0_SPI_S1_TX_BUF_REMAIN                                                                                     0x4AC0
#define P4A_C1_SPI_S1_RX_BUF_REMAIN                                                                                     0x4AC1
#define P4A_C2_SPI_S1_TX_RX_BUF_FLAG                                                                                    0x4AC2
#define P4A_C3_SPI_S1_TX_RX_BUF_IRQ_EN                                                                                  0x4AC3
#define P4A_C4_SPI_BUF_CLR                                                                                              0x4AC4
#define P4A_C5_SPI_DUMMY                                                                                                0x4AC5
#define P4A_C6_SPI_CS_AUTO_CTRL                                                                                         0x4AC6
#define P4A_C7_SPI_CS0_CTRL                                                                                             0x4AC7
#define P4A_C8_SPI_CS1_CTRL                                                                                             0x4AC8
#define P4A_C9_SPI_SCLK_CTRL                                                                                            0x4AC9
#define P4A_CA_SPI_XRAM_TX_CTR0                                                                                         0x4ACA
#define P4A_CB_SPI_CNT_H                                                                                                0x4ACB
#define P4A_CC_SPI_CNT_M                                                                                                0x4ACC
#define P4A_CD_SPI_CNT_L                                                                                                0x4ACD
#define P4A_D0_SPI_RX_RAM_ADDR_HH                                                                                       0x4AD0
#define P4A_D1_SPI_RX_RAM_ADDR_HL                                                                                       0x4AD1
#define P4A_D2_SPI_RX_RAM_ADDR_LH                                                                                       0x4AD2
#define P4A_D3_SPI_RX_RAM_ADDR_LL                                                                                       0x4AD3
#define P4A_D4_SPI_S0_WRITE_LENGTH_H                                                                                    0x4AD4
#define P4A_D9_SPI_CNT_CTRL                                                                                             0x4AD9
#define P4A_DA_SPI_DEBUG_CTRL                                                                                           0x4ADA
#define P4A_DB_SPI_SFIFO                                                                                                0x4ADB
#define P4A_DC_SPI_SFIFO_SEL                                                                                            0x4ADC
#define P4A_DD_SPI_SCLK_SUPPRESS                                                                                        0x4ADD


//--------------------------------------------------
// R2 Light Super Resolution (LSR) (Page 51)
//--------------------------------------------------
#define P51_00_LSR_V_SOB_SLP_LSB_R2_A1                                                                                  0x5100
#define P51_01_LSR_V_SOB_TXT_COR_G_HP_UB_LSB_R2_A1                                                                      0x5101
#define P51_02_LSR_V_HP_UP_COR_THD_LSB_R2_A1                                                                            0x5102
#define P51_03_LSR_V_COR_THD_HP_LB_LSB_R2_A1                                                                            0x5103
#define P51_04_LSR_V_HP_LB_SOB_TXT_LB_G_LSB_R2_A1                                                                       0x5104
#define P51_05_LSR_V_SOB_TXT_COR_TXT_G_N_R2_A1                                                                          0x5105
#define P51_06_LSR_TL_THD_MSB_R2_A1                                                                                     0x5106
#define P51_07_LSR_TL_THD_LSB_R2_A1                                                                                     0x5107
#define P51_08_LSR_TL_OFFSET_R2_A1                                                                                      0x5108
#define P51_09_LSR_BG_THD_MSB_R2_A1                                                                                     0x5109
#define P51_0A_LSR_BG_THD_LSB_R2_A1                                                                                     0x510A
#define P51_0B_LSR_BG_OFFSET_R2_A1                                                                                      0x510B
#define P51_0C_LSR_SUMDIFF_RSFT_R2_A1                                                                                   0x510C
#define P51_0D_LSR_SUMDIFF_THD_R2_A1                                                                                    0x510D
#define P51_0E_LSR_SUMDIFF_OFFSET_R2_A1                                                                                 0x510E
#define P51_0F_LSR_TL_GAIN_R2_A1                                                                                        0x510F
#define P51_10_LSR_TEST_OUT_R2_A1                                                                                       0x5110
#define P51_11_LSR_CTRL_R2_A1                                                                                           0x5111
#define P51_12_LSR_H_HP_FILTER_C0_R2_A1                                                                                 0x5112
#define P51_13_LSR_H_HP_FILTER_C1C2_R2_A1                                                                               0x5113
#define P51_14_LSR_H_SOB_5TAP_R2_A1                                                                                     0x5114
#define P51_15_LSR_H_SOB_THD2_MSB_R2_A1                                                                                 0x5115
#define P51_16_LSR_H_SOB_THD2_LSB_R2_A1                                                                                 0x5116
#define P51_17_LSR_H_SOB_THD1_MSB_R2_A1                                                                                 0x5117
#define P51_18_LSR_H_SOB_THD1_LSB_R2_A1                                                                                 0x5118
#define P51_19_LSR_H_SOB_THD0_R2_A1                                                                                     0x5119
#define P51_1A_LSR_H_SOB_BASE_R2_A1                                                                                     0x511A
#define P51_1B_LSR_H_SOB_SLP_R_R2_A1                                                                                    0x511B
#define P51_1C_LSR_H_SOB_SLP_F_R2_A1                                                                                    0x511C
#define P51_1D_LSR_H_SOB_TXT_COR_G_P_MSB_R2_A1                                                                          0x511D
#define P51_1E_LSR_H_SOB_TXT_COR_G_P_LSB_R2_A1                                                                          0x511E
#define P51_1F_LSR_H_HP_UB_P_R2_A1                                                                                      0x511F
#define P51_20_LSR_H_HP_UB_N_R2_A1                                                                                      0x5120
#define P51_21_LSR_H_COR_THD_P_R2_A1                                                                                    0x5121
#define P51_22_LSR_H_COR_THD_N_R2_A1                                                                                    0x5122
#define P51_23_LSR_H_HP_LB_P_R2_A1                                                                                      0x5123
#define P51_24_LSR_H_HP_LB_N_R2_A1                                                                                      0x5124
#define P51_25_LSR_H_SOB_TXT_LB_G_P_MSB_R2_A1                                                                           0x5125
#define P51_26_LSR_H_SOB_TXT_LB_G_P_LSB_R2_A1                                                                           0x5126
#define P51_27_LSR_H_SOB_TXT_COR_G_N_MSB_R2_A1                                                                          0x5127
#define P51_28_LSR_H_SOB_TXT_COR_G_N_LSB_R2_A1                                                                          0x5128
#define P51_29_LSR_H_SOB_TXT_LB_G_N_MSB_R2_A1                                                                           0x5129
#define P51_2A_LSR_H_SOB_TXT_LB_G_N_LSB_R2_A1                                                                           0x512A
#define P51_2B_LSR_V_SOB_THD2_MSB_R2_A1                                                                                 0x512B
#define P51_2C_LSR_V_SOB_THD2_LSB_R2_A1                                                                                 0x512C
#define P51_2D_LSR_V_SOB_THD1_MSB_R2_A1                                                                                 0x512D
#define P51_2E_LSR_V_SOB_THD1_LSB_R2_A1                                                                                 0x512E
#define P51_2F_SR_V_SOB_THD0_R2_A1                                                                                      0x512F
#define P51_30_LSR_V_SOB_BASE_R2_A1                                                                                     0x5130
#define P51_31_LSR_V_SOB_SLP_R_R2_A1                                                                                    0x5131
#define P51_32_LSR_V_SOB_SLP_F_R2_A1                                                                                    0x5132
#define P51_33_LSR_V_SOB_TXT_COR_G_P_MSB_R2_A1                                                                          0x5133
#define P51_34_LSR_V_SOB_TXT_COR_G_P_LSB_R2_A1                                                                          0x5134
#define P51_35_LSR_V_HP_UB_P_R2_A1                                                                                      0x5135
#define P51_36_LSR_V_HP_UB_N_R2_A1                                                                                      0x5136
#define P51_37_LSR_V_COR_THD_P_R2_A1                                                                                    0x5137
#define P51_38_LSR_V_COR_THD_N_R2_A1                                                                                    0x5138
#define P51_39_LSR_V_HP_LB_P_R2_A1                                                                                      0x5139
#define P51_3A_LSR_V_HP_LB_N_R2_A1                                                                                      0x513A
#define P51_3B_LSR_V_SOB_TXT_LB_G_P_MSB_R2_A1                                                                           0x513B
#define P51_3C_LSR_V_SOB_TXT_LB_G_P_LSB_R2_A1                                                                           0x513C
#define P51_3D_LSR_V_SOB_TXT_COR_G_N_MSB_R2_A1                                                                          0x513D
#define P51_3E_LSR_V_SOB_TXT_COR_G_N_LSB_R2_A1                                                                          0x513E
#define P51_3F_LSR_V_SOB_TXT_LB_G_N_MSB_R2_A1                                                                           0x513F
#define P51_40_LSR_V_SOB_TXT_LB_G_N_LSB_R2_A1                                                                           0x5140
#define P51_41_LSR_H_SOB_THD12_LSB_R2_A1                                                                                0x5141
#define P51_42_LSR_H_SOB_THD0_BASE_LSB_R2_A1                                                                            0x5142
#define P51_43_LSR_H_SOB_SLP_LSB_R2_A1                                                                                  0x5143
#define P51_44_LSR_H_SOB_TXT_COR_G_HP_UB_LSB_R2_A1                                                                      0x5144
#define P51_45_LSR_H_HP_UB_COR_THD_LSB_R2_A1                                                                            0x5145
#define P51_46_LSR_H_COR_THD_HP_LB_LSB_R2_A1                                                                            0x5146
#define P51_47_LSR_H_HP_LB_SOB_TXT_LB_G_LSB_R2_A1                                                                       0x5147
#define P51_48_LSR_H_SOB_TXT_COR_TXT_G_N_R2_A1                                                                          0x5148
#define P51_49_LSR_V_SOB_THD12_LSB_R2_A1                                                                                0x5149
#define P51_4A_LSR_V_SOB_THD0_BASE_LSB_R2_A1                                                                            0x514A
#define P51_50_LSR_V_SOB_SLP_LSB_R2_A2                                                                                  0x5150
#define P51_51_LSR_V_SOB_TXT_COR_G_HP_UB_LSB_R2_A2                                                                      0x5151
#define P51_52_LSR_V_HP_UP_COR_THD_LSB_R2_A2                                                                            0x5152
#define P51_53_LSR_V_COR_THD_HP_LB_LSB_R2_A2                                                                            0x5153
#define P51_54_LSR_V_HP_LB_SOB_TXT_LB_G_LSB_R2_A2                                                                       0x5154
#define P51_55_LSR_V_SOB_TXT_COR_TXT_G_N_R2_A2                                                                          0x5155
#define P51_56_LSR_TL_THD_MSB_R2_A2                                                                                     0x5156
#define P51_57_LSR_TL_THD_LSB_R2_A2                                                                                     0x5157
#define P51_58_LSR_TL_OFFSET_R2_A2                                                                                      0x5158
#define P51_59_LSR_BG_THD_MSB_R2_A2                                                                                     0x5159
#define P51_5A_LSR_BG_THD_LSB_R2_A2                                                                                     0x515A
#define P51_5B_LSR_BG_OFFSET_R2_A2                                                                                      0x515B
#define P51_5C_LSR_SUMDIFF_RSFT_R2_A2                                                                                   0x515C
#define P51_5D_LSR_SUMDIFF_THD_R2_A2                                                                                    0x515D
#define P51_5E_LSR_SUMDIFF_OFFSET_R2_A2                                                                                 0x515E
#define P51_5F_LSR_TL_GAIN_R2_A2                                                                                        0x515F
#define P51_60_LSR_TEST_OUT_R2_A2                                                                                       0x5160
#define P51_61_LSR_CTRL_R2_A2                                                                                           0x5161
#define P51_62_LSR_H_HP_FILTER_C0_R2_A2                                                                                 0x5162
#define P51_63_LSR_H_HP_FILTER_C1C2_R2_A2                                                                               0x5163
#define P51_64_LSR_H_SOB_5TAP_R2_A2                                                                                     0x5164
#define P51_65_LSR_H_SOB_THD2_MSB_R2_A2                                                                                 0x5165
#define P51_66_LSR_H_SOB_THD2_LSB_R2_A2                                                                                 0x5166
#define P51_67_LSR_H_SOB_THD1_MSB_R2_A2                                                                                 0x5167
#define P51_68_LSR_H_SOB_THD1_LSB_R2_A2                                                                                 0x5168
#define P51_69_LSR_H_SOB_THD0_R2_A2                                                                                     0x5169
#define P51_6A_LSR_H_SOB_BASE_R2_A2                                                                                     0x516A
#define P51_6B_LSR_H_SOB_SLP_R_R2_A2                                                                                    0x516B
#define P51_6C_LSR_H_SOB_SLP_F_R2_A2                                                                                    0x516C
#define P51_6D_LSR_H_SOB_TXT_COR_G_P_MSB_R2_A2                                                                          0x516D
#define P51_6E_LSR_H_SOB_TXT_COR_G_P_LSB_R2_A2                                                                          0x516E
#define P51_6F_LSR_H_HP_UB_P_R2_A2                                                                                      0x516F
#define P51_70_LSR_H_HP_UB_N_R2_A2                                                                                      0x5170
#define P51_71_LSR_H_COR_THD_P_R2_A2                                                                                    0x5171
#define P51_72_LSR_H_COR_THD_N_R2_A2                                                                                    0x5172
#define P51_73_LSR_H_HP_LB_P_R2_A2                                                                                      0x5173
#define P51_74_LSR_H_HP_LB_N_R2_A2                                                                                      0x5174
#define P51_75_LSR_H_SOB_TXT_LB_G_P_MSB_R2_A2                                                                           0x5175
#define P51_76_LSR_H_SOB_TXT_LB_G_P_LSB_R2_A2                                                                           0x5176
#define P51_77_LSR_H_SOB_TXT_COR_G_N_MSB_R2_A2                                                                          0x5177
#define P51_78_LSR_H_SOB_TXT_COR_G_N_LSB_R2_A2                                                                          0x5178
#define P51_79_LSR_H_SOB_TXT_LB_G_N_MSB_R2_A2                                                                           0x5179
#define P51_7A_LSR_H_SOB_TXT_LB_G_N_LSB_R2_A2                                                                           0x517A
#define P51_7B_LSR_V_SOB_THD2_MSB_R2_A2                                                                                 0x517B
#define P51_7C_LSR_V_SOB_THD2_LSB_R2_A2                                                                                 0x517C
#define P51_7D_LSR_V_SOB_THD1_MSB_R2_A2                                                                                 0x517D
#define P51_7E_LSR_V_SOB_THD1_LSB_R2_A2                                                                                 0x517E
#define P51_7F_SR_V_SOB_THD0_R2_A2                                                                                      0x517F
#define P51_80_LSR_V_SOB_BASE_R2_A2                                                                                     0x5180
#define P51_81_LSR_V_SOB_SLP_R_R2_A2                                                                                    0x5181
#define P51_82_LSR_V_SOB_SLP_F_R2_A2                                                                                    0x5182
#define P51_83_LSR_V_SOB_TXT_COR_G_P_MSB_R2_A2                                                                          0x5183
#define P51_84_LSR_V_SOB_TXT_COR_G_P_LSB_R2_A2                                                                          0x5184
#define P51_85_LSR_V_HP_UB_P_R2_A2                                                                                      0x5185
#define P51_86_LSR_V_HP_UB_N_R2_A2                                                                                      0x5186
#define P51_87_LSR_V_COR_THD_P_R2_A2                                                                                    0x5187
#define P51_88_LSR_V_COR_THD_N_R2_A2                                                                                    0x5188
#define P51_89_LSR_V_HP_LB_P_R2_A2                                                                                      0x5189
#define P51_8A_LSR_V_HP_LB_N_R2_A2                                                                                      0x518A
#define P51_8B_LSR_V_SOB_TXT_LB_G_P_MSB_R2_A2                                                                           0x518B
#define P51_8C_LSR_V_SOB_TXT_LB_G_P_LSB_R2_A2                                                                           0x518C
#define P51_8D_LSR_V_SOB_TXT_COR_G_N_MSB_R2_A2                                                                          0x518D
#define P51_8E_LSR_V_SOB_TXT_COR_G_N_LSB_R2_A2                                                                          0x518E
#define P51_8F_LSR_V_SOB_TXT_LB_G_N_MSB_R2_A2                                                                           0x518F
#define P51_90_LSR_V_SOB_TXT_LB_G_N_LSB_R2_A2                                                                           0x5190
#define P51_91_LSR_H_SOB_THD12_LSB_R2_A2                                                                                0x5191
#define P51_92_LSR_H_SOB_THD0_BASE_LSB_R2_A2                                                                            0x5192
#define P51_93_LSR_H_SOB_SLP_LSB_R2_A2                                                                                  0x5193
#define P51_94_LSR_H_SOB_TXT_COR_G_HP_UB_LSB_R2_A2                                                                      0x5194
#define P51_95_LSR_H_HP_UB_COR_THD_LSB_R2_A2                                                                            0x5195
#define P51_96_LSR_H_COR_THD_HP_LB_LSB_R2_A2                                                                            0x5196
#define P51_97_LSR_H_HP_LB_SOB_TXT_LB_G_LSB_R2_A2                                                                       0x5197
#define P51_98_LSR_H_SOB_TXT_COR_TXT_G_N_R2_A2                                                                          0x5198
#define P51_99_LSR_V_SOB_THD12_LSB_R2_A2                                                                                0x5199
#define P51_9A_LSR_V_SOB_THD0_BASE_LSB_R2_A2                                                                            0x519A


//--------------------------------------------------
// M2 I Domain DLTI (Page 51)
//--------------------------------------------------
#define P51_A1_I_DLTI_CTRL_M2                                                                                           0x51A1
#define P51_A2_I_DLTI_SEARCH_RANGE_M2                                                                                   0x51A2
#define P51_A3_I_DLTI_ADJUST_M2                                                                                         0x51A3
#define P51_A4_I_DLTI_UPPER_THD_HSB_M2                                                                                  0x51A4
#define P51_A5_I_DLTI_UPPER_THD_LSB_M2                                                                                  0x51A5
#define P51_A6_I_DLTI_LOWER_THD_HSB_M2                                                                                  0x51A6
#define P51_A7_I_DLTI_LOWER_THD_LSB_M2                                                                                  0x51A7
#define P51_A8_I_DLTI_FILTER_C0_HSB_M2                                                                                  0x51A8
#define P51_A9_I_DLTI_FILTER_C0_LSB_M2                                                                                  0x51A9
#define P51_AA_I_DLTI_FILTER_C1_HSB_M2                                                                                  0x51AA
#define P51_AB_I_DLTI_FILTER_C1_LSB_M2                                                                                  0x51AB
#define P51_AC_I_DLTI_FILTER_C2_HSB_M2                                                                                  0x51AC
#define P51_AD_I_DLTI_FILTER_C2_LSB_M2                                                                                  0x51AD
#define P51_AE_I_DLTI_FILTER_C3_HSB_M2                                                                                  0x51AE
#define P51_AF_I_DLTI_FILTER_C3_LSB_M2                                                                                  0x51AF
#define P51_B0_I_DLTI_FILTER_C4_HSB_M2                                                                                  0x51B0
#define P51_B1_I_DLTI_FILTER_C4_LSB_M2                                                                                  0x51B1
#define P51_B2_I_DLTI_UPPER_LOWER_THD_M2                                                                                0x51B2
#define P51_D4_I_DLTI_HLW_HOR_START_HSB_M2                                                                              0x51D4
#define P51_D5_I_DLTI_HLW_HOR_START_LSB_M2                                                                              0x51D5
#define P51_D6_I_DLTI_HLW_HOR_END_HSB_M2                                                                                0x51D6
#define P51_D7_I_DLTI_HLW_HOR_END_LSB_M2                                                                                0x51D7
#define P51_D8_I_DLTI_HLW_VER_START_HSB_M2                                                                              0x51D8
#define P51_D9_I_DLTI_HLW_VER_START_LSB_M2                                                                              0x51D9
#define P51_DA_I_DLTI_HLW_VER_END_HSB_M2                                                                                0x51DA
#define P51_DB_I_DLTI_HLW_VER_END_LSB_M2                                                                                0x51DB
#define P51_DC_I_DLTI_HLW_CTRL_M2                                                                                       0x51DC
#define P51_DD_I_DLTI_DUMMY_M2                                                                                          0x51DD


//--------------------------------------------------
// R2 Light Super Resolution HLW (LSR) (Page 51)
//--------------------------------------------------
#define P51_CB_SCALER_LSR_HLW_R2_A1                                                                                     0x51CB
#define P51_CC_LSR_HLW_H_START_HIGH_R2_A1                                                                               0x51CC
#define P51_CD_LSR_HLW_H_START_LOW_R2_A1                                                                                0x51CD
#define P51_CE_LSR_HLW_H_END_HIGH_R2_A1                                                                                 0x51CE
#define P51_CF_LSR_HLW_H_END_LOW_R2_A1                                                                                  0x51CF
#define P51_D0_LSR_HLW_V_START_HIGH_R2_A1                                                                               0x51D0
#define P51_D1_LSR_HLW_V_START_LOW_R2_A1                                                                                0x51D1
#define P51_D2_LSR_HLW_V_END_HIGH_R2_A1                                                                                 0x51D2
#define P51_D3_LSR_HLW_V_END_LOW_R2_A1                                                                                  0x51D3


//--------------------------------------------------
// R2_A1 SHP (Page 52)
//--------------------------------------------------
#define P52_00_SR_SHP_CTRL_0_R2_A1                                                                                      0x5200
#define P52_01_SR_SHP_CTRL_1_R2_A1                                                                                      0x5201
#define P52_02_SR_SHP_BIST_CTRL_0_R2_A1                                                                                 0x5202
#define P52_03_SR_DEBUGMODE_0_R2_A1                                                                                     0x5203
#define P52_04_SR_DEBUGMODE_1_R2_A1                                                                                     0x5204
#define P52_05_SR_EDGE_SOBEL_R2_A1                                                                                      0x5205
#define P52_06_SR_EDGE_SOBEL_UB_R2_A1                                                                                   0x5206
#define P52_07_SR_EDGE_HPF_C0_HSB_R2_A1                                                                                 0x5207
#define P52_08_SR_EDGE_HPF_C0_LSB_R2_A1                                                                                 0x5208
#define P52_09_SR_EDGE_HPF_C1_HSB_R2_A1                                                                                 0x5209
#define P52_0A_SR_EDGE_HPF_C1_LSB_R2_A1                                                                                 0x520A
#define P52_0B_SR_EDGE_HPF_C2_R2_A1                                                                                     0x520B
#define P52_0C_SR_EDGE_HPF_C3_R2_A1                                                                                     0x520C
#define P52_0D_SR_EDGE_HPF_C4_R2_A1                                                                                     0x520D
#define P52_0E_SR_EDGE_HPF_C5_R2_A1                                                                                     0x520E
#define P52_0F_SR_EDGE_HPF_SHIFT_R2_A1                                                                                  0x520F
#define P52_10_SR_EDGE_PEAKING_GAIN_BLR_R2_A1                                                                           0x5210
#define P52_11_SR_EDGE_PEAKING_GAIN_POS_R2_A1                                                                           0x5211
#define P52_12_SR_EDGE_PEAKING_GAIN_NEG_R2_A1                                                                           0x5212
#define P52_13_SR_EDGE_PEAKING_HV_POS_HSB_R2_A1                                                                         0x5213
#define P52_14_SR_EDGE_PEAKING_HV_POS_LSB_R2_A1                                                                         0x5214
#define P52_15_SR_EDGE_PEAKING_HV_NEG_HSB_R2_A1                                                                         0x5215
#define P52_16_SR_EDGE_PEAKING_HV_NEG_LSB_R2_A1                                                                         0x5216
#define P52_17_SR_EDGE_PEAKING_LV_R2_A1                                                                                 0x5217
#define P52_18_SR_HOR_EMF_GAIN_1_R2_A1                                                                                  0x5218
#define P52_19_SR_HOR_EMF_GAIN_2_R2_A1                                                                                  0x5219
#define P52_1A_SR_HOR_EMF_OFFSET_0_HSB_R2_A1                                                                            0x521A
#define P52_1B_SR_HOR_EMF_OFFSET_0_LSB_R2_A1                                                                            0x521B
#define P52_1C_SR_HOR_EMF_OFFSET_1_HSB_R2_A1                                                                            0x521C
#define P52_1D_SR_HOR_EMF_OFFSET_1_LSB_R2_A1                                                                            0x521D
#define P52_1E_SR_HOR_EMF_OFFSET_2_HSB_R2_A1                                                                            0x521E
#define P52_1F_SR_HOR_EMF_OFFSET_2_LSB_R2_A1                                                                            0x521F
#define P52_20_SR_HOR_EMF_RANGE_R2_A1                                                                                   0x5220
#define P52_21_SR_HOR_EMF_EXT_R2_A1                                                                                     0x5221
#define P52_22_SR_HOR_EMFMK2_CTRL_0_R2_A1                                                                               0x5222
#define P52_23_SR_HOR_EMFMK2_CTRL_1_R2_A1                                                                               0x5223
#define P52_24_SR_HOR_EMFMK2_CTRL_2_R2_A1                                                                               0x5224
#define P52_25_SR_TEX_DET_R2_A1                                                                                         0x5225
#define P52_26_SR_TEX_DET_UB_R2_A1                                                                                      0x5226
#define P52_27_SR_TEX_HPF_C0_HSB_R2_A1                                                                                  0x5227
#define P52_28_SR_TEX_HPF_C0_LSB_R2_A1                                                                                  0x5228
#define P52_29_SR_TEX_HPF_C1_HSB_R2_A1                                                                                  0x5229
#define P52_2A_SR_TEX_HPF_C1_LSB_R2_A1                                                                                  0x522A
#define P52_2B_SR_TEX_HPF_C2_R2_A1                                                                                      0x522B
#define P52_2C_SR_TEX_HPF_C3_R2_A1                                                                                      0x522C
#define P52_2D_SR_TEX_HPF_C4_R2_A1                                                                                      0x522D
#define P52_2E_SR_TEX_HPF_C5_R2_A1                                                                                      0x522E
#define P52_2F_SR_TEX_HPF_SHIFT_R2_A1                                                                                   0x522F
#define P52_30_SR_HOR_WTSUM_R2_A1                                                                                       0x5230
#define P52_31_SR_TEX_PEAKING_GAIN_BLR_R2_A1                                                                            0x5231
#define P52_32_SR_TEX_PEAKING_GAIN_POS_R2_A1                                                                            0x5232
#define P52_33_SR_TEX_PEAKING_GAIN_NEG_R2_A1                                                                            0x5233
#define P52_34_SR_TEX_PEAKING_HV_POS_HSB_R2_A1                                                                          0x5234
#define P52_35_SR_TEX_PEAKING_HV_POS_LSB_R2_A1                                                                          0x5235
#define P52_36_SR_TEX_PEAKING_HV_NEG_HSB_R2_A1                                                                          0x5236
#define P52_37_SR_TEX_PEAKING_HV_NEG_LSB_R2_A1                                                                          0x5237
#define P52_38_SR_TEX_PEAKING_LV_R2_A1                                                                                  0x5238
#define P52_39_SR_TEX_EDGE_BLEND_R2_A1                                                                                  0x5239
#define P52_3E_SR_VER_WTSUM_R2_A1                                                                                       0x523E
#define P52_3F_SR_VER_PEAKING_GAIN_POS_R2_A1                                                                            0x523F
#define P52_40_SR_VER_PEAKING_GAIN_NEG_R2_A1                                                                            0x5240
#define P52_41_SR_VER_PEAKING_HV_POS_R2_A1                                                                              0x5241
#define P52_42_SR_VER_PEAKING_HV_NEG_R2_A1                                                                              0x5242
#define P52_43_SR_VER_PEAKING_LV_R2_A1                                                                                  0x5243
#define P52_44_SR_VER_EMF_R2_A1                                                                                         0x5244
#define P52_45_SR_VER_EMF_MODE_R2_A1                                                                                    0x5245
#define P52_46_SR_SHP_BIST_CTRL_MARGIN_R2_A1                                                                            0x5246
#define P52_47_SR_SHP_BIST_CTRL_1_R2_A1                                                                                 0x5247
#define P52_A0_SR_CDS_CTRL_0_R2_A1                                                                                      0x52A0
#define P52_A1_SR_CDS_CTRL_1_R2_A1                                                                                      0x52A1
#define P52_A2_SR_CDS_CM1_U_UB0_HSB_R2_A1                                                                               0x52A2
#define P52_A3_SR_CDS_CM1_U_UB0_LSB_R2_A1                                                                               0x52A3
#define P52_A4_SR_CDS_CM1_U_LB0_HSB_R2_A1                                                                               0x52A4
#define P52_A5_SR_CDS_CM1_U_LB0_LSB_R2_A1                                                                               0x52A5
#define P52_A6_SR_CDS_CM1_V_UB0_HSB_R2_A1                                                                               0x52A6
#define P52_A7_SR_CDS_CM1_V_UB0_LSB_R2_A1                                                                               0x52A7
#define P52_A8_SR_CDS_CM1_V_LB0_HSB_R2_A1                                                                               0x52A8
#define P52_A9_SR_CDS_CM1_V_LB0_LSB_R2_A1                                                                               0x52A9
#define P52_AA_SR_CDS_CM5_U_UB0_HSB_R2_A1                                                                               0x52AA
#define P52_AB_SR_CDS_CM5_U_UB0_LSB_R2_A1                                                                               0x52AB
#define P52_AC_SR_CDS_CM5_U_LB0_HSB_R2_A1                                                                               0x52AC
#define P52_AD_SR_CDS_CM5_U_LB0_LSB_R2_A1                                                                               0x52AD
#define P52_AE_SR_CDS_CM5_V_UB0_HSB_R2_A1                                                                               0x52AE
#define P52_AF_SR_CDS_CM5_V_UB0_LSB_R2_A1                                                                               0x52AF
#define P52_B0_SR_CDS_CM5_V_LB0_HSB_R2_A1                                                                               0x52B0
#define P52_B1_SR_CDS_CM5_V_LB0_LSB_R2_A1                                                                               0x52B1
#define P52_B2_SR_CDS_PEAKING_GAIN_BLR_CM1_R2_A1                                                                        0x52B2
#define P52_B3_SR_CDS_PEAKING_GAIN_POS_CM1_R2_A1                                                                        0x52B3
#define P52_B4_SR_CDS_PEAKING_GAIN_NEG_CM1_R2_A1                                                                        0x52B4
#define P52_B5_SR_CDS_PEAKING_HV_POS_CM1_HSB_R2_A1                                                                      0x52B5
#define P52_B6_SR_CDS_PEAKING_HV_POS_CM1_LSB_R2_A1                                                                      0x52B6
#define P52_B7_SR_CDS_PEAKING_HV_NEG_CM1_HSB_R2_A1                                                                      0x52B7
#define P52_B8_SR_CDS_PEAKING_HV_NEG_CM1_LSB_R2_A1                                                                      0x52B8
#define P52_B9_SR_CDS_PEAKING_LV_CM1_R2_A1                                                                              0x52B9
#define P52_BA_SR_CDS_PEAKING_GAIN_BLR_CM5_R2_A1                                                                        0x52BA
#define P52_BB_SR_CDS_PEAKING_GAIN_POS_CM5_R2_A1                                                                        0x52BB
#define P52_BC_SR_CDS_PEAKING_GAIN_NEG_CM5_R2_A1                                                                        0x52BC
#define P52_BD_SR_CDS_PEAKING_HV_POS_CM5_HSB_R2_A1                                                                      0x52BD
#define P52_BE_SR_CDS_PEAKING_HV_POS_CM5_LSB_R2_A1                                                                      0x52BE
#define P52_BF_SR_CDS_PEAKING_HV_NEG_CM5_HSB_R2_A1                                                                      0x52BF
#define P52_C0_SR_CDS_PEAKING_HV_NEG_CM5_LSB_R2_A1                                                                      0x52C0
#define P52_C1_SR_CDS_PEAKING_LV_CM5_R2_A1                                                                              0x52C1
#define P52_C2_SR_CDS_CM1_U_UB1_HSB_R2_A1                                                                               0x52C2
#define P52_C3_SR_CDS_CM1_U_UB1_LSB_R2_A1                                                                               0x52C3
#define P52_C4_SR_CDS_CM1_U_LB1_HSB_R2_A1                                                                               0x52C4
#define P52_C5_SR_CDS_CM1_U_LB1_LSB_R2_A1                                                                               0x52C5
#define P52_C6_SR_CDS_CM1_V_UB1_HSB_R2_A1                                                                               0x52C6
#define P52_C7_SR_CDS_CM1_V_UB1_LSB_R2_A1                                                                               0x52C7
#define P52_C8_SR_CDS_CM1_V_LB1_HSB_R2_A1                                                                               0x52C8
#define P52_C9_SR_CDS_CM1_V_LB1_LSB_R2_A1                                                                               0x52C9
#define P52_CA_SR_CDS_CM5_U_UB1_HSB_R2_A1                                                                               0x52CA
#define P52_CB_SR_CDS_CM5_U_UB1_LSB_R2_A1                                                                               0x52CB
#define P52_CC_SR_CDS_CM5_U_LB1_HSB_R2_A1                                                                               0x52CC
#define P52_CD_SR_CDS_CM5_U_LB1_LSB_R2_A1                                                                               0x52CD
#define P52_CE_SR_CDS_CM5_V_UB1_HSB_R2_A1                                                                               0x52CE
#define P52_CF_SR_CDS_CM5_V_UB1_LSB_R2_A1                                                                               0x52CF
#define P52_D0_SR_CDS_CM5_V_LB1_HSB_R2_A1                                                                               0x52D0
#define P52_D1_SR_CDS_CM5_V_LB1_LSB_R2_A1                                                                               0x52D1
#define P52_D4_SR_SKIPIR_CTRL1_R2_A1                                                                                    0x52D4
#define P52_D5_SR_SKIPIR_CTRL2_R2_A1                                                                                    0x52D5
#define P52_D6_SR_SKIPIR_CTRL3_R2_A1                                                                                    0x52D6
#define P52_D7_SR_SKIPIR_CTRL4_R2_A1                                                                                    0x52D7
#define P52_D8_SR_SKIPIR_CTRL5_R2_A1                                                                                    0x52D8
#define P52_D9_SR_SKIPIR_CTRL6_R2_A1                                                                                    0x52D9
#define P52_DA_SR_SKIPIR_ISLETLV_UB_R2_A1                                                                               0x52DA
#define P52_DB_SR_SKIPIR_ISLETGAIN_UB_R2_A1                                                                             0x52DB
#define P52_DC_SR_SKIPIR_REVLV_UB_R2_A1                                                                                 0x52DC
#define P52_DD_SR_SKIPIR_REVGAIN_UB_R2_A1                                                                               0x52DD
#define P52_DE_SR_SKIPIR_DEBUG_R2_A1                                                                                    0x52DE
#define P52_DF_SR_DNOISE_CTRL1_R2_A1                                                                                    0x52DF
#define P52_E0_SR_DNOISE_CTRL2_R2_A1                                                                                    0x52E0
#define P52_E1_SR_DNOISE_GAIN_UB_R2_A1                                                                                  0x52E1
#define P52_E2_SR_DNOISE_LV_UB_R2_A1                                                                                    0x52E2
#define P52_E3_SR_DNOISE_NOISE_GAIN_TH_R2_A1                                                                            0x52E3
#define P52_E4_SR_DNOISE_NOISE_LV_TH_R2_A1                                                                              0x52E4
#define P52_E5_SR_ECS_CTRL_0_R2_A1                                                                                      0x52E5
#define P52_E6_SR_ECS_CTRL_1_R2_A1                                                                                      0x52E6
#define P52_E7_SR_ECS_NOISE_LEVEL_HSB_R2_A1                                                                             0x52E7
#define P52_E8_SR_ECS_NOISE_LEVEL_LSB_R2_A1                                                                             0x52E8
#define P52_E9_SR_ECS_CTR_TH_HSB_R2_A1                                                                                  0x52E9
#define P52_EA_SR_ECS_CTR_TH_LSB_R2_A1                                                                                  0x52EA
#define P52_EB_SR_ECS_SAWTOOTH_TH_HSB_R2_A1                                                                             0x52EB
#define P52_EC_SR_ECS_SAWTOOTH_TH_LSB_R2_A1                                                                             0x52EC
#define P52_ED_SR_MF_UB_R2_A1                                                                                           0x52ED
#define P52_EE_SR_MF_LB_R2_A1                                                                                           0x52EE
#define P52_EF_SR_MF_WT_R2_A1                                                                                           0x52EF
#define P52_F0_SR_TL_THD_MSB_R2_A1                                                                                      0x52F0
#define P52_F1_SR_TL_THD_LSB_R2_A1                                                                                      0x52F1
#define P52_F2_SR_TL_OFFSET_R2_A1                                                                                       0x52F2
#define P52_F3_SR_BG_THD_MSB_R2_A1                                                                                      0x52F3
#define P52_F4_SR_BG_THD_LSB_R2_A1                                                                                      0x52F4
#define P52_F5_SR_BG_OFFSET_R2_A1                                                                                       0x52F5
#define P52_F6_SR_SUMDIFF_RSFT_R2_A1                                                                                    0x52F6
#define P52_F7_SR_SUMDIFF_THD_R2_A1                                                                                     0x52F7
#define P52_F8_SR_SUMDIFF_OFFSET_R2_A1                                                                                  0x52F8
#define P52_F9_SR_TL_GAIN_R2_A1                                                                                         0x52F9
#define P52_FA_SR_TL_LEN_R2_A1                                                                                          0x52FA
#define P52_FB_SR_DUMMY2_R2_A1                                                                                          0x52FB
#define P52_FC_SR_SETSEL0_R2_A1                                                                                         0x52FC


//--------------------------------------------------
// R2_A2 SHP (Page 53)
//--------------------------------------------------
#define P53_00_SR_SHP_CTRL_0_R2_A2                                                                                      0x5300
#define P53_01_SR_SHP_CTRL_1_R2_A2                                                                                      0x5301
#define P53_02_SR_SHP_BIST_CTRL_0_R2_A2                                                                                 0x5302
#define P53_03_SR_DEBUGMODE_0_R2_A2                                                                                     0x5303
#define P53_04_SR_DEBUGMODE_1_R2_A2                                                                                     0x5304
#define P53_05_SR_EDGE_SOBEL_R2_A2                                                                                      0x5305
#define P53_06_SR_EDGE_SOBEL_UB_R2_A2                                                                                   0x5306
#define P53_07_SR_EDGE_HPF_C0_HSB_R2_A2                                                                                 0x5307
#define P53_08_SR_EDGE_HPF_C0_LSB_R2_A2                                                                                 0x5308
#define P53_09_SR_EDGE_HPF_C1_HSB_R2_A2                                                                                 0x5309
#define P53_0A_SR_EDGE_HPF_C1_LSB_R2_A2                                                                                 0x530A
#define P53_0B_SR_EDGE_HPF_C2_R2_A2                                                                                     0x530B
#define P53_0C_SR_EDGE_HPF_C3_R2_A2                                                                                     0x530C
#define P53_0D_SR_EDGE_HPF_C4_R2_A2                                                                                     0x530D
#define P53_0E_SR_EDGE_HPF_C5_R2_A2                                                                                     0x530E
#define P53_0F_SR_EDGE_HPF_SHIFT_R2_A2                                                                                  0x530F
#define P53_10_SR_EDGE_PEAKING_GAIN_BLR_R2_A2                                                                           0x5310
#define P53_11_SR_EDGE_PEAKING_GAIN_POS_R2_A2                                                                           0x5311
#define P53_12_SR_EDGE_PEAKING_GAIN_NEG_R2_A2                                                                           0x5312
#define P53_13_SR_EDGE_PEAKING_HV_POS_HSB_R2_A2                                                                         0x5313
#define P53_14_SR_EDGE_PEAKING_HV_POS_LSB_R2_A2                                                                         0x5314
#define P53_15_SR_EDGE_PEAKING_HV_NEG_HSB_R2_A2                                                                         0x5315
#define P53_16_SR_EDGE_PEAKING_HV_NEG_LSB_R2_A2                                                                         0x5316
#define P53_17_SR_EDGE_PEAKING_LV_R2_A2                                                                                 0x5317
#define P53_18_SR_HOR_EMF_GAIN_1_R2_A2                                                                                  0x5318
#define P53_19_SR_HOR_EMF_GAIN_2_R2_A2                                                                                  0x5319
#define P53_1A_SR_HOR_EMF_OFFSET_0_HSB_R2_A2                                                                            0x531A
#define P53_1B_SR_HOR_EMF_OFFSET_0_LSB_R2_A2                                                                            0x531B
#define P53_1C_SR_HOR_EMF_OFFSET_1_HSB_R2_A2                                                                            0x531C
#define P53_1D_SR_HOR_EMF_OFFSET_1_LSB_R2_A2                                                                            0x531D
#define P53_1E_SR_HOR_EMF_OFFSET_2_HSB_R2_A2                                                                            0x531E
#define P53_1F_SR_HOR_EMF_OFFSET_2_LSB_R2_A2                                                                            0x531F
#define P53_20_SR_HOR_EMF_RANGE_R2_A2                                                                                   0x5320
#define P53_21_SR_HOR_EMF_EXT_R2_A2                                                                                     0x5321
#define P53_22_SR_HOR_EMFMK2_CTRL_0_R2_A2                                                                               0x5322
#define P53_23_SR_HOR_EMFMK2_CTRL_1_R2_A2                                                                               0x5323
#define P53_24_SR_HOR_EMFMK2_CTRL_2_R2_A2                                                                               0x5324
#define P53_25_SR_TEX_DET_R2_A2                                                                                         0x5325
#define P53_26_SR_TEX_DET_UB_R2_A2                                                                                      0x5326
#define P53_27_SR_TEX_HPF_C0_HSB_R2_A2                                                                                  0x5327
#define P53_28_SR_TEX_HPF_C0_LSB_R2_A2                                                                                  0x5328
#define P53_29_SR_TEX_HPF_C1_HSB_R2_A2                                                                                  0x5329
#define P53_2A_SR_TEX_HPF_C1_LSB_R2_A2                                                                                  0x532A
#define P53_2B_SR_TEX_HPF_C2_R2_A2                                                                                      0x532B
#define P53_2C_SR_TEX_HPF_C3_R2_A2                                                                                      0x532C
#define P53_2D_SR_TEX_HPF_C4_R2_A2                                                                                      0x532D
#define P53_2E_SR_TEX_HPF_C5_R2_A2                                                                                      0x532E
#define P53_2F_SR_TEX_HPF_SHIFT_R2_A2                                                                                   0x532F
#define P53_30_SR_HOR_WTSUM_R2_A2                                                                                       0x5330
#define P53_31_SR_TEX_PEAKING_GAIN_BLR_R2_A2                                                                            0x5331
#define P53_32_SR_TEX_PEAKING_GAIN_POS_R2_A2                                                                            0x5332
#define P53_33_SR_TEX_PEAKING_GAIN_NEG_R2_A2                                                                            0x5333
#define P53_34_SR_TEX_PEAKING_HV_POS_HSB_R2_A2                                                                          0x5334
#define P53_35_SR_TEX_PEAKING_HV_POS_LSB_R2_A2                                                                          0x5335
#define P53_36_SR_TEX_PEAKING_HV_NEG_HSB_R2_A2                                                                          0x5336
#define P53_37_SR_TEX_PEAKING_HV_NEG_LSB_R2_A2                                                                          0x5337
#define P53_38_SR_TEX_PEAKING_LV_R2_A2                                                                                  0x5338
#define P53_39_SR_TEX_EDGE_BLEND_R2_A2                                                                                  0x5339
#define P53_3E_SR_VER_WTSUM_R2_A2                                                                                       0x533E
#define P53_3F_SR_VER_PEAKING_GAIN_POS_R2_A2                                                                            0x533F
#define P53_40_SR_VER_PEAKING_GAIN_NEG_R2_A2                                                                            0x5340
#define P53_41_SR_VER_PEAKING_HV_POS_R2_A2                                                                              0x5341
#define P53_42_SR_VER_PEAKING_HV_NEG_R2_A2                                                                              0x5342
#define P53_43_SR_VER_PEAKING_LV_R2_A2                                                                                  0x5343
#define P53_44_SR_VER_EMF_R2_A2                                                                                         0x5344
#define P53_45_SR_VER_EMF_MODE_R2_A2                                                                                    0x5345
#define P53_46_SR_DUMMY1_R2_A2                                                                                          0x5346
#define P53_47_SR_SHP_BIST_CTRL_1_R2_A2                                                                                 0x5347
#define P53_A0_SR_CDS_CTRL_0_R2_A2                                                                                      0x53A0
#define P53_A1_SR_CDS_CTRL_1_R2_A2                                                                                      0x53A1
#define P53_A2_SR_CDS_CM1_U_UB0_HSB_R2_A2                                                                               0x53A2
#define P53_A3_SR_CDS_CM1_U_UB0_LSB_R2_A2                                                                               0x53A3
#define P53_A4_SR_CDS_CM1_U_LB0_HSB_R2_A2                                                                               0x53A4
#define P53_A5_SR_CDS_CM1_U_LB0_LSB_R2_A2                                                                               0x53A5
#define P53_A6_SR_CDS_CM1_V_UB0_HSB_R2_A2                                                                               0x53A6
#define P53_A7_SR_CDS_CM1_V_UB0_LSB_R2_A2                                                                               0x53A7
#define P53_A8_SR_CDS_CM1_V_LB0_HSB_R2_A2                                                                               0x53A8
#define P53_A9_SR_CDS_CM1_V_LB0_LSB_R2_A2                                                                               0x53A9
#define P53_AA_SR_CDS_CM5_U_UB0_HSB_R2_A2                                                                               0x53AA
#define P53_AB_SR_CDS_CM5_U_UB0_LSB_R2_A2                                                                               0x53AB
#define P53_AC_SR_CDS_CM5_U_LB0_HSB_R2_A2                                                                               0x53AC
#define P53_AD_SR_CDS_CM5_U_LB0_LSB_R2_A2                                                                               0x53AD
#define P53_AE_SR_CDS_CM5_V_UB0_HSB_R2_A2                                                                               0x53AE
#define P53_AF_SR_CDS_CM5_V_UB0_LSB_R2_A2                                                                               0x53AF
#define P53_B0_SR_CDS_CM5_V_LB0_HSB_R2_A2                                                                               0x53B0
#define P53_B1_SR_CDS_CM5_V_LB0_LSB_R2_A2                                                                               0x53B1
#define P53_B2_SR_CDS_PEAKING_GAIN_BLR_CM1_R2_A2                                                                        0x53B2
#define P53_B3_SR_CDS_PEAKING_GAIN_POS_CM1_R2_A2                                                                        0x53B3
#define P53_B4_SR_CDS_PEAKING_GAIN_NEG_CM1_R2_A2                                                                        0x53B4
#define P53_B5_SR_CDS_PEAKING_HV_POS_CM1_HSB_R2_A2                                                                      0x53B5
#define P53_B6_SR_CDS_PEAKING_HV_POS_CM1_LSB_R2_A2                                                                      0x53B6
#define P53_B7_SR_CDS_PEAKING_HV_NEG_CM1_HSB_R2_A2                                                                      0x53B7
#define P53_B8_SR_CDS_PEAKING_HV_NEG_CM1_LSB_R2_A2                                                                      0x53B8
#define P53_B9_SR_CDS_PEAKING_LV_CM1_R2_A2                                                                              0x53B9
#define P53_BA_SR_CDS_PEAKING_GAIN_BLR_CM5_R2_A2                                                                        0x53BA
#define P53_BB_SR_CDS_PEAKING_GAIN_POS_CM5_R2_A2                                                                        0x53BB
#define P53_BC_SR_CDS_PEAKING_GAIN_NEG_CM5_R2_A2                                                                        0x53BC
#define P53_BD_SR_CDS_PEAKING_HV_POS_CM5_HSB_R2_A2                                                                      0x53BD
#define P53_BE_SR_CDS_PEAKING_HV_POS_CM5_LSB_R2_A2                                                                      0x53BE
#define P53_BF_SR_CDS_PEAKING_HV_NEG_CM5_HSB_R2_A2                                                                      0x53BF
#define P53_C0_SR_CDS_PEAKING_HV_NEG_CM5_LSB_R2_A2                                                                      0x53C0
#define P53_C1_SR_CDS_PEAKING_LV_CM5_R2_A2                                                                              0x53C1
#define P53_C2_SR_CDS_CM1_U_UB1_HSB_R2_A2                                                                               0x53C2
#define P53_C3_SR_CDS_CM1_U_UB1_LSB_R2_A2                                                                               0x53C3
#define P53_C4_SR_CDS_CM1_U_LB1_HSB_R2_A2                                                                               0x53C4
#define P53_C5_SR_CDS_CM1_U_LB1_LSB_R2_A2                                                                               0x53C5
#define P53_C6_SR_CDS_CM1_V_UB1_HSB_R2_A2                                                                               0x53C6
#define P53_C7_SR_CDS_CM1_V_UB1_LSB_R2_A2                                                                               0x53C7
#define P53_C8_SR_CDS_CM1_V_LB1_HSB_R2_A2                                                                               0x53C8
#define P53_C9_SR_CDS_CM1_V_LB1_LSB_R2_A2                                                                               0x53C9
#define P53_CA_SR_CDS_CM5_U_UB1_HSB_R2_A2                                                                               0x53CA
#define P53_CB_SR_CDS_CM5_U_UB1_LSB_R2_A2                                                                               0x53CB
#define P53_CC_SR_CDS_CM5_U_LB1_HSB_R2_A2                                                                               0x53CC
#define P53_CD_SR_CDS_CM5_U_LB1_LSB_R2_A2                                                                               0x53CD
#define P53_CE_SR_CDS_CM5_V_UB1_HSB_R2_A2                                                                               0x53CE
#define P53_CF_SR_CDS_CM5_V_UB1_LSB_R2_A2                                                                               0x53CF
#define P53_D0_SR_CDS_CM5_V_LB1_HSB_R2_A2                                                                               0x53D0
#define P53_D1_SR_CDS_CM5_V_LB1_LSB_R2_A2                                                                               0x53D1
#define P53_D4_SR_SKIPIR_CTRL1_R2_A2                                                                                    0x53D4
#define P53_D5_SR_SKIPIR_CTRL2_R2_A2                                                                                    0x53D5
#define P53_D6_SR_SKIPIR_CTRL3_R2_A2                                                                                    0x53D6
#define P53_D7_SR_SKIPIR_CTRL4_R2_A2                                                                                    0x53D7
#define P53_D8_SR_SKIPIR_CTRL5_R2_A2                                                                                    0x53D8
#define P53_D9_SR_SKIPIR_CTRL6_R2_A2                                                                                    0x53D9
#define P53_DA_SR_SKIPIR_ISLETLV_UB_R2_A2                                                                               0x53DA
#define P53_DB_SR_SKIPIR_ISLETGAIN_UB_R2_A2                                                                             0x53DB
#define P53_DC_SR_SKIPIR_REVLV_UB_R2_A2                                                                                 0x53DC
#define P53_DD_SR_SKIPIR_REVGAIN_UB_R2_A2                                                                               0x53DD
#define P53_DE_SR_SKIPIR_DEBUG_R2_A2                                                                                    0x53DE
#define P53_DF_SR_DNOISE_CTRL1_R2_A2                                                                                    0x53DF
#define P53_E0_SR_DNOISE_CTRL2_R2_A2                                                                                    0x53E0
#define P53_E1_SR_DNOISE_GAIN_UB_R2_A2                                                                                  0x53E1
#define P53_E2_SR_DNOISE_LV_UB_R2_A2                                                                                    0x53E2
#define P53_E3_SR_DNOISE_NOISE_GAIN_TH_R2_A2                                                                            0x53E3
#define P53_E4_SR_DNOISE_NOISE_LV_TH_R2_A2                                                                              0x53E4
#define P53_E5_SR_ECS_CTRL_0_R2_A2                                                                                      0x53E5
#define P53_E6_SR_ECS_CTRL_1_R2_A2                                                                                      0x53E6
#define P53_E7_SR_ECS_NOISE_LEVEL_HSB_R2_A2                                                                             0x53E7
#define P53_E8_SR_ECS_NOISE_LEVEL_LSB_R2_A2                                                                             0x53E8
#define P53_E9_SR_ECS_CTR_TH_HSB_R2_A2                                                                                  0x53E9
#define P53_EA_SR_ECS_CTR_TH_LSB_R2_A2                                                                                  0x53EA
#define P53_EB_SR_ECS_SAWTOOTH_TH_HSB_R2_A2                                                                             0x53EB
#define P53_EC_SR_ECS_SAWTOOTH_TH_LSB_R2_A2                                                                             0x53EC
#define P53_ED_SR_MF_UB_R2_A2                                                                                           0x53ED
#define P53_EE_SR_MF_LB_R2_A2                                                                                           0x53EE
#define P53_EF_SR_MF_WT_R2_A2                                                                                           0x53EF
#define P53_F0_SR_TL_THD_MSB_R2_A2                                                                                      0x53F0
#define P53_F1_SR_TL_THD_LSB_R2_A2                                                                                      0x53F1
#define P53_F2_SR_TL_OFFSET_R2_A2                                                                                       0x53F2
#define P53_F3_SR_BG_THD_MSB_R2_A2                                                                                      0x53F3
#define P53_F4_SR_BG_THD_LSB_R2_A2                                                                                      0x53F4
#define P53_F5_SR_BG_OFFSET_R2_A2                                                                                       0x53F5
#define P53_F6_SR_SUMDIFF_RSFT_R2_A2                                                                                    0x53F6
#define P53_F7_SR_SUMDIFF_THD_R2_A2                                                                                     0x53F7
#define P53_F8_SR_SUMDIFF_OFFSET_R2_A2                                                                                  0x53F8
#define P53_F9_SR_TL_GAIN_R2_A2                                                                                         0x53F9
#define P53_FA_SR_TL_LEN_R2_A2                                                                                          0x53FA
#define P53_FB_SR_DUMMY2_R2_A2                                                                                          0x53FB
#define P53_FC_SR_SETSEL0_R2_A2                                                                                         0x53FC


//--------------------------------------------------
// TXCD Port Control for Analog LVDS (Page 55)
//--------------------------------------------------
#define P55_00_LVDS_COMMON_AB_CTRL0                                                                                     0x5500
#define P55_01_LVDS_COMMON_AB_CTRL1                                                                                     0x5501
#define P55_02_LVDS_COMMON_AB_CTRL2                                                                                     0x5502
#define P55_03_LVDS_COMMON_AB_CTRL3                                                                                     0x5503
#define P55_04_LVDS_COMMON_AB_CTRL4                                                                                     0x5504
#define P55_05_LVDS_COMMON_AB_CTRL5                                                                                     0x5505
#define P55_06_LVDS_COMMON_AB_CTRL6                                                                                     0x5506
#define P55_07_LVDS_COMMON_AB_CTRL7                                                                                     0x5507
#define P55_08_LVDS_COMMON_AB_CTRL8                                                                                     0x5508
#define P55_09_LVDS_COMMON_AB_CTRL9                                                                                     0x5509
#define P55_0C_LVDS_COMMON_AB_CTRL12                                                                                    0x550C
#define P55_0D_LVDS_COMMON_AB_CTRL13                                                                                    0x550D
#define P55_0E_LVDS_COMMON_AB_CTRL14                                                                                    0x550E
#define P55_0F_LVDS_COMMON_AB_CTRL15                                                                                    0x550F
#define P55_10_LVDS_COMMON_AB_CTRL16                                                                                    0x5510
#define P55_11_LVDS_COMMON_AB_CTRL17                                                                                    0x5511
#define P55_13_LVDS_COMMON_AB_CTRL18                                                                                    0x5513
#define P55_14_LVDS_COMMON_AB_CTRL19                                                                                    0x5514
#define P55_20_LVDS_PORTA_CTRL0                                                                                         0x5520
#define P55_21_LVDS_PORTA_CTRL1                                                                                         0x5521
#define P55_22_LVDS_PORTA_CTRL2                                                                                         0x5522
#define P55_23_LVDS_PORTA_CTRL3                                                                                         0x5523
#define P55_24_LVDS_PORTA_CTRL4                                                                                         0x5524
#define P55_25_LVDS_PORTA_CTRL5                                                                                         0x5525
#define P55_26_LVDS_PORTA_CTRL6                                                                                         0x5526
#define P55_27_LVDS_PORTA_CTRL7                                                                                         0x5527
#define P55_28_LVDS_PORTA_CTRL8                                                                                         0x5528
#define P55_29_LVDS_PORTA_CTRL9                                                                                         0x5529
#define P55_2A_LVDS_PORTA_CTRL10                                                                                        0x552A
#define P55_2B_LVDS_PORTA_CTRL11                                                                                        0x552B
#define P55_2C_LVDS_PORTA_CTRL12                                                                                        0x552C
#define P55_2D_LVDS_PORTA_CTRL13                                                                                        0x552D
#define P55_2E_LVDS_PORTA_CTRL14                                                                                        0x552E
#define P55_30_LVDS_PORTB_CTRL0                                                                                         0x5530
#define P55_31_LVDS_PORTB_CTRL1                                                                                         0x5531
#define P55_32_LVDS_PORTB_CTRL2                                                                                         0x5532
#define P55_33_LVDS_PORTB_CTRL3                                                                                         0x5533
#define P55_34_LVDS_PORTB_CTRL4                                                                                         0x5534
#define P55_35_LVDS_PORTB_CTRL5                                                                                         0x5535
#define P55_36_LVDS_PORTB_CTRL6                                                                                         0x5536
#define P55_37_LVDS_PORTB_CTRL7                                                                                         0x5537
#define P55_38_LVDS_PORTB_CTRL8                                                                                         0x5538
#define P55_39_LVDS_PORTB_CTRL9                                                                                         0x5539
#define P55_3A_LVDS_PORTN_CTRL10                                                                                        0x553A
#define P55_3B_LVDS_PORTB_CTRL11                                                                                        0x553B
#define P55_3C_LVDS_PORTB_CTRL12                                                                                        0x553C
#define P55_3D_LVDS_PORTB_CTRL13                                                                                        0x553D
#define P55_3E_LVDS_PORTB_CTRL14                                                                                        0x553E
#define P55_40_LVDS_PORTA_CTRL15                                                                                        0x5540
#define P55_41_LVDS_PORTA_CTRL16                                                                                        0x5541
#define P55_42_LVDS_PORTA_CTRL17                                                                                        0x5542
#define P55_43_LVDS_PORTA_CTRL18                                                                                        0x5543
#define P55_44_LVDS_PORTA_CTRL19                                                                                        0x5544
#define P55_45_LVDS_PORTA_CTRL20                                                                                        0x5545
#define P55_50_LVDS_PORTB_CTRL15                                                                                        0x5550
#define P55_51_LVDS_PORTB_CTRL16                                                                                        0x5551
#define P55_52_LVDS_PORTB_CTRL17                                                                                        0x5552
#define P55_54_LVDS_PORTB_CTRL19                                                                                        0x5554
#define P55_55_LVDS_PORTB_CTRL20                                                                                        0x5555


//--------------------------------------------------
// DSC0 MAC PLL DIGITAL (Page 55)
//--------------------------------------------------
#define P55_A0_PLL_WD_0                                                                                                 0x55A0
#define P55_A1_PLL_WD_1                                                                                                 0x55A1
#define P55_A2_PLL_OUT_CONTROL                                                                                          0x55A2
#define P55_A3_PLL_IN_CONTROL                                                                                           0x55A3
#define P55_B7_SDM_0                                                                                                    0x55B7
#define P55_B8_PLL_DUMMY_0                                                                                              0x55B8
#define P55_B9_PLL_DUMMY_1                                                                                              0x55B9
#define P55_C0_TRACKING_0                                                                                               0x55C0
#define P55_C5_TRACKING_5                                                                                               0x55C5
#define P55_C6_TRACKING_6                                                                                               0x55C6
#define P55_C7_TRACKING_7                                                                                               0x55C7
#define P55_C8_MN_PI_CODE_0                                                                                             0x55C8
#define P55_C9_MN_PI_CODE_1                                                                                             0x55C9
#define P55_CA_MN_PI_CODE_2                                                                                             0x55CA
#define P55_CB_MN_PI_CODE_3                                                                                             0x55CB
#define P55_CC_MN_PI_CODE_4                                                                                             0x55CC
#define P55_CD_MN_PI_CODE_5                                                                                             0x55CD
#define P55_CE_MN_PI_CODE_6                                                                                             0x55CE
#define P55_CF_MN_PI_CODE_7                                                                                             0x55CF
#define P55_D0_MN_PI_CODE_8                                                                                             0x55D0
#define P55_D1_MN_PI_CODE_9                                                                                             0x55D1
#define P55_D2_MN_PI_CODE_A                                                                                             0x55D2
#define P55_D3_MN_PI_CODE_B                                                                                             0x55D3
#define P55_D4_MN_PI_CODE_C                                                                                             0x55D4
#define P55_DA_MN_TRACKING_DIVS                                                                                         0x55DA
#define P55_DB_MN_TRACK_N_MSB                                                                                           0x55DB
#define P55_DC_MN_TRACK_N_LSB                                                                                           0x55DC
#define P55_E0_VS_TRACK_EN                                                                                              0x55E0
#define P55_E1_VS_TRACK_MODE                                                                                            0x55E1
#define P55_E2_VS_TRACK0                                                                                                0x55E2
#define P55_E3_VS_TRACK1                                                                                                0x55E3
#define P55_E4_VS_TRACK2                                                                                                0x55E4
#define P55_E5_VS_TRACK3                                                                                                0x55E5
#define P55_EA_HS_TRACKING_NEW_MODE1                                                                                    0x55EA
#define P55_EB_HS_TRACKING_NEW_MODE2                                                                                    0x55EB
#define P55_EC_VBID_MAN_MADE                                                                                            0x55EC
#define P55_ED_TRACKING_TEST                                                                                            0x55ED
#define P55_EE_P_CODE_SPREAD_0                                                                                          0x55EE
#define P55_EF_P_CODE_SPREAD_1                                                                                          0x55EF
#define P55_F0_P_CODE_SPREAD_2                                                                                          0x55F0
#define P55_F1_P_CODE_SPREAD_3                                                                                          0x55F1
#define P55_F2_DSC_HTT_0                                                                                                0x55F2
#define P55_F3_DSC_HTT_1                                                                                                0x55F3


//--------------------------------------------------
// DSC0 MAC PLL ANALOG (Page 55)
//--------------------------------------------------
#define P55_A4_DSCPLL_DIVIDER0                                                                                          0x55A4
#define P55_A5_DSCPLL_DIVIDER1                                                                                          0x55A5
#define P55_A6_DSCPLL_0                                                                                                 0x55A6
#define P55_A7_DSCPLL_1                                                                                                 0x55A7
#define P55_A8_DSCPLL_CONTROL                                                                                           0x55A8
#define P55_A9_DSCPLL_LDO                                                                                               0x55A9
#define P55_AA_DSCPLL_DUMMY                                                                                             0x55AA
#define P55_AB_DSCPLL_TEST                                                                                              0x55AB
#define P55_AC_N_F_CODE_0                                                                                               0x55AC
#define P55_AD_N_F_CODE_1                                                                                               0x55AD
#define P55_AE_N_F_CODE_2                                                                                               0x55AE
#define P55_AF_N_F_CODE_3                                                                                               0x55AF
#define P55_B0_N_F_CODE_4                                                                                               0x55B0
#define P55_B1_N_F_MAX                                                                                                  0x55B1
#define P55_B2_N_F_MIN                                                                                                  0x55B2
#define P55_B3_N_F_REPORT0                                                                                              0x55B3
#define P55_B4_N_F_REPORT1                                                                                              0x55B4
#define P55_B5_N_F_REPORT2                                                                                              0x55B5
#define P55_B6_N_F_REPORT3                                                                                              0x55B6


//--------------------------------------------------
// Generated UART (Page 59)
//--------------------------------------------------
#define P59_00_U0RBR_THR_DLL_00                                                                                         0x5900
#define P59_01_U0IER_DLH_04                                                                                             0x5901
#define P59_02_U0IIR_FCR_08                                                                                             0x5902
#define P59_03_U0LCR_0C                                                                                                 0x5903
#define P59_04_U0MCR_10                                                                                                 0x5904
#define P59_05_U0LSR_14                                                                                                 0x5905
#define P59_06_U0MSR_18                                                                                                 0x5906
#define P59_07_U0SCR_1C                                                                                                 0x5907
#define P59_0C_U0SRBR_30                                                                                                0x590C
#define P59_1C_U0FAR_70                                                                                                 0x591C
#define P59_1D_U0TFR_74                                                                                                 0x591D
#define P59_1E_U0RFW_78                                                                                                 0x591E
#define P59_1F_U0USR_7C                                                                                                 0x591F
#define P59_20_U0TFL_80                                                                                                 0x5920
#define P59_21_U0RFL_84                                                                                                 0x5921
#define P59_22_U0SRR_88                                                                                                 0x5922
#define P59_24_U0SBCR_90                                                                                                0x5924
#define P59_25_U0SDMAM_94                                                                                               0x5925
#define P59_26_U0SFE_98                                                                                                 0x5926
#define P59_27_U0SRT_9C                                                                                                 0x5927
#define P59_28_U0STET_A0                                                                                                0x5928
#define P59_29_U0HTX_A4                                                                                                 0x5929
#define P59_2A_U0DMASA_A8                                                                                               0x592A
#define P59_3D_U0CPR_F4                                                                                                 0x593D
#define P59_3E_U0UCV_F8                                                                                                 0x593E
#define P59_3F_U0CTR_FC                                                                                                 0x593F


//--------------------------------------------------
// Generated UART 1 (Page 59)
//--------------------------------------------------
#define P59_40_U1RBR_THR_DLL_00                                                                                         0x5940
#define P59_41_U1IER_DLH_04                                                                                             0x5941
#define P59_42_U1IIR_FCR_08                                                                                             0x5942
#define P59_43_U1LCR_0C                                                                                                 0x5943
#define P59_44_U1MCR_10                                                                                                 0x5944
#define P59_45_U1LSR_14                                                                                                 0x5945
#define P59_46_U1MSR_18                                                                                                 0x5946
#define P59_47_U1SCR_1C                                                                                                 0x5947
#define P59_4C_U1SRBR_30                                                                                                0x594C
#define P59_5C_U1FAR_70                                                                                                 0x595C
#define P59_5D_U1TFR_74                                                                                                 0x595D
#define P59_5E_U1RFW_78                                                                                                 0x595E
#define P59_5F_U1USR_7C                                                                                                 0x595F
#define P59_60_U1TFL_80                                                                                                 0x5960
#define P59_61_U1RFL_84                                                                                                 0x5961
#define P59_62_U1SRR_88                                                                                                 0x5962
#define P59_64_U1SBCR_90                                                                                                0x5964
#define P59_65_U1SDMAM_94                                                                                               0x5965
#define P59_66_U1SFE_98                                                                                                 0x5966
#define P59_67_U1SRT_9C                                                                                                 0x5967
#define P59_68_U1STET_A0                                                                                                0x5968
#define P59_69_U1HTX_A4                                                                                                 0x5969
#define P59_6A_U1DMASA_A8                                                                                               0x596A
#define P59_7D_U1CPR_F4                                                                                                 0x597D
#define P59_7E_U1UCV_F8                                                                                                 0x597E
#define P59_7F_U1CTR_FC                                                                                                 0x597F


//--------------------------------------------------
// Generated UART 2 (Page 59)
//--------------------------------------------------
#define P59_C0_U2RBR_THR_DLL_00                                                                                         0x59C0
#define P59_C1_U2IER_DLH_04                                                                                             0x59C1
#define P59_C2_U2IIR_FCR_08                                                                                             0x59C2
#define P59_C3_U2LCR_0C                                                                                                 0x59C3
#define P59_C4_U2MCR_10                                                                                                 0x59C4
#define P59_C5_U2LSR_14                                                                                                 0x59C5
#define P59_C6_U2MSR_18                                                                                                 0x59C6
#define P59_C7_U2SCR_1C                                                                                                 0x59C7
#define P59_CC_U2SRBR_30                                                                                                0x59CC
#define P59_DC_U2FAR_70                                                                                                 0x59DC
#define P59_DD_U2TFR_74                                                                                                 0x59DD
#define P59_DE_U2RFW_78                                                                                                 0x59DE
#define P59_DF_U2USR_7C                                                                                                 0x59DF
#define P59_E0_U2TFL_80                                                                                                 0x59E0
#define P59_E1_U2RFL_84                                                                                                 0x59E1
#define P59_E2_U2SRR_88                                                                                                 0x59E2
#define P59_E4_U2SBCR_90                                                                                                0x59E4
#define P59_E5_U2SDMAM_94                                                                                               0x59E5
#define P59_E6_U2SFE_98                                                                                                 0x59E6
#define P59_E7_U2SRT_9C                                                                                                 0x59E7
#define P59_E8_U2STET_A0                                                                                                0x59E8
#define P59_E9_U2HTX_A4                                                                                                 0x59E9
#define P59_EA_U2DMASA_A8                                                                                               0x59EA
#define P59_FD_U2CPR_F4                                                                                                 0x59FD
#define P59_FE_U2UCV_F8                                                                                                 0x59FE
#define P59_FF_U2CTR_FC                                                                                                 0x59FF


//--------------------------------------------------
// S2 I Domain DLTI (Page 5A)
//--------------------------------------------------
#define P5A_A1_I_DLTI_CTRL_S2                                                                                           0x5AA1
#define P5A_A2_I_DLTI_SEARCH_RANGE_S2                                                                                   0x5AA2
#define P5A_A3_I_DLTI_ADJUST_S2                                                                                         0x5AA3
#define P5A_A4_I_DLTI_UPPER_THD_HSB_S2                                                                                  0x5AA4
#define P5A_A5_I_DLTI_UPPER_THD_LSB_S2                                                                                  0x5AA5
#define P5A_A6_I_DLTI_LOWER_THD_HSB_S2                                                                                  0x5AA6
#define P5A_A7_I_DLTI_LOWER_THD_LSB_S2                                                                                  0x5AA7
#define P5A_A8_I_DLTI_FILTER_C0_HSB_S2                                                                                  0x5AA8
#define P5A_A9_I_DLTI_FILTER_C0_LSB_S2                                                                                  0x5AA9
#define P5A_AA_I_DLTI_FILTER_C1_HSB_S2                                                                                  0x5AAA
#define P5A_AB_I_DLTI_FILTER_C1_LSB_S2                                                                                  0x5AAB
#define P5A_AC_I_DLTI_FILTER_C2_HSB_S2                                                                                  0x5AAC
#define P5A_AD_I_DLTI_FILTER_C2_LSB_S2                                                                                  0x5AAD
#define P5A_AE_I_DLTI_FILTER_C3_HSB_S2                                                                                  0x5AAE
#define P5A_AF_I_DLTI_FILTER_C3_LSB_S2                                                                                  0x5AAF
#define P5A_B0_I_DLTI_FILTER_C4_HSB_S2                                                                                  0x5AB0
#define P5A_B1_I_DLTI_FILTER_C4_LSB_S2                                                                                  0x5AB1
#define P5A_B2_I_DLTI_UPPER_LOWER_THD_S2                                                                                0x5AB2
#define P5A_D4_I_DLTI_HLW_HOR_START_HSB_S2                                                                              0x5AD4
#define P5A_D5_I_DLTI_HLW_HOR_START_LSB_S2                                                                              0x5AD5
#define P5A_D6_I_DLTI_HLW_HOR_END_HSB_S2                                                                                0x5AD6
#define P5A_D7_I_DLTI_HLW_HOR_END_LSB_S2                                                                                0x5AD7
#define P5A_D8_I_DLTI_HLW_VER_START_HSB_S2                                                                              0x5AD8
#define P5A_D9_I_DLTI_HLW_VER_START_LSB_S2                                                                              0x5AD9
#define P5A_DA_I_DLTI_HLW_VER_END_HSB_S2                                                                                0x5ADA
#define P5A_DB_I_DLTI_HLW_VER_END_LSB_S2                                                                                0x5ADB
#define P5A_DC_I_DLTI_HLW_CTRL_S2                                                                                       0x5ADC
#define P5A_DD_I_DLTI_DUMMY_S2                                                                                          0x5ADD


//--------------------------------------------------
// Thermal Sensor (Page 5F)
//--------------------------------------------------
#define P5F_20_TSENSOR_00                                                                                               0x5F20
#define P5F_21_TSENSOR_01                                                                                               0x5F21
#define P5F_22_TSENSOR_02                                                                                               0x5F22
#define P5F_23_TSENSOR_03                                                                                               0x5F23
#define P5F_24_TSENSOR_04                                                                                               0x5F24
#define P5F_25_TSENSOR_05                                                                                               0x5F25
#define P5F_26_TSENSOR_06                                                                                               0x5F26
#define P5F_27_TSENSOR_07                                                                                               0x5F27
#define P5F_28_TSENSOR_08                                                                                               0x5F28
#define P5F_30_TSENSOR_POWER_00                                                                                         0x5F30
#define P5F_6E_TW_READ_H                                                                                                0x5F6E
#define P5F_6F_TW_READ_L                                                                                                0x5F6F
#define P5F_70_MISC_CTRL                                                                                                0x5F70
#define P5F_71_TEST_2                                                                                                   0x5F71
#define P5F_72_TEST_1                                                                                                   0x5F72
#define P5F_73_TEST_0                                                                                                   0x5F73


//--------------------------------------------------
// DP 1.4 Rx0 Audio SEC Data Part2 (Page 60)
//--------------------------------------------------
#define P60_10_AUD_PG_SET                                                                                               0x6010
#define P60_11_AUD_PG_SINEWAVE_PARAMETER1                                                                               0x6011
#define P60_12_AUD_PG_SINEWAVE_PARAMETER2                                                                               0x6012
#define P60_13_AUD_PG_SINEWAVE_PARAMETER3                                                                               0x6013
#define P60_14_AUD_PG_SINEWAVE_PARAMETER4                                                                               0x6014
#define P60_15_AUD_PG_SINEWAVE_PARAMETER5                                                                               0x6015
#define P60_16_AUD_PG_SINEWAVE_PARAMETER6                                                                               0x6016
#define P60_17_AUD_PG_SINEWAVE_PARAMETER7                                                                               0x6017
#define P60_18_AUD_PG_SINEWAVE_PARAMETER8                                                                               0x6018
#define P60_19_AUD_PG_SINEWAVE_PARAMETER9                                                                               0x6019
#define P60_1A_AUD_PG_SINEWAVE_PARAMETER10                                                                              0x601A
#define P60_1B_AUD_PG_OFFSET1                                                                                           0x601B
#define P60_1C_AUD_PG_OFFSET2                                                                                           0x601C
#define P60_30_MAUD_ACC_EN                                                                                              0x6030
#define P60_31_MAUD_1ST_RECORD_H                                                                                        0x6031
#define P60_32_MAUD_1ST_RECORD_M                                                                                        0x6032
#define P60_33_MAUD_ACC_RESULT_1ST_BYTE                                                                                 0x6033
#define P60_34_MAUD_ACC_RESULT_2ND_BYTE                                                                                 0x6034
#define P60_35_MAUD_ACC_RESULT_3RD_BYTE                                                                                 0x6035
#define P60_36_MVID_ACC_EN                                                                                              0x6036
#define P60_37_MVID_1ST_RECORD_H                                                                                        0x6037
#define P60_38_MVID_1ST_RECORD_M                                                                                        0x6038
#define P60_39_MVID_ACC_RESULT_1ST_BYTE                                                                                 0x6039
#define P60_3A_MVID_ACC_RESULT_2ND_BYTE                                                                                 0x603A
#define P60_3B_MVID_ACC_RESULT_3RD_BYTE                                                                                 0x603B
#define P60_40_FS_FREQ_MEAS_CTRL0                                                                                       0x6040
#define P60_41_FS_FREQ_MEAS_CTRL1                                                                                       0x6041
#define P60_42_FS_FREQ_MEAS_RESULT_H                                                                                    0x6042
#define P60_43_FS_FREQ_MEAS_RESULT_M                                                                                    0x6043
#define P60_44_FS_FREQ_MEAS_RESULT_L                                                                                    0x6044


//--------------------------------------------------
// DP 1.4 Rx0 Video SEC Data Part2 (Page 60)
//--------------------------------------------------
#define P60_80_DP_SDP_RSV2_MAT_HB1                                                                                      0x6080
#define P60_81_DP_SDP_RSV2_MAT_HB3                                                                                      0x6081
#define P60_82_DP_SDP_RSV2_HB3                                                                                          0x6082
#define P60_83_DP_SDP_RSV2_CTRL                                                                                         0x6083
#define P60_84_DP_SDP_RSV2_ADR                                                                                          0x6084
#define P60_85_DP_SDP_RSV2_DAT                                                                                          0x6085
#define P60_86_DP_SDP_RSV3_MAT_HB1                                                                                      0x6086
#define P60_87_DP_SDP_RSV3_MAT_HB3                                                                                      0x6087
#define P60_88_DP_SDP_RSV3_HB3                                                                                          0x6088
#define P60_89_DP_SDP_RSV3_CTRL                                                                                         0x6089
#define P60_8A_DP_SDP_RSV3_ADR                                                                                          0x608A
#define P60_8B_DP_SDP_RSV3_DAT                                                                                          0x608B
#define P60_8C_DP_SDP_DUMMY_3                                                                                           0x608C
#define P60_8D_DP_SDP_DUMMY_4                                                                                           0x608D
#define P60_8E_DP_SDP_DUMMY_5                                                                                           0x608E
#define P60_8F_DP_SDP_DUMMY_6                                                                                           0x608F
#define P60_90_DP_SDP_RSV4_MAT_HB1                                                                                      0x6090
#define P60_91_DP_SDP_RSV4_MAT_HB3                                                                                      0x6091
#define P60_92_DP_SDP_RSV4_HB3                                                                                          0x6092
#define P60_93_DP_SDP_RSV4_CTRL                                                                                         0x6093
#define P60_94_DP_SDP_RSV4_ADR                                                                                          0x6094
#define P60_95_DP_SDP_RSV4_DAT                                                                                          0x6095
#define P60_96_DP_MSA_COLOR_CTRL1                                                                                       0x6096
#define P60_97_DP_MSA_COLOR_CTRL2                                                                                       0x6097
#define P60_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0x60AC
#define P60_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0x60AD
#define P60_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0x60AE
#define P60_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0x60AF
#define P60_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0x60B0
#define P60_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0x60B1
#define P60_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0x60B2
#define P60_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0x60B3
#define P60_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0x60B4
#define P60_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0x60B5
#define P60_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0x60B6
#define P60_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0x60B7
#define P60_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0x60B8
#define P60_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0x60B9
#define P60_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0x60BA
#define P60_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0x60BB
#define P60_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0x60BC
#define P60_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0x60BD
#define P60_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0x60BE
#define P60_BF_DP_PPS_RO_CTRL                                                                                           0x60BF


//--------------------------------------------------
// DP 1.4 Rx0 Video SEC Data Part2 Meta Sram Control (Page 60)
//--------------------------------------------------
#define P60_D0_META_SDP0_TYPE                                                                                           0x60D0
#define P60_D1_META_SDP1_TYPE                                                                                           0x60D1
#define P60_D2_META_SDP2_TYPE                                                                                           0x60D2
#define P60_D3_META_SDP3_TYPE                                                                                           0x60D3
#define P60_D4_META_SDP4_TYPE                                                                                           0x60D4
#define P60_D5_META_SDP0_CTRL1                                                                                          0x60D5
#define P60_D6_META_SDP1_CTRL1                                                                                          0x60D6
#define P60_D7_META_SDP2_CTRL1                                                                                          0x60D7
#define P60_D8_META_SDP3_CTRL1                                                                                          0x60D8
#define P60_D9_META_SDP4_CTRL1                                                                                          0x60D9
#define P60_DA_META_SDP0_CTRL2                                                                                          0x60DA
#define P60_DB_META_SDP1_CTRL2                                                                                          0x60DB
#define P60_DC_META_SDP2_CTRL2                                                                                          0x60DC
#define P60_DD_META_SDP3_CTRL2                                                                                          0x60DD
#define P60_DE_META_SDP4_CTRL2                                                                                          0x60DE
#define P60_DF_META_SRAM_LEVEL                                                                                          0x60DF
#define P60_E0_META_SRAM_CTRL                                                                                           0x60E0


//--------------------------------------------------
// DP Rx0 Video SEC Data Part2 Meta Sram Port Access (Page 60)
//--------------------------------------------------
#define P60_E1_META_SRAM_PORT_ADDR                                                                                      0x60E1
#define P60_E2_META_SRAM_PORT_DATA                                                                                      0x60E2
#define P60_E3_META_SRAM_RADDR                                                                                          0x60E3
#define P60_E4_META_SRAM_RDATA                                                                                          0x60E4
#define P60_E5_SRAM_BIST_0                                                                                              0x60E5
#define P60_E6_SRAM_BIST_1                                                                                              0x60E6
#define P60_E7_SRAM_BIST_2                                                                                              0x60E7
#define P60_E8_META_SRAM_STATUS                                                                                         0x60E8


//--------------------------------------------------
// ECDSA2 (Page 62)
//--------------------------------------------------
#define P62_00_SRAM_ADDR_H                                                                                              0x6200
#define P62_01_SRAM_ADDR_L                                                                                              0x6201
#define P62_02_SRAM_DATA                                                                                                0x6202
#define P62_03_SRAM_CONFIG                                                                                              0x6203
#define P62_04_VAR1_ADDR_H                                                                                              0x6204
#define P62_05_VAR1_ADDR_L                                                                                              0x6205
#define P62_06_VAR2_ADDR_H                                                                                              0x6206
#define P62_07_VAR2_ADDR_L                                                                                              0x6207
#define P62_08_RESULT_ADDR_H                                                                                            0x6208
#define P62_09_RESULT_ADDR_L                                                                                            0x6209
#define P62_0A_CALC_CONFIG                                                                                              0x620A
#define P62_0B_CLK_CONFIG                                                                                               0x620B
#define P62_0C_SRAM_BIST_0                                                                                              0x620C
#define P62_0D_SRAM_BIST_1                                                                                              0x620D
#define P62_0E_SRAM_RW_MARGIN                                                                                           0x620E


//--------------------------------------------------
// HDCP 2.2 Overview (Page 63)
//--------------------------------------------------
#define P63_10_HDCP_RSA_CTRL0                                                                                           0x6310
#define P63_11_HDCP_RSA_CTRL1                                                                                           0x6311
#define P63_12_HDCP_RSA_NP_INV_3                                                                                        0x6312
#define P63_13_HDCP_RSA_NP_INV_2                                                                                        0x6313
#define P63_14_HDCP_RSA_NP_INV_1                                                                                        0x6314
#define P63_15_HDCP_RSA_NP_INV_0                                                                                        0x6315
#define P63_16_HDCP_RSA_DATA_ADDR                                                                                       0x6316
#define P63_17_HDCP_RSA_DATA_IN_DATA7                                                                                   0x6317
#define P63_18_HDCP_RSA_DATA_IN_DATA6                                                                                   0x6318
#define P63_19_HDCP_RSA_DATA_IN_DATA5                                                                                   0x6319
#define P63_1A_HDCP_RSA_DATA_IN_DATA4                                                                                   0x631A
#define P63_1B_HDCP_RSA_DATA_IN_DATA3                                                                                   0x631B
#define P63_1C_HDCP_RSA_DATA_IN_DATA2                                                                                   0x631C
#define P63_1D_HDCP_RSA_DATA_IN_DATA1                                                                                   0x631D
#define P63_1E_HDCP_RSA_DATA_IN_DATA0                                                                                   0x631E
#define P63_20_HDCP_RSA_DATA_OUT_DATA7                                                                                  0x6320
#define P63_21_HDCP_RSA_DATA_OUT_DATA6                                                                                  0x6321
#define P63_22_HDCP_RSA_DATA_OUT_DATA5                                                                                  0x6322
#define P63_23_HDCP_RSA_DATA_OUT_DATA4                                                                                  0x6323
#define P63_24_HDCP_RSA_DATA_OUT_DATA3                                                                                  0x6324
#define P63_25_HDCP_RSA_DATA_OUT_DATA2                                                                                  0x6325
#define P63_26_HDCP_RSA_DATA_OUT_DATA1                                                                                  0x6326
#define P63_27_HDCP_RSA_DATA_OUT_DATA0                                                                                  0x6327
#define P63_28_HDCP_RSA_TX_FUNTION1                                                                                     0x6328
#define P63_29_HDCP_RSA_TX_FUNTION0                                                                                     0x6329
#define P63_30_HDCP_SHA_CONTRL                                                                                          0x6330
#define P63_31_HDCP_SHA_DATA1                                                                                           0x6331
#define P63_32_HDCP_SHA_DATA2                                                                                           0x6332
#define P63_33_HDCP_SHA_DATA3                                                                                           0x6333
#define P63_34_HDCP_SHA_DATA4                                                                                           0x6334
#define P63_35_HDCP_SHA_0                                                                                               0x6335
#define P63_36_HDCP_SHA_1                                                                                               0x6336
#define P63_37_HDCP_SHA_2                                                                                               0x6337
#define P63_38_HDCP_SHA_3                                                                                               0x6338
#define P63_39_HDCP_SHA_4                                                                                               0x6339
#define P63_3A_HDCP_SHA_5                                                                                               0x633A
#define P63_3B_HDCP_SHA_6                                                                                               0x633B
#define P63_3C_HDCP_SHA_7                                                                                               0x633C
#define P63_3D_HDCP_SHA_8                                                                                               0x633D
#define P63_3E_HDCP_SHA_9                                                                                               0x633E
#define P63_3F_HDCP_SHA_10                                                                                              0x633F
#define P63_40_HDCP_SHA_11                                                                                              0x6340
#define P63_41_HDCP_SHA_12                                                                                              0x6341
#define P63_42_HDCP_SHA_13                                                                                              0x6342
#define P63_43_HDCP_SHA_14                                                                                              0x6343
#define P63_44_HDCP_SHA_15                                                                                              0x6344
#define P63_45_HDCP_SHA_16                                                                                              0x6345
#define P63_46_HDCP_SHA_17                                                                                              0x6346
#define P63_47_HDCP_SHA_18                                                                                              0x6347
#define P63_48_HDCP_SHA_19                                                                                              0x6348
#define P63_49_HDCP_SHA_20                                                                                              0x6349
#define P63_4A_HDCP_SHA_21                                                                                              0x634A
#define P63_4B_HDCP_SHA_22                                                                                              0x634B
#define P63_4C_HDCP_SHA_23                                                                                              0x634C
#define P63_4D_HDCP_SHA_24                                                                                              0x634D
#define P63_4E_HDCP_SHA_25                                                                                              0x634E
#define P63_4F_HDCP_SHA_26                                                                                              0x634F
#define P63_50_HDCP_SHA_27                                                                                              0x6350
#define P63_51_HDCP_SHA_28                                                                                              0x6351
#define P63_52_HDCP_SHA_29                                                                                              0x6352
#define P63_53_HDCP_SHA_30                                                                                              0x6353
#define P63_54_HDCP_SHA_31                                                                                              0x6354
#define P63_55_HDCP_SHA_DATA5                                                                                           0x6355
#define P63_56_HDCP_SHA_DATA6                                                                                           0x6356
#define P63_57_HDCP_SHA_DATA7                                                                                           0x6357
#define P63_58_HDCP_SHA_DATA8                                                                                           0x6358
#define P63_60_HDCP_AES_CTRL                                                                                            0x6360
#define P63_61_HDCP_AES_DATA_IN_15                                                                                      0x6361
#define P63_62_HDCP_AES_DATA_IN_14                                                                                      0x6362
#define P63_63_HDCP_AES_DATA_IN_13                                                                                      0x6363
#define P63_64_HDCP_AES_DATA_IN_12                                                                                      0x6364
#define P63_65_HDCP_AES_DATA_IN_11                                                                                      0x6365
#define P63_66_HDCP_AES_DATA_IN_10                                                                                      0x6366
#define P63_67_HDCP_AES_DATA_IN_9                                                                                       0x6367
#define P63_68_HDCP_AES_DATA_IN_8                                                                                       0x6368
#define P63_69_HDCP_AES_DATA_IN_7                                                                                       0x6369
#define P63_6A_HDCP_AES_DATA_IN_6                                                                                       0x636A
#define P63_6B_HDCP_AES_DATA_IN_5                                                                                       0x636B
#define P63_6C_HDCP_AES_DATA_IN_4                                                                                       0x636C
#define P63_6D_HDCP_AES_DATA_IN_3                                                                                       0x636D
#define P63_6E_HDCP_AES_DATA_IN_2                                                                                       0x636E
#define P63_6F_HDCP_AES_DATA_IN_1                                                                                       0x636F
#define P63_70_HDCP_AES_DATA_IN_0                                                                                       0x6370
#define P63_71_HDCP_AES_CIPHER_KEY_15                                                                                   0x6371
#define P63_72_HDCP_AES_CIPHER_KEY_14                                                                                   0x6372
#define P63_73_HDCP_AES_CIPHER_KEY_13                                                                                   0x6373
#define P63_74_HDCP_AES_CIPHER_KEY_12                                                                                   0x6374
#define P63_75_HDCP_AES_CIPHER_KEY_11                                                                                   0x6375
#define P63_76_HDCP_AES_CIPHER_KEY_10                                                                                   0x6376
#define P63_77_HDCP_AES_CIPHER_KEY_9                                                                                    0x6377
#define P63_78_HDCP_AES_CIPHER_KEY_8                                                                                    0x6378
#define P63_79_HDCP_AES_CIPHER_KEY_7                                                                                    0x6379
#define P63_7A_HDCP_AES_CIPHER_KEY_6                                                                                    0x637A
#define P63_7B_HDCP_AES_CIPHER_KEY_5                                                                                    0x637B
#define P63_7C_HDCP_AES_CIPHER_KEY_4                                                                                    0x637C
#define P63_7D_HDCP_AES_CIPHER_KEY_3                                                                                    0x637D
#define P63_7E_HDCP_AES_CIPHER_KEY_2                                                                                    0x637E
#define P63_7F_HDCP_AES_CIPHER_KEY_1                                                                                    0x637F
#define P63_80_HDCP_AES_CIPHER_KEY_0                                                                                    0x6380
#define P63_81_HDCP_AES_OUT_15                                                                                          0x6381
#define P63_82_HDCP_AES_OUT_14                                                                                          0x6382
#define P63_83_HDCP_AES_OUT_13                                                                                          0x6383
#define P63_84_HDCP_AES_OUT_12                                                                                          0x6384
#define P63_85_HDCP_AES_OUT_11                                                                                          0x6385
#define P63_86_HDCP_AES_OUT_10                                                                                          0x6386
#define P63_87_HDCP_AES_OUT_9                                                                                           0x6387
#define P63_88_HDCP_AES_OUT_8                                                                                           0x6388
#define P63_89_HDCP_AES_OUT_7                                                                                           0x6389
#define P63_8A_HDCP_AES_OUT_6                                                                                           0x638A
#define P63_8B_HDCP_AES_OUT_5                                                                                           0x638B
#define P63_8C_HDCP_AES_OUT_4                                                                                           0x638C
#define P63_8D_HDCP_AES_OUT_3                                                                                           0x638D
#define P63_8E_HDCP_AES_OUT_2                                                                                           0x638E
#define P63_8F_HDCP_AES_OUT_1                                                                                           0x638F
#define P63_90_HDCP_AES_OUT_0                                                                                           0x6390
#define P63_91_HDCP_BIST_CTRL                                                                                           0x6391
#define P63_92_HDCP22_SRAM_MARGIN_CTRL                                                                                  0x6392
#define P63_93_HDCP_DUMMY1                                                                                              0x6393
#define P63_94_HDCP_DUMMY2                                                                                              0x6394
#define P63_98_HDCP_DUMMY3                                                                                              0x6398
#define P63_99_HDCP_DUMMY4                                                                                              0x6399
#define P63_E0_HDCP_AES_CIPHER_KEY_31                                                                                   0x63E0
#define P63_E1_HDCP_AES_CIPHER_KEY_30                                                                                   0x63E1
#define P63_E2_HDCP_AES_CIPHER_KEY_29                                                                                   0x63E2
#define P63_E3_HDCP_AES_CIPHER_KEY_28                                                                                   0x63E3
#define P63_E4_HDCP_AES_CIPHER_KEY_27                                                                                   0x63E4
#define P63_E5_HDCP_AES_CIPHER_KEY_26                                                                                   0x63E5
#define P63_E6_HDCP_AES_CIPHER_KEY_25                                                                                   0x63E6
#define P63_E7_HDCP_AES_CIPHER_KEY_24                                                                                   0x63E7
#define P63_E8_HDCP_AES_CIPHER_KEY_23                                                                                   0x63E8
#define P63_E9_HDCP_AES_CIPHER_KEY_22                                                                                   0x63E9
#define P63_EA_HDCP_AES_CIPHER_KEY_21                                                                                   0x63EA
#define P63_EB_HDCP_AES_CIPHER_KEY_20                                                                                   0x63EB
#define P63_EC_HDCP_AES_CIPHER_KEY_19                                                                                   0x63EC
#define P63_ED_HDCP_AES_CIPHER_KEY_18                                                                                   0x63ED
#define P63_EE_HDCP_AES_CIPHER_KEY_17                                                                                   0x63EE
#define P63_EF_HDCP_AES_CIPHER_KEY_16                                                                                   0x63EF
#define P63_F0_HDCP_SHA_32                                                                                              0x63F0
#define P63_F1_HDCP_SHA_33                                                                                              0x63F1
#define P63_F2_HDCP_SHA_34                                                                                              0x63F2
#define P63_F3_HDCP_SHA_35                                                                                              0x63F3
#define P63_F4_HDCP_SHA_36                                                                                              0x63F4
#define P63_F5_HDCP_SHA_37                                                                                              0x63F5
#define P63_F6_HDCP_SHA_38                                                                                              0x63F6
#define P63_F7_HDCP_SHA_39                                                                                              0x63F7
#define P63_F8_HDCP_SHA_40                                                                                              0x63F8
#define P63_F9_HDCP_SHA_41                                                                                              0x63F9
#define P63_FA_HDCP_SHA_42                                                                                              0x63FA
#define P63_FB_HDCP_SHA_43                                                                                              0x63FB
#define P63_FC_HDCP_SHA_44                                                                                              0x63FC
#define P63_FD_HDCP_SHA_45                                                                                              0x63FD
#define P63_FE_HDCP_SHA_46                                                                                              0x63FE
#define P63_FF_HDCP_SHA_47                                                                                              0x63FF


//--------------------------------------------------
// HDCP 1.4 Power On Region (Page 63)
//--------------------------------------------------
#define P63_95_DP_MAC_SEL                                                                                               0x6395
#define P63_96_HDCP_BIST                                                                                                0x6396
#define P63_97_HDCP_DUMMY_1                                                                                             0x6397


//--------------------------------------------------
// DP Rx HDCP 1.4 (Page 63)
//--------------------------------------------------
#define P63_A0_DP_HDCP_CONTROL                                                                                          0x63A0
#define P63_A1_DP_HDCP_DOWNLOAD_PORT                                                                                    0x63A1
#define P63_A2_DP_HDCP_KEY_OUTPUT                                                                                       0x63A2
#define P63_A3_HDCP_IRQ                                                                                                 0x63A3
#define P63_A4_KM_BYTE_6                                                                                                0x63A4
#define P63_A5_KM_BYTE_5                                                                                                0x63A5
#define P63_A6_KM_BYTE_4                                                                                                0x63A6
#define P63_A7_KM_BYTE_3                                                                                                0x63A7
#define P63_A8_KM_BYTE_2                                                                                                0x63A8
#define P63_A9_KM_BYTE_1                                                                                                0x63A9
#define P63_AA_KM_BYTE_0                                                                                                0x63AA
#define P63_AB_M0_BYTE_7                                                                                                0x63AB
#define P63_AC_M0_BYTE_6                                                                                                0x63AC
#define P63_AD_M0_BYTE_5                                                                                                0x63AD
#define P63_AE_M0_BYTE_4                                                                                                0x63AE
#define P63_AF_M0_BYTE_3                                                                                                0x63AF
#define P63_B0_M0_BYTE_2                                                                                                0x63B0
#define P63_B1_M0_BYTE_1                                                                                                0x63B1
#define P63_B2_M0_BYTE_0                                                                                                0x63B2
#define P63_B3_SHA_CONTRL                                                                                               0x63B3
#define P63_B4_SHA_DATA1                                                                                                0x63B4
#define P63_B5_SHA_DATA2                                                                                                0x63B5
#define P63_B6_SHA_DATA3                                                                                                0x63B6
#define P63_B7_SHA_DATA4                                                                                                0x63B7
#define P63_B8_SHA_0                                                                                                    0x63B8
#define P63_B9_SHA_1                                                                                                    0x63B9
#define P63_BA_SHA_2                                                                                                    0x63BA
#define P63_BB_SHA_3                                                                                                    0x63BB
#define P63_BC_SHA_4                                                                                                    0x63BC
#define P63_BD_SHA_5                                                                                                    0x63BD
#define P63_BE_SHA_6                                                                                                    0x63BE
#define P63_BF_SHA_7                                                                                                    0x63BF
#define P63_C0_SHA_8                                                                                                    0x63C0
#define P63_C1_SHA_9                                                                                                    0x63C1
#define P63_C2_SHA_10                                                                                                   0x63C2
#define P63_C3_SHA_11                                                                                                   0x63C3
#define P63_C4_SHA_12                                                                                                   0x63C4
#define P63_C5_SHA_13                                                                                                   0x63C5
#define P63_C6_SHA_14                                                                                                   0x63C6
#define P63_C7_SHA_15                                                                                                   0x63C7
#define P63_C8_SHA_16                                                                                                   0x63C8
#define P63_C9_SHA_17                                                                                                   0x63C9
#define P63_CA_SHA_18                                                                                                   0x63CA
#define P63_CB_SHA_19                                                                                                   0x63CB
#define P63_CC_HDCP_OTHER                                                                                               0x63CC
#define P63_CD_HDCP_AKSV_4                                                                                              0x63CD
#define P63_CE_HDCP_AKSV_3                                                                                              0x63CE
#define P63_CF_HDCP_AKSV_2                                                                                              0x63CF
#define P63_D0_HDCP_AKSV_1                                                                                              0x63D0
#define P63_D1_HDCP_AKSV_0                                                                                              0x63D1
#define P63_D2_HDCP_AN_7                                                                                                0x63D2
#define P63_D3_HDCP_AN_6                                                                                                0x63D3
#define P63_D4_HDCP_AN_5                                                                                                0x63D4
#define P63_D5_HDCP_AN_4                                                                                                0x63D5
#define P63_D6_HDCP_AN_3                                                                                                0x63D6
#define P63_D7_HDCP_AN_2                                                                                                0x63D7
#define P63_D8_HDCP_AN_1                                                                                                0x63D8
#define P63_D9_HDCP_AN_0                                                                                                0x63D9
#define P63_DA_HDCP_REPEATER                                                                                            0x63DA
#define P63_DB_HDCP_R0_1                                                                                                0x63DB
#define P63_DC_HDCP_R0_0                                                                                                0x63DC
#define P63_DD_HDCP_DUMMY0                                                                                              0x63DD
#define P63_DF_HDCP_DUMMY1                                                                                              0x63DF


//--------------------------------------------------
// Bill Board Port Control (Page 64)
//--------------------------------------------------
#define P64_00_HS_USP_CTL                                                                                               0x6400
#define P64_04_HS_USP_STS                                                                                               0x6404
#define P64_08_HS_USP_USTM                                                                                              0x6408
#define P64_09_HS_USP_DSTM                                                                                              0x6409
#define P64_10_HS_USP_CFG0                                                                                              0x6410
#define P64_11_HS_USP_CFG1                                                                                              0x6411
#define P64_12_HS_USP_CFG2                                                                                              0x6412
#define P64_20_HS_USP_IRQ                                                                                               0x6420
#define P64_21_HS_USP_IRQ_EN                                                                                            0x6421
#define P64_30_HS_USP_LPM_CTL                                                                                           0x6430
#define P64_40_HS_HSEOF_CFG                                                                                             0x6440
#define P64_41_HS_FSEOF_CFG                                                                                             0x6441
#define P64_50_HS_TT_CFG0                                                                                               0x6450
#define P64_51_HS_TT_CFG1                                                                                               0x6451
#define P64_52_HS_DEV_G_STA                                                                                             0x6452
#define P64_53_HS_UP_TEST                                                                                               0x6453
#define P64_54_HS_DEV_ADDR                                                                                              0x6454
#define P64_55_HS_CLR_HUB                                                                                               0x6455
#define P64_56_HS_DEV_G_CFG                                                                                             0x6456
#define P64_57_HS_G_HUB_ST                                                                                              0x6457
#define P64_58_HS_MTT_CFG                                                                                               0x6458
#define P64_59_HS_DSP_CFG                                                                                               0x6459
#define P64_60_HS_PIE_CFG                                                                                               0x6460
#define P64_70_HS_USP_DUMMY_CELL0                                                                                       0x6470
#define P64_71_HS_USP_DUMMY_CELL1                                                                                       0x6471
#define P64_72_HS_TT_CFG2                                                                                               0x6472
#define P64_73_HS_CLK2M_DIV                                                                                             0x6473
#define P64_74_HS_USB2_RESET                                                                                            0x6474
#define P64_75_USB_PHY_SLB0_REG                                                                                         0x6475
#define P64_76_USB_PHY_SLB0_REG0                                                                                        0x6476
#define P64_77_USB_PHY_SLB0_REG1                                                                                        0x6477
#define P64_78_USB_PHY_LDO                                                                                              0x6478


//--------------------------------------------------
// BB_PHY_RW_CTRL (Page 64)
//--------------------------------------------------
#define P64_61_BB_PHY_CTR_REG_00                                                                                        0x6461
#define P64_62_BB_PHY_CTR_REG_01                                                                                        0x6462
#define P64_63_BB_PHY_CTR_REG_02                                                                                        0x6463


//--------------------------------------------------
// TypeC0 Power Delivery Top (Page 65)
//--------------------------------------------------
#define P65_00_PHY_STATE_H                                                                                              0x6500
#define P65_01_PHY_STATE_L                                                                                              0x6501
#define P65_02_PD_BMC_ENABLE                                                                                            0x6502
#define P65_03_PD_TOP_RST                                                                                               0x6503
#define P65_04_PD_DUMMY_0                                                                                               0x6504
#define P65_05_PD_PHY_IDLE_INT                                                                                          0x6505
#define P65_06_PD_PHY_IDLE_CFG0                                                                                         0x6506
#define P65_07_PD_PHY_IDLE_CFG1                                                                                         0x6507
#define P65_08_PD_PHY_INTERFRAME_CFG0                                                                                   0x6508
#define P65_09_PD_PHY_INTERFRAME_CFG1                                                                                   0x6509
#define P65_0A_PD_PHY_TRANSITION_CFG                                                                                    0x650A
#define P65_0B_PD_SYS_CLK_CFG                                                                                           0x650B
#define P65_0C_PD_1M_CLK_CFG                                                                                            0x650C
#define P65_0D_PD_1K_CLK_CFG0                                                                                           0x650D
#define P65_0E_PD_1K_CLK_CFG1                                                                                           0x650E
#define P65_0F_PD_TEST_PIN_SEL                                                                                          0x650F
#define P65_10_VENDOR_SPECIFIC_KCODE_1                                                                                  0x6510
#define P65_11_VENDOR_SPECIFIC_KCODE_2                                                                                  0x6511
#define P65_12_VENDOR_SPECIFIC_KCODE_3                                                                                  0x6512
#define P65_13_VENDOR_SPECIFIC_SOP1_CFG0                                                                                0x6513
#define P65_14_VENDOR_SPECIFIC_SOP1_CFG1                                                                                0x6514
#define P65_15_VENDOR_SPECIFIC_SOP2_CFG0                                                                                0x6515
#define P65_16_VENDOR_SPECIFIC_SOP2_CFG1                                                                                0x6516
#define P65_17_VENDOR_SPECIFIC_SOP3_CFG0                                                                                0x6517
#define P65_18_VENDOR_SPECIFIC_SOP3_CFG1                                                                                0x6518
#define P65_19_PD_DUMMY_1                                                                                               0x6519
#define P65_1A_PD_DUMMY_2                                                                                               0x651A
#define P65_1C_PD_TIMER_INT_CTRL                                                                                        0x651C
#define P65_1D_PD_TIMER_COUNTER                                                                                         0x651D
#define P65_F0_PD_BIST_CFG                                                                                              0x65F0
#define P65_F1_PD_BIST_PATTERN                                                                                          0x65F1
#define P65_F2_FIX_PATTERN_5BIT                                                                                         0x65F2
#define P65_F5_PD_BIST_ERROR_CNT1                                                                                       0x65F5
#define P65_F6_PD_BIST_ERROR_CNT0                                                                                       0x65F6
#define P65_F7_PD_SRAM_BIST0                                                                                            0x65F7
#define P65_F8_PD_SRAM_BIST1                                                                                            0x65F8
#define P65_F9_PD_SRAM_BIST2                                                                                            0x65F9


//--------------------------------------------------
// TypeC0 Power Delivery Rx (Page 65)
//--------------------------------------------------
#define P65_20_RX_STATE_MACHINE_H                                                                                       0x6520
#define P65_21_RX_STATE_MACHINE_L                                                                                       0x6521
#define P65_22_BMC_RX_CFG                                                                                               0x6522
#define P65_23_BMC_TBIT_LOW_BND1                                                                                        0x6523
#define P65_24_BMC_TBIT_LOW_BND0                                                                                        0x6524
#define P65_25_BMC_TBIT_UP_BND1                                                                                         0x6525
#define P65_26_BMC_TBIT_UP_BND0                                                                                         0x6526
#define P65_27_BMC_RX_TBIT_CFG                                                                                          0x6527
#define P65_28_BMC_RX_HW_HT                                                                                             0x6528
#define P65_29_BMC_RX_HW_T1                                                                                             0x6529
#define P65_2A_BMC_RX_HW_T0                                                                                             0x652A
#define P65_2B_BMC_RX_FW_TBIT1                                                                                          0x652B
#define P65_2C_BMC_RX_FW_TBIT0                                                                                          0x652C
#define P65_2D_BMC_RX_PREAMBLE_LN                                                                                       0x652D
#define P65_2E_RX_PHY_ERR_INT                                                                                           0x652E
#define P65_2F_RX_PHY_RCV_TIMEOUT_CFG                                                                                   0x652F
#define P65_30_RX_MSG_ID_CNT0                                                                                           0x6530
#define P65_31_RX_MSG_ID_CNT1                                                                                           0x6531
#define P65_32_RX_MSG_ID_RST                                                                                            0x6532
#define P65_33_RX_MSG_ID_CNT2                                                                                           0x6533
#define P65_34_RX_VALID_MSG_TYPE                                                                                        0x6534
#define P65_35_RX_PORT_ROLE                                                                                             0x6535
#define P65_36_RX_SPEC_VER                                                                                              0x6536
#define P65_37_RX_PHY_BIT_REVERSE                                                                                       0x6537
#define P65_38_RX_PROTOCOL_CFG                                                                                          0x6538
#define P65_39_RX_ERROR_FIFO_CLR_CTRL                                                                                   0x6539
#define P65_3A_RX_CRC_RESPONSE_CTRL                                                                                     0x653A
#define P65_3B_RX_HOTKEY_MSG_CFG                                                                                        0x653B
#define P65_3C_RX_VS0_MSG_HEADER_CFG0                                                                                   0x653C
#define P65_3D_RX_VS0_MSG_HEADER_CFG1                                                                                   0x653D
#define P65_3E_RX_CRC_CANCEL_TIMER                                                                                      0x653E
#define P65_3F_RX_CRC_CANCEL_CTRL                                                                                       0x653F
#define P65_40_RX_FIFO_CTRL                                                                                             0x6540
#define P65_41_RX_FIFO_EMPTY_INFO                                                                                       0x6541
#define P65_42_RX_FIFO_GENERAL_INFO                                                                                     0x6542
#define P65_43_RX_RCV_STATUS_INT                                                                                        0x6543
#define P65_44_RX_DUMMY_1                                                                                               0x6544
#define P65_45_RX_DUMMY_2                                                                                               0x6545
#define P65_46_RX_DUMMY_3                                                                                               0x6546
#define P65_47_RX_RCV_KCODE_20BIT_1                                                                                     0x6547
#define P65_48_RX_RCV_KCODE_20BIT_2                                                                                     0x6548
#define P65_49_RX_RCV_KCODE_20BIT_3                                                                                     0x6549
#define P65_4A_BMC_RX_SIG                                                                                               0x654A
#define P65_50_RX_FIFO0_RCV_MSG_INT                                                                                     0x6550
#define P65_51_RX_FIFO0_RCV_ERR_INT                                                                                     0x6551
#define P65_52_RX_FIFO0_RCV_ERR_INT_EN                                                                                  0x6552
#define P65_53_RX_FIFO0_MSG_MIS_FLAG                                                                                    0x6553
#define P65_54_RX_FIFO0_RCV_SOP                                                                                         0x6554
#define P65_55_RX_FIFO0_KCODE_STATUS                                                                                    0x6555
#define P65_56_RX_FIFO0_MSG_HEADER0                                                                                     0x6556
#define P65_57_RX_FIFO0_MSG_HEADER1                                                                                     0x6557
#define P65_58_RX_FIFO0_DUMMY_CELL                                                                                      0x6558
#define P65_59_RX_FIFO0_ADDR                                                                                            0x6559
#define P65_5A_RX_FIFO0_DATA                                                                                            0x655A
#define P65_5B_RX_FIFO0_DATA_LEN                                                                                        0x655B
#define P65_5C_RX_FIFO0_RCV_MSG_TIME                                                                                    0x655C
#define P65_5D_RX_FIFO0_RCV_GOODCRC_TIME                                                                                0x655D
#define P65_60_RX_FIFO0_SP_MSG_INT                                                                                      0x6560
#define P65_62_RX_FIFO0_MSG_INT                                                                                         0x6562
#define P65_6D_MSG_TYPE_EXT_RSV_EN1                                                                                     0x656D
#define P65_6E_MSG_TYPE_EXT_RSV_EN0                                                                                     0x656E
#define P65_6F_MSG_TYPE_CTRL_RSV_EN                                                                                     0x656F
#define P65_70_RX_FIFO1_RCV_MSG_INT                                                                                     0x6570
#define P65_71_RX_FIFO1_RCV_ERR_INT                                                                                     0x6571
#define P65_72_RX_FIFO1_RCV_ERR_INT_EN                                                                                  0x6572
#define P65_73_RX_FIFO1_MSG_MIS_FLAG                                                                                    0x6573
#define P65_74_RX_FIFO1_RCV_SOP                                                                                         0x6574
#define P65_75_RX_FIFO1_KCODE_STATUS                                                                                    0x6575
#define P65_76_RX_FIFO1_MSG_HEADER0                                                                                     0x6576
#define P65_77_RX_FIFO1_MSG_HEADER1                                                                                     0x6577
#define P65_78_RX_FIFO1_DUMMY                                                                                           0x6578
#define P65_79_RX_FIFO1_ADDR                                                                                            0x6579
#define P65_7A_RX_FIFO1_DATA                                                                                            0x657A
#define P65_7B_RX_FIFO1_DATA_LEN                                                                                        0x657B
#define P65_7C_RX_FIFO1_RCV_MSG_TIME                                                                                    0x657C
#define P65_7D_RX_FIFO1_RCV_GOODCRC_TIME                                                                                0x657D
#define P65_80_RX_FIFO1_SP_MSG_INT                                                                                      0x6580
#define P65_82_RX_FIFO1_MSG_INT                                                                                         0x6582
#define P65_8D_MSG_TYPE_DATA_RSV_EN2                                                                                    0x658D
#define P65_8E_MSG_TYPE_DATA_RSV_EN1                                                                                    0x658E
#define P65_8F_MSG_TYPE_DATA_RSV_EN0                                                                                    0x658F
#define P65_90_RX_FIFO2_RCV_MSG_INT                                                                                     0x6590
#define P65_91_RX_FIFO2_RCV_ERR_INT                                                                                     0x6591
#define P65_92_RX_FIFO2_RCV_ERR_INT_EN                                                                                  0x6592
#define P65_93_RX_FIFO2_MSG_MIS_FLAG                                                                                    0x6593
#define P65_94_RX_FIFO2_RCV_SOP                                                                                         0x6594
#define P65_95_RX_FIFO2_KCODE_STATUS                                                                                    0x6595
#define P65_96_RX_FIFO2_MSG_HEADER0                                                                                     0x6596
#define P65_97_RX_FIFO2_MSG_HEADER1                                                                                     0x6597
#define P65_98_RX_FIFO2_DUMMY                                                                                           0x6598
#define P65_99_RX_FIFO2_ADDR                                                                                            0x6599
#define P65_9A_RX_FIFO2_DATA                                                                                            0x659A
#define P65_9B_RX_FIFO2_DATA_LEN                                                                                        0x659B
#define P65_9C_RX_FIFO2_RCV_MSG_TIME                                                                                    0x659C
#define P65_9D_RX_FIFO2_RCV_GOODCRC_TIME                                                                                0x659D
#define P65_A0_RX_FIFO2_SP_MSG_INT                                                                                      0x65A0
#define P65_A2_RX_FIFO2_MSG_INT                                                                                         0x65A2
#define P65_B0_PD_SNIFFER_TIMER_CTRL                                                                                    0x65B0
#define P65_B1_PD_SNIFFER_TIMER_OVERHEAD                                                                                0x65B1
#define P65_B2_RCV_PRIORITY_RST                                                                                         0x65B2
#define P65_B3_PD_SNIFFER_HRST_CRST_RCV_STATUS                                                                          0x65B3
#define P65_B4_PD_SNIFFER_HRST0_RCV_TIME                                                                                0x65B4
#define P65_B5_PD_SNIFFER_HRST1_RCV_TIME                                                                                0x65B5
#define P65_B7_PD_SNIFFER_CRST0_RCV_TIME                                                                                0x65B7
#define P65_B8_PD_SNIFFER_CRST1_RCV_TIME                                                                                0x65B8


//--------------------------------------------------
// TypeC0 Power Delivery Tx (Page 65)
//--------------------------------------------------
#define P65_D0_TX_PRL_STATE_H                                                                                           0x65D0
#define P65_D1_TX_PRL_STATE_L                                                                                           0x65D1
#define P65_D3_BMC_TX_TBIT_CFG                                                                                          0x65D3
#define P65_D4_BMC_TX_FW_HT                                                                                             0x65D4
#define P65_D5_BMC_TX_FW_T1                                                                                             0x65D5
#define P65_D6_BMC_TX_FW_T0                                                                                             0x65D6
#define P65_D7_BMC_TX_PREAMBLE_LN                                                                                       0x65D7
#define P65_D8_TX_BMC_HOLD_LOW_CNT                                                                                      0x65D8
#define P65_D9_TX_BMC_START_DRIVE_CNT                                                                                   0x65D9
#define P65_DA_TX_TRANSMIT_CTRL                                                                                         0x65DA
#define P65_DB_TX_PHY_TRANS_INT                                                                                         0x65DB
#define P65_DC_TX_PD_MSG_INT                                                                                            0x65DC
#define P65_DD_TX_PD_MSG_INT_EN                                                                                         0x65DD
#define P65_E0_TX_PACKET_CFG                                                                                            0x65E0
#define P65_E1_TX_PHY_BIT_REVERSE                                                                                       0x65E1
#define P65_E2_TX_MSG_ID_CNT0                                                                                           0x65E2
#define P65_E3_TX_MSG_ID_CNT1                                                                                           0x65E3
#define P65_E4_TX_MSG_ID_RST                                                                                            0x65E4
#define P65_E5_TX_FIFO_MSG_HEADER0                                                                                      0x65E5
#define P65_E6_TX_FIFO_MSG_HEADER1                                                                                      0x65E6
#define P65_E8_TX_FIFO_CTRL                                                                                             0x65E8
#define P65_E9_TX_FIFO_ADDR                                                                                             0x65E9
#define P65_EA_TX_FIFO_DATA                                                                                             0x65EA
#define P65_EC_TX_PD_RTY_CNT                                                                                            0x65EC
#define P65_ED_TX_PD_CBL_RTY_CNT                                                                                        0x65ED
#define P65_EE_TX_PD_CRC_TIMER_CFG                                                                                      0x65EE


//--------------------------------------------------
// TypeC0 CC Logic (Page 66)
//--------------------------------------------------
#define P66_00_GLOBAL_CTL                                                                                               0x6600
#define P66_01_SYS_CLK_SRC_CFG                                                                                          0x6601
#define P66_02_1M_CLK_SRC_CFG                                                                                           0x6602
#define P66_03_1K_CLK_SRC_CFG_0                                                                                         0x6603
#define P66_04_1K_CLK_SRC_CFG_1                                                                                         0x6604
#define P66_05_CC1_DGH_LV                                                                                               0x6605
#define P66_06_CC2_DGH_LV                                                                                               0x6606
#define P66_07_TPC_TCC_DB_TIME                                                                                          0x6607
#define P66_08_TPC_TPD_DB_TIME                                                                                          0x6608
#define P66_09_TPC_VS1_DB_TIME_H                                                                                        0x6609
#define P66_0A_TPC_VS1_DB_TIME_L                                                                                        0x660A
#define P66_0C_TPC_CC_CTRL                                                                                              0x660C
#define P66_0D_TPC_OCP_CTRL                                                                                             0x660D
#define P66_25_BMC_TX_RX_CFG                                                                                            0x6625
#define P66_26_CC_DUMMY_0                                                                                               0x6626
#define P66_27_CC_DUMMY_1                                                                                               0x6627
#define P66_28_VTH_SEL                                                                                                  0x6628
#define P66_2A_CC_ANA_DET_R                                                                                             0x662A
#define P66_2B_CC_DIG_DET_R                                                                                             0x662B
#define P66_2C_CC_R_CHG_INT                                                                                             0x662C
#define P66_2E_CC1_VTH_MUX                                                                                              0x662E
#define P66_2F_CC2_VTH_MUX                                                                                              0x662F
#define P66_30_CC_HW_MODE_CTRL                                                                                          0x6630
#define P66_31_CC_HW_MODE_CFG                                                                                           0x6631
#define P66_32_CC_DUMMY_2                                                                                               0x6632
#define P66_33_CC_HW_FSM                                                                                                0x6633
#define P66_34_CC_HW_STATE_CTRL                                                                                         0x6634
#define P66_35_CC_HW_STATE_TRANSIT                                                                                      0x6635
#define P66_36_CC_DUMMY_3                                                                                               0x6636
#define P66_37_CC_HW_Z_CFG                                                                                              0x6637
#define P66_38_CC_HW_DRP_SRC_TM                                                                                         0x6638
#define P66_39_CC_HW_DRP_SNK_TM                                                                                         0x6639
#define P66_3A_CC_HW_TRY_SRC_TM                                                                                         0x663A
#define P66_3B_BMC_DET_0                                                                                                0x663B
#define P66_3C_BMC_DET_1                                                                                                0x663C
#define P66_3D_HW_DGH_EN                                                                                                0x663D
#define P66_3E_HW_DGH_TH                                                                                                0x663E
#define P66_3F_STABLE_TIMER_TH                                                                                          0x663F
#define P66_40_CC_FW_DET_CTRL                                                                                           0x6640
#define P66_41_CC_FW_DET_INT                                                                                            0x6641
#define P66_42_CC_FW_DET_INT_EN                                                                                         0x6642
#define P66_44_FW_SRC_EQ_DET_COND                                                                                       0x6644
#define P66_45_FW_SNK_EQ_DET_COND                                                                                       0x6645
#define P66_48_FW_CC1_EQ_DB_H                                                                                           0x6648
#define P66_49_FW_CC1_EQ_DB_L                                                                                           0x6649
#define P66_4A_FW_CC2_EQ_DB_H                                                                                           0x664A
#define P66_4B_FW_CC2_EQ_DB_L                                                                                           0x664B
#define P66_4C_FW_CC1_NEQ_DB_H                                                                                          0x664C
#define P66_4D_FW_CC1_NEQ_DB_L                                                                                          0x664D
#define P66_4E_FW_CC2_NEQ_DB_H                                                                                          0x664E
#define P66_4F_FW_CC2_NEQ_DB_L                                                                                          0x664F
#define P66_50_DBCC_DGH_EN                                                                                              0x6650
#define P66_51_DBCC_DGH_TH                                                                                              0x6651
#define P66_52_DBCC_SRC_DB_SEL0                                                                                         0x6652
#define P66_53_DBCC_SRC_DB_SEL1                                                                                         0x6653
#define P66_54_DBCC_SRC_DB_SEL2                                                                                         0x6654
#define P66_55_DBCC_SNK_DB_SEL                                                                                          0x6655
#define P66_56_DBCC_SRC_DET_COND0                                                                                       0x6656
#define P66_57_DBCC_SRC_DET_COND1                                                                                       0x6657
#define P66_58_DBCC_SNK_DET_COND                                                                                        0x6658
#define P66_59_DBCC_R_DET                                                                                               0x6659
#define P66_5A_CC_FW_CC1_Z_CFG                                                                                          0x665A
#define P66_5B_CC_FW_CC2_Z_CFG                                                                                          0x665B
#define P66_60_FRS_CTRL                                                                                                 0x6660
#define P66_61_FRS_490MV_DGH                                                                                            0x6661
#define P66_62_FRS_VBUS_DGH                                                                                             0x6662
#define P66_63_SRC_FRS_DRV_TM                                                                                           0x6663
#define P66_64_SNK_FRS_DET_TM                                                                                           0x6664
#define P66_65_SNK_FRS_VTH_MODE                                                                                         0x6665
#define P66_66_SRC_FRS_INT                                                                                              0x6666
#define P66_67_SNK_FRS_INT                                                                                              0x6667
#define P66_68_FRS_BYPASS_MODE                                                                                          0x6668
#define P66_70_ANA_OCDET                                                                                                0x6670
#define P66_71_CC1_VCONN_OCP_INT                                                                                        0x6671
#define P66_72_CC2_VCONN_OCP_INT                                                                                        0x6672
#define P66_73_VCONN_OCP_TIMER1                                                                                         0x6673
#define P66_74_VCONN_OCP_TIMER2                                                                                         0x6674
#define P66_75_VCONN_OCP_TIMER3                                                                                         0x6675
#define P66_76_VCONN_OCP_TIMER4                                                                                         0x6676
#define P66_77_VCONN_OCP_TIMER5                                                                                         0x6677
#define P66_7F_TEST_PIN_SEL                                                                                             0x667F


//--------------------------------------------------
// TypeC0 CC Logic AIF Config (Page 66)
//--------------------------------------------------
#define P66_0E_TPC_OPC_CFG_0                                                                                            0x660E
#define P66_0F_TPC_OPC_CFG_1                                                                                            0x660F
#define P66_10_CC1_VTH_CFG_0                                                                                            0x6610
#define P66_11_CC1_VTH_CFG_1                                                                                            0x6611
#define P66_12_CC1_VTH_CFG_2                                                                                            0x6612
#define P66_13_CC1_VTH_CFG_3                                                                                            0x6613
#define P66_14_CC2_VTH_CFG_0                                                                                            0x6614
#define P66_15_CC2_VTH_CFG_1                                                                                            0x6615
#define P66_16_CC2_VTH_CFG_2                                                                                            0x6616
#define P66_17_CC2_VTH_CFG_3                                                                                            0x6617
#define P66_18_TPC_CC1_RD_CFG                                                                                           0x6618
#define P66_19_TPC_CC1_RP4P7K_CFG                                                                                       0x6619
#define P66_1A_TPC_CC1_RP12K_CFG                                                                                        0x661A
#define P66_1B_TPC_CC1_RP36K_CFG                                                                                        0x661B
#define P66_1C_TPC_CC2_RD_CFG                                                                                           0x661C
#define P66_1D_TPC_CC2_RP4P7K_CFG                                                                                       0x661D
#define P66_1E_TPC_CC2_RP12K_CFG                                                                                        0x661E
#define P66_1F_TPC_CC2_RP36K_CFG                                                                                        0x661F
#define P66_22_BMC_TX_CFG                                                                                               0x6622
#define P66_23_BMC_TX_DRV_TM                                                                                            0x6623
#define P66_24_BMC_LPF                                                                                                  0x6624
#define P66_80_BMC_RX_SNK_VTH_H                                                                                         0x6680
#define P66_81_BMC_RX_SNK_VTH_L                                                                                         0x6681
#define P66_82_BMC_RX_SRC_VTH_H                                                                                         0x6682
#define P66_83_BMC_RX_SRC_VTH_L                                                                                         0x6683
#define P66_86_TPC_CC1_RA_CFG                                                                                           0x6686
#define P66_87_TPC_CC2_RA_CFG                                                                                           0x6687
#define P66_88_CCDET_GENERAL_SETTING                                                                                    0x6688
#define P66_89_BMC_GENERAL_SETTING                                                                                      0x6689
#define P66_8A_BMC_ANA_DUMMY_1                                                                                          0x668A
#define P66_8B_BMC_ANA_DUMMY_2                                                                                          0x668B
#define P66_8C_BMC_ANA_DUMMY_3                                                                                          0x668C
#define P66_8D_BMC_ANA_DUMMY_4                                                                                          0x668D


//--------------------------------------------------
// D3 HDMI Global Control (Page 67)
//--------------------------------------------------
#define P67_00_HDMI_TOP_0                                                                                               0x6700
#define P67_01_HDMI_TOP_1                                                                                               0x6701
#define P67_02_PD19_POWER_CTRL                                                                                          0x6702
#define P67_03_PD18_POWER_CTRL                                                                                          0x6703
#define P67_04_PD17_POWER_CTRL                                                                                          0x6704
#define P67_05_HDMI_TOP_D1                                                                                              0x6705
#define P67_06_HDMI_TOP_D2                                                                                              0x6706


//--------------------------------------------------
// D3 HDMI2.1 DPHY LT (Page 67)
//--------------------------------------------------
#define P67_28_HDMI21_DPHY_0                                                                                            0x6728
#define P67_29_HDMI21_DPHY_1                                                                                            0x6729
#define P67_2A_HDMI21_DPHY_D1                                                                                           0x672A
#define P67_2B_HDMI21_DPHY_D2                                                                                           0x672B
#define P67_30_HDMI21_LT_0                                                                                              0x6730
#define P67_31_HDMI21_LT_1                                                                                              0x6731
#define P67_32_HDMI21_LT_2                                                                                              0x6732
#define P67_33_HDMI21_LT_3                                                                                              0x6733
#define P67_34_HDMI21_LT_4                                                                                              0x6734
#define P67_35_HDMI21_LT_5                                                                                              0x6735
#define P67_36_HDMI21_LT_6                                                                                              0x6736
#define P67_37_HDMI21_LT_7                                                                                              0x6737
#define P67_38_HDMI21_LT_8                                                                                              0x6738
#define P67_39_HDMI21_LT_9                                                                                              0x6739
#define P67_3A_HDMI21_LT_A                                                                                              0x673A
#define P67_3B_HDMI21_LT_D1                                                                                             0x673B
#define P67_3C_HDMI21_LT_D2                                                                                             0x673C


//--------------------------------------------------
// D3 HDMI2.1 EM Packet Function (Page 67)
//--------------------------------------------------
#define P67_50_EMP_HDMI                                                                                                 0x6750
#define P67_51_EMP_VS                                                                                                   0x6751
#define P67_52_EMP_DSC                                                                                                  0x6752
#define P67_53_EMP_DHDR                                                                                                 0x6753
#define P67_54_EMP_TIMEOUT_1                                                                                            0x6754
#define P67_55_EMP_TIMEOUT_2                                                                                            0x6755
#define P67_60_HDMI_EMP_1                                                                                               0x6760
#define P67_61_HDMI_EMP_2                                                                                               0x6761
#define P67_62_HDMI_EMP_3                                                                                               0x6762
#define P67_63_HDMI_EMP_4                                                                                               0x6763
#define P67_64_HDMI_EMP_5                                                                                               0x6764
#define P67_65_HDMI_EMP_6                                                                                               0x6765
#define P67_66_HDMI_EMP_7                                                                                               0x6766
#define P67_67_HDMI_EMP_8                                                                                               0x6767
#define P67_68_HDMI_EMP_9                                                                                               0x6768
#define P67_69_HDMI_EMP_A                                                                                               0x6769
#define P67_6A_HDMI_EMP_B                                                                                               0x676A
#define P67_6B_HDMI_EMP_C                                                                                               0x676B
#define P67_70_DSC_EMP_1                                                                                                0x6770
#define P67_71_DSC_EMP_2                                                                                                0x6771
#define P67_72_DSC_EMP_3                                                                                                0x6772
#define P67_73_DSC_EMP_4                                                                                                0x6773
#define P67_74_DSC_EMP_5                                                                                                0x6774
#define P67_75_DSC_EMP_6                                                                                                0x6775
#define P67_76_DSC_EMP_7                                                                                                0x6776
#define P67_80_DSC_HINFO_0                                                                                              0x6780
#define P67_81_DSC_HINFO_1                                                                                              0x6781
#define P67_82_DSC_HINFO_2                                                                                              0x6782
#define P67_83_DSC_HINFO_3                                                                                              0x6783
#define P67_84_DSC_HINFO_4                                                                                              0x6784
#define P67_85_DSC_HIFO_5                                                                                               0x6785
#define P67_86_DSC_HINFO_6                                                                                              0x6786
#define P67_87_DSC_HINO_7                                                                                               0x6787
#define P67_90_DHDR_EMP_1                                                                                               0x6790
#define P67_91_DHDR_EMP_2                                                                                               0x6791
#define P67_92_DHDR_EMP_3                                                                                               0x6792
#define P67_93_DHDR_EMP_4                                                                                               0x6793
#define P67_94_DHDR_EMP_5                                                                                               0x6794
#define P67_95_DHDR_EMP_6                                                                                               0x6795
#define P67_96_DHDR_EMP_7                                                                                               0x6796
#define P67_A0_VS_EMP_1                                                                                                 0x67A0
#define P67_A1_VS_EMP_2                                                                                                 0x67A1
#define P67_A2_VS_EMP_3                                                                                                 0x67A2
#define P67_A3_VS_EMP_4                                                                                                 0x67A3
#define P67_A4_VS_EMP_5                                                                                                 0x67A4
#define P67_A5_VS_EMP_6                                                                                                 0x67A5
#define P67_A6_VS_EMP_7                                                                                                 0x67A6
#define P67_A7_VS_EMP_8                                                                                                 0x67A7
#define P67_A8_VS_EMP_9                                                                                                 0x67A8
#define P67_A9_VS_EMP_A                                                                                                 0x67A9
#define P67_AA_VS_EMP_B                                                                                                 0x67AA
#define P67_AB_VS_EMP_C                                                                                                 0x67AB
#define P67_AC_VS_EMP_D                                                                                                 0x67AC
#define P67_AD_VS_EMP_E                                                                                                 0x67AD
#define P67_AE_VS_EMP_F                                                                                                 0x67AE
#define P67_AF_VS_EMP_10                                                                                                0x67AF
#define P67_B0_VS_EMP_11                                                                                                0x67B0
#define P67_B1_VS_EMP_12                                                                                                0x67B1
#define P67_B2_VS_EMP_13                                                                                                0x67B2
#define P67_B3_VS_EMP_14                                                                                                0x67B3
#define P67_B4_VS_EMP_15                                                                                                0x67B4
#define P67_B5_VS_EMP_16                                                                                                0x67B5
#define P67_B6_VS_EMP_17                                                                                                0x67B6
#define P67_B7_VS_EMP_18                                                                                                0x67B7
#define P67_B8_VS_EMP_19                                                                                                0x67B8
#define P67_B9_VS_EMP_1A                                                                                                0x67B9
#define P67_BA_VS_EMP_1B                                                                                                0x67BA
#define P67_BB_VS_EMP_1C                                                                                                0x67BB
#define P67_BC_VS_ORG_ID                                                                                                0x67BC
#define P67_BD_PAGE67_HDMI_EMP_BIST_0                                                                                   0x67BD
#define P67_BE_PAGE67_HDMI_EMP_BIST_1                                                                                   0x67BE
#define P67_C0_HDMI_EMPAP0                                                                                              0x67C0
#define P67_C1_HDMI_EMPDP0                                                                                              0x67C1
#define P67_C2_HDMI_EMPDP1                                                                                              0x67C2
#define P67_C3_HDMI_EMPDP2                                                                                              0x67C3
#define P67_C4_HDMI_EMPDP3                                                                                              0x67C4
#define P67_C5_HDMI_EMPDP4                                                                                              0x67C5
#define P67_C6_HDMI_EMPDP5                                                                                              0x67C6
#define P67_C7_HDMI_EMPDP6                                                                                              0x67C7
#define P67_C8_HDMI_EMP_SRAM_CTRL0                                                                                      0x67C8
#define P67_C9_HDMI_EMP_SRAM_CTRL1                                                                                      0x67C9
#define P67_CA_HDMI_EMP_SRAM_CTRL2                                                                                      0x67CA


//--------------------------------------------------
// D3 HDMI2.1 Control (Page 68)
//--------------------------------------------------
#define P68_00_HDMI21_CTRL_0                                                                                            0x6800
#define P68_01_HDMI21_CTRL_1                                                                                            0x6801
#define P68_02_HDMI21_CTRL_2                                                                                            0x6802
#define P68_03_HDMI21_CTRL_3                                                                                            0x6803
#define P68_04_HDMI21_CTRL_4                                                                                            0x6804
#define P68_05_HDMI21_DESCR_0                                                                                           0x6805
#define P68_06_HDMI21_SCR_0                                                                                             0x6806
#define P68_07_HDMI21_SCR_1                                                                                             0x6807
#define P68_08_HDMI21_SCR_2                                                                                             0x6808
#define P68_09_HDMI21_SCR_3                                                                                             0x6809
#define P68_0A_HDMI21_SCR_4                                                                                             0x680A
#define P68_0B_HDMI21_SCR_5                                                                                             0x680B
#define P68_0C_HDMI21_SCR_6                                                                                             0x680C
#define P68_0D_HDMI21_SCR_7                                                                                             0x680D
#define P68_0E_HDMI21_SCR_D1                                                                                            0x680E
#define P68_0F_HDMI21_SCR_D2                                                                                            0x680F
#define P68_10_HDMI21_RS_0                                                                                              0x6810
#define P68_11_HDMI21_RS_1                                                                                              0x6811
#define P68_12_HDMI21_RS_2                                                                                              0x6812
#define P68_13_HDMI21_RS_3                                                                                              0x6813
#define P68_14_HDMI21_FW_RS_0                                                                                           0x6814
#define P68_15_HDMI21_FW_RS_1                                                                                           0x6815
#define P68_16_HDMI21_FW_RS_2                                                                                           0x6816
#define P68_17_HDMI21_FW_RS_3                                                                                           0x6817
#define P68_18_HDMI21_FW_RS_4                                                                                           0x6818
#define P68_19_HDMI21_FW_RS_5                                                                                           0x6819
#define P68_1A_HDMI21_FW_RS_6                                                                                           0x681A
#define P68_1B_HDMI21_LFSR_1                                                                                            0x681B
#define P68_1C_HDMI21_LFSR_2                                                                                            0x681C
#define P68_1D_HDMI21_LFSR_3                                                                                            0x681D
#define P68_1E_HDMI21_LFSR_4                                                                                            0x681E
#define P68_1F_HDMI21_LFSR_5                                                                                            0x681F
#define P68_20_HDMI21_LFSR_6                                                                                            0x6820
#define P68_21_HDMI21_LFSR_7                                                                                            0x6821
#define P68_22_HDMI21_LFSR_8                                                                                            0x6822
#define P68_23_HDMI21_LFSR_9                                                                                            0x6823
#define P68_24_HDMI21_LFSR_10                                                                                           0x6824
#define P68_25_HDMI21_LFSR_11                                                                                           0x6825
#define P68_26_HDMI21_DI_0                                                                                              0x6826
#define P68_27_HDMI21_RS_SRAM_0                                                                                         0x6827
#define P68_28_HDMI21_RS_SRAM_1                                                                                         0x6828
#define P68_29_HDMI21_RS_SRAM_2                                                                                         0x6829
#define P68_2A_HDMI21_RS_SRAM_3                                                                                         0x682A
#define P68_2B_HDMI21_RS_SRAM_BIST_0                                                                                    0x682B
#define P68_2C_HDMI21_RS_SRAM_BIST_1                                                                                    0x682C
#define P68_2D_HDMI21_RS_SRAM_BIST_2                                                                                    0x682D
#define P68_2E_HDMI21_RS_D1                                                                                             0x682E
#define P68_2F_HDMI21_RS_D2                                                                                             0x682F
#define P68_30_HDMI21_FRL_0                                                                                             0x6830
#define P68_31_HDMI21_FRL_1                                                                                             0x6831
#define P68_32_HDMI21_FRL_D1                                                                                            0x6832
#define P68_33_HDMI21_FRL_D2                                                                                            0x6833
#define P68_38_HDMI21_TEST_SEL                                                                                          0x6838


//--------------------------------------------------
// D3 HDMI2.1 Measure Function (Page 68)
//--------------------------------------------------
#define P68_40_FRL_MEASURE_0                                                                                            0x6840
#define P68_41_FRL_MEASURE_1                                                                                            0x6841
#define P68_42_FRL_MEASURE_2                                                                                            0x6842
#define P68_43_FRL_MEASURE_3                                                                                            0x6843
#define P68_44_FRL_MEASURE_4                                                                                            0x6844
#define P68_45_FRL_MEASURE_5                                                                                            0x6845
#define P68_46_FRL_MEASURE_6                                                                                            0x6846
#define P68_47_FRL_MEASURE_7                                                                                            0x6847
#define P68_48_FRL_MEASURE_8                                                                                            0x6848
#define P68_49_FRL_MEASURE_9                                                                                            0x6849
#define P68_4A_FRL_MEASURE_A                                                                                            0x684A
#define P68_4B_FRL_MEASURE_B                                                                                            0x684B
#define P68_4C_FRL_MEASURE_C                                                                                            0x684C
#define P68_4D_FRL_MEASURE_D                                                                                            0x684D
#define P68_4E_FRL_MEASURE_E                                                                                            0x684E
#define P68_4F_FRL_MEASURE_F                                                                                            0x684F
#define P68_50_FRL_MEASURE_10                                                                                           0x6850
#define P68_51_FRL_MEASURE_11                                                                                           0x6851
#define P68_52_FRL_MEASURE_12                                                                                           0x6852
#define P68_53_FRL_MEASURE_13                                                                                           0x6853
#define P68_54_FRL_MEASURE_14                                                                                           0x6854
#define P68_55_FRL_MEASURE_15                                                                                           0x6855
#define P68_56_FRL_MEASURE_16                                                                                           0x6856
#define P68_57_FRL_MEASURE_17                                                                                           0x6857
#define P68_58_FRL_MEASURE_D1                                                                                           0x6858
#define P68_59_FRL_MEASURE_D2                                                                                           0x6859
#define P68_5A_FRL_MEASURE_18                                                                                           0x685A
#define P68_5B_FRL_MEASURE_19                                                                                           0x685B
#define P68_5C_FRL_MEASURE_20                                                                                           0x685C


//--------------------------------------------------
// D3 HDMI2.1 DPF Function (Page 68)
//--------------------------------------------------
#define P68_70_DPF_CTRL_0                                                                                               0x6870
#define P68_71_DPF_CTRL_1                                                                                               0x6871
#define P68_73_EVBLK2VS_H                                                                                               0x6873
#define P68_74_EVBLK2VS_M                                                                                               0x6874
#define P68_75_EVBLK2VS_L                                                                                               0x6875
#define P68_76_OVBLK2VS_H                                                                                               0x6876
#define P68_77_OVBLK2VS_M                                                                                               0x6877
#define P68_78_OVBLK2VS_L                                                                                               0x6878
#define P68_79_BS2HS_M                                                                                                  0x6879
#define P68_7A_BS2HS_L                                                                                                  0x687A
#define P68_7B_VS_FRONT_PORCH_M                                                                                         0x687B
#define P68_7C_VS_FRONT_PORCH_L                                                                                         0x687C
#define P68_7D_VS_DELAY_H                                                                                               0x687D
#define P68_7E_VS_DELAY_M                                                                                               0x687E
#define P68_7F_VS_DELAY_L                                                                                               0x687F
#define P68_80_DPF_HTT_M                                                                                                0x6880
#define P68_81_DPF_HTT_L                                                                                                0x6881
#define P68_82_DPF_HST_M                                                                                                0x6882
#define P68_83_DPF_HST_L                                                                                                0x6883
#define P68_84_DPF_HWD_M                                                                                                0x6884
#define P68_85_DPF_HWD_L                                                                                                0x6885
#define P68_86_DPF_IN_HWD_M                                                                                             0x6886
#define P68_87_DPF_IN_HWD_L                                                                                             0x6887
#define P68_88_DPF_HSW_M                                                                                                0x6888
#define P68_89_DPF_HSW_L                                                                                                0x6889
#define P68_8A_DPF_VTT_H                                                                                                0x688A
#define P68_8B_DPF_VTT_M                                                                                                0x688B
#define P68_8C_DPF_VTT_L                                                                                                0x688C
#define P68_8D_DPF_VST_M                                                                                                0x688D
#define P68_8E_DPF_VST_L                                                                                                0x688E
#define P68_8F_DPF_VHT_M                                                                                                0x688F
#define P68_90_DPF_VHT_L                                                                                                0x6890
#define P68_91_DPF_VSW_M                                                                                                0x6891
#define P68_92_DPF_VSW_L                                                                                                0x6892
#define P68_93_INTERLACE_MODE_CONFIG                                                                                    0x6893
#define P68_94_TEST0                                                                                                    0x6894
#define P68_95_TEST_OUT_SEL                                                                                             0x6895
#define P68_A0_DPF_OUTPUT_0                                                                                             0x68A0
#define P68_A1_DPF_OUTPUT_1                                                                                             0x68A1
#define P68_A2_DPF_OUTPUT_2                                                                                             0x68A2
#define P68_A3_DPF_OUTPUT_3                                                                                             0x68A3
#define P68_A4_DPF_OUTPUT_4                                                                                             0x68A4
#define P68_A5_DPF_OUTPUT_5                                                                                             0x68A5
#define P68_A6_DPF_OUTPUT_6                                                                                             0x68A6
#define P68_A7_DPF_OUTPUT_7                                                                                             0x68A7
#define P68_AF_DPF_FIFO_CTRL                                                                                            0x68AF
#define P68_B0_DPF_FIFO_LEVEL                                                                                           0x68B0
#define P68_B1_DPF_FIFO_REC_MAX                                                                                         0x68B1
#define P68_B2_DPF_FIFO_REC_MIN                                                                                         0x68B2
#define P68_BC_DPF_BIST_0                                                                                               0x68BC
#define P68_BD_DPF_BIST_1                                                                                               0x68BD
#define P68_BE_DPF_BIST_2                                                                                               0x68BE
#define P68_BF_DPF_BIST_3                                                                                               0x68BF


//--------------------------------------------------
// D3 HDMI2.1 DPLL OFF Region (Page 68)
//--------------------------------------------------
#define P68_96_VIRTUAL_FIFO_TRACKING_0                                                                                  0x6896
#define P68_97_VIRTUAL_FIFO_TRACKING_1                                                                                  0x6897
#define P68_98_VIRTUAL_FIFO_TRACKING_2                                                                                  0x6898
#define P68_99_VIRTUAL_FIFO_TRACKING_3                                                                                  0x6899
#define P68_9A_VIRTUAL_FIFO_TRACKING_4                                                                                  0x689A
#define P68_9B_VIRTUAL_FIFO_TRACKING_5                                                                                  0x689B
#define P68_9C_VIRTUAL_FIFO_TRACKING_6                                                                                  0x689C
#define P68_9D_VIRTUAL_FIFO_TRACKING_7                                                                                  0x689D
#define P68_A8_VIRTUAL_FIFO_TRACKING_8                                                                                  0x68A8
#define P68_A9_VIRTUAL_FIFO_TRACKING_9                                                                                  0x68A9
#define P68_AA_VIRTUAL_FIFO_TRACKING_10                                                                                 0x68AA
#define P68_AB_VIRTUAL_FIFO_TRACKING_11                                                                                 0x68AB
#define P68_AC_VIRTUAL_FIFO_TRACKING_12                                                                                 0x68AC
#define P68_AD_VIRTUAL_FIFO_TRACKING_13                                                                                 0x68AD
#define P68_AE_VIRTUAL_FIFO_TRACKING_14                                                                                 0x68AE
#define P68_B3_VIRTUAL_FIFO_TRACKING_15                                                                                 0x68B3
#define P68_B4_VIRTUAL_FIFO_TRACKING_16                                                                                 0x68B4
#define P68_B5_VIRTUAL_FIFO_TRACKING_17                                                                                 0x68B5
#define P68_B6_VIRTUAL_FIFO_TRACKING_18                                                                                 0x68B6
#define P68_B7_VIRTUAL_FIFO_TRACKING_19                                                                                 0x68B7
#define P68_B8_VIRTUAL_FIFO_TRACKING_20                                                                                 0x68B8
#define P68_B9_VIRTUAL_FIFO_TRACKING_21                                                                                 0x68B9
#define P68_BA_VIRTUAL_FIFO_TRACKING_22                                                                                 0x68BA
#define P68_BB_VIRTUAL_FIFO_TRACKING_23                                                                                 0x68BB
#define P68_D0_PLL_OUT_CONTROL                                                                                          0x68D0
#define P68_D1_N_F_CODE_0                                                                                               0x68D1
#define P68_D6_N_F_MAX                                                                                                  0x68D6
#define P68_D7_N_F_MIN                                                                                                  0x68D7
#define P68_D8_N_F_REPORT0                                                                                              0x68D8
#define P68_D9_N_F_REPORT1                                                                                              0x68D9
#define P68_DA_N_F_REPORT2                                                                                              0x68DA
#define P68_DB_N_F_REPORT3                                                                                              0x68DB
#define P68_DC_SDM_0                                                                                                    0x68DC
#define P68_DD_TRACKING_0                                                                                               0x68DD
#define P68_DE_TRACKING_5                                                                                               0x68DE
#define P68_DF_TRACKING_6                                                                                               0x68DF
#define P68_E0_TRACKING_7                                                                                               0x68E0
#define P68_E1_MN_PI_CODE_0                                                                                             0x68E1
#define P68_E2_MN_PI_CODE_1                                                                                             0x68E2
#define P68_E3_MN_PI_CODE_2                                                                                             0x68E3
#define P68_E4_MN_PI_CODE_3                                                                                             0x68E4
#define P68_E5_MN_PI_CODE_4                                                                                             0x68E5
#define P68_E6_MN_PI_CODE_5                                                                                             0x68E6
#define P68_E7_MN_PI_CODE_6                                                                                             0x68E7
#define P68_E8_MN_PI_CODE_7                                                                                             0x68E8
#define P68_E9_MN_PI_CODE_8                                                                                             0x68E9
#define P68_EA_MN_PI_CODE_9                                                                                             0x68EA
#define P68_EB_MN_PI_CODE_A                                                                                             0x68EB
#define P68_EC_MN_PI_CODE_B                                                                                             0x68EC
#define P68_ED_MN_PI_CODE_C                                                                                             0x68ED
#define P68_EE_VS_TRACK_EN                                                                                              0x68EE
#define P68_EF_VS_TRACK_MODE                                                                                            0x68EF
#define P68_F0_VS_TRACK0                                                                                                0x68F0
#define P68_F1_VS_TRACK1                                                                                                0x68F1
#define P68_F2_VS_TRACK2                                                                                                0x68F2
#define P68_F3_VS_TRACK3                                                                                                0x68F3
#define P68_F4_HS_TRACKING_NEW_MODE1                                                                                    0x68F4
#define P68_F5_HS_TRACKING_NEW_MODE2                                                                                    0x68F5
#define P68_F6_VBID_MAN_MADE                                                                                            0x68F6
#define P68_F7_TRACKING_TEST                                                                                            0x68F7
#define P68_F8_P_CODE_SPREAD_0                                                                                          0x68F8
#define P68_F9_P_CODE_SPREAD_1                                                                                          0x68F9
#define P68_FA_P_CODE_SPREAD_2                                                                                          0x68FA
#define P68_FB_P_CODE_SPREAD_3                                                                                          0x68FB
#define P68_FC_DSC_HTT_0                                                                                                0x68FC
#define P68_FD_DSC_HTT_1                                                                                                0x68FD
#define P68_FE_VIRTUAL_FIFO_TRACKING_24                                                                                 0x68FE
#define P68_FF_VIRTUAL_FIFO_TRACKING_25                                                                                 0x68FF


//--------------------------------------------------
// D3 HDMI DPLL ON Region (Page 68)
//--------------------------------------------------
#define P68_C0_PLL_WD_0                                                                                                 0x68C0
#define P68_C1_PLL_WD_1                                                                                                 0x68C1
#define P68_C2_PLL_IN_CONTROL                                                                                           0x68C2
#define P68_C3_M2PLL_DIVIDER0                                                                                           0x68C3
#define P68_C4_M2PLL_DIVIDER1                                                                                           0x68C4
#define P68_C5_M2PLL_0                                                                                                  0x68C5
#define P68_C6_M2PLL_1                                                                                                  0x68C6
#define P68_C7_M2PLL_CONTROL                                                                                            0x68C7
#define P68_C8_M2PLL_LDO                                                                                                0x68C8
#define P68_C9_M2PLL_DUMMY                                                                                              0x68C9
#define P68_CA_M2PLL_TEST                                                                                               0x68CA
#define P68_CB_TRACKING_0                                                                                               0x68CB
#define P68_CC_MN_TRACKING_DIVS                                                                                         0x68CC
#define P68_CD_TRACKING_TEST                                                                                            0x68CD
#define P68_CE_PLL_DUMMY_0                                                                                              0x68CE
#define P68_CF_PLL_DUMMY_1                                                                                              0x68CF
#define P68_D2_N_F_CODE_1                                                                                               0x68D2
#define P68_D3_N_F_CODE_2                                                                                               0x68D3
#define P68_D4_N_F_CODE_3                                                                                               0x68D4
#define P68_D5_N_F_CODE_4                                                                                               0x68D5


//--------------------------------------------------
// D4 HDMI2.1 Control (Page 69)
//--------------------------------------------------
#define P69_00_HDMI21_CTRL_0                                                                                            0x6900
#define P69_01_HDMI21_CTRL_1                                                                                            0x6901
#define P69_02_HDMI21_CTRL_2                                                                                            0x6902
#define P69_03_HDMI21_CTRL_3                                                                                            0x6903
#define P69_04_HDMI21_CTRL_4                                                                                            0x6904
#define P69_05_HDMI21_DESCR_0                                                                                           0x6905
#define P69_06_HDMI21_SCR_0                                                                                             0x6906
#define P69_07_HDMI21_SCR_1                                                                                             0x6907
#define P69_08_HDMI21_SCR_2                                                                                             0x6908
#define P69_09_HDMI21_SCR_3                                                                                             0x6909
#define P69_0A_HDMI21_SCR_4                                                                                             0x690A
#define P69_0B_HDMI21_SCR_5                                                                                             0x690B
#define P69_0C_HDMI21_SCR_6                                                                                             0x690C
#define P69_0D_HDMI21_SCR_7                                                                                             0x690D
#define P69_0E_HDMI21_SCR_D1                                                                                            0x690E
#define P69_0F_HDMI21_SCR_D2                                                                                            0x690F
#define P69_10_HDMI21_RS_0                                                                                              0x6910
#define P69_11_HDMI21_RS_1                                                                                              0x6911
#define P69_12_HDMI21_RS_2                                                                                              0x6912
#define P69_13_HDMI21_RS_3                                                                                              0x6913
#define P69_14_HDMI21_FW_RS_0                                                                                           0x6914
#define P69_15_HDMI21_FW_RS_1                                                                                           0x6915
#define P69_16_HDMI21_FW_RS_2                                                                                           0x6916
#define P69_17_HDMI21_FW_RS_3                                                                                           0x6917
#define P69_18_HDMI21_FW_RS_4                                                                                           0x6918
#define P69_19_HDMI21_FW_RS_5                                                                                           0x6919
#define P69_1A_HDMI21_FW_RS_6                                                                                           0x691A
#define P69_1B_HDMI21_LFSR_1                                                                                            0x691B
#define P69_1C_HDMI21_LFSR_2                                                                                            0x691C
#define P69_1D_HDMI21_LFSR_3                                                                                            0x691D
#define P69_1E_HDMI21_LFSR_4                                                                                            0x691E
#define P69_1F_HDMI21_LFSR_5                                                                                            0x691F
#define P69_20_HDMI21_LFSR_6                                                                                            0x6920
#define P69_21_HDMI21_LFSR_7                                                                                            0x6921
#define P69_22_HDMI21_LFSR_8                                                                                            0x6922
#define P69_23_HDMI21_LFSR_9                                                                                            0x6923
#define P69_24_HDMI21_LFSR_10                                                                                           0x6924
#define P69_25_HDMI21_LFSR_11                                                                                           0x6925
#define P69_26_HDMI21_DI_0                                                                                              0x6926
#define P69_27_HDMI21_RS_SRAM_0                                                                                         0x6927
#define P69_28_HDMI21_RS_SRAM_1                                                                                         0x6928
#define P69_29_HDMI21_RS_SRAM_2                                                                                         0x6929
#define P69_2A_HDMI21_RS_SRAM_3                                                                                         0x692A
#define P69_2B_HDMI21_RS_SRAM_BIST_0                                                                                    0x692B
#define P69_2C_HDMI21_RS_SRAM_BIST_1                                                                                    0x692C
#define P69_2D_HDMI21_RS_SRAM_BIST_2                                                                                    0x692D
#define P69_2E_HDMI21_RS_D1                                                                                             0x692E
#define P69_2F_HDMI21_RS_D2                                                                                             0x692F
#define P69_30_HDMI21_FRL_0                                                                                             0x6930
#define P69_31_HDMI21_FRL_1                                                                                             0x6931
#define P69_32_HDMI21_FRL_D1                                                                                            0x6932
#define P69_33_HDMI21_FRL_D2                                                                                            0x6933
#define P69_38_HDMI21_TEST_SEL                                                                                          0x6938


//--------------------------------------------------
// D4 HDMI2.1 Measure Function (Page 69)
//--------------------------------------------------
#define P69_40_FRL_MEASURE_0                                                                                            0x6940
#define P69_41_FRL_MEASURE_1                                                                                            0x6941
#define P69_42_FRL_MEASURE_2                                                                                            0x6942
#define P69_43_FRL_MEASURE_3                                                                                            0x6943
#define P69_44_FRL_MEASURE_4                                                                                            0x6944
#define P69_45_FRL_MEASURE_5                                                                                            0x6945
#define P69_46_FRL_MEASURE_6                                                                                            0x6946
#define P69_47_FRL_MEASURE_7                                                                                            0x6947
#define P69_48_FRL_MEASURE_8                                                                                            0x6948
#define P69_49_FRL_MEASURE_9                                                                                            0x6949
#define P69_4A_FRL_MEASURE_A                                                                                            0x694A
#define P69_4B_FRL_MEASURE_B                                                                                            0x694B
#define P69_4C_FRL_MEASURE_C                                                                                            0x694C
#define P69_4D_FRL_MEASURE_D                                                                                            0x694D
#define P69_4E_FRL_MEASURE_E                                                                                            0x694E
#define P69_4F_FRL_MEASURE_F                                                                                            0x694F
#define P69_50_FRL_MEASURE_10                                                                                           0x6950
#define P69_51_FRL_MEASURE_11                                                                                           0x6951
#define P69_52_FRL_MEASURE_12                                                                                           0x6952
#define P69_53_FRL_MEASURE_13                                                                                           0x6953
#define P69_54_FRL_MEASURE_14                                                                                           0x6954
#define P69_55_FRL_MEASURE_15                                                                                           0x6955
#define P69_56_FRL_MEASURE_16                                                                                           0x6956
#define P69_57_FRL_MEASURE_17                                                                                           0x6957
#define P69_58_FRL_MEASURE_D1                                                                                           0x6958
#define P69_59_FRL_MEASURE_D2                                                                                           0x6959
#define P69_5A_FRL_MEASURE_18                                                                                           0x695A
#define P69_5B_FRL_MEASURE_19                                                                                           0x695B
#define P69_5C_FRL_MEASURE_20                                                                                           0x695C


//--------------------------------------------------
// D4 HDMI2.1 DPF Function (Page 69)
//--------------------------------------------------
#define P69_70_DPF_CTRL_0                                                                                               0x6970
#define P69_71_DPF_CTRL_1                                                                                               0x6971
#define P69_73_EVBLK2VS_H                                                                                               0x6973
#define P69_74_EVBLK2VS_M                                                                                               0x6974
#define P69_75_EVBLK2VS_L                                                                                               0x6975
#define P69_76_OVBLK2VS_H                                                                                               0x6976
#define P69_77_OVBLK2VS_M                                                                                               0x6977
#define P69_78_OVBLK2VS_L                                                                                               0x6978
#define P69_79_BS2HS_M                                                                                                  0x6979
#define P69_7A_BS2HS_L                                                                                                  0x697A
#define P69_7B_VS_FRONT_PORCH_M                                                                                         0x697B
#define P69_7C_VS_FRONT_PORCH_L                                                                                         0x697C
#define P69_7D_VS_DELAY_H                                                                                               0x697D
#define P69_7E_VS_DELAY_M                                                                                               0x697E
#define P69_7F_VS_DELAY_L                                                                                               0x697F
#define P69_80_DPF_HTT_M                                                                                                0x6980
#define P69_81_DPF_HTT_L                                                                                                0x6981
#define P69_82_DPF_HST_M                                                                                                0x6982
#define P69_83_DPF_HST_L                                                                                                0x6983
#define P69_84_DPF_HWD_M                                                                                                0x6984
#define P69_85_DPF_HWD_L                                                                                                0x6985
#define P69_86_DPF_IN_HWD_M                                                                                             0x6986
#define P69_87_DPF_IN_HWD_L                                                                                             0x6987
#define P69_88_DPF_HSW_M                                                                                                0x6988
#define P69_89_DPF_HSW_L                                                                                                0x6989
#define P69_8A_DPF_VTT_H                                                                                                0x698A
#define P69_8B_DPF_VTT_M                                                                                                0x698B
#define P69_8C_DPF_VTT_L                                                                                                0x698C
#define P69_8D_DPF_VST_M                                                                                                0x698D
#define P69_8E_DPF_VST_L                                                                                                0x698E
#define P69_8F_DPF_VHT_M                                                                                                0x698F
#define P69_90_DPF_VHT_L                                                                                                0x6990
#define P69_91_DPF_VSW_M                                                                                                0x6991
#define P69_92_DPF_VSW_L                                                                                                0x6992
#define P69_93_INTERLACE_MODE_CONFIG                                                                                    0x6993
#define P69_94_TEST0                                                                                                    0x6994
#define P69_95_TEST_OUT_SEL                                                                                             0x6995
#define P69_A0_DPF_OUTPUT_0                                                                                             0x69A0
#define P69_A1_DPF_OUTPUT_1                                                                                             0x69A1
#define P69_A2_DPF_OUTPUT_2                                                                                             0x69A2
#define P69_A3_DPF_OUTPUT_3                                                                                             0x69A3
#define P69_A4_DPF_OUTPUT_4                                                                                             0x69A4
#define P69_A5_DPF_OUTPUT_5                                                                                             0x69A5
#define P69_A6_DPF_OUTPUT_6                                                                                             0x69A6
#define P69_A7_DPF_OUTPUT_7                                                                                             0x69A7
#define P69_AF_DPF_FIFO_CTRL                                                                                            0x69AF
#define P69_B0_DPF_FIFO_LEVEL                                                                                           0x69B0
#define P69_B1_DPF_FIFO_REC_MAX                                                                                         0x69B1
#define P69_B2_DPF_FIFO_REC_MIN                                                                                         0x69B2
#define P69_BC_DPF_BIST_0                                                                                               0x69BC
#define P69_BD_DPF_BIST_1                                                                                               0x69BD
#define P69_BE_DPF_BIST_2                                                                                               0x69BE
#define P69_BF_DPF_BIST_3                                                                                               0x69BF


//--------------------------------------------------
// D4 HDMI2.1 DPLL OFF Region (Page 69)
//--------------------------------------------------
#define P69_96_VIRTUAL_FIFO_TRACKING_0                                                                                  0x6996
#define P69_97_VIRTUAL_FIFO_TRACKING_1                                                                                  0x6997
#define P69_98_VIRTUAL_FIFO_TRACKING_2                                                                                  0x6998
#define P69_99_VIRTUAL_FIFO_TRACKING_3                                                                                  0x6999
#define P69_9A_VIRTUAL_FIFO_TRACKING_4                                                                                  0x699A
#define P69_9B_VIRTUAL_FIFO_TRACKING_5                                                                                  0x699B
#define P69_9C_VIRTUAL_FIFO_TRACKING_6                                                                                  0x699C
#define P69_9D_VIRTUAL_FIFO_TRACKING_7                                                                                  0x699D
#define P69_A8_VIRTUAL_FIFO_TRACKING_8                                                                                  0x69A8
#define P69_A9_VIRTUAL_FIFO_TRACKING_9                                                                                  0x69A9
#define P69_AA_VIRTUAL_FIFO_TRACKING_10                                                                                 0x69AA
#define P69_AB_VIRTUAL_FIFO_TRACKING_11                                                                                 0x69AB
#define P69_AC_VIRTUAL_FIFO_TRACKING_12                                                                                 0x69AC
#define P69_AD_VIRTUAL_FIFO_TRACKING_13                                                                                 0x69AD
#define P69_AE_VIRTUAL_FIFO_TRACKING_14                                                                                 0x69AE
#define P69_B3_VIRTUAL_FIFO_TRACKING_15                                                                                 0x69B3
#define P69_B4_VIRTUAL_FIFO_TRACKING_16                                                                                 0x69B4
#define P69_B5_VIRTUAL_FIFO_TRACKING_17                                                                                 0x69B5
#define P69_B6_VIRTUAL_FIFO_TRACKING_18                                                                                 0x69B6
#define P69_B7_VIRTUAL_FIFO_TRACKING_19                                                                                 0x69B7
#define P69_B8_VIRTUAL_FIFO_TRACKING_20                                                                                 0x69B8
#define P69_B9_VIRTUAL_FIFO_TRACKING_21                                                                                 0x69B9
#define P69_BA_VIRTUAL_FIFO_TRACKING_22                                                                                 0x69BA
#define P69_BB_VIRTUAL_FIFO_TRACKING_23                                                                                 0x69BB
#define P69_D0_PLL_OUT_CONTROL                                                                                          0x69D0
#define P69_D1_N_F_CODE_0                                                                                               0x69D1
#define P69_D6_N_F_MAX                                                                                                  0x69D6
#define P69_D7_N_F_MIN                                                                                                  0x69D7
#define P69_D8_N_F_REPORT0                                                                                              0x69D8
#define P69_D9_N_F_REPORT1                                                                                              0x69D9
#define P69_DA_N_F_REPORT2                                                                                              0x69DA
#define P69_DB_N_F_REPORT3                                                                                              0x69DB
#define P69_DC_SDM_0                                                                                                    0x69DC
#define P69_DD_TRACKING_0                                                                                               0x69DD
#define P69_DE_TRACKING_5                                                                                               0x69DE
#define P69_DF_TRACKING_6                                                                                               0x69DF
#define P69_E0_TRACKING_7                                                                                               0x69E0
#define P69_E1_MN_PI_CODE_0                                                                                             0x69E1
#define P69_E2_MN_PI_CODE_1                                                                                             0x69E2
#define P69_E3_MN_PI_CODE_2                                                                                             0x69E3
#define P69_E4_MN_PI_CODE_3                                                                                             0x69E4
#define P69_E5_MN_PI_CODE_4                                                                                             0x69E5
#define P69_E6_MN_PI_CODE_5                                                                                             0x69E6
#define P69_E7_MN_PI_CODE_6                                                                                             0x69E7
#define P69_E8_MN_PI_CODE_7                                                                                             0x69E8
#define P69_E9_MN_PI_CODE_8                                                                                             0x69E9
#define P69_EA_MN_PI_CODE_9                                                                                             0x69EA
#define P69_EB_MN_PI_CODE_A                                                                                             0x69EB
#define P69_EC_MN_PI_CODE_B                                                                                             0x69EC
#define P69_ED_MN_PI_CODE_C                                                                                             0x69ED
#define P69_EE_VS_TRACK_EN                                                                                              0x69EE
#define P69_EF_VS_TRACK_MODE                                                                                            0x69EF
#define P69_F0_VS_TRACK0                                                                                                0x69F0
#define P69_F1_VS_TRACK1                                                                                                0x69F1
#define P69_F2_VS_TRACK2                                                                                                0x69F2
#define P69_F3_VS_TRACK3                                                                                                0x69F3
#define P69_F4_HS_TRACKING_NEW_MODE1                                                                                    0x69F4
#define P69_F5_HS_TRACKING_NEW_MODE2                                                                                    0x69F5
#define P69_F6_VBID_MAN_MADE                                                                                            0x69F6
#define P69_F7_TRACKING_TEST                                                                                            0x69F7
#define P69_F8_P_CODE_SPREAD_0                                                                                          0x69F8
#define P69_F9_P_CODE_SPREAD_1                                                                                          0x69F9
#define P69_FA_P_CODE_SPREAD_2                                                                                          0x69FA
#define P69_FB_P_CODE_SPREAD_3                                                                                          0x69FB
#define P69_FC_DSC_HTT_0                                                                                                0x69FC
#define P69_FD_DSC_HTT_1                                                                                                0x69FD
#define P69_FE_VIRTUAL_FIFO_TRACKING_24                                                                                 0x69FE
#define P69_FF_VIRTUAL_FIFO_TRACKING_25                                                                                 0x69FF


//--------------------------------------------------
// D4 HDMI DPLL ON Region (Page 69)
//--------------------------------------------------
#define P69_C0_PLL_WD_0                                                                                                 0x69C0
#define P69_C1_PLL_WD_1                                                                                                 0x69C1
#define P69_C2_PLL_IN_CONTROL                                                                                           0x69C2
#define P69_C3_M2PLL_DIVIDER0                                                                                           0x69C3
#define P69_C4_M2PLL_DIVIDER1                                                                                           0x69C4
#define P69_C5_M2PLL_0                                                                                                  0x69C5
#define P69_C6_M2PLL_1                                                                                                  0x69C6
#define P69_C7_M2PLL_CONTROL                                                                                            0x69C7
#define P69_C8_M2PLL_LDO                                                                                                0x69C8
#define P69_C9_M2PLL_DUMMY                                                                                              0x69C9
#define P69_CA_M2PLL_TEST                                                                                               0x69CA
#define P69_CB_TRACKING_0                                                                                               0x69CB
#define P69_CC_MN_TRACKING_DIVS                                                                                         0x69CC
#define P69_CD_TRACKING_TEST                                                                                            0x69CD
#define P69_CE_PLL_DUMMY_0                                                                                              0x69CE
#define P69_CF_PLL_DUMMY_1                                                                                              0x69CF
#define P69_D2_N_F_CODE_1                                                                                               0x69D2
#define P69_D3_N_F_CODE_2                                                                                               0x69D3
#define P69_D4_N_F_CODE_3                                                                                               0x69D4
#define P69_D5_N_F_CODE_4                                                                                               0x69D5


//--------------------------------------------------
// TypeC1 Power Delivery Top (Page 6B)
//--------------------------------------------------
#define P6B_00_PHY_STATE_H                                                                                              0x6B00
#define P6B_01_PHY_STATE_L                                                                                              0x6B01
#define P6B_02_PD_BMC_ENABLE                                                                                            0x6B02
#define P6B_03_PD_TOP_RST                                                                                               0x6B03
#define P6B_04_PD_DUMMY_0                                                                                               0x6B04
#define P6B_05_PD_PHY_IDLE_INT                                                                                          0x6B05
#define P6B_06_PD_PHY_IDLE_CFG0                                                                                         0x6B06
#define P6B_07_PD_PHY_IDLE_CFG1                                                                                         0x6B07
#define P6B_08_PD_PHY_INTERFRAME_CFG0                                                                                   0x6B08
#define P6B_09_PD_PHY_INTERFRAME_CFG1                                                                                   0x6B09
#define P6B_0A_PD_PHY_TRANSITION_CFG                                                                                    0x6B0A
#define P6B_0B_PD_SYS_CLK_CFG                                                                                           0x6B0B
#define P6B_0C_PD_1M_CLK_CFG                                                                                            0x6B0C
#define P6B_0D_PD_1K_CLK_CFG0                                                                                           0x6B0D
#define P6B_0E_PD_1K_CLK_CFG1                                                                                           0x6B0E
#define P6B_0F_PD_TEST_PIN_SEL                                                                                          0x6B0F
#define P6B_10_VENDOR_SPECIFIC_KCODE_1                                                                                  0x6B10
#define P6B_11_VENDOR_SPECIFIC_KCODE_2                                                                                  0x6B11
#define P6B_12_VENDOR_SPECIFIC_KCODE_3                                                                                  0x6B12
#define P6B_13_VENDOR_SPECIFIC_SOP1_CFG0                                                                                0x6B13
#define P6B_14_VENDOR_SPECIFIC_SOP1_CFG1                                                                                0x6B14
#define P6B_15_VENDOR_SPECIFIC_SOP2_CFG0                                                                                0x6B15
#define P6B_16_VENDOR_SPECIFIC_SOP2_CFG1                                                                                0x6B16
#define P6B_17_VENDOR_SPECIFIC_SOP3_CFG0                                                                                0x6B17
#define P6B_18_VENDOR_SPECIFIC_SOP3_CFG1                                                                                0x6B18
#define P6B_19_PD_DUMMY_1                                                                                               0x6B19
#define P6B_1A_PD_DUMMY_2                                                                                               0x6B1A
#define P6B_1C_PD_TIMER_INT_CTRL                                                                                        0x6B1C
#define P6B_1D_PD_TIMER_COUNTER                                                                                         0x6B1D
#define P6B_F0_PD_BIST_CFG                                                                                              0x6BF0
#define P6B_F1_PD_BIST_PATTERN                                                                                          0x6BF1
#define P6B_F2_FIX_PATTERN_5BIT                                                                                         0x6BF2
#define P6B_F5_PD_BIST_ERROR_CNT1                                                                                       0x6BF5
#define P6B_F6_PD_BIST_ERROR_CNT0                                                                                       0x6BF6
#define P6B_F7_PD_SRAM_BIST0                                                                                            0x6BF7
#define P6B_F8_PD_SRAM_BIST1                                                                                            0x6BF8
#define P6B_F9_PD_SRAM_BIST2                                                                                            0x6BF9


//--------------------------------------------------
// TypeC1 Power Delivery Rx (Page 6B)
//--------------------------------------------------
#define P6B_20_RX_STATE_MACHINE_H                                                                                       0x6B20
#define P6B_21_RX_STATE_MACHINE_L                                                                                       0x6B21
#define P6B_22_BMC_RX_CFG                                                                                               0x6B22
#define P6B_23_BMC_TBIT_LOW_BND1                                                                                        0x6B23
#define P6B_24_BMC_TBIT_LOW_BND0                                                                                        0x6B24
#define P6B_25_BMC_TBIT_UP_BND1                                                                                         0x6B25
#define P6B_26_BMC_TBIT_UP_BND0                                                                                         0x6B26
#define P6B_27_BMC_RX_TBIT_CFG                                                                                          0x6B27
#define P6B_28_BMC_RX_HW_HT                                                                                             0x6B28
#define P6B_29_BMC_RX_HW_T1                                                                                             0x6B29
#define P6B_2A_BMC_RX_HW_T0                                                                                             0x6B2A
#define P6B_2B_BMC_RX_FW_TBIT1                                                                                          0x6B2B
#define P6B_2C_BMC_RX_FW_TBIT0                                                                                          0x6B2C
#define P6B_2D_BMC_RX_PREAMBLE_LN                                                                                       0x6B2D
#define P6B_2E_RX_PHY_ERR_INT                                                                                           0x6B2E
#define P6B_2F_RX_PHY_RCV_TIMEOUT_CFG                                                                                   0x6B2F
#define P6B_30_RX_MSG_ID_CNT0                                                                                           0x6B30
#define P6B_31_RX_MSG_ID_CNT1                                                                                           0x6B31
#define P6B_32_RX_MSG_ID_RST                                                                                            0x6B32
#define P6B_33_RX_MSG_ID_CNT2                                                                                           0x6B33
#define P6B_34_RX_VALID_MSG_TYPE                                                                                        0x6B34
#define P6B_35_RX_PORT_ROLE                                                                                             0x6B35
#define P6B_36_RX_SPEC_VER                                                                                              0x6B36
#define P6B_37_RX_PHY_BIT_REVERSE                                                                                       0x6B37
#define P6B_38_RX_PROTOCOL_CFG                                                                                          0x6B38
#define P6B_39_RX_ERROR_FIFO_CLR_CTRL                                                                                   0x6B39
#define P6B_3A_RX_CRC_RESPONSE_CTRL                                                                                     0x6B3A
#define P6B_3B_RX_HOTKEY_MSG_CFG                                                                                        0x6B3B
#define P6B_3C_RX_VS0_MSG_HEADER_CFG0                                                                                   0x6B3C
#define P6B_3D_RX_VS0_MSG_HEADER_CFG1                                                                                   0x6B3D
#define P6B_3E_RX_CRC_CANCEL_TIMER                                                                                      0x6B3E
#define P6B_3F_RX_CRC_CANCEL_CTRL                                                                                       0x6B3F
#define P6B_40_RX_FIFO_CTRL                                                                                             0x6B40
#define P6B_41_RX_FIFO_EMPTY_INFO                                                                                       0x6B41
#define P6B_42_RX_FIFO_GENERAL_INFO                                                                                     0x6B42
#define P6B_43_RX_RCV_STATUS_INT                                                                                        0x6B43
#define P6B_44_RX_DUMMY_1                                                                                               0x6B44
#define P6B_45_RX_DUMMY_2                                                                                               0x6B45
#define P6B_46_RX_DUMMY_3                                                                                               0x6B46
#define P6B_47_RX_RCV_KCODE_20BIT_1                                                                                     0x6B47
#define P6B_48_RX_RCV_KCODE_20BIT_2                                                                                     0x6B48
#define P6B_49_RX_RCV_KCODE_20BIT_3                                                                                     0x6B49
#define P6B_4A_BMC_RX_SIG                                                                                               0x6B4A
#define P6B_50_RX_FIFO0_RCV_MSG_INT                                                                                     0x6B50
#define P6B_51_RX_FIFO0_RCV_ERR_INT                                                                                     0x6B51
#define P6B_52_RX_FIFO0_RCV_ERR_INT_EN                                                                                  0x6B52
#define P6B_53_RX_FIFO0_MSG_MIS_FLAG                                                                                    0x6B53
#define P6B_54_RX_FIFO0_RCV_SOP                                                                                         0x6B54
#define P6B_55_RX_FIFO0_KCODE_STATUS                                                                                    0x6B55
#define P6B_56_RX_FIFO0_MSG_HEADER0                                                                                     0x6B56
#define P6B_57_RX_FIFO0_MSG_HEADER1                                                                                     0x6B57
#define P6B_58_RX_FIFO0_DUMMY_CELL                                                                                      0x6B58
#define P6B_59_RX_FIFO0_ADDR                                                                                            0x6B59
#define P6B_5A_RX_FIFO0_DATA                                                                                            0x6B5A
#define P6B_5B_RX_FIFO0_DATA_LEN                                                                                        0x6B5B
#define P6B_5C_RX_FIFO0_RCV_MSG_TIME                                                                                    0x6B5C
#define P6B_5D_RX_FIFO0_RCV_GOODCRC_TIME                                                                                0x6B5D
#define P6B_60_RX_FIFO0_SP_MSG_INT                                                                                      0x6B60
#define P6B_62_RX_FIFO0_MSG_INT                                                                                         0x6B62
#define P6B_6D_MSG_TYPE_EXT_RSV_EN1                                                                                     0x6B6D
#define P6B_6E_MSG_TYPE_EXT_RSV_EN0                                                                                     0x6B6E
#define P6B_6F_MSG_TYPE_CTRL_RSV_EN                                                                                     0x6B6F
#define P6B_70_RX_FIFO1_RCV_MSG_INT                                                                                     0x6B70
#define P6B_71_RX_FIFO1_RCV_ERR_INT                                                                                     0x6B71
#define P6B_72_RX_FIFO1_RCV_ERR_INT_EN                                                                                  0x6B72
#define P6B_73_RX_FIFO1_MSG_MIS_FLAG                                                                                    0x6B73
#define P6B_74_RX_FIFO1_RCV_SOP                                                                                         0x6B74
#define P6B_75_RX_FIFO1_KCODE_STATUS                                                                                    0x6B75
#define P6B_76_RX_FIFO1_MSG_HEADER0                                                                                     0x6B76
#define P6B_77_RX_FIFO1_MSG_HEADER1                                                                                     0x6B77
#define P6B_78_RX_FIFO1_DUMMY                                                                                           0x6B78
#define P6B_79_RX_FIFO1_ADDR                                                                                            0x6B79
#define P6B_7A_RX_FIFO1_DATA                                                                                            0x6B7A
#define P6B_7B_RX_FIFO1_DATA_LEN                                                                                        0x6B7B
#define P6B_7C_RX_FIFO1_RCV_MSG_TIME                                                                                    0x6B7C
#define P6B_7D_RX_FIFO1_RCV_GOODCRC_TIME                                                                                0x6B7D
#define P6B_80_RX_FIFO1_SP_MSG_INT                                                                                      0x6B80
#define P6B_82_RX_FIFO1_MSG_INT                                                                                         0x6B82
#define P6B_8D_MSG_TYPE_DATA_RSV_EN2                                                                                    0x6B8D
#define P6B_8E_MSG_TYPE_DATA_RSV_EN1                                                                                    0x6B8E
#define P6B_8F_MSG_TYPE_DATA_RSV_EN0                                                                                    0x6B8F
#define P6B_90_RX_FIFO2_RCV_MSG_INT                                                                                     0x6B90
#define P6B_91_RX_FIFO2_RCV_ERR_INT                                                                                     0x6B91
#define P6B_92_RX_FIFO2_RCV_ERR_INT_EN                                                                                  0x6B92
#define P6B_93_RX_FIFO2_MSG_MIS_FLAG                                                                                    0x6B93
#define P6B_94_RX_FIFO2_RCV_SOP                                                                                         0x6B94
#define P6B_95_RX_FIFO2_KCODE_STATUS                                                                                    0x6B95
#define P6B_96_RX_FIFO2_MSG_HEADER0                                                                                     0x6B96
#define P6B_97_RX_FIFO2_MSG_HEADER1                                                                                     0x6B97
#define P6B_98_RX_FIFO2_DUMMY                                                                                           0x6B98
#define P6B_99_RX_FIFO2_ADDR                                                                                            0x6B99
#define P6B_9A_RX_FIFO2_DATA                                                                                            0x6B9A
#define P6B_9B_RX_FIFO2_DATA_LEN                                                                                        0x6B9B
#define P6B_9C_RX_FIFO2_RCV_MSG_TIME                                                                                    0x6B9C
#define P6B_9D_RX_FIFO2_RCV_GOODCRC_TIME                                                                                0x6B9D
#define P6B_A0_RX_FIFO2_SP_MSG_INT                                                                                      0x6BA0
#define P6B_A2_RX_FIFO2_MSG_INT                                                                                         0x6BA2
#define P6B_B0_PD_SNIFFER_TIMER_CTRL                                                                                    0x6BB0
#define P6B_B1_PD_SNIFFER_TIMER_OVERHEAD                                                                                0x6BB1
#define P6B_B2_RCV_PRIORITY_RST                                                                                         0x6BB2
#define P6B_B3_PD_SNIFFER_HRST_CRST_RCV_STATUS                                                                          0x6BB3
#define P6B_B4_PD_SNIFFER_HRST0_RCV_TIME                                                                                0x6BB4
#define P6B_B5_PD_SNIFFER_HRST1_RCV_TIME                                                                                0x6BB5
#define P6B_B7_PD_SNIFFER_CRST0_RCV_TIME                                                                                0x6BB7
#define P6B_B8_PD_SNIFFER_CRST1_RCV_TIME                                                                                0x6BB8


//--------------------------------------------------
// TypeC1 Power Delivery Tx (Page 6B)
//--------------------------------------------------
#define P6B_D0_TX_PRL_STATE_H                                                                                           0x6BD0
#define P6B_D1_TX_PRL_STATE_L                                                                                           0x6BD1
#define P6B_D3_BMC_TX_TBIT_CFG                                                                                          0x6BD3
#define P6B_D4_BMC_TX_FW_HT                                                                                             0x6BD4
#define P6B_D5_BMC_TX_FW_T1                                                                                             0x6BD5
#define P6B_D6_BMC_TX_FW_T0                                                                                             0x6BD6
#define P6B_D7_BMC_TX_PREAMBLE_LN                                                                                       0x6BD7
#define P6B_D8_TX_BMC_HOLD_LOW_CNT                                                                                      0x6BD8
#define P6B_D9_TX_BMC_START_DRIVE_CNT                                                                                   0x6BD9
#define P6B_DA_TX_TRANSMIT_CTRL                                                                                         0x6BDA
#define P6B_DB_TX_PHY_TRANS_INT                                                                                         0x6BDB
#define P6B_DC_TX_PD_MSG_INT                                                                                            0x6BDC
#define P6B_DD_TX_PD_MSG_INT_EN                                                                                         0x6BDD
#define P6B_E0_TX_PACKET_CFG                                                                                            0x6BE0
#define P6B_E1_TX_PHY_BIT_REVERSE                                                                                       0x6BE1
#define P6B_E2_TX_MSG_ID_CNT0                                                                                           0x6BE2
#define P6B_E3_TX_MSG_ID_CNT1                                                                                           0x6BE3
#define P6B_E4_TX_MSG_ID_RST                                                                                            0x6BE4
#define P6B_E5_TX_FIFO_MSG_HEADER0                                                                                      0x6BE5
#define P6B_E6_TX_FIFO_MSG_HEADER1                                                                                      0x6BE6
#define P6B_E8_TX_FIFO_CTRL                                                                                             0x6BE8
#define P6B_E9_TX_FIFO_ADDR                                                                                             0x6BE9
#define P6B_EA_TX_FIFO_DATA                                                                                             0x6BEA
#define P6B_EC_TX_PD_RTY_CNT                                                                                            0x6BEC
#define P6B_ED_TX_PD_CBL_RTY_CNT                                                                                        0x6BED
#define P6B_EE_TX_PD_CRC_TIMER_CFG                                                                                      0x6BEE


//--------------------------------------------------
// TypeC1 CC Logic (Page 6C)
//--------------------------------------------------
#define P6C_00_GLOBAL_CTL                                                                                               0x6C00
#define P6C_01_SYS_CLK_SRC_CFG                                                                                          0x6C01
#define P6C_02_1M_CLK_SRC_CFG                                                                                           0x6C02
#define P6C_03_1K_CLK_SRC_CFG_0                                                                                         0x6C03
#define P6C_04_1K_CLK_SRC_CFG_1                                                                                         0x6C04
#define P6C_05_CC1_DGH_LV                                                                                               0x6C05
#define P6C_06_CC2_DGH_LV                                                                                               0x6C06
#define P6C_07_TPC_TCC_DB_TIME                                                                                          0x6C07
#define P6C_08_TPC_TPD_DB_TIME                                                                                          0x6C08
#define P6C_09_TPC_VS1_DB_TIME_H                                                                                        0x6C09
#define P6C_0A_TPC_VS1_DB_TIME_L                                                                                        0x6C0A
#define P6C_0C_TPC_CC_CTRL                                                                                              0x6C0C
#define P6C_0D_TPC_OCP_CTRL                                                                                             0x6C0D
#define P6C_25_BMC_TX_RX_CFG                                                                                            0x6C25
#define P6C_26_CC_DUMMY_0                                                                                               0x6C26
#define P6C_27_CC_DUMMY_1                                                                                               0x6C27
#define P6C_28_VTH_SEL                                                                                                  0x6C28
#define P6C_2A_CC_ANA_DET_R                                                                                             0x6C2A
#define P6C_2B_CC_DIG_DET_R                                                                                             0x6C2B
#define P6C_2C_CC_R_CHG_INT                                                                                             0x6C2C
#define P6C_2E_CC1_VTH_MUX                                                                                              0x6C2E
#define P6C_2F_CC2_VTH_MUX                                                                                              0x6C2F
#define P6C_30_CC_HW_MODE_CTRL                                                                                          0x6C30
#define P6C_31_CC_HW_MODE_CFG                                                                                           0x6C31
#define P6C_32_CC_DUMMY_2                                                                                               0x6C32
#define P6C_33_CC_HW_FSM                                                                                                0x6C33
#define P6C_34_CC_HW_STATE_CTRL                                                                                         0x6C34
#define P6C_35_CC_HW_STATE_TRANSIT                                                                                      0x6C35
#define P6C_36_CC_DUMMY_3                                                                                               0x6C36
#define P6C_37_CC_HW_Z_CFG                                                                                              0x6C37
#define P6C_38_CC_HW_DRP_SRC_TM                                                                                         0x6C38
#define P6C_39_CC_HW_DRP_SNK_TM                                                                                         0x6C39
#define P6C_3A_CC_HW_TRY_SRC_TM                                                                                         0x6C3A
#define P6C_3B_BMC_DET_0                                                                                                0x6C3B
#define P6C_3C_BMC_DET_1                                                                                                0x6C3C
#define P6C_3D_HW_DGH_EN                                                                                                0x6C3D
#define P6C_3E_HW_DGH_TH                                                                                                0x6C3E
#define P6C_3F_STABLE_TIMER_TH                                                                                          0x6C3F
#define P6C_40_CC_FW_DET_CTRL                                                                                           0x6C40
#define P6C_41_CC_FW_DET_INT                                                                                            0x6C41
#define P6C_42_CC_FW_DET_INT_EN                                                                                         0x6C42
#define P6C_44_FW_SRC_EQ_DET_COND                                                                                       0x6C44
#define P6C_45_FW_SNK_EQ_DET_COND                                                                                       0x6C45
#define P6C_48_FW_CC1_EQ_DB_H                                                                                           0x6C48
#define P6C_49_FW_CC1_EQ_DB_L                                                                                           0x6C49
#define P6C_4A_FW_CC2_EQ_DB_H                                                                                           0x6C4A
#define P6C_4B_FW_CC2_EQ_DB_L                                                                                           0x6C4B
#define P6C_4C_FW_CC1_NEQ_DB_H                                                                                          0x6C4C
#define P6C_4D_FW_CC1_NEQ_DB_L                                                                                          0x6C4D
#define P6C_4E_FW_CC2_NEQ_DB_H                                                                                          0x6C4E
#define P6C_4F_FW_CC2_NEQ_DB_L                                                                                          0x6C4F
#define P6C_50_DBCC_DGH_EN                                                                                              0x6C50
#define P6C_51_DBCC_DGH_TH                                                                                              0x6C51
#define P6C_52_DBCC_SRC_DB_SEL0                                                                                         0x6C52
#define P6C_53_DBCC_SRC_DB_SEL1                                                                                         0x6C53
#define P6C_54_DBCC_SRC_DB_SEL2                                                                                         0x6C54
#define P6C_55_DBCC_SNK_DB_SEL                                                                                          0x6C55
#define P6C_56_DBCC_SRC_DET_COND0                                                                                       0x6C56
#define P6C_57_DBCC_SRC_DET_COND1                                                                                       0x6C57
#define P6C_58_DBCC_SNK_DET_COND                                                                                        0x6C58
#define P6C_59_DBCC_R_DET                                                                                               0x6C59
#define P6C_5A_CC_FW_CC1_Z_CFG                                                                                          0x6C5A
#define P6C_5B_CC_FW_CC2_Z_CFG                                                                                          0x6C5B
#define P6C_60_FRS_CTRL                                                                                                 0x6C60
#define P6C_61_FRS_490MV_DGH                                                                                            0x6C61
#define P6C_62_FRS_VBUS_DGH                                                                                             0x6C62
#define P6C_63_SRC_FRS_DRV_TM                                                                                           0x6C63
#define P6C_64_SNK_FRS_DET_TM                                                                                           0x6C64
#define P6C_65_SNK_FRS_VTH_MODE                                                                                         0x6C65
#define P6C_66_SRC_FRS_INT                                                                                              0x6C66
#define P6C_67_SNK_FRS_INT                                                                                              0x6C67
#define P6C_68_FRS_BYPASS_MODE                                                                                          0x6C68
#define P6C_70_ANA_OCDET                                                                                                0x6C70
#define P6C_71_CC1_VCONN_OCP_INT                                                                                        0x6C71
#define P6C_72_CC2_VCONN_OCP_INT                                                                                        0x6C72
#define P6C_73_VCONN_OCP_TIMER1                                                                                         0x6C73
#define P6C_74_VCONN_OCP_TIMER2                                                                                         0x6C74
#define P6C_75_VCONN_OCP_TIMER3                                                                                         0x6C75
#define P6C_76_VCONN_OCP_TIMER4                                                                                         0x6C76
#define P6C_77_VCONN_OCP_TIMER5                                                                                         0x6C77
#define P6C_7F_TEST_PIN_SEL                                                                                             0x6C7F


//--------------------------------------------------
// TypeC1 CC Logic AIF Config (Page 6C)
//--------------------------------------------------
#define P6C_0E_TPC_OPC_CFG_0                                                                                            0x6C0E
#define P6C_0F_TPC_OPC_CFG_1                                                                                            0x6C0F
#define P6C_10_CC1_VTH_CFG_0                                                                                            0x6C10
#define P6C_11_CC1_VTH_CFG_1                                                                                            0x6C11
#define P6C_12_CC1_VTH_CFG_2                                                                                            0x6C12
#define P6C_13_CC1_VTH_CFG_3                                                                                            0x6C13
#define P6C_14_CC2_VTH_CFG_0                                                                                            0x6C14
#define P6C_15_CC2_VTH_CFG_1                                                                                            0x6C15
#define P6C_16_CC2_VTH_CFG_2                                                                                            0x6C16
#define P6C_17_CC2_VTH_CFG_3                                                                                            0x6C17
#define P6C_18_TPC_CC1_RD_CFG                                                                                           0x6C18
#define P6C_19_TPC_CC1_RP4P7K_CFG                                                                                       0x6C19
#define P6C_1A_TPC_CC1_RP12K_CFG                                                                                        0x6C1A
#define P6C_1B_TPC_CC1_RP36K_CFG                                                                                        0x6C1B
#define P6C_1C_TPC_CC2_RD_CFG                                                                                           0x6C1C
#define P6C_1D_TPC_CC2_RP4P7K_CFG                                                                                       0x6C1D
#define P6C_1E_TPC_CC2_RP12K_CFG                                                                                        0x6C1E
#define P6C_1F_TPC_CC2_RP36K_CFG                                                                                        0x6C1F
#define P6C_22_BMC_TX_CFG                                                                                               0x6C22
#define P6C_23_BMC_TX_DRV_TM                                                                                            0x6C23
#define P6C_24_BMC_LPF                                                                                                  0x6C24
#define P6C_80_BMC_RX_SNK_VTH_H                                                                                         0x6C80
#define P6C_81_BMC_RX_SNK_VTH_L                                                                                         0x6C81
#define P6C_82_BMC_RX_SRC_VTH_H                                                                                         0x6C82
#define P6C_83_BMC_RX_SRC_VTH_L                                                                                         0x6C83
#define P6C_86_TPC_CC1_RA_CFG                                                                                           0x6C86
#define P6C_87_TPC_CC2_RA_CFG                                                                                           0x6C87
#define P6C_88_CCDET_GENERAL_SETTING                                                                                    0x6C88
#define P6C_89_BMC_GENERAL_SETTING                                                                                      0x6C89
#define P6C_8A_BMC_ANA_DUMMY_1                                                                                          0x6C8A
#define P6C_8B_BMC_ANA_DUMMY_2                                                                                          0x6C8B
#define P6C_8C_BMC_ANA_DUMMY_3                                                                                          0x6C8C
#define P6C_8D_BMC_ANA_DUMMY_4                                                                                          0x6C8D


//--------------------------------------------------
// D4 TMDS AES (Page 6D)
//--------------------------------------------------
#define P6D_00_HDCP_AES_CIPHER_KEY_15                                                                                   0x6D00
#define P6D_01_HDCP_AES_CIPHER_KEY_14                                                                                   0x6D01
#define P6D_02_HDCP_AES_CIPHER_KEY_13                                                                                   0x6D02
#define P6D_03_HDCP_AES_CIPHER_KEY_12                                                                                   0x6D03
#define P6D_04_HDCP_AES_CIPHER_KEY_11                                                                                   0x6D04
#define P6D_05_HDCP_AES_CIPHER_KEY_10                                                                                   0x6D05
#define P6D_06_HDCP_AES_CIPHER_KEY_9                                                                                    0x6D06
#define P6D_07_HDCP_AES_CIPHER_KEY_8                                                                                    0x6D07
#define P6D_08_HDCP_AES_CIPHER_KEY_7                                                                                    0x6D08
#define P6D_09_HDCP_AES_CIPHER_KEY_6                                                                                    0x6D09
#define P6D_0A_HDCP_AES_CIPHER_KEY_5                                                                                    0x6D0A
#define P6D_0B_HDCP_AES_CIPHER_KEY_4                                                                                    0x6D0B
#define P6D_0C_HDCP_AES_CIPHER_KEY_3                                                                                    0x6D0C
#define P6D_0D_HDCP_AES_CIPHER_KEY_2                                                                                    0x6D0D
#define P6D_0E_HDCP_AES_CIPHER_KEY_1                                                                                    0x6D0E
#define P6D_0F_HDCP_AES_CIPHER_KEY_0                                                                                    0x6D0F
#define P6D_10_AES_DUMMY_0                                                                                              0x6D10
#define P6D_11_AES_DUMMY_1                                                                                              0x6D11
#define P6D_12_AES_DUMMY_2                                                                                              0x6D12
#define P6D_13_AES_DUMMY_3                                                                                              0x6D13
#define P6D_14_HDMI20_RIV0                                                                                              0x6D14
#define P6D_15_HDMI20_RIV1                                                                                              0x6D15
#define P6D_16_HDMI20_RIV2                                                                                              0x6D16
#define P6D_17_HDMI20_RIV3                                                                                              0x6D17
#define P6D_18_HDMI20_RIV4                                                                                              0x6D18
#define P6D_19_HDMI20_RIV5                                                                                              0x6D19
#define P6D_1A_HDMI20_RIV6                                                                                              0x6D1A
#define P6D_1B_HDMI20_RIV7                                                                                              0x6D1B


//--------------------------------------------------
// D4 HDCP 2.2 IIC Module (Page 6D)
//--------------------------------------------------
#define P6D_20_HDCP_MSG_CTRL                                                                                            0x6D20
#define P6D_21_HDCP_MSGWAP                                                                                              0x6D21
#define P6D_22_HDCP_MSGWDP                                                                                              0x6D22
#define P6D_23_HDCP_MSGRAP_H                                                                                            0x6D23
#define P6D_24_HDCP_MSGRAP_L                                                                                            0x6D24
#define P6D_25_HDCP_MSGRDP                                                                                              0x6D25
#define P6D_26_HDCP_I2C_CTRL_0                                                                                          0x6D26
#define P6D_27_HDCP_I2C_CTRL_1                                                                                          0x6D27
#define P6D_28_HDCP_I2C_CTRL_2                                                                                          0x6D28
#define P6D_29_HDCP_I2C_CTRL_3                                                                                          0x6D29
#define P6D_2A_HDCP_I2C_CTRL_4                                                                                          0x6D2A
#define P6D_2B_HDCP_I2C_CTRL_5                                                                                          0x6D2B
#define P6D_2C_HDCP_I2C_CTRL_6                                                                                          0x6D2C
#define P6D_35_HDCP_I2C_CTRL_7                                                                                          0x6D35
#define P6D_36_HDCP_I2C_CTRL_8                                                                                          0x6D36
#define P6D_37_I2C_M0_MBIST_CTRL_0                                                                                      0x6D37
#define P6D_38_I2C_M0_MBIST_CTRL_1                                                                                      0x6D38
#define P6D_39_I2C_M1_MBIST_CTRL_0                                                                                      0x6D39
#define P6D_3A_I2C_M1_MBIST_CTRL_1                                                                                      0x6D3A
#define P6D_3B_I2C_DUMMY_0                                                                                              0x6D3B
#define P6D_3C_I2C_DUMMY_1                                                                                              0x6D3C
#define P6D_3D_READ_INT_ID_OPTION                                                                                       0x6D3D
#define P6D_3E_WRITE_INT_ID_OPTION                                                                                      0x6D3E
#define P6D_3F_ID_INT_CTRL                                                                                              0x6D3F
#define P6D_40_HDCP_2PX_ENCRYP_STS                                                                                      0x6D40
#define P6D_41_HDCP_2PX_FCR                                                                                             0x6D41


//--------------------------------------------------
// D4 HDMI2.1 TMDS AES (Page 6D)
//--------------------------------------------------
#define P6D_50_HDCP_AES_CIPHER_KEY_1_15                                                                                 0x6D50
#define P6D_51_HDCP_AES_CIPHER_KEY_1_14                                                                                 0x6D51
#define P6D_52_HDCP_AES_CIPHER_KEY_1_13                                                                                 0x6D52
#define P6D_53_HDCP_AES_CIPHER_KEY_1_12                                                                                 0x6D53
#define P6D_54_HDCP_AES_CIPHER_KEY_1_11                                                                                 0x6D54
#define P6D_55_HDCP_AES_CIPHER_KEY_1_10                                                                                 0x6D55
#define P6D_56_HDCP_AES_CIPHER_KEY_1_9                                                                                  0x6D56
#define P6D_57_HDCP_AES_CIPHER_KEY_1_8                                                                                  0x6D57
#define P6D_58_HDCP_AES_CIPHER_KEY_1_7                                                                                  0x6D58
#define P6D_59_HDCP_AES_CIPHER_KEY_1_6                                                                                  0x6D59
#define P6D_5A_HDCP_AES_CIPHER_KEY_1_5                                                                                  0x6D5A
#define P6D_5B_HDCP_AES_CIPHER_KEY_1_4                                                                                  0x6D5B
#define P6D_5C_HDCP_AES_CIPHER_KEY_1_3                                                                                  0x6D5C
#define P6D_5D_HDCP_AES_CIPHER_KEY_1_2                                                                                  0x6D5D
#define P6D_5E_HDCP_AES_CIPHER_KEY_1_1                                                                                  0x6D5E
#define P6D_5F_HDCP_AES_CIPHER_KEY_1_0                                                                                  0x6D5F
#define P6D_60_AES_DUMMY_1_0                                                                                            0x6D60
#define P6D_61_AES_DUMMY_1_1                                                                                            0x6D61
#define P6D_62_AES_DUMMY_1_2                                                                                            0x6D62
#define P6D_63_AES_DUMMY_1_3                                                                                            0x6D63
#define P6D_64_HDMI21_RIV0                                                                                              0x6D64
#define P6D_65_HDMI21_RIV1                                                                                              0x6D65
#define P6D_66_HDMI21_RIV2                                                                                              0x6D66
#define P6D_67_HDMI21_RIV3                                                                                              0x6D67
#define P6D_68_HDMI21_RIV4                                                                                              0x6D68
#define P6D_69_HDMI21_RIV5                                                                                              0x6D69
#define P6D_6A_HDMI21_RIV6                                                                                              0x6D6A
#define P6D_6B_HDMI21_RIV7                                                                                              0x6D6B


//--------------------------------------------------
// D4 Port HDMI2.0 Function - EM Packet Part2 (Page 6D)
//--------------------------------------------------
#define P6D_70_EMP_VS                                                                                                   0x6D70
#define P6D_71_EMP_DHDR                                                                                                 0x6D71
#define P6D_72_EMP_TIMEOUT_2                                                                                            0x6D72
#define P6D_74_DHDR_EMP_1                                                                                               0x6D74
#define P6D_75_DHDR_EMP_2                                                                                               0x6D75
#define P6D_76_DHDR_EMP_3                                                                                               0x6D76
#define P6D_77_DHDR_EMP_4                                                                                               0x6D77
#define P6D_78_DHDR_EMP_5                                                                                               0x6D78
#define P6D_79_DHDR_EMP_6                                                                                               0x6D79
#define P6D_7A_DHDR_EMP_7                                                                                               0x6D7A
#define P6D_7C_VS_ORG_ID                                                                                                0x6D7C
#define P6D_7D_HDMI_EMT_BIST_0                                                                                          0x6D7D
#define P6D_7E_HDMI_EMP_BIST_1                                                                                          0x6D7E
#define P6D_80_HDMI_EMPAP0                                                                                              0x6D80
#define P6D_81_HDMI_EMPDP0                                                                                              0x6D81
#define P6D_82_HDMI_EMPDP1                                                                                              0x6D82
#define P6D_83_HDMI_EMPDP2                                                                                              0x6D83
#define P6D_84_HDMI_EMPDP3                                                                                              0x6D84
#define P6D_85_HDMI_EMPDP4                                                                                              0x6D85
#define P6D_86_HDMI_EMPDP5                                                                                              0x6D86
#define P6D_87_HDMI_EMPDP6                                                                                              0x6D87
#define P6D_88_HDMI_EMP_SRAM_CTRL0                                                                                      0x6D88
#define P6D_89_HDMI_EMP_SRAM_CTRL1                                                                                      0x6D89
#define P6D_8A_VS_EMP_1A                                                                                                0x6D8A
#define P6D_8B_VS_EMP_1B                                                                                                0x6D8B
#define P6D_8C_VS_EMP_1C                                                                                                0x6D8C
#define P6D_90_VS_EMP_1                                                                                                 0x6D90
#define P6D_91_VS_EMP_2                                                                                                 0x6D91
#define P6D_92_VS_EMP_3                                                                                                 0x6D92
#define P6D_93_VS_EMP_4                                                                                                 0x6D93
#define P6D_94_VS_EMP_5                                                                                                 0x6D94
#define P6D_95_VS_EMP_6                                                                                                 0x6D95
#define P6D_96_VS_EMP_7                                                                                                 0x6D96


//--------------------------------------------------
// D4 HDMI2.0 DPLL OFF Region (Page 6D)
//--------------------------------------------------
#define P6D_B0_PLL_OUT_CONTROL                                                                                          0x6DB0
#define P6D_B1_N_F_CODE_0                                                                                               0x6DB1
#define P6D_B6_N_F_MAX                                                                                                  0x6DB6
#define P6D_B7_N_F_MIN                                                                                                  0x6DB7
#define P6D_B8_N_F_REPORT0                                                                                              0x6DB8
#define P6D_B9_N_F_REPORT1                                                                                              0x6DB9
#define P6D_BA_N_F_REPORT2                                                                                              0x6DBA
#define P6D_BB_N_F_REPORT3                                                                                              0x6DBB
#define P6D_BC_SDM_0                                                                                                    0x6DBC
#define P6D_BD_TRACKING_0                                                                                               0x6DBD
#define P6D_BE_TRACKING_5                                                                                               0x6DBE
#define P6D_BF_TRACKING_6                                                                                               0x6DBF
#define P6D_C0_TRACKING_7                                                                                               0x6DC0
#define P6D_C1_MN_PI_CODE_0                                                                                             0x6DC1
#define P6D_C2_MN_PI_CODE_1                                                                                             0x6DC2
#define P6D_C3_MN_PI_CODE_2                                                                                             0x6DC3
#define P6D_C4_MN_PI_CODE_3                                                                                             0x6DC4
#define P6D_C5_MN_PI_CODE_4                                                                                             0x6DC5
#define P6D_C6_MN_PI_CODE_5                                                                                             0x6DC6
#define P6D_C7_MN_PI_CODE_6                                                                                             0x6DC7
#define P6D_C8_MN_PI_CODE_7                                                                                             0x6DC8
#define P6D_C9_MN_PI_CODE_8                                                                                             0x6DC9
#define P6D_CA_MN_PI_CODE_9                                                                                             0x6DCA
#define P6D_CB_MN_PI_CODE_A                                                                                             0x6DCB
#define P6D_CC_MN_PI_CODE_B                                                                                             0x6DCC
#define P6D_CD_MN_PI_CODE_C                                                                                             0x6DCD
#define P6D_CE_VS_TRACK_EN                                                                                              0x6DCE
#define P6D_CF_VS_TRACK_MODE                                                                                            0x6DCF
#define P6D_D0_VS_TRACK0                                                                                                0x6DD0
#define P6D_D1_VS_TRACK1                                                                                                0x6DD1
#define P6D_D2_VS_TRACK2                                                                                                0x6DD2
#define P6D_D3_VS_TRACK3                                                                                                0x6DD3
#define P6D_D4_HS_TRACKING_NEW_MODE1                                                                                    0x6DD4
#define P6D_D5_HS_TRACKING_NEW_MODE2                                                                                    0x6DD5
#define P6D_D6_VBID_MAN_MADE                                                                                            0x6DD6
#define P6D_D7_TRACKING_TEST                                                                                            0x6DD7
#define P6D_D8_P_CODE_SPREAD_0                                                                                          0x6DD8
#define P6D_D9_P_CODE_SPREAD_1                                                                                          0x6DD9
#define P6D_DA_P_CODE_SPREAD_2                                                                                          0x6DDA
#define P6D_DB_P_CODE_SPREAD_3                                                                                          0x6DDB


//--------------------------------------------------
// D4 HDMI2.0 DPLL ON Region (Page 6D)
//--------------------------------------------------
#define P6D_B2_N_F_CODE_1                                                                                               0x6DB2
#define P6D_B3_N_F_CODE_2                                                                                               0x6DB3
#define P6D_B4_N_F_CODE_3                                                                                               0x6DB4
#define P6D_B5_N_F_CODE_4                                                                                               0x6DB5


//--------------------------------------------------
// ADI Global Control (Page 6F)
//--------------------------------------------------
#define P6F_00_MUX_DIG_OUT                                                                                              0x6F00
#define P6F_01_MUX_DA_DVC_IN                                                                                            0x6F01
#define P6F_02_MUX_DP_I2S_IN                                                                                            0x6F02
#define P6F_03_MUX_TST_OUT                                                                                              0x6F03
#define P6F_08_ADI_IIS_SPDIF_CTRL                                                                                       0x6F08
#define P6F_10_ADI_IRQ_CTRL                                                                                             0x6F10
#define P6F_11_ADI_DUMMY_1                                                                                              0x6F11
#define P6F_13_ADI_DP_IRQ1                                                                                              0x6F13
#define P6F_14_ADI_DP_IRQ2                                                                                              0x6F14
#define P6F_15_ADI_DP_IRQ3                                                                                              0x6F15
#define P6F_16_ADI_DP_IRQ4                                                                                              0x6F16
#define P6F_17_ADI_DP_IRQ5                                                                                              0x6F17
#define P6F_19_ADI_DP_IRQ7                                                                                              0x6F19
#define P6F_1A_ADI_DP_IRQ8                                                                                              0x6F1A
#define P6F_1B_ADI_DP_IRQ9                                                                                              0x6F1B


//--------------------------------------------------
// DPRX Global Control (Page 6F)
//--------------------------------------------------
#define P6F_04_MUX_DPRX_OUT                                                                                             0x6F04
#define P6F_05_CTS_FIFO_D0D1                                                                                            0x6F05
#define P6F_06_CTS_FIFO_D2                                                                                              0x6F06
#define P6F_07_TEST_SIGNAL_SEL                                                                                          0x6F07
#define P6F_09_MUX_DPRX_MAC                                                                                             0x6F09


//--------------------------------------------------
// TOP Power Control (Page 6F)
//--------------------------------------------------
#define P6F_20_PD29_POWER_CTRL                                                                                          0x6F20
#define P6F_2B_PD36_POWER_CTRL                                                                                          0x6F2B
#define P6F_80_PD39_POWER_CTRL                                                                                          0x6F80
#define P6F_83_PD30_POWER_CTRL                                                                                          0x6F83
#define P6F_86_PD103_POWER_CTRL                                                                                         0x6F86
#define P6F_87_PD104_POWER_CTRL                                                                                         0x6F87
#define P6F_88_PD105_POWER_CTRL                                                                                         0x6F88


//--------------------------------------------------
// DSC Power Control (Page 6F)
//--------------------------------------------------
#define P6F_21_PD24_POWER_CTRL                                                                                          0x6F21
#define P6F_85_PD102_POWER_CTRL                                                                                         0x6F85


//--------------------------------------------------
// DPRX Power Control (Page 6F)
//--------------------------------------------------
#define P6F_23_PD31_POWER_CTRL                                                                                          0x6F23
#define P6F_60_PD1_POWER_CTRL                                                                                           0x6F60
#define P6F_61_PD2_POWER_CTRL                                                                                           0x6F61
#define P6F_65_PD6_POWER_CTRL                                                                                           0x6F65
#define P6F_66_PD7_POWER_CTRL                                                                                           0x6F66
#define P6F_6A_PD11_POWER_CTRL                                                                                          0x6F6A
#define P6F_6B_PD12_POWER_CTRL                                                                                          0x6F6B
#define P6F_8A_PD107_POWER_CTRL                                                                                         0x6F8A
#define P6F_A0_PD108_POWER_CTRL                                                                                         0x6FA0
#define P6F_A1_PD109_POWER_CTRL                                                                                         0x6FA1
#define P6F_A2_PD110_POWER_CTRL                                                                                         0x6FA2
#define P6F_A3_PD111_POWER_CTRL                                                                                         0x6FA3
#define P6F_A4_PD112_POWER_CTRL                                                                                         0x6FA4
#define P6F_A5_PD113_POWER_CTRL                                                                                         0x6FA5
#define P6F_A6_PD114_POWER_CTRL                                                                                         0x6FA6
#define P6F_A7_PD115_POWER_CTRL                                                                                         0x6FA7
#define P6F_A8_PD116_POWER_CTRL                                                                                         0x6FA8
#define P6F_A9_PD117_POWER_CTRL                                                                                         0x6FA9
#define P6F_AA_PD118_POWER_CTRL                                                                                         0x6FAA
#define P6F_AB_PD119_POWER_CTRL                                                                                         0x6FAB


//--------------------------------------------------
// ADI Power Control (Page 6F)
//--------------------------------------------------
#define P6F_26_PD25_POWER_CTRL                                                                                          0x6F26
#define P6F_27_PD32_POWER_CTRL                                                                                          0x6F27
#define P6F_28_PD33_POWER_CTRL                                                                                          0x6F28
#define P6F_29_PD34_POWER_CTRL                                                                                          0x6F29
#define P6F_2A_PD35_POWER_CTRL                                                                                          0x6F2A
#define P6F_62_PD3_POWER_CTRL                                                                                           0x6F62
#define P6F_67_PD8_POWER_CTRL                                                                                           0x6F67
#define P6F_6C_PD13_POWER_CTRL                                                                                          0x6F6C
#define P6F_72_PD93_POWER_CTRL                                                                                          0x6F72
#define P6F_89_PD106_POWER_CTRL                                                                                         0x6F89
#define P6F_8C_PD121_POWER_CTRL                                                                                         0x6F8C
#define P6F_8D_PD122_POWER_CTRL                                                                                         0x6F8D


//--------------------------------------------------
// I M Domain Power Control (Page 6F)
//--------------------------------------------------
#define P6F_32_PD42_POWER_CTRL                                                                                          0x6F32
#define P6F_33_PD43_POWER_CTRL                                                                                          0x6F33
#define P6F_34_PD44_POWER_CTRL                                                                                          0x6F34
#define P6F_35_PD45_POWER_CTRL                                                                                          0x6F35
#define P6F_3C_PD53_POWER_CTRL                                                                                          0x6F3C
#define P6F_3D_PD54_POWER_CTRL                                                                                          0x6F3D
#define P6F_8E_PD123_POWER_CTRL                                                                                         0x6F8E


//--------------------------------------------------
// ADI Internal Bandgap (Page 6F)
//--------------------------------------------------
#define P6F_90_BANDGAP_RESERVED                                                                                         0x6F90


//--------------------------------------------------
// SPDIF_IIS Serial to Parallel Converter (Page 6F)
//--------------------------------------------------
#define P6F_C0_SPDIF_GEN_CTRL_0                                                                                         0x6FC0
#define P6F_C1_SPDIF_GEN_CTRL_1                                                                                         0x6FC1
#define P6F_C2_SPDIF_GEN_CTRL_2                                                                                         0x6FC2
#define P6F_C3_SPDIF_GEN_CTRL_3                                                                                         0x6FC3
#define P6F_C4_SPDIF_GEN_CTRL_4                                                                                         0x6FC4
#define P6F_C5_SPDIF_GEN_CTRL_5                                                                                         0x6FC5
#define P6F_C6_SPDIF_GEN_CTRL_6                                                                                         0x6FC6
#define P6F_C7_SPDIF_GEN_CTRL_7                                                                                         0x6FC7
#define P6F_C8_CH_STATUS_REGEN_BYTE_0                                                                                   0x6FC8
#define P6F_C9_CH_STATUS_REGEN_BYTE_1                                                                                   0x6FC9
#define P6F_CA_CH_STATUS_REGEN_BYTE_2                                                                                   0x6FCA
#define P6F_CB_CH_STATUS_REGEN_BYTE_3                                                                                   0x6FCB
#define P6F_CC_CH_STATUS_REGEN_BYTE_4                                                                                   0x6FCC
#define P6F_CD_CH_STATUS_REGEN_BYTE_5                                                                                   0x6FCD
#define P6F_CE_CH_STATUS_REGEN_BYTE_6                                                                                   0x6FCE
#define P6F_CF_CH_STATUS_REGEN_BYTE_7                                                                                   0x6FCF
#define P6F_D0_CH_STATUS_REGEN_BYTE_8                                                                                   0x6FD0
#define P6F_D1_CH_STATUS_REGEN_BYTE_9                                                                                   0x6FD1
#define P6F_D2_CH_STATUS_REGEN_BYTE_10                                                                                  0x6FD2
#define P6F_D3_CH_STATUS_REGEN_BYTE_11                                                                                  0x6FD3
#define P6F_D4_CH_STATUS_REGEN_BYTE_12                                                                                  0x6FD4
#define P6F_D5_CH_STATUS_REGEN_BYTE_13                                                                                  0x6FD5
#define P6F_D6_CH_STATUS_REGEN_BYTE_14                                                                                  0x6FD6
#define P6F_D7_CH_STATUS_REGEN_BYTE_15                                                                                  0x6FD7
#define P6F_D8_CH_STATUS_REGEN_BYTE_16                                                                                  0x6FD8
#define P6F_D9_CH_STATUS_REGEN_BYTE_17                                                                                  0x6FD9
#define P6F_DA_CH_STATUS_REGEN_BYTE_18                                                                                  0x6FDA
#define P6F_DB_CH_STATUS_REGEN_BYTE_19                                                                                  0x6FDB
#define P6F_DC_CH_STATUS_REGEN_BYTE_20                                                                                  0x6FDC
#define P6F_DD_CH_STATUS_REGEN_BYTE_21                                                                                  0x6FDD
#define P6F_DE_CH_STATUS_REGEN_BYTE_22                                                                                  0x6FDE
#define P6F_DF_CH_STATUS_REGEN_BYTE_23                                                                                  0x6FDF
#define P6F_E0_SPDIF_GEN_CTRL_8                                                                                         0x6FE0
#define P6F_E1_CH_STATUS_PARSER_0                                                                                       0x6FE1
#define P6F_E2_CH_STATUS_PARSER_1                                                                                       0x6FE2
#define P6F_E3_CH_STATUS_PARSER_2                                                                                       0x6FE3
#define P6F_E4_CH_STATUS_PARSER_3                                                                                       0x6FE4
#define P6F_E5_CH_STATUS_PARSER_4                                                                                       0x6FE5
#define P6F_E6_CH_STATUS_PARSER_5                                                                                       0x6FE6
#define P6F_E7_CH_STATUS_PARSER_6                                                                                       0x6FE7
#define P6F_E8_CH_STATUS_PARSER_7                                                                                       0x6FE8
#define P6F_E9_CH_STATUS_PARSER_8                                                                                       0x6FE9
#define P6F_EA_CH_STATUS_PARSER_9                                                                                       0x6FEA
#define P6F_EB_CH_STATUS_PARSER_10                                                                                      0x6FEB
#define P6F_EC_CH_STATUS_PARSER_11                                                                                      0x6FEC
#define P6F_ED_CH_STATUS_PARSER_12                                                                                      0x6FED
#define P6F_EE_CH_STATUS_PARSER_13                                                                                      0x6FEE
#define P6F_EF_CH_STATUS_PARSER_14                                                                                      0x6FEF
#define P6F_F0_CH_STATUS_PARSER_15                                                                                      0x6FF0
#define P6F_F1_CH_STATUS_PARSER_16                                                                                      0x6FF1
#define P6F_F2_CH_STATUS_PARSER_17                                                                                      0x6FF2
#define P6F_F3_CH_STATUS_PARSER_18                                                                                      0x6FF3
#define P6F_F4_CH_STATUS_PARSER_19                                                                                      0x6FF4
#define P6F_F5_CH_STATUS_PARSER_20                                                                                      0x6FF5
#define P6F_F6_CH_STATUS_PARSER_21                                                                                      0x6FF6
#define P6F_F7_CH_STATUS_PARSER_22                                                                                      0x6FF7
#define P6F_F8_CH_STATUS_PARSER_23                                                                                      0x6FF8
#define P6F_F9_SPDIF_GEN_CTRL_9                                                                                         0x6FF9
#define P6F_FA_IIS_GEN_CTRL_0                                                                                           0x6FFA
#define P6F_FB_IIS_GEN_CTRL_1                                                                                           0x6FFB
#define P6F_FC_IIS_GEN_CTRL_2                                                                                           0x6FFC
#define P6F_FD_IIS_GEN_CTRL_3                                                                                           0x6FFD
#define P6F_FE_IIS_GEN_CTRL_4                                                                                           0x6FFE
#define P6F_FF_IIS_GEN_CTRL_5                                                                                           0x6FFF


//--------------------------------------------------
// DP 2.0 Rx1 Digital MAC (Page 70)
//--------------------------------------------------
#define P70_00_DPF_CTRL_0                                                                                               0x7000
#define P70_01_DPF_CTRL_1                                                                                               0x7001
#define P70_02_DPF_CTRL_2                                                                                               0x7002
#define P70_03_DPF_CTRL_3                                                                                               0x7003
#define P70_04_DPF_CTRL_4                                                                                               0x7004
#define P70_05_DP20MAC_RESET                                                                                            0x7005
#define P70_06_INTERLACE_CTRL_0                                                                                         0x7006
#define P70_07_INTERLACE_CTRL_1                                                                                         0x7007
#define P70_08_INTERLACE_CTRL_2                                                                                         0x7008
#define P70_09_DUMMY_09                                                                                                 0x7009
#define P70_0A_IF_PG                                                                                                    0x700A
#define P70_0B_TEST0                                                                                                    0x700B
#define P70_0C_TEST1                                                                                                    0x700C
#define P70_0D_SRAM_BIST0                                                                                               0x700D
#define P70_0E_SRAM_BIST1                                                                                               0x700E
#define P70_0F_SRAM_MARGIN1                                                                                             0x700F
#define P70_10_MN_DPF_HTT_M                                                                                             0x7010
#define P70_11_MN_DPF_HTT_L                                                                                             0x7011
#define P70_12_MN_DPF_HST_M                                                                                             0x7012
#define P70_13_MN_DPF_HST_L                                                                                             0x7013
#define P70_14_MN_DPF_HWD_M                                                                                             0x7014
#define P70_15_MN_DPF_HWD_L                                                                                             0x7015
#define P70_16_MN_DPF_HSW_M                                                                                             0x7016
#define P70_17_MN_DPF_HSW_L                                                                                             0x7017
#define P70_18_MN_DPF_VTT_M                                                                                             0x7018
#define P70_19_MN_DPF_VTT_L                                                                                             0x7019
#define P70_1A_MN_DPF_VST_M                                                                                             0x701A
#define P70_1B_MN_DPF_VST_L                                                                                             0x701B
#define P70_1C_MN_DPF_VHT_M                                                                                             0x701C
#define P70_1D_MN_DPF_VHT_L                                                                                             0x701D
#define P70_1E_MN_DPF_VSW_M                                                                                             0x701E
#define P70_1F_MN_DPF_VSW_L                                                                                             0x701F
#define P70_20_PG_CTRL_0                                                                                                0x7020
#define P70_21_PG_CTRL_1                                                                                                0x7021
#define P70_22_PG_CTRL_2                                                                                                0x7022
#define P70_23_PG_CTRL_3                                                                                                0x7023
#define P70_24_FIFO_STATUS_CNT                                                                                          0x7024
#define P70_25_DSC_CTRL_0                                                                                               0x7025
#define P70_26_DSC_CTRL_1                                                                                               0x7026
#define P70_27_DSC_CTRL_2                                                                                               0x7027
#define P70_28_DUMMY_28                                                                                                 0x7028
#define P70_29_RANDOM_PG                                                                                                0x7029
#define P70_2A_MN_DPF_BG_RED_M                                                                                          0x702A
#define P70_2B_MN_DPF_BG_RED_L                                                                                          0x702B
#define P70_2C_MN_DPF_BG_GRN_M                                                                                          0x702C
#define P70_2D_MN_DPF_BG_GRN_L                                                                                          0x702D
#define P70_2E_MN_DPF_BG_BLU_M                                                                                          0x702E
#define P70_2F_MN_DPF_BG_BLU_L                                                                                          0x702F
#define P70_30_EVBLK2VS_H                                                                                               0x7030
#define P70_31_EVBLK2VS_M                                                                                               0x7031
#define P70_32_EVBLK2VS_L                                                                                               0x7032
#define P70_33_OVBLK2VS_H                                                                                               0x7033
#define P70_34_OVBLK2VS_M                                                                                               0x7034
#define P70_35_OVBLK2VS_L                                                                                               0x7035
#define P70_36_BS2HS_0                                                                                                  0x7036
#define P70_37_BS2HS_1                                                                                                  0x7037
#define P70_38_VS_FRONT_PORCH_0                                                                                         0x7038
#define P70_39_VS_FRONT_PORCH_1                                                                                         0x7039
#define P70_3A_DUMMY_3A                                                                                                 0x703A
#define P70_3B_DP_HTT_DEONLY_MINUS                                                                                      0x703B
#define P70_3C_ALPM_T1_H                                                                                                0x703C
#define P70_3D_ALPM_T1_L                                                                                                0x703D
#define P70_3E_DUMMY_3E                                                                                                 0x703E
#define P70_3F_DUMMY_3F                                                                                                 0x703F
#define P70_40_MN_MEAS_CTRL                                                                                             0x7040
#define P70_41_MN_MEAS_VLN_H                                                                                            0x7041
#define P70_42_MN_MEAS_VLN_M                                                                                            0x7042
#define P70_43_MN_MEAS_VLN_L                                                                                            0x7043
#define P70_44_MN_MEAS_HLN_M                                                                                            0x7044
#define P70_45_MN_MEAS_HLN_L                                                                                            0x7045
#define P70_46_VHEIGHT_MSB                                                                                              0x7046
#define P70_47_VHEIGHT_LSB                                                                                              0x7047
#define P70_48_VBLANK_MSB                                                                                               0x7048
#define P70_49_VBLANK_LSB                                                                                               0x7049
#define P70_4A_HBLANK_MSB                                                                                               0x704A
#define P70_4B_HBLANK_LSB                                                                                               0x704B
#define P70_4C_VIDEO_EN_CNT_0                                                                                           0x704C
#define P70_4D_VIDEO_EN_CNT_1                                                                                           0x704D
#define P70_4E_VIDEO_EN_CNT_2                                                                                           0x704E
#define P70_4F_DUMMY_4F                                                                                                 0x704F
#define P70_50_DP_CRC_CTRL                                                                                              0x7050
#define P70_51_DP_CRC_R_M                                                                                               0x7051
#define P70_52_DP_CRC_R_L                                                                                               0x7052
#define P70_53_DP_CRC_G_M                                                                                               0x7053
#define P70_54_DP_CRC_G_L                                                                                               0x7054
#define P70_55_DP_CRC_B_M                                                                                               0x7055
#define P70_56_DP_CRC_B_L                                                                                               0x7056
#define P70_57_DP_ALPM0                                                                                                 0x7057
#define P70_58_DP_ALPM1                                                                                                 0x7058
#define P70_59_DP_ALPM2                                                                                                 0x7059
#define P70_5A_DP_ALPM3                                                                                                 0x705A
#define P70_5B_DUMMY_5B                                                                                                 0x705B


//--------------------------------------------------
// D3 Port HDMI2.0 Function (Page 72)
//--------------------------------------------------
#define P72_00_HDMI_CTRL_00                                                                                             0x7200
#define P72_01_HDMI_CTRL_01                                                                                             0x7201
#define P72_02_HDMI_CTRL_02                                                                                             0x7202
#define P72_03_HDMI_CTRL_03                                                                                             0x7203
#define P72_04_HDMI_CTRL_04                                                                                             0x7204
#define P72_05_HDMI_CTRL_05                                                                                             0x7205
#define P72_06_HDMI_CTRL_06                                                                                             0x7206
#define P72_07_HDMI_CTRL_07                                                                                             0x7207
#define P72_08_HDMI_CTRL_08                                                                                             0x7208
#define P72_0B_HDMI_CTRL_0B                                                                                             0x720B
#define P72_0C_HDMI_CTRL_0C                                                                                             0x720C
#define P72_0D_HDMI_CTRL_0D                                                                                             0x720D
#define P72_0E_HDMI_CTRL_0E                                                                                             0x720E
#define P72_0F_HDMI_CTRL_0F                                                                                             0x720F
#define P72_10_HDMI_CTRL_10                                                                                             0x7210
#define P72_11_HDMI_CTRL_11                                                                                             0x7211
#define P72_12_HDMI_CTRL_12                                                                                             0x7212
#define P72_13_HDMI_CTRL_13                                                                                             0x7213
#define P72_14_HDMI_CTRL_14                                                                                             0x7214
#define P72_15_HDMI_CTRL_15                                                                                             0x7215
#define P72_16_HDMI_CTRL_16                                                                                             0x7216
#define P72_17_HDMI_CTRL_17                                                                                             0x7217
#define P72_18_HDMI_CTRL_18                                                                                             0x7218
#define P72_40_HDMI_PCK_40                                                                                              0x7240
#define P72_41_HDMI_PCK_41                                                                                              0x7241
#define P72_42_HDMI_PCK_42                                                                                              0x7242
#define P72_43_HDMI_PCK_43                                                                                              0x7243
#define P72_44_HDMI_PCK_44                                                                                              0x7244
#define P72_45_HDMI_PCK_45                                                                                              0x7245
#define P72_46_HDMI_PCK_46                                                                                              0x7246
#define P72_47_HDMI_PCK_47                                                                                              0x7247
#define P72_48_HDMI_PCK_48                                                                                              0x7248
#define P72_49_HDMI_20_49                                                                                               0x7249
#define P72_50_HDMI_20_50                                                                                               0x7250
#define P72_51_HDMI_20_51                                                                                               0x7251


//--------------------------------------------------
// D3 Port HDMI2.x SCDC On Area Ctrl (Page 72)
//--------------------------------------------------
#define P72_19_HDMI_CTRL_19                                                                                             0x7219
#define P72_1A_HDMI_CTRL_1A                                                                                             0x721A
#define P72_1B_HDMI_CTRL_1B                                                                                             0x721B
#define P72_1C_HDMI_CTRL_1C                                                                                             0x721C
#define P72_1D_HDMI_CTRL_1D                                                                                             0x721D
#define P72_1E_HDMI_CTRL_1E                                                                                             0x721E
#define P72_1F_HDMI_CTRL_1F                                                                                             0x721F
#define P72_20_HDMI_CTRL_20                                                                                             0x7220
#define P72_21_HDMI_CTRL_21                                                                                             0x7221
#define P72_22_HDMI_CTRL_22                                                                                             0x7222
#define P72_23_HDMI_CTRL_23                                                                                             0x7223
#define P72_24_HDMI_CTRL_24                                                                                             0x7224
#define P72_25_HDMI_CTRL_25                                                                                             0x7225
#define P72_26_HDMI_CTRL_26                                                                                             0x7226
#define P72_27_HDMI_CTRL_27                                                                                             0x7227
#define P72_28_HDMI_CTRL_28                                                                                             0x7228
#define P72_29_HDMI_CTRL_29                                                                                             0x7229
#define P72_2A_HDMI_CTRL_2A                                                                                             0x722A
#define P72_2B_HDMI_CTRL_2B                                                                                             0x722B
#define P72_2C_HDMI_CTRL_2C                                                                                             0x722C
#define P72_2D_HDMI_CTRL_2D                                                                                             0x722D
#define P72_2E_HDMI_CTRL_2E                                                                                             0x722E
#define P72_2F_HDMI_CTRL_2F                                                                                             0x722F
#define P72_30_HDMI_CTRL_30                                                                                             0x7230
#define P72_31_HDMI_CTRL_31                                                                                             0x7231
#define P72_32_HDMI_CTRL_32                                                                                             0x7232
#define P72_38_HDMI_CTRL_38                                                                                             0x7238
#define P72_39_HDMI_CTRL_39                                                                                             0x7239
#define P72_3A_HDMI_CTRL_3A                                                                                             0x723A
#define P72_3B_HDMI_CTRL_3B                                                                                             0x723B
#define P72_3C_HDMI_CTRL_3C                                                                                             0x723C
#define P72_3D_HDMI21_LT_0                                                                                              0x723D


//--------------------------------------------------
// D3 Port HDMI2.0 Function - EM Packet Part1 (Page 72)
//--------------------------------------------------
#define P72_54_PAGE72_EMP_CTRL_0                                                                                        0x7254
#define P72_55_PAGE72_EMP_CTRL_1                                                                                        0x7255
#define P72_56_PAGE72_HDMI_EMP_1                                                                                        0x7256
#define P72_57_PAGE72_HDMI_EMP_2                                                                                        0x7257
#define P72_58_PAGE72_HDMI_EMP_3                                                                                        0x7258
#define P72_59_PAGE72_HDMI_EMP_4                                                                                        0x7259
#define P72_5A_PAGE72_HDMI_EMP_5                                                                                        0x725A
#define P72_5B_PAGE72_HDMI_EMP_6                                                                                        0x725B
#define P72_5C_PAGE72_HDMI_EMP_7                                                                                        0x725C
#define P72_5D_PAGE72_HDMI_EMP_8                                                                                        0x725D
#define P72_5E_PAGE72_HDMI_EMP_9                                                                                        0x725E
#define P72_5F_PAGE72_HDMI_EMP_A                                                                                        0x725F
#define P72_60_PAGE72_HDMI_EMP_B                                                                                        0x7260
#define P72_61_PAGE72_HDMI_EMP_C                                                                                        0x7261
#define P72_62_PAGE72_HDMI_EMP_CTRL_2                                                                                   0x7262
#define P72_63_PAGE72_HDMI_EMP_CTRL_3                                                                                   0x7263


//--------------------------------------------------
// D3 Port IVHS Delay for HDMI (Page 72)
//--------------------------------------------------
#define P72_70_IVHS_CTRL_0                                                                                              0x7270
#define P72_71_IVHS_CTRL_1                                                                                              0x7271
#define P72_72_IVHS_CTRL_2                                                                                              0x7272
#define P72_73_IVHS_CTRL_3                                                                                              0x7273
#define P72_74_IVHS_CTRL_4                                                                                              0x7274
#define P72_75_IVHS_CTRL_5                                                                                              0x7275
#define P72_76_IVHS_CTRL_6                                                                                              0x7276


//--------------------------------------------------
// D3 Audio N.F PLL (Page 72)
//--------------------------------------------------
#define P72_81_PORT_PAGE72_HDMI_DPLL_CTRL0                                                                              0x7281
#define P72_82_PORT_PAGE72_HDMI_DPLL_CTRL1                                                                              0x7282
#define P72_83_PORT_PAGE72_HDMI_DPLL_CTRL2                                                                              0x7283
#define P72_84_PORT_PAGE72_HDMI_DPLL_CTRL3                                                                              0x7284
#define P72_85_PORT_PAGE72_HDMI_DPLL_CTRL4                                                                              0x7285
#define P72_86_PORT_PAGE72_HDMI_DPLL_ANASET_0                                                                           0x7286
#define P72_87_PORT_PAGE72_HDMI_DPLL_ANASET_1                                                                           0x7287
#define P72_88_PORT_PAGE72_HDMI_DPLL_ANASET_2                                                                           0x7288
#define P72_89_PORT_PAGE72_HDMI_DPLL_ANASET_3                                                                           0x7289
#define P72_8A_PORT_PAGE72_HDMI_DPLL_WD_0                                                                               0x728A
#define P72_8B_PORT_PAGE72_HDMI_DPLL_WD_1                                                                               0x728B
#define P72_8C_PORT_PAGE72_DPLL_DUMMY_1                                                                                 0x728C
#define P72_8D_PORT_PAGE72_DPLL_DUMMY_2                                                                                 0x728D
#define P72_8E_PORT_PAGE73_HDMI_NF_CODE_1                                                                               0x728E
#define P72_8F_PORT_PAGE72_HDMI_NF_CODE_2                                                                               0x728F
#define P72_90_PORT_PAGE72_HDMI_NF_CODE_3                                                                               0x7290
#define P72_91_PORT_PAGE72_NF_CODE_MAX                                                                                  0x7291
#define P72_92_PORT_PAGE72_NF_CODE_MIN                                                                                  0x7292
#define P72_93_PORT_PAGE72_HDMI_NF_CODE_HD21_1                                                                          0x7293
#define P72_94_PORT_PAGE72_HDMI_NF_CODE_HD21_2                                                                          0x7294
#define P72_95_PORT_PAGE72_HDMI_NF_CODE_HD21_3                                                                          0x7295
#define P72_96_PORT_PAGE72_NF_CODE_HD21_MAX                                                                             0x7296
#define P72_97_PORT_PAGE72_NF_CODE_HD21_MIN                                                                             0x7297
#define P72_98_PORT_PAGE72_DPLL_DUMMY_3                                                                                 0x7298
#define P72_99_PORT_PAGE72_DPLL_DUMMY_4                                                                                 0x7299


//--------------------------------------------------
// D3 Port Overall HDMI Function (Page 72)
//--------------------------------------------------
#define P72_A2_TMDS_MRR0                                                                                                0x72A2
#define P72_A3_TMDS_MRR1                                                                                                0x72A3
#define P72_A4_TMDS_CTRL                                                                                                0x72A4
#define P72_A5_TMDS_CRCOB2                                                                                              0x72A5
#define P72_A6_TMDS_OUTCTL                                                                                              0x72A6
#define P72_A7_TMDS_PWDCTL                                                                                              0x72A7
#define P72_A8_TMDS_ACC0                                                                                                0x72A8
#define P72_AB_TMDS_ACC2                                                                                                0x72AB
#define P72_AD_TMDS_CPS                                                                                                 0x72AD
#define P72_AF_TMDS_WDC                                                                                                 0x72AF
#define P72_B0_TMDS_CHANNEL_FIFO                                                                                        0x72B0
#define P72_B1_TMDS_DBB1                                                                                                0x72B1
#define P72_B2_TMDS_DBB2                                                                                                0x72B2
#define P72_B3_TMDS_DBB3                                                                                                0x72B3
#define P72_B4_TMDS_DPC0                                                                                                0x72B4
#define P72_B5_TMDS_UDC0                                                                                                0x72B5
#define P72_B6_TMDS_UDC1                                                                                                0x72B6
#define P72_B7_TMDS_UDC2                                                                                                0x72B7
#define P72_B8_TMDS_DPC1                                                                                                0x72B8
#define P72_B9_TMDS_OUT_CTRL                                                                                            0x72B9
#define P72_BA_TMDS_ROUT_HIGH_BYTE                                                                                      0x72BA
#define P72_BB_TMDS_ROUT_LOW_BYTE                                                                                       0x72BB
#define P72_BC_TMDS_GOUT_HIGH_BYTE                                                                                      0x72BC
#define P72_BD_TMDS_GOUT_LOW_BYTE                                                                                       0x72BD
#define P72_BE_TMDS_BOUT_HIGH_BYTE                                                                                      0x72BE
#define P72_BF_TMDS_BOUT_LOW_BYTE                                                                                       0x72BF
#define P72_C1_HDCP_DKAP                                                                                                0x72C1
#define P72_C6_HDMI_PR_1                                                                                                0x72C6
#define P72_C7_HDMI_PR_2                                                                                                0x72C7
#define P72_C8_HDMI_APC                                                                                                 0x72C8
#define P72_C9_HDMI_AP                                                                                                  0x72C9
#define P72_CA_HDMI_DP                                                                                                  0x72CA
#define P72_CB_HDMI_SR                                                                                                  0x72CB
#define P72_CC_HDMI_GPVS                                                                                                0x72CC
#define P72_CD_HDMI_PSAP                                                                                                0x72CD
#define P72_CE_HDMI_PSDP                                                                                                0x72CE
#define P72_CF_HDMI_PTRSV7                                                                                              0x72CF
#define P72_D0_HDMI_PSAP2                                                                                               0x72D0
#define P72_D1_HDMI_PSDP2                                                                                               0x72D1
#define P72_D2_PORT_PAGE72_HDMI_PTRSV4                                                                                  0x72D2
#define P72_D3_PORT_PAGE72_HDMI_PTRSV5                                                                                  0x72D3
#define P72_D4_PORT_PAGE72_HDMI_PTRSV6                                                                                  0x72D4
#define P72_D5_HDMI_RSV64_IE                                                                                            0x72D5
#define P72_D6_HDMI_SHDR_IE                                                                                             0x72D6
#define P72_D7_HDMI_SHDR_IE_FLAG                                                                                        0x72D7
#define P72_D8_HDMI_FREESYNC_IE                                                                                         0x72D8
#define P72_D9_HDMI_FREESYNC_IE_FLAG                                                                                    0x72D9
#define P72_DC_PORT_PAGE72_HDMI_VSIF0                                                                                   0x72DC
#define P72_DD_PKT_ROUND_ROBIN_PT0                                                                                      0x72DD
#define P72_DE_PKT_ROUND_ROBIN_PT1                                                                                      0x72DE
#define P72_DF_PKT_ROUND_ROBIN_PT2                                                                                      0x72DF
#define P72_F0_HDMI_DBF0                                                                                                0x72F0
#define P72_F1_HDMI_DBF1                                                                                                0x72F1
#define P72_F2_HDMI_DBF2                                                                                                0x72F2
#define P72_F8_HDMI_RECEIVE_TAG_RSV0                                                                                    0x72F8
#define P72_F9_HDMI_RECEIVE_TAG_RSV1                                                                                    0x72F9
#define P72_FA_HDMI_RECEIVE_TAG_RSV2                                                                                    0x72FA
#define P72_FB_HDMI_RECEIVE_TAG_RSV3                                                                                    0x72FB
#define P72_FC_HDMI_RECEIVE_TAG_RSV4                                                                                    0x72FC
#define P72_FD_HDMI_RECEIVE_TAG_RSV5                                                                                    0x72FD
#define P72_FE_HDMI_RECEIVE_TAG_RSV6                                                                                    0x72FE
#define P72_FF_HDMI_RECEIVE_TAG_RSV7                                                                                    0x72FF


//--------------------------------------------------
// D3 Port HDMI ON Area HDCP Control (Page 72)
//--------------------------------------------------
#define P72_A9_TMDS_ABC0                                                                                                0x72A9
#define P72_AA_TMDS_ABC1                                                                                                0x72AA
#define P72_AC_TMDS_Z0CC2                                                                                               0x72AC
#define P72_AE_TMDS_RPS                                                                                                 0x72AE
#define P72_C0_HDCP_CR                                                                                                  0x72C0
#define P72_C2_HDCP_PCR                                                                                                 0x72C2
#define P72_C3_HDCP_AP                                                                                                  0x72C3
#define P72_C4_HDCP_DP                                                                                                  0x72C4


//--------------------------------------------------
// D3 Port HDMI ON Area Frequency Detect (Page 72)
//--------------------------------------------------
#define P72_E0_AUX_PS_CTRL                                                                                              0x72E0
#define P72_E1_AUX_PS_REPLY                                                                                             0x72E1
#define P72_E6_HDMI_FREQDET_CTRL                                                                                        0x72E6
#define P72_E7_HDMI_FREQDET_OFFSET                                                                                      0x72E7
#define P72_E8_HDMI_FREQDET_UPPER_M                                                                                     0x72E8
#define P72_E9_HDMI_FREQDET_UPPER_L                                                                                     0x72E9
#define P72_EA_HDMI_FREQDET_LOWER_M                                                                                     0x72EA
#define P72_EB_HDMI_FREQDET_LOWER_L                                                                                     0x72EB
#define P72_EC_HDMI_FREQDET_STABLE                                                                                      0x72EC
#define P72_ED_HDMI_FREQDET_RESULT_M                                                                                    0x72ED
#define P72_EE_HDMI_FREQDET_RESULT_L                                                                                    0x72EE
#define P72_EF_HDMI_ERROR_TH                                                                                            0x72EF
#define P72_F6_HDMI_FREQDET_BOUND_H                                                                                     0x72F6
#define P72_F7_HDMI_FREQDET_RESULT_H                                                                                    0x72F7


//--------------------------------------------------
// D4 Port HDMI2.0 Function (Page 73)
//--------------------------------------------------
#define P73_00_HDMI_CTRL_00                                                                                             0x7300
#define P73_01_HDMI_CTRL_01                                                                                             0x7301
#define P73_02_HDMI_CTRL_02                                                                                             0x7302
#define P73_03_HDMI_CTRL_03                                                                                             0x7303
#define P73_04_HDMI_CTRL_04                                                                                             0x7304
#define P73_05_HDMI_CTRL_05                                                                                             0x7305
#define P73_06_HDMI_CTRL_06                                                                                             0x7306
#define P73_07_HDMI_CTRL_07                                                                                             0x7307
#define P73_08_HDMI_CTRL_08                                                                                             0x7308
#define P73_0B_HDMI_CTRL_0B                                                                                             0x730B
#define P73_0C_HDMI_CTRL_0C                                                                                             0x730C
#define P73_0D_HDMI_CTRL_0D                                                                                             0x730D
#define P73_0E_HDMI_CTRL_0E                                                                                             0x730E
#define P73_0F_HDMI_CTRL_0F                                                                                             0x730F
#define P73_10_HDMI_CTRL_10                                                                                             0x7310
#define P73_11_HDMI_CTRL_11                                                                                             0x7311
#define P73_12_HDMI_CTRL_12                                                                                             0x7312
#define P73_13_HDMI_CTRL_13                                                                                             0x7313
#define P73_14_HDMI_CTRL_14                                                                                             0x7314
#define P73_15_HDMI_CTRL_15                                                                                             0x7315
#define P73_16_HDMI_CTRL_16                                                                                             0x7316
#define P73_17_HDMI_CTRL_17                                                                                             0x7317
#define P73_18_HDMI_CTRL_18                                                                                             0x7318
#define P73_40_HDMI_PCK_40                                                                                              0x7340
#define P73_41_HDMI_PCK_41                                                                                              0x7341
#define P73_42_HDMI_PCK_42                                                                                              0x7342
#define P73_43_HDMI_PCK_43                                                                                              0x7343
#define P73_44_HDMI_PCK_44                                                                                              0x7344
#define P73_45_HDMI_PCK_45                                                                                              0x7345
#define P73_46_HDMI_PCK_46                                                                                              0x7346
#define P73_47_HDMI_PCK_47                                                                                              0x7347
#define P73_48_HDMI_PCK_48                                                                                              0x7348
#define P73_49_HDMI_20_49                                                                                               0x7349
#define P73_50_HDMI_20_50                                                                                               0x7350
#define P73_51_HDMI_20_51                                                                                               0x7351


//--------------------------------------------------
// D4 Port HDMI2.x SCDC On Area Ctrl (Page 73)
//--------------------------------------------------
#define P73_19_HDMI_CTRL_19                                                                                             0x7319
#define P73_1A_HDMI_CTRL_1A                                                                                             0x731A
#define P73_1B_HDMI_CTRL_1B                                                                                             0x731B
#define P73_1C_HDMI_CTRL_1C                                                                                             0x731C
#define P73_1D_HDMI_CTRL_1D                                                                                             0x731D
#define P73_1E_HDMI_CTRL_1E                                                                                             0x731E
#define P73_1F_HDMI_CTRL_1F                                                                                             0x731F
#define P73_20_HDMI_CTRL_20                                                                                             0x7320
#define P73_21_HDMI_CTRL_21                                                                                             0x7321
#define P73_22_HDMI_CTRL_22                                                                                             0x7322
#define P73_23_HDMI_CTRL_23                                                                                             0x7323
#define P73_24_HDMI_CTRL_24                                                                                             0x7324
#define P73_25_HDMI_CTRL_25                                                                                             0x7325
#define P73_26_HDMI_CTRL_26                                                                                             0x7326
#define P73_27_HDMI_CTRL_27                                                                                             0x7327
#define P73_28_HDMI_CTRL_28                                                                                             0x7328
#define P73_29_HDMI_CTRL_29                                                                                             0x7329
#define P73_2A_HDMI_CTRL_2A                                                                                             0x732A
#define P73_2B_HDMI_CTRL_2B                                                                                             0x732B
#define P73_2C_HDMI_CTRL_2C                                                                                             0x732C
#define P73_2D_HDMI_CTRL_2D                                                                                             0x732D
#define P73_2E_HDMI_CTRL_2E                                                                                             0x732E
#define P73_2F_HDMI_CTRL_2F                                                                                             0x732F
#define P73_30_HDMI_CTRL_30                                                                                             0x7330
#define P73_31_HDMI_CTRL_31                                                                                             0x7331
#define P73_32_HDMI_CTRL_32                                                                                             0x7332
#define P73_38_HDMI_CTRL_38                                                                                             0x7338
#define P73_39_HDMI_CTRL_39                                                                                             0x7339
#define P73_3A_HDMI_CTRL_3A                                                                                             0x733A
#define P73_3B_HDMI_CTRL_3B                                                                                             0x733B
#define P73_3C_HDMI_CTRL_3C                                                                                             0x733C
#define P73_3D_HDMI21_LT_0                                                                                              0x733D


//--------------------------------------------------
// D4 Port HDMI2.0 Function - EM Packet Part1 (Page 73)
//--------------------------------------------------
#define P73_54_PAGE73_EMP_CTRL_0                                                                                        0x7354
#define P73_55_PAGE72_EMP_CTRL_1                                                                                        0x7355
#define P73_56_PAGE73_HDMI_EMP_1                                                                                        0x7356
#define P73_57_PAGE73_HDMI_EMP_2                                                                                        0x7357
#define P73_58_PAGE73_HDMI_EMP_3                                                                                        0x7358
#define P73_59_PAGE73_HDMI_EMP_4                                                                                        0x7359
#define P73_5A_PAGE73_HDMI_EMP_5                                                                                        0x735A
#define P73_5B_PAGE73_HDMI_EMP_6                                                                                        0x735B
#define P73_5C_PAGE73_HDMI_EMP_7                                                                                        0x735C
#define P73_5D_PAGE73_HDMI_EMP_8                                                                                        0x735D
#define P73_5E_PAGE73_HDMI_EMP_9                                                                                        0x735E
#define P73_5F_PAGE73_HDMI_EMP_A                                                                                        0x735F
#define P73_60_PAGE73_HDMI_EMP_B                                                                                        0x7360
#define P73_61_PAGE73_HDMI_EMP_C                                                                                        0x7361
#define P73_62_PAGE73_HDMI_EMP_CTRL_2                                                                                   0x7362
#define P73_63_PAGE73_HDMI_EMP_CTRL_3                                                                                   0x7363


//--------------------------------------------------
// D4 Port IVHS Delay for HDMI (Page 73)
//--------------------------------------------------
#define P73_70_IVHS_CTRL_0                                                                                              0x7370
#define P73_71_IVHS_CTRL_1                                                                                              0x7371
#define P73_72_IVHS_CTRL_2                                                                                              0x7372
#define P73_73_IVHS_CTRL_3                                                                                              0x7373
#define P73_74_IVHS_CTRL_4                                                                                              0x7374
#define P73_75_IVHS_CTRL_5                                                                                              0x7375
#define P73_76_IVHS_CTRL_6                                                                                              0x7376


//--------------------------------------------------
// D4 Audio N.F PLL (Page 73)
//--------------------------------------------------
#define P73_81_PORT_PAGE73_HDMI_DPLL_CTRL0                                                                              0x7381
#define P73_82_PORT_PAGE73_HDMI_DPLL_CTRL1                                                                              0x7382
#define P73_83_PORT_PAGE73_HDMI_DPLL_CTRL2                                                                              0x7383
#define P73_84_PORT_PAGE73_HDMI_DPLL_CTRL3                                                                              0x7384
#define P73_85_PORT_PAGE73_HDMI_DPLL_CTRL4                                                                              0x7385
#define P73_86_PORT_PAGE73_HDMI_DPLL_ANASET_0                                                                           0x7386
#define P73_87_PORT_PAGE73_HDMI_DPLL_ANASET_1                                                                           0x7387
#define P73_88_PORT_PAGE73_HDMI_DPLL_ANASET_2                                                                           0x7388
#define P73_89_PORT_PAGE73_HDMI_DPLL_ANASET_3                                                                           0x7389
#define P73_8A_PORT_PAGE73_HDMI_DPLL_WD_0                                                                               0x738A
#define P73_8B_PORT_PAGE73_HDMI_DPLL_WD_1                                                                               0x738B
#define P73_8C_PORT_PAGE73_DPLL_DUMMY_1                                                                                 0x738C
#define P73_8D_PORT_PAGE73_DPLL_DUMMY_2                                                                                 0x738D
#define P73_8E_PORT_PAGE73_HDMI_NF_CODE_1                                                                               0x738E
#define P73_8F_PORT_PAGE73_HDMI_NF_CODE_2                                                                               0x738F
#define P73_90_PORT_PAGE73_HDMI_NF_CODE_3                                                                               0x7390
#define P73_91_PORT_PAGE73_NF_CODE_MAX                                                                                  0x7391
#define P73_92_PORT_PAGE73_NF_CODE_MIN                                                                                  0x7392
#define P73_93_PORT_PAGE73_HDMI_NF_CODE_HD21_1                                                                          0x7393
#define P73_94_PORT_PAGE73_HDMI_NF_CODE_HD21_2                                                                          0x7394
#define P73_95_PORT_PAGE73_HDMI_NF_CODE_HD21_3                                                                          0x7395
#define P73_96_PORT_PAGE73_NF_CODE_HD21_MAX                                                                             0x7396
#define P73_97_PORT_PAGE73_NF_CODE_HD21_MIN                                                                             0x7397
#define P73_98_PORT_PAGE73_DPLL_DUMMY_3                                                                                 0x7398
#define P73_99_PORT_PAGE73_DPLL_DUMMY_4                                                                                 0x7399


//--------------------------------------------------
// D4 Port Overall HDMI Function (Page 73)
//--------------------------------------------------
#define P73_A2_TMDS_MRR0                                                                                                0x73A2
#define P73_A3_TMDS_MRR1                                                                                                0x73A3
#define P73_A4_TMDS_CTRL                                                                                                0x73A4
#define P73_A5_TMDS_CRCOB2                                                                                              0x73A5
#define P73_A6_TMDS_OUTCTL                                                                                              0x73A6
#define P73_A7_TMDS_PWDCTL                                                                                              0x73A7
#define P73_A8_TMDS_ACC0                                                                                                0x73A8
#define P73_AB_TMDS_ACC2                                                                                                0x73AB
#define P73_AD_TMDS_CPS                                                                                                 0x73AD
#define P73_AF_TMDS_WDC                                                                                                 0x73AF
#define P73_B0_TMDS_CHANNEL_FIFO                                                                                        0x73B0
#define P73_B1_TMDS_DBB1                                                                                                0x73B1
#define P73_B2_TMDS_DBB2                                                                                                0x73B2
#define P73_B3_TMDS_DBB3                                                                                                0x73B3
#define P73_B4_TMDS_DPC0                                                                                                0x73B4
#define P73_B5_TMDS_UDC0                                                                                                0x73B5
#define P73_B6_TMDS_UDC1                                                                                                0x73B6
#define P73_B7_TMDS_UDC2                                                                                                0x73B7
#define P73_B8_TMDS_DPC1                                                                                                0x73B8
#define P73_B9_TMDS_OUT_CTRL                                                                                            0x73B9
#define P73_BA_TMDS_ROUT_HIGH_BYTE                                                                                      0x73BA
#define P73_BB_TMDS_ROUT_LOW_BYTE                                                                                       0x73BB
#define P73_BC_TMDS_GOUT_HIGH_BYTE                                                                                      0x73BC
#define P73_BD_TMDS_GOUT_LOW_BYTE                                                                                       0x73BD
#define P73_BE_TMDS_BOUT_HIGH_BYTE                                                                                      0x73BE
#define P73_BF_TMDS_BOUT_LOW_BYTE                                                                                       0x73BF
#define P73_C1_HDCP_DKAP                                                                                                0x73C1
#define P73_C6_HDMI_PR_1                                                                                                0x73C6
#define P73_C7_HDMI_PR_2                                                                                                0x73C7
#define P73_C8_HDMI_APC                                                                                                 0x73C8
#define P73_C9_HDMI_AP                                                                                                  0x73C9
#define P73_CA_HDMI_DP                                                                                                  0x73CA
#define P73_CB_HDMI_SR                                                                                                  0x73CB
#define P73_CC_HDMI_GPVS                                                                                                0x73CC
#define P73_CD_HDMI_PSAP                                                                                                0x73CD
#define P73_CE_HDMI_PSDP                                                                                                0x73CE
#define P73_CF_HDMI_PTRSV7                                                                                              0x73CF
#define P73_D0_HDMI_PSAP2                                                                                               0x73D0
#define P73_D1_HDMI_PSDP2                                                                                               0x73D1
#define P73_D2_PORT_PAGE73_HDMI_PTRSV4                                                                                  0x73D2
#define P73_D3_PORT_PAGE73_HDMI_PTRSV5                                                                                  0x73D3
#define P73_D4_PORT_PAGE73_HDMI_PTRSV6                                                                                  0x73D4
#define P73_D5_HDMI_RSV64_IE                                                                                            0x73D5
#define P73_D6_HDMI_SHDR_IE                                                                                             0x73D6
#define P73_D7_HDMI_SHDR_IE_FLAG                                                                                        0x73D7
#define P73_D8_HDMI_FREESYNC_IE                                                                                         0x73D8
#define P73_D9_HDMI_FREESYNC_IE_FLAG                                                                                    0x73D9
#define P73_DC_PORT_PAGE73_HDMI_VSIF0                                                                                   0x73DC
#define P73_DD_PKT_ROUND_ROBIN_PT0                                                                                      0x73DD
#define P73_DE_PKT_ROUND_ROBIN_PT1                                                                                      0x73DE
#define P73_DF_PKT_ROUND_ROBIN_PT2                                                                                      0x73DF
#define P73_F0_HDMI_DBF0                                                                                                0x73F0
#define P73_F1_HDMI_DBF1                                                                                                0x73F1
#define P73_F2_HDMI_DBF2                                                                                                0x73F2
#define P73_F8_HDMI_RECEIVE_TAG_RSV0                                                                                    0x73F8
#define P73_F9_HDMI_RECEIVE_TAG_RSV1                                                                                    0x73F9
#define P73_FA_HDMI_RECEIVE_TAG_RSV2                                                                                    0x73FA
#define P73_FB_HDMI_RECEIVE_TAG_RSV3                                                                                    0x73FB
#define P73_FC_HDMI_RECEIVE_TAG_RSV4                                                                                    0x73FC
#define P73_FD_HDMI_RECEIVE_TAG_RSV5                                                                                    0x73FD
#define P73_FE_HDMI_RECEIVE_TAG_RSV6                                                                                    0x73FE
#define P73_FF_HDMI_RECEIVE_TAG_RSV7                                                                                    0x73FF


//--------------------------------------------------
// D4 Port HDMI ON Area HDCP Control (Page 73)
//--------------------------------------------------
#define P73_A9_TMDS_ABC0                                                                                                0x73A9
#define P73_AA_TMDS_ABC1                                                                                                0x73AA
#define P73_AC_TMDS_Z0CC2                                                                                               0x73AC
#define P73_AE_TMDS_RPS                                                                                                 0x73AE
#define P73_C0_HDCP_CR                                                                                                  0x73C0
#define P73_C2_HDCP_PCR                                                                                                 0x73C2
#define P73_C3_HDCP_AP                                                                                                  0x73C3
#define P73_C4_HDCP_DP                                                                                                  0x73C4


//--------------------------------------------------
// D4 Port HDMI ON Area Frequency Detect (Page 73)
//--------------------------------------------------
#define P73_E0_AUX_PS_CTRL                                                                                              0x73E0
#define P73_E1_AUX_PS_REPLY                                                                                             0x73E1
#define P73_E6_HDMI_FREQDET_CTRL                                                                                        0x73E6
#define P73_E7_HDMI_FREQDET_OFFSET                                                                                      0x73E7
#define P73_E8_HDMI_FREQDET_UPPER_M                                                                                     0x73E8
#define P73_E9_HDMI_FREQDET_UPPER_L                                                                                     0x73E9
#define P73_EA_HDMI_FREQDET_LOWER_M                                                                                     0x73EA
#define P73_EB_HDMI_FREQDET_LOWER_L                                                                                     0x73EB
#define P73_EC_HDMI_FREQDET_STABLE                                                                                      0x73EC
#define P73_ED_HDMI_FREQDET_RESULT_M                                                                                    0x73ED
#define P73_EE_HDMI_FREQDET_RESULT_L                                                                                    0x73EE
#define P73_EF_HDMI_ERROR_TH                                                                                            0x73EF
#define P73_F6_HDMI_FREQDET_BOUND_H                                                                                     0x73F6
#define P73_F7_HDMI_FREQDET_RESULT_H                                                                                    0x73F7


//--------------------------------------------------
// DP 2.0 Rx1 Video SEC Data Part1 (Page 75)
//--------------------------------------------------
#define P75_00_MN_STRM_ATTR_CTRL                                                                                        0x7500
#define P75_01_DP_VBID                                                                                                  0x7501
#define P75_02_MN_STRM_ATTR_MISC                                                                                        0x7502
#define P75_03_MN_STRM_ATTR_MISC1                                                                                       0x7503
#define P75_04_MSA_VFREQ_0                                                                                              0x7504
#define P75_05_MSA_VFREQ_1                                                                                              0x7505
#define P75_06_MSA_VFREQ_2                                                                                              0x7506
#define P75_07_MSA_VFREQ_3                                                                                              0x7507
#define P75_08_MSA_VFREQ_4                                                                                              0x7508
#define P75_09_MSA_VFREQ_5                                                                                              0x7509
#define P75_0A_MSA_AFREQ_0                                                                                              0x750A
#define P75_0B_MSA_AFREQ_1                                                                                              0x750B
#define P75_0C_MSA_AFREQ_2                                                                                              0x750C
#define P75_0D_MSA_AFREQ_3                                                                                              0x750D
#define P75_0E_MSA_AFREQ_4                                                                                              0x750E
#define P75_0F_MSA_AFREQ_5                                                                                              0x750F
#define P75_10_MSA_HTT_0                                                                                                0x7510
#define P75_11_MSA_HTT_1                                                                                                0x7511
#define P75_12_MSA_HST_0                                                                                                0x7512
#define P75_13_MSA_HST_1                                                                                                0x7513
#define P75_14_MSA_HWD_0                                                                                                0x7514
#define P75_15_MSA_HWD_1                                                                                                0x7515
#define P75_16_MSA_HSW_0                                                                                                0x7516
#define P75_17_MSA_HSW_1                                                                                                0x7517
#define P75_18_MSA_VTT_0                                                                                                0x7518
#define P75_19_MSA_VTT_1                                                                                                0x7519
#define P75_1A_MSA_VST_0                                                                                                0x751A
#define P75_1B_MSA_VST_1                                                                                                0x751B
#define P75_1C_MSA_VHT_0                                                                                                0x751C
#define P75_1D_MSA_VHT_1                                                                                                0x751D
#define P75_1E_MSA_VSW_0                                                                                                0x751E
#define P75_1F_MSA_VSW_1                                                                                                0x751F
#define P75_20_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0x7520
#define P75_21_DP_SDP_ADP_SYNC_HB2                                                                                      0x7521
#define P75_22_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0x7522
#define P75_23_DP_SDP_ADP_SYNC_HB3                                                                                      0x7523
#define P75_24_DP_SDP_ADP_SYNC_CTRL_0                                                                                   0x7524
#define P75_25_DP_SDP_ADP_SYNC_CTRL_1                                                                                   0x7525
#define P75_26_DP_SDP_ADP_SYNC_ADDR                                                                                     0x7526
#define P75_27_DP_SDP_ADP_SYNC_DAT                                                                                      0x7527
#define P75_28_DP_SDP_SPD_MAT_HB1                                                                                       0x7528
#define P75_29_DP_SDP_SPD_MAT_HB3                                                                                       0x7529
#define P75_2A_DP_SDP_SPD_HB3                                                                                           0x752A
#define P75_2B_DP_SDP_SPD_CTRL                                                                                          0x752B
#define P75_2C_DP_SDP_SPD_CHG_MNT                                                                                       0x752C
#define P75_2D_DP_SDP_SPD_CHG                                                                                           0x752D
#define P75_2E_DP_SDP_SPD_ADR                                                                                           0x752E
#define P75_2F_DP_SDP_SPD_DAT                                                                                           0x752F
#define P75_30_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0x7530
#define P75_31_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0x7531
#define P75_32_DP_SDP_HDR_INFO_HB3                                                                                      0x7532
#define P75_33_DP_SDP_HDR_INFO_CTRL                                                                                     0x7533
#define P75_34_DP_SDP_HDR_INFO_MNT                                                                                      0x7534
#define P75_35_DP_SDP_HDR_INFO_ADR                                                                                      0x7535
#define P75_36_DP_SDP_HDR_INFO_DAT                                                                                      0x7536
#define P75_37_DP_GLB_STATUS                                                                                            0x7537
#define P75_38_DP_WD_CTRL_0                                                                                             0x7538
#define P75_39_DP_WD_CTRL_1                                                                                             0x7539
#define P75_3A_DP_IRQ_CTRL0                                                                                             0x753A
#define P75_3B_DP_IRQ_CTRL1                                                                                             0x753B
#define P75_3C_DUMMY_3C                                                                                                 0x753C
#define P75_3D_DUMMY_3D                                                                                                 0x753D
#define P75_3E_DUMMY_3E                                                                                                 0x753E
#define P75_3F_DUMMY_3F                                                                                                 0x753F
#define P75_40_VSC0                                                                                                     0x7540
#define P75_41_VSC1                                                                                                     0x7541
#define P75_42_VSC2                                                                                                     0x7542
#define P75_43_VSC3                                                                                                     0x7543
#define P75_44_VSC4                                                                                                     0x7544
#define P75_45_VSC5                                                                                                     0x7545
#define P75_46_VSC6                                                                                                     0x7546
#define P75_47_VSC7                                                                                                     0x7547
#define P75_48_VSC8                                                                                                     0x7548
#define P75_49_VSC9                                                                                                     0x7549
#define P75_4A_VSC10                                                                                                    0x754A
#define P75_4B_VSC11                                                                                                    0x754B
#define P75_4C_SEC_INFO_DSC_BPP_H                                                                                       0x754C
#define P75_4D_SEC_INFO_DSC_BPP_L                                                                                       0x754D
#define P75_4E_SRAM_BIST_0                                                                                              0x754E
#define P75_4F_SRAM_BIST_1                                                                                              0x754F
#define P75_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0x75E7
#define P75_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0x75E8
#define P75_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0x75E9
#define P75_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0x75EA
#define P75_EB_DP_MAC_PPS_HB0                                                                                           0x75EB
#define P75_EC_DP_MAC_PPS_HB2                                                                                           0x75EC
#define P75_ED_DP_MAC_PPS_HB3                                                                                           0x75ED
#define P75_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0x75EE
#define P75_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0x75EF
#define P75_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0x75F0
#define P75_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0x75F1
#define P75_F2_DP_SDP_RSV0_HB3                                                                                          0x75F2
#define P75_F3_DP_SDP_RSV0_CTRL                                                                                         0x75F3
#define P75_F4_DP_SDP_RSV0_ADR                                                                                          0x75F4
#define P75_F5_DP_SDP_RSV0_DAT                                                                                          0x75F5
#define P75_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0x75F6
#define P75_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0x75F7
#define P75_F8_DP_SDP_RSV1_HB3                                                                                          0x75F8
#define P75_F9_DP_SDP_RSV1_CTRL                                                                                         0x75F9
#define P75_FA_DP_SDP_RSV1_ADR                                                                                          0x75FA
#define P75_FB_DP_SDP_RSV1_DAT                                                                                          0x75FB
#define P75_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0x75FC
#define P75_FD_DUMMY_1                                                                                                  0x75FD
#define P75_FE_DUMMY_2                                                                                                  0x75FE
#define P75_FF_DUMMY_3                                                                                                  0x75FF


//--------------------------------------------------
// DP 2.0 Rx1 Audio SEC Data Part1 (Page 75)
//--------------------------------------------------
#define P75_50_AUD_FREQUENY_DET_0                                                                                       0x7550
#define P75_51_AUD_FREQUENY_DET_1                                                                                       0x7551
#define P75_52_AUD_SAMPLE_CNT_0                                                                                         0x7552
#define P75_53_AUD_SAMPLE_CNT_1                                                                                         0x7553
#define P75_54_AUD_FREQUENY_TH_0                                                                                        0x7554
#define P75_55_AUD_FREQUENY_TH_1                                                                                        0x7555
#define P75_56_AUD_FREQUENY_TH_2                                                                                        0x7556
#define P75_57_AUD_FREQUENY_TH_3                                                                                        0x7557
#define P75_58_AUD_FREQUENY_TH_4                                                                                        0x7558
#define P75_59_AUD_FREQUENY_TH_5                                                                                        0x7559
#define P75_5A_SCODE_0                                                                                                  0x755A
#define P75_5B_SCODE_1                                                                                                  0x755B
#define P75_5C_SCODE_2                                                                                                  0x755C
#define P75_5D_AUD_BURST_IN_CTR                                                                                         0x755D
#define P75_5E_SDP_AUD_STR_HB2                                                                                          0x755E
#define P75_5F_SDP_AUD_STR_HB3                                                                                          0x755F
#define P75_60_N_F_CODE_0                                                                                               0x7560
#define P75_61_N_F_CODE_1                                                                                               0x7561
#define P75_62_N_F_CODE_2                                                                                               0x7562
#define P75_63_N_F_CODE_3                                                                                               0x7563
#define P75_64_N_F_CODE_4                                                                                               0x7564
#define P75_65_N_F_CODE_5                                                                                               0x7565
#define P75_66_N_F_CODE_6                                                                                               0x7566
#define P75_67_N_F_CODE_7                                                                                               0x7567
#define P75_68_N_F_CODE_8                                                                                               0x7568
#define P75_69_DUMMY_69                                                                                                 0x7569
#define P75_6A_DUMMY_6A                                                                                                 0x756A
#define P75_6B_DUMMY_6B                                                                                                 0x756B
#define P75_6C_DUMMY_6C                                                                                                 0x756C
#define P75_6D_DUMMY_6D                                                                                                 0x756D
#define P75_6E_DUMMY_6E                                                                                                 0x756E
#define P75_6F_DUMMY_6F                                                                                                 0x756F
#define P75_70_AUD_BUFFER_CTRL_0                                                                                        0x7570
#define P75_71_AUD_BUFFER_CTRL_1                                                                                        0x7571
#define P75_72_AUD_BUFFER_CTRL_2                                                                                        0x7572
#define P75_73_AUD_BUFFER_CTRL_3                                                                                        0x7573
#define P75_74_AUD_FSM_CTRL_0                                                                                           0x7574
#define P75_75_AUD_MAN_FSM_CTRL_1                                                                                       0x7575
#define P75_76_DVC_CTRL                                                                                                 0x7576
#define P75_77_DVC_VA                                                                                                   0x7577
#define P75_78_DVC_WINDOW_CONTROL_0                                                                                     0x7578
#define P75_79_DVC_WINDOW_CONTROL_1                                                                                     0x7579
#define P75_7A_DVC_GAIN_READ_MSB                                                                                        0x757A
#define P75_7B_DVC_GAIN_READ_LSB                                                                                        0x757B
#define P75_7C_AUD_FSM_CTRL_1                                                                                           0x757C
#define P75_7D_AUD_FSM_CTRL_2                                                                                           0x757D
#define P75_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0x757E
#define P75_7F_TEST_PIN                                                                                                 0x757F
#define P75_A9_SPDIF_TX_0                                                                                               0x75A9
#define P75_AA_SPDIF_TX_1                                                                                               0x75AA
#define P75_AB_CS_ADDR                                                                                                  0x75AB
#define P75_AC_CS_DATA                                                                                                  0x75AC
#define P75_AD_SPDIF_CS_2                                                                                               0x75AD
#define P75_AE_SPDIF_CS_3                                                                                               0x75AE
#define P75_AF_SPDIF_CS_4                                                                                               0x75AF
#define P75_B0_DP_AUD_CH_STATUS0                                                                                        0x75B0
#define P75_B1_DP_AUD_CH_STATUS1                                                                                        0x75B1
#define P75_B2_DP_AUD_CH_STATUS2                                                                                        0x75B2
#define P75_B3_DP_AUD_CH_STATUS3                                                                                        0x75B3
#define P75_B4_DP_AUD_CH_STATUS4                                                                                        0x75B4
#define P75_B5_DP_AUD_CRC_0                                                                                             0x75B5
#define P75_B6_DP_AUD_CRC_1                                                                                             0x75B6
#define P75_B7_DP_AUD_CRC_2                                                                                             0x75B7
#define P75_B8_DP_I2S_CTRL                                                                                              0x75B8
#define P75_B9_AUD_I2S_CRC_HB                                                                                           0x75B9
#define P75_BA_AUD_I2S_CRC_LB                                                                                           0x75BA
#define P75_BB_TO_DAC_CH_SEL                                                                                            0x75BB
#define P75_BC_AUD_CH_LO_SEL                                                                                            0x75BC
#define P75_BD_AUD_VALID_STATUS                                                                                         0x75BD
#define P75_BE_DP_CHANNEL_EN_1                                                                                          0x75BE
#define P75_BF_DP_CHANNEL_EN_2                                                                                          0x75BF
#define P75_C0_SPDIFTX_FRAME_0                                                                                          0x75C0
#define P75_C1_SPDIFTX_FRAME_1                                                                                          0x75C1
#define P75_C2_SPDIFTX_FRAME_2                                                                                          0x75C2
#define P75_C3_SPDIFTX_FRAME_3                                                                                          0x75C3
#define P75_C4_SPDIFTX_FRAME_4                                                                                          0x75C4
#define P75_C5_SPDIFTX_FRAME_5                                                                                          0x75C5
#define P75_C6_SPDIFTX_CHST_CTRL                                                                                        0x75C6
#define P75_C7_AUD_LAYOUT_CTRL                                                                                          0x75C7
#define P75_C8_DP_AUD_CTRL                                                                                              0x75C8
#define P75_C9_DP_AUD_ID                                                                                                0x75C9
#define P75_CA_DP_AUD_ID_DETECT                                                                                         0x75CA
#define P75_CB_DP_SEC_MISC_1                                                                                            0x75CB
#define P75_CD_DUMMY_CD                                                                                                 0x75CD
#define P75_CE_DUMMY_CE                                                                                                 0x75CE
#define P75_CF_DUMMY_CF                                                                                                 0x75CF
#define P75_E0_SDP_ACM_ISRC_INT                                                                                         0x75E0
#define P75_E1_SDP_ACM_0                                                                                                0x75E1
#define P75_E2_SDP_ACM_1                                                                                                0x75E2
#define P75_E3_SDP_ISRC_0                                                                                               0x75E3
#define P75_E4_SDP_ISRC_ADR                                                                                             0x75E4
#define P75_E5_SDP_ISRC_DATA                                                                                            0x75E5
#define P75_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0x75E6


//--------------------------------------------------
// D3 Port HDMI2.1 Legacy Function of HDMI2.0 (Page 77)
//--------------------------------------------------
#define P77_08_HDMI21_FRL_CED_0                                                                                         0x7708
#define P77_09_HDMI21_FRL_CED_1                                                                                         0x7709
#define P77_0A_HDMI21_FRL_CED_2                                                                                         0x770A
#define P77_0B_HDMI21_FRL_CED_3                                                                                         0x770B
#define P77_0C_HDMI21_FRL_CED_4                                                                                         0x770C
#define P77_0D_HDMI21_FRL_CED_5                                                                                         0x770D
#define P77_0E_HDMI21_FRL_CED_6                                                                                         0x770E
#define P77_0F_HDMI21_FRL_CED_7                                                                                         0x770F
#define P77_10_HDMI21_FRL_CED_8                                                                                         0x7710
#define P77_11_HDMI21_FRL_CED_9                                                                                         0x7711
#define P77_12_HDMI21_FRL_CED_10                                                                                        0x7712
#define P77_13_HDMI21_FRL_CED_11                                                                                        0x7713
#define P77_14_HDMI21_FRL_CED_12                                                                                        0x7714
#define P77_15_HDMI21_FRL_CED_13                                                                                        0x7715
#define P77_16_HDMI21_FRL_CED_14                                                                                        0x7716
#define P77_17_HDMI21_FRL_CED_15                                                                                        0x7717
#define P77_40_HDMI_PCK_40                                                                                              0x7740
#define P77_41_HDMI_PCK_41                                                                                              0x7741
#define P77_42_HDMI_PCK_42                                                                                              0x7742
#define P77_43_HDMI_PCK_43                                                                                              0x7743
#define P77_44_HDMI_PCK_44                                                                                              0x7744
#define P77_45_HDMI_PCK_45                                                                                              0x7745
#define P77_46_HDMI_PCK_46                                                                                              0x7746
#define P77_47_HDMI_PCK_47                                                                                              0x7747
#define P77_48_HDMI_PCK_48                                                                                              0x7748
#define P77_49_HDMI_20_49                                                                                               0x7749
#define P77_50_HDMI_20_50                                                                                               0x7750
#define P77_51_HDMI_20_51                                                                                               0x7751


//--------------------------------------------------
// D3 Port HDMI2.1 Legacy Function (Page 77)
//--------------------------------------------------
#define P77_96_HDMI_RECEIVE_TAG_RSV0                                                                                    0x7796
#define P77_97_HDMI_RECEIVE_TAG_RSV1                                                                                    0x7797
#define P77_98_HDMI_RECEIVE_TAG_RSV2                                                                                    0x7798
#define P77_99_HDMI_RECEIVE_TAG_RSV3                                                                                    0x7799
#define P77_9A_HDMI_RECEIVE_TAG_RSV4                                                                                    0x779A
#define P77_9B_HDMI_RECEIVE_TAG_RSV5                                                                                    0x779B
#define P77_9C_HDMI_RECEIVE_TAG_RSV6                                                                                    0x779C
#define P77_9D_HDMI_RECEIVE_TAG_RSV7                                                                                    0x779D
#define P77_A2_TMDS_MRR0                                                                                                0x77A2
#define P77_A3_TMDS_MRR1                                                                                                0x77A3
#define P77_A4_TMDS_CTRL                                                                                                0x77A4
#define P77_A5_TMDS_CRCOB2                                                                                              0x77A5
#define P77_A7_TMDS_PWDCTL                                                                                              0x77A7
#define P77_A8_TMDS_ACC0                                                                                                0x77A8
#define P77_AA_TMDS_ABC1                                                                                                0x77AA
#define P77_AB_TMDS_ACC2                                                                                                0x77AB
#define P77_AD_TMDS_CPS                                                                                                 0x77AD
#define P77_AE_TMDS_RPS0                                                                                                0x77AE
#define P77_AF_TMDS_WDC                                                                                                 0x77AF
#define P77_B1_TMDS_DBB1                                                                                                0x77B1
#define P77_B2_TMDS_DBB2                                                                                                0x77B2
#define P77_B3_TMDS_DBB3                                                                                                0x77B3
#define P77_B4_TMDS_DPC0                                                                                                0x77B4
#define P77_B5_TMDS_UDC0                                                                                                0x77B5
#define P77_B6_TMDS_UDC1                                                                                                0x77B6
#define P77_B8_TMDS_DPC1                                                                                                0x77B8
#define P77_C6_HDMI_PR_1                                                                                                0x77C6
#define P77_C7_HDMI_PR_2                                                                                                0x77C7
#define P77_C8_HDMI_APC                                                                                                 0x77C8
#define P77_C9_HDMI_AP                                                                                                  0x77C9
#define P77_CA_HDMI_DP                                                                                                  0x77CA
#define P77_CB_HDMI_SR                                                                                                  0x77CB
#define P77_CC_HDMI_GPVS                                                                                                0x77CC
#define P77_CD_HDMI_PSAP                                                                                                0x77CD
#define P77_CE_HDMI_PSDP                                                                                                0x77CE
#define P77_CF_HDMI_PTRSV7                                                                                              0x77CF
#define P77_D0_HDMI_PSAP2                                                                                               0x77D0
#define P77_D1_HDMI_PSDP2                                                                                               0x77D1
#define P77_D2_PORT_PAGE77_HDMI_PTRSV4                                                                                  0x77D2
#define P77_D3_PORT_PAGE77_HDMI_PTRSV5                                                                                  0x77D3
#define P77_D4_PORT_PAGE77_HDMI_PTRSV6                                                                                  0x77D4
#define P77_D5_HDMI_RSV64_IE                                                                                            0x77D5
#define P77_D6_HDMI_SHDR_IE                                                                                             0x77D6
#define P77_D7_HDMI_SHDR_IE_FLAG                                                                                        0x77D7
#define P77_D8_HDMI_FREESYNC_IE                                                                                         0x77D8
#define P77_D9_HDMI_FREESYNC_IE_FLAG                                                                                    0x77D9
#define P77_DC_PORT_PAGE77_HDMI_VSIF0                                                                                   0x77DC
#define P77_DD_PKT_ROUND_ROBIN_PT0                                                                                      0x77DD
#define P77_DE_PKT_ROUND_ROBIN_PT1                                                                                      0x77DE
#define P77_DF_PKT_ROUND_ROBIN_PT2                                                                                      0x77DF


//--------------------------------------------------
// D3 Port HDMI2.1 ON Area Transition Detect (Page 77)
//--------------------------------------------------
#define P77_DA_HDMI21_FRL_DETECTION_0                                                                                   0x77DA
#define P77_DB_HDMI21_FRL_DETECTION_1                                                                                   0x77DB
#define P77_E0_HDMI21_FRL_DETECTION_2                                                                                   0x77E0
#define P77_E1_HDMI21_FRL_DETECTION_3                                                                                   0x77E1
#define P77_E2_HDMI_TRANSDET_CTRL0                                                                                      0x77E2
#define P77_E3_HDMI_TRANSDET_LMS0                                                                                       0x77E3
#define P77_E4_HDMI_TRANSDET_LMS1                                                                                       0x77E4
#define P77_E5_HDMI_TRANSDET_CTRL1                                                                                      0x77E5
#define P77_E6_HDMI_TRANSDET_CTRL2                                                                                      0x77E6
#define P77_E7_HDMI_TRANSDET_CTRL3                                                                                      0x77E7
#define P77_E8_HDMI_TRANSDET_CTRL4                                                                                      0x77E8
#define P77_E9_HDMI_TRANSDET_CTRL5                                                                                      0x77E9
#define P77_EA_HDMI_TRANSDET_3G_UPPER_M                                                                                 0x77EA
#define P77_EB_HDMI_TRANSDET_3G_UPPER_L                                                                                 0x77EB
#define P77_EC_HDMI_TRANSDET_3G_LOWER_M                                                                                 0x77EC
#define P77_ED_HDMI_TRANSDET_3G_LOWER_L                                                                                 0x77ED
#define P77_EE_HDMI_TRANSDET_6G_UPPER_M                                                                                 0x77EE
#define P77_EF_HDMI_TRANSDET_6G_UPPER_L                                                                                 0x77EF
#define P77_F0_HDMI_TRANSDET_6G_LOWER_M                                                                                 0x77F0
#define P77_F1_HDMI_TRANSDET_6G_LOWER_L                                                                                 0x77F1
#define P77_F2_HDMI_TRANSDET_8G_UPPER_M                                                                                 0x77F2
#define P77_F3_HDMI_TRANSDET_8G_UPPER_L                                                                                 0x77F3
#define P77_F4_HDMI_TRANSDET_8G_LOWER_M                                                                                 0x77F4
#define P77_F5_HDMI_TRANSDET_8G_LOWER_L                                                                                 0x77F5
#define P77_F6_HDMI_TRANSDET_10G_UPPER_M                                                                                0x77F6
#define P77_F7_HDMI_TRANSDET_10G_UPPER_L                                                                                0x77F7
#define P77_F8_HDMI_TRANSDET_10G_LOWER_M                                                                                0x77F8
#define P77_F9_HDMI_TRANSDET_10G_LOWER_L                                                                                0x77F9
#define P77_FA_HDMI_TRANSDET_12G_UPPER_M                                                                                0x77FA
#define P77_FB_HDMI_TRANSDET_12G_UPPER_L                                                                                0x77FB
#define P77_FC_HDMI_TRANSDET_12G_LOWER_M                                                                                0x77FC
#define P77_FD_HDMI_TRANSDET_12G_LOWER_L                                                                                0x77FD
#define P77_FE_HDMI_TRANSDET_RESULT_M                                                                                   0x77FE
#define P77_FF_HDMI_TRANSDET_RESULT_L                                                                                   0x77FF


//--------------------------------------------------
// D4 Port HDMI2.1 Legacy Function of HDMI2.0 (Page 78)
//--------------------------------------------------
#define P78_08_HDMI21_FRL_CED_0                                                                                         0x7808
#define P78_09_HDMI21_FRL_CED_1                                                                                         0x7809
#define P78_0A_HDMI21_FRL_CED_2                                                                                         0x780A
#define P78_0B_HDMI21_FRL_CED_3                                                                                         0x780B
#define P78_0C_HDMI21_FRL_CED_4                                                                                         0x780C
#define P78_0D_HDMI21_FRL_CED_5                                                                                         0x780D
#define P78_0E_HDMI21_FRL_CED_6                                                                                         0x780E
#define P78_0F_HDMI21_FRL_CED_7                                                                                         0x780F
#define P78_10_HDMI21_FRL_CED_8                                                                                         0x7810
#define P78_11_HDMI21_FRL_CED_9                                                                                         0x7811
#define P78_12_HDMI21_FRL_CED_10                                                                                        0x7812
#define P78_13_HDMI21_FRL_CED_11                                                                                        0x7813
#define P78_14_HDMI21_FRL_CED_12                                                                                        0x7814
#define P78_15_HDMI21_FRL_CED_13                                                                                        0x7815
#define P78_16_HDMI21_FRL_CED_14                                                                                        0x7816
#define P78_17_HDMI21_FRL_CED_15                                                                                        0x7817
#define P78_40_HDMI_PCK_40                                                                                              0x7840
#define P78_41_HDMI_PCK_41                                                                                              0x7841
#define P78_42_HDMI_PCK_42                                                                                              0x7842
#define P78_43_HDMI_PCK_43                                                                                              0x7843
#define P78_44_HDMI_PCK_44                                                                                              0x7844
#define P78_45_HDMI_PCK_45                                                                                              0x7845
#define P78_46_HDMI_PCK_46                                                                                              0x7846
#define P78_47_HDMI_PCK_47                                                                                              0x7847
#define P78_48_HDMI_PCK_48                                                                                              0x7848
#define P78_49_HDMI_20_49                                                                                               0x7849
#define P78_50_HDMI_20_50                                                                                               0x7850
#define P78_51_HDMI_20_51                                                                                               0x7851


//--------------------------------------------------
// D4 Port HDMI2.1 Legacy Function (Page 78)
//--------------------------------------------------
#define P78_96_HDMI_RECEIVE_TAG_RSV0                                                                                    0x7896
#define P78_97_HDMI_RECEIVE_TAG_RSV1                                                                                    0x7897
#define P78_98_HDMI_RECEIVE_TAG_RSV2                                                                                    0x7898
#define P78_99_HDMI_RECEIVE_TAG_RSV3                                                                                    0x7899
#define P78_9A_HDMI_RECEIVE_TAG_RSV4                                                                                    0x789A
#define P78_9B_HDMI_RECEIVE_TAG_RSV5                                                                                    0x789B
#define P78_9C_HDMI_RECEIVE_TAG_RSV6                                                                                    0x789C
#define P78_9D_HDMI_RECEIVE_TAG_RSV7                                                                                    0x789D
#define P78_A2_TMDS_MRR0                                                                                                0x78A2
#define P78_A3_TMDS_MRR1                                                                                                0x78A3
#define P78_A4_TMDS_CTRL                                                                                                0x78A4
#define P78_A5_TMDS_CRCOB2                                                                                              0x78A5
#define P78_A7_TMDS_PWDCTL                                                                                              0x78A7
#define P78_A8_TMDS_ACC0                                                                                                0x78A8
#define P78_AA_TMDS_ABC1                                                                                                0x78AA
#define P78_AB_TMDS_ACC2                                                                                                0x78AB
#define P78_AD_TMDS_CPS                                                                                                 0x78AD
#define P78_AE_TMDS_RPS0                                                                                                0x78AE
#define P78_AF_TMDS_WDC                                                                                                 0x78AF
#define P78_B1_TMDS_DBB1                                                                                                0x78B1
#define P78_B2_TMDS_DBB2                                                                                                0x78B2
#define P78_B3_TMDS_DBB3                                                                                                0x78B3
#define P78_B4_TMDS_DPC0                                                                                                0x78B4
#define P78_B5_TMDS_UDC0                                                                                                0x78B5
#define P78_B6_TMDS_UDC1                                                                                                0x78B6
#define P78_B8_TMDS_DPC1                                                                                                0x78B8
#define P78_C6_HDMI_PR_1                                                                                                0x78C6
#define P78_C7_HDMI_PR_2                                                                                                0x78C7
#define P78_C8_HDMI_APC                                                                                                 0x78C8
#define P78_C9_HDMI_AP                                                                                                  0x78C9
#define P78_CA_HDMI_DP                                                                                                  0x78CA
#define P78_CB_HDMI_SR                                                                                                  0x78CB
#define P78_CC_HDMI_GPVS                                                                                                0x78CC
#define P78_CD_HDMI_PSAP                                                                                                0x78CD
#define P78_CE_HDMI_PSDP                                                                                                0x78CE
#define P78_CF_HDMI_PTRSV7                                                                                              0x78CF
#define P78_D0_HDMI_PSAP2                                                                                               0x78D0
#define P78_D1_HDMI_PSDP2                                                                                               0x78D1
#define P78_D2_PORT_PAGE78_HDMI_PTRSV4                                                                                  0x78D2
#define P78_D3_PORT_PAGE78_HDMI_PTRSV5                                                                                  0x78D3
#define P78_D4_PORT_PAGE78_HDMI_PTRSV6                                                                                  0x78D4
#define P78_D5_HDMI_RSV64_IE                                                                                            0x78D5
#define P78_D6_HDMI_SHDR_IE                                                                                             0x78D6
#define P78_D7_HDMI_SHDR_IE_FLAG                                                                                        0x78D7
#define P78_D8_HDMI_FREESYNC_IE                                                                                         0x78D8
#define P78_D9_HDMI_FREESYNC_IE_FLAG                                                                                    0x78D9
#define P78_DC_PORT_PAGE78_HDMI_VSIF0                                                                                   0x78DC
#define P78_DD_PKT_ROUND_ROBIN_PT0                                                                                      0x78DD
#define P78_DE_PKT_ROUND_ROBIN_PT1                                                                                      0x78DE
#define P78_DF_PKT_ROUND_ROBIN_PT2                                                                                      0x78DF


//--------------------------------------------------
// D4 Port HDMI2.1 ON Area Transition Detect (Page 78)
//--------------------------------------------------
#define P78_DA_HDMI21_FRL_DETECTION_0                                                                                   0x78DA
#define P78_DB_HDMI21_FRL_DETECTION_1                                                                                   0x78DB
#define P78_E0_HDMI21_FRL_DETECTION_2                                                                                   0x78E0
#define P78_E1_HDMI21_FRL_DETECTION_3                                                                                   0x78E1
#define P78_E2_HDMI_TRANSDET_CTRL0                                                                                      0x78E2
#define P78_E3_HDMI_TRANSDET_LMS0                                                                                       0x78E3
#define P78_E4_HDMI_TRANSDET_LMS1                                                                                       0x78E4
#define P78_E5_HDMI_TRANSDET_CTRL1                                                                                      0x78E5
#define P78_E6_HDMI_TRANSDET_CTRL2                                                                                      0x78E6
#define P78_E7_HDMI_TRANSDET_CTRL3                                                                                      0x78E7
#define P78_E8_HDMI_TRANSDET_CTRL4                                                                                      0x78E8
#define P78_E9_HDMI_TRANSDET_CTRL5                                                                                      0x78E9
#define P78_EA_HDMI_TRANSDET_3G_UPPER_M                                                                                 0x78EA
#define P78_EB_HDMI_TRANSDET_3G_UPPER_L                                                                                 0x78EB
#define P78_EC_HDMI_TRANSDET_3G_LOWER_M                                                                                 0x78EC
#define P78_ED_HDMI_TRANSDET_3G_LOWER_L                                                                                 0x78ED
#define P78_EE_HDMI_TRANSDET_6G_UPPER_M                                                                                 0x78EE
#define P78_EF_HDMI_TRANSDET_6G_UPPER_L                                                                                 0x78EF
#define P78_F0_HDMI_TRANSDET_6G_LOWER_M                                                                                 0x78F0
#define P78_F1_HDMI_TRANSDET_6G_LOWER_L                                                                                 0x78F1
#define P78_F2_HDMI_TRANSDET_8G_UPPER_M                                                                                 0x78F2
#define P78_F3_HDMI_TRANSDET_8G_UPPER_L                                                                                 0x78F3
#define P78_F4_HDMI_TRANSDET_8G_LOWER_M                                                                                 0x78F4
#define P78_F5_HDMI_TRANSDET_8G_LOWER_L                                                                                 0x78F5
#define P78_F6_HDMI_TRANSDET_10G_UPPER_M                                                                                0x78F6
#define P78_F7_HDMI_TRANSDET_10G_UPPER_L                                                                                0x78F7
#define P78_F8_HDMI_TRANSDET_10G_LOWER_M                                                                                0x78F8
#define P78_F9_HDMI_TRANSDET_10G_LOWER_L                                                                                0x78F9
#define P78_FA_HDMI_TRANSDET_12G_UPPER_M                                                                                0x78FA
#define P78_FB_HDMI_TRANSDET_12G_UPPER_L                                                                                0x78FB
#define P78_FC_HDMI_TRANSDET_12G_LOWER_M                                                                                0x78FC
#define P78_FD_HDMI_TRANSDET_12G_LOWER_L                                                                                0x78FD
#define P78_FE_HDMI_TRANSDET_RESULT_M                                                                                   0x78FE
#define P78_FF_HDMI_TRANSDET_RESULT_L                                                                                   0x78FF


//--------------------------------------------------
// D1 UFP DP2.0 Combo U3 DPHY (Page 7A)
//--------------------------------------------------
#define P7A_00_MODE_CDR_5G                                                                                              0x7A00
#define P7A_01_MODE_GAIN_5G_00                                                                                          0x7A01
#define P7A_02_MODE_GAIN_5G_01                                                                                          0x7A02
#define P7A_03_MODE_OFFSET_K_5G_00                                                                                      0x7A03
#define P7A_04_MODE_OFFSET_K_5G_01                                                                                      0x7A04
#define P7A_05_MODE_CDR_10G                                                                                             0x7A05
#define P7A_06_MODE_GAIN_10G_00                                                                                         0x7A06
#define P7A_07_MODE_GAIN_10G_01                                                                                         0x7A07
#define P7A_08_MODE_OFFSET_K_10G_00                                                                                     0x7A08
#define P7A_09_MODE_OFFSET_K_10G_01                                                                                     0x7A09
#define P7A_0A_MODE_CDR_DP                                                                                              0x7A0A
#define P7A_0B_MODE_GAIN_DP_00                                                                                          0x7A0B
#define P7A_0C_MODE_GAIN_DP_01                                                                                          0x7A0C
#define P7A_0D_MODE_OFFSET_K_DP_00                                                                                      0x7A0D
#define P7A_0E_MODE_OFFSET_K_DP_01                                                                                      0x7A0E
#define P7A_10_FLD_5G_0                                                                                                 0x7A10
#define P7A_11_FLD_5G_1                                                                                                 0x7A11
#define P7A_12_FLD_5G_2                                                                                                 0x7A12
#define P7A_13_FLD_5G_3                                                                                                 0x7A13
#define P7A_14_CDR_5G_0                                                                                                 0x7A14
#define P7A_15_CDR_5G_1                                                                                                 0x7A15
#define P7A_16_DFE_5G_0                                                                                                 0x7A16
#define P7A_17_TX_CMU_5G_0                                                                                              0x7A17
#define P7A_18_TX_OUT_5G_1                                                                                              0x7A18
#define P7A_20_FLD_10G_0                                                                                                0x7A20
#define P7A_21_FLD_10G_1                                                                                                0x7A21
#define P7A_22_FLD_10G_2                                                                                                0x7A22
#define P7A_23_FLD_10G_3                                                                                                0x7A23
#define P7A_24_CDR_10G_0                                                                                                0x7A24
#define P7A_25_CDR_10G_1                                                                                                0x7A25
#define P7A_26_DFE_10G_0                                                                                                0x7A26
#define P7A_27_TX_CMU_10G_0                                                                                             0x7A27
#define P7A_28_TX_OUT_10G_1                                                                                             0x7A28
#define P7A_30_FLD_DP_0                                                                                                 0x7A30
#define P7A_31_FLD_DP_1                                                                                                 0x7A31
#define P7A_32_FLD_DP_2                                                                                                 0x7A32
#define P7A_33_FLD_DP_3                                                                                                 0x7A33
#define P7A_34_CDR_DP_0                                                                                                 0x7A34
#define P7A_35_CDR_DP_1                                                                                                 0x7A35
#define P7A_36_DFE_DP_0                                                                                                 0x7A36
#define P7A_50_ADJR_DATA_ODD_L0_5G                                                                                      0x7A50
#define P7A_51_ADJR_DATA_ODD_L2_5G                                                                                      0x7A51
#define P7A_52_ADJR_DATA_EVEN_L0_5G                                                                                     0x7A52
#define P7A_53_ADJR_DATA_EVEN_L2_5G                                                                                     0x7A53
#define P7A_54_ADJR_EDGE_ODD_L0_5G                                                                                      0x7A54
#define P7A_55_ADJR_EDGE_ODD_L2_5G                                                                                      0x7A55
#define P7A_56_ADJR_EDGE_EVEN_L0_5G                                                                                     0x7A56
#define P7A_57_ADJR_EDGE_EVEN_L2_5G                                                                                     0x7A57
#define P7A_58_ADJR_OFF_ODD_L0_5G                                                                                       0x7A58
#define P7A_59_ADJR_OFF_ODD_L2_5G                                                                                       0x7A59
#define P7A_5A_ADJR_OFF_EVEN_L0_5G                                                                                      0x7A5A
#define P7A_5B_ADJR_OFF_EVEN_L2_5G                                                                                      0x7A5B
#define P7A_5C_ADJR_DATA_ODD_L0_10G                                                                                     0x7A5C
#define P7A_5D_ADJR_DATA_ODD_L2_10G                                                                                     0x7A5D
#define P7A_5E_ADJR_DATA_EVEN_L0_10G                                                                                    0x7A5E
#define P7A_5F_ADJR_DATA_EVEN_L2_10G                                                                                    0x7A5F
#define P7A_60_ADJR_EDGE_ODD_L0_10G                                                                                     0x7A60
#define P7A_61_ADJR_EDGE_ODD_L2_10G                                                                                     0x7A61
#define P7A_62_ADJR_EDGE_EVEN_L0_10G                                                                                    0x7A62
#define P7A_63_ADJR_EDGE_EVEN_L2_10G                                                                                    0x7A63
#define P7A_64_ADJR_OFF_ODD_L0_10G                                                                                      0x7A64
#define P7A_65_ADJR_OFF_ODD_L2_10G                                                                                      0x7A65
#define P7A_66_ADJR_OFF_EVEN_L0_10G                                                                                     0x7A66
#define P7A_67_ADJR_OFF_EVEN_L2_10G                                                                                     0x7A67
#define P7A_68_ADJR_U3_TAP0_LV0                                                                                         0x7A68
#define P7A_69_ADJR_U3_TAP0_LV1                                                                                         0x7A69
#define P7A_6A_ADJR_U3_TAP0_LV2                                                                                         0x7A6A
#define P7A_6B_ADJR_U3_TAP0_LV3                                                                                         0x7A6B
#define P7A_6C_ADJR_U3_TAP0_LV4                                                                                         0x7A6C
#define P7A_6D_ADJR_U3_TAP0_LV5                                                                                         0x7A6D
#define P7A_6E_ADJR_U3_TAP0_LV6                                                                                         0x7A6E
#define P7A_70_ADJR_LEQ_LV0_L0_5G                                                                                       0x7A70
#define P7A_71_ADJR_LEQ_LV1_L0_5G                                                                                       0x7A71
#define P7A_72_ADJR_LEQ_LV2_L0_5G                                                                                       0x7A72
#define P7A_73_ADJR_LEQ_LV3_L0_5G                                                                                       0x7A73
#define P7A_74_ADJR_LEQ_LV4_L0_5G                                                                                       0x7A74
#define P7A_75_ADJR_LEQ_LV5_L0_5G                                                                                       0x7A75
#define P7A_76_ADJR_LEQ_LV6_L0_5G                                                                                       0x7A76
#define P7A_77_ADJR_LEQ_LV7_L0_5G                                                                                       0x7A77
#define P7A_78_ADJR_LEQ_LV0_L0_10G                                                                                      0x7A78
#define P7A_79_ADJR_LEQ_LV1_L0_10G                                                                                      0x7A79
#define P7A_7A_ADJR_LEQ_LV2_L0_10G                                                                                      0x7A7A
#define P7A_7B_ADJR_LEQ_LV3_L0_10G                                                                                      0x7A7B
#define P7A_7C_ADJR_LEQ_LV4_L0_10G                                                                                      0x7A7C
#define P7A_7D_ADJR_LEQ_LV5_L0_10G                                                                                      0x7A7D
#define P7A_7E_ADJR_LEQ_LV6_L0_10G                                                                                      0x7A7E
#define P7A_7F_ADJR_LEQ_LV7_L0_10G                                                                                      0x7A7F
#define P7A_80_ADJR_LEQ_LV0_L2_5G                                                                                       0x7A80
#define P7A_81_ADJR_LEQ_LV1_L2_5G                                                                                       0x7A81
#define P7A_82_ADJR_LEQ_LV2_L2_5G                                                                                       0x7A82
#define P7A_83_ADJR_LEQ_LV3_L2_5G                                                                                       0x7A83
#define P7A_84_ADJR_LEQ_LV4_L2_5G                                                                                       0x7A84
#define P7A_85_ADJR_LEQ_LV5_L2_5G                                                                                       0x7A85
#define P7A_86_ADJR_LEQ_LV6_L2_5G                                                                                       0x7A86
#define P7A_87_ADJR_LEQ_LV7_L2_5G                                                                                       0x7A87
#define P7A_88_ADJR_LEQ_LV0_L2_10G                                                                                      0x7A88
#define P7A_89_ADJR_LEQ_LV1_L2_10G                                                                                      0x7A89
#define P7A_8A_ADJR_LEQ_LV2_L2_10G                                                                                      0x7A8A
#define P7A_8B_ADJR_LEQ_LV3_L2_10G                                                                                      0x7A8B
#define P7A_8C_ADJR_LEQ_LV4_L2_10G                                                                                      0x7A8C
#define P7A_8D_ADJR_LEQ_LV5_L2_10G                                                                                      0x7A8D
#define P7A_8E_ADJR_LEQ_LV6_L2_10G                                                                                      0x7A8E
#define P7A_8F_ADJR_LEQ_LV7_L2_10G                                                                                      0x7A8F
#define P7A_90_DPHY_00                                                                                                  0x7A90
#define P7A_91_DPHY_01                                                                                                  0x7A91
#define P7A_92_DPHY_02                                                                                                  0x7A92
#define P7A_93_DPHY_03                                                                                                  0x7A93
#define P7A_94_DPHY_04                                                                                                  0x7A94
#define P7A_95_DPHY_05                                                                                                  0x7A95
#define P7A_96_DATA_TIMER_0                                                                                             0x7A96
#define P7A_97_DATA_TIMER_1                                                                                             0x7A97
#define P7A_98_DATA_TIMER_2                                                                                             0x7A98
#define P7A_99_DATA_TIMER_3                                                                                             0x7A99
#define P7A_9A_DATA_TIMER_4                                                                                             0x7A9A
#define P7A_9B_DATA_TIMER_5                                                                                             0x7A9B
#define P7A_9C_DATA_TIMER_6                                                                                             0x7A9C
#define P7A_9D_DATA_TIMER_7                                                                                             0x7A9D
#define P7A_A0_DATA_TIMER_8                                                                                             0x7AA0
#define P7A_A1_TX_DDC_00                                                                                                0x7AA1
#define P7A_A3_ADJR_00                                                                                                  0x7AA3
#define P7A_A4_ADJR_01                                                                                                  0x7AA4
#define P7A_A5_ADJR_02                                                                                                  0x7AA5
#define P7A_A6_ADJR_03                                                                                                  0x7AA6
#define P7A_A7_ADJR_04                                                                                                  0x7AA7
#define P7A_A8_ADJR_05                                                                                                  0x7AA8
#define P7A_A9_ADJR_06                                                                                                  0x7AA9
#define P7A_AA_FORE_OFF_TST_L0                                                                                          0x7AAA
#define P7A_AB_FORE_OFF_TST_L1                                                                                          0x7AAB
#define P7A_AC_FORE_OFF_TST_L2                                                                                          0x7AAC
#define P7A_AD_FORE_OFF_TST_L3                                                                                          0x7AAD
#define P7A_B0_ADJR_LEQ_L0                                                                                              0x7AB0
#define P7A_B1_ADJR_LEQ_L1                                                                                              0x7AB1
#define P7A_B2_ADJR_LEQ_L2                                                                                              0x7AB2
#define P7A_B3_ADJR_LEQ_L3                                                                                              0x7AB3
#define P7A_B4_ADJR_DATA_ODD_L0                                                                                         0x7AB4
#define P7A_B5_ADJR_DATA_ODD_L1                                                                                         0x7AB5
#define P7A_B6_ADJR_DATA_ODD_L2                                                                                         0x7AB6
#define P7A_B7_ADJR_DATA_ODD_L3                                                                                         0x7AB7
#define P7A_B8_ADJR_DATA_EVEN_L0                                                                                        0x7AB8
#define P7A_B9_ADJR_DATA_EVEN_L1                                                                                        0x7AB9
#define P7A_BA_ADJR_DATA_EVEN_L2                                                                                        0x7ABA
#define P7A_BB_ADJR_DATA_EVEN_L3                                                                                        0x7ABB
#define P7A_BC_ADJR_EDGE_ODD_L0                                                                                         0x7ABC
#define P7A_BD_ADJR_EDGE_ODD_L1                                                                                         0x7ABD
#define P7A_BE_ADJR_EDGE_ODD_L2                                                                                         0x7ABE
#define P7A_BF_ADJR_EDGE_ODD_L3                                                                                         0x7ABF
#define P7A_C0_ADJR_EDGE_EVEN_L0                                                                                        0x7AC0
#define P7A_C1_ADJR_EDGE_EVEN_L1                                                                                        0x7AC1
#define P7A_C2_ADJR_EDGE_EVEN_L2                                                                                        0x7AC2
#define P7A_C3_ADJR_EDGE_EVEN_L3                                                                                        0x7AC3
#define P7A_C4_ADJR_OFF_ODD_L0                                                                                          0x7AC4
#define P7A_C5_ADJR_OFF_ODD_L1                                                                                          0x7AC5
#define P7A_C6_ADJR_OFF_ODD_L2                                                                                          0x7AC6
#define P7A_C7_ADJR_OFF_ODD_L3                                                                                          0x7AC7
#define P7A_C8_ADJR_OFF_EVEN_L0                                                                                         0x7AC8
#define P7A_C9_ADJR_OFF_EVEN_L1                                                                                         0x7AC9
#define P7A_CA_ADJR_OFF_EVEN_L2                                                                                         0x7ACA
#define P7A_CB_ADJR_OFF_EVEN_L3                                                                                         0x7ACB
#define P7A_CC_DPHY_RESET_00                                                                                            0x7ACC
#define P7A_CD_DPHY_RESET_01                                                                                            0x7ACD
#define P7A_D0_FLD_TX_0                                                                                                 0x7AD0
#define P7A_D1_FLD_TX_1                                                                                                 0x7AD1
#define P7A_D2_FLD_TX_2                                                                                                 0x7AD2
#define P7A_D3_FLD_TX_3                                                                                                 0x7AD3
#define P7A_D4_FLD_TX_4                                                                                                 0x7AD4
#define P7A_D5_FLD_TX_5                                                                                                 0x7AD5
#define P7A_D6_FLD_TX_6                                                                                                 0x7AD6
#define P7A_D7_FLD_TX_7                                                                                                 0x7AD7
#define P7A_D8_FLD_TX_8                                                                                                 0x7AD8
#define P7A_D9_FLD_TX_9                                                                                                 0x7AD9
#define P7A_DA_FLD_TX_10                                                                                                0x7ADA
#define P7A_DB_FLD_TX_11                                                                                                0x7ADB
#define P7A_DC_FLD_TX_12                                                                                                0x7ADC
#define P7A_DD_FLD_TX_13                                                                                                0x7ADD
#define P7A_DE_FLD_TX_14                                                                                                0x7ADE
#define P7A_DF_FLD_TX_15                                                                                                0x7ADF
#define P7A_E0_FLD_TX_16                                                                                                0x7AE0
#define P7A_E1_FLD_TX_17                                                                                                0x7AE1
#define P7A_E2_FLD_TX_18                                                                                                0x7AE2
#define P7A_E3_FLD_TX_19                                                                                                0x7AE3
#define P7A_E4_FLD_TX_20                                                                                                0x7AE4
#define P7A_E5_FLD_TX_21                                                                                                0x7AE5
#define P7A_E6_FLD_TX_22                                                                                                0x7AE6
#define P7A_E7_FLD_TX_23                                                                                                0x7AE7
#define P7A_E8_FLD_TX_24                                                                                                0x7AE8
#define P7A_E9_FLD_TX_25                                                                                                0x7AE9
#define P7A_EA_FLD_TX_26                                                                                                0x7AEA
#define P7A_EB_DPHY_DEBUG_00                                                                                            0x7AEB
#define P7A_EC_DPHY_DEBUG_01                                                                                            0x7AEC
#define P7A_ED_DPHY_DEBUG_02                                                                                            0x7AED
#define P7A_EE_DPHY_DEBUG_03                                                                                            0x7AEE
#define P7A_EF_DPHY_DEBUG_04                                                                                            0x7AEF
#define P7A_F0_PRBS_CNT_L0_00                                                                                           0x7AF0
#define P7A_F1_PRBS_CNT_L0_01                                                                                           0x7AF1
#define P7A_F2_PRBS_CNT_L1_00                                                                                           0x7AF2
#define P7A_F3_PRBS_CNT_L1_01                                                                                           0x7AF3
#define P7A_F4_PRBS_CNT_L2_00                                                                                           0x7AF4
#define P7A_F5_PRBS_CNT_L2_01                                                                                           0x7AF5
#define P7A_F6_PRBS_CNT_L3_00                                                                                           0x7AF6
#define P7A_F7_PRBS_CNT_L3_01                                                                                           0x7AF7
#define P7A_F8_APHY_RESET_00                                                                                            0x7AF8
#define P7A_F9_APHY_RESET_01                                                                                            0x7AF9
#define P7A_FA_JFM_DELAY                                                                                                0x7AFA
#define P7A_FC_RESERVED_DPHY_00                                                                                         0x7AFC
#define P7A_FD_RESERVED_DPHY_01                                                                                         0x7AFD
#define P7A_FE_RESERVED_DPHY_02                                                                                         0x7AFE
#define P7A_FF_RESERVED_DPHY_03                                                                                         0x7AFF


//--------------------------------------------------
// D4 DP 1.4 Combo HDMI 2.1 DPHY (Page 7B)
//--------------------------------------------------
#define P7B_00_DCDR_TEST_03                                                                                             0x7B00
#define P7B_01_DCDR_TEST_04                                                                                             0x7B01
#define P7B_02_DCDR_TEST_05                                                                                             0x7B02
#define P7B_03_DCDR_TEST_06                                                                                             0x7B03
#define P7B_04_DCDR_TEST_07                                                                                             0x7B04
#define P7B_05_DCDR_TEST_08                                                                                             0x7B05
#define P7B_06_DCDR_TEST_09                                                                                             0x7B06
#define P7B_07_DCDR_TEST_10                                                                                             0x7B07
#define P7B_08_DCDR_TEST_11                                                                                             0x7B08
#define P7B_09_DCDR_TEST_12                                                                                             0x7B09
#define P7B_0A_DCDR_TEST_13                                                                                             0x7B0A
#define P7B_0B_DCDR_TEST_14                                                                                             0x7B0B
#define P7B_0C_DCDR_TEST_15                                                                                             0x7B0C
#define P7B_0D_DCDR_TEST_16                                                                                             0x7B0D
#define P7B_0E_DCDR_TEST_17                                                                                             0x7B0E
#define P7B_0F_DCDR_TEST_18                                                                                             0x7B0F
#define P7B_10_GDI_TEMP_00                                                                                              0x7B10
#define P7B_11_DPHY_DEBUG                                                                                               0x7B11
#define P7B_12_ADJR_00                                                                                                  0x7B12
#define P7B_13_ADJR_01                                                                                                  0x7B13
#define P7B_14_ADJR_02                                                                                                  0x7B14
#define P7B_15_ADJR_03                                                                                                  0x7B15
#define P7B_16_ADJR_04                                                                                                  0x7B16
#define P7B_17_FORE_OFF_TST_L0                                                                                          0x7B17
#define P7B_18_FORE_OFF_TST_L1                                                                                          0x7B18
#define P7B_19_FORE_OFF_TST_L2                                                                                          0x7B19
#define P7B_1A_FORE_OFF_TST_L3                                                                                          0x7B1A
#define P7B_1B_ANA_CDR_01                                                                                               0x7B1B
#define P7B_1C_ANA_CDR_02                                                                                               0x7B1C
#define P7B_1D_ANA_CDR_03                                                                                               0x7B1D
#define P7B_1E_ANA_CDR_04                                                                                               0x7B1E
#define P7B_1F_ANA_CDR_05                                                                                               0x7B1F
#define P7B_20_FLD_KICO_L0_A00                                                                                          0x7B20
#define P7B_21_FLD_KICO_L0_A01                                                                                          0x7B21
#define P7B_22_FLD_KICO_L0_A02                                                                                          0x7B22
#define P7B_23_FLD_KICO_L0_A03                                                                                          0x7B23
#define P7B_24_FLD_KICO_L1_A00                                                                                          0x7B24
#define P7B_25_FLD_KICO_L1_A01                                                                                          0x7B25
#define P7B_26_FLD_KICO_L1_A02                                                                                          0x7B26
#define P7B_27_FLD_KICO_L1_A03                                                                                          0x7B27
#define P7B_28_FLD_KICO_L2_A00                                                                                          0x7B28
#define P7B_29_FLD_KICO_L2_A01                                                                                          0x7B29
#define P7B_2A_FLD_KICO_L2_A02                                                                                          0x7B2A
#define P7B_2B_FLD_KICO_L2_A03                                                                                          0x7B2B
#define P7B_2C_FLD_KICO_L3_A00                                                                                          0x7B2C
#define P7B_2D_FLD_KICO_L3_A01                                                                                          0x7B2D
#define P7B_2E_FLD_KICO_L3_A02                                                                                          0x7B2E
#define P7B_2F_FLD_KICO_L3_A03                                                                                          0x7B2F
#define P7B_30_ADJR_DATA_ODD_L0                                                                                         0x7B30
#define P7B_31_ADJR_DATA_ODD_L1                                                                                         0x7B31
#define P7B_32_ADJR_DATA_ODD_L2                                                                                         0x7B32
#define P7B_33_ADJR_DATA_ODD_L3                                                                                         0x7B33
#define P7B_34_ADJR_DATA_EVEN_L0                                                                                        0x7B34
#define P7B_35_ADJR_DATA_EVEN_L1                                                                                        0x7B35
#define P7B_36_ADJR_DATA_EVEN_L2                                                                                        0x7B36
#define P7B_37_ADJR_DATA_EVEN_L3                                                                                        0x7B37
#define P7B_38_ADJR_EDGE_ODD_L0                                                                                         0x7B38
#define P7B_39_ADJR_EDGE_ODD_L1                                                                                         0x7B39
#define P7B_3A_ADJR_EDGE_ODD_L2                                                                                         0x7B3A
#define P7B_3B_ADJR_EDGE_ODD_L3                                                                                         0x7B3B
#define P7B_3C_ADJR_EDGE_EVEN_L0                                                                                        0x7B3C
#define P7B_3D_ADJR_EDGE_EVEN_L1                                                                                        0x7B3D
#define P7B_3E_ADJR_EDGE_EVEN_L2                                                                                        0x7B3E
#define P7B_3F_ADJR_EDGE_EVEN_L3                                                                                        0x7B3F
#define P7B_40_ADJR_OFF_ODD_L0                                                                                          0x7B40
#define P7B_41_ADJR_OFF_ODD_L1                                                                                          0x7B41
#define P7B_42_ADJR_OFF_ODD_L2                                                                                          0x7B42
#define P7B_43_ADJR_OFF_ODD_L3                                                                                          0x7B43
#define P7B_44_ADJR_OFF_EVEN_L0                                                                                         0x7B44
#define P7B_45_ADJR_OFF_EVEN_L1                                                                                         0x7B45
#define P7B_46_ADJR_OFF_EVEN_L2                                                                                         0x7B46
#define P7B_47_ADJR_OFF_EVEN_L3                                                                                         0x7B47
#define P7B_48_RESERVED_DPHY_01                                                                                         0x7B48
#define P7B_49_RESERVED_DPHY_02                                                                                         0x7B49
#define P7B_4A_RESERVED_DPHY_03                                                                                         0x7B4A
#define P7B_4B_RESERVED_DPHY_04                                                                                         0x7B4B
#define P7B_4D_DCDR_TEST_00                                                                                             0x7B4D
#define P7B_4E_DCDR_TEST_01                                                                                             0x7B4E
#define P7B_4F_DCDR_TEST_02                                                                                             0x7B4F
#define P7B_50_DCDR_00                                                                                                  0x7B50
#define P7B_51_DCDR_01                                                                                                  0x7B51
#define P7B_52_DCDR_02                                                                                                  0x7B52
#define P7B_53_DCDR_03                                                                                                  0x7B53
#define P7B_54_DCDR_04                                                                                                  0x7B54
#define P7B_55_DCDR_05                                                                                                  0x7B55
#define P7B_56_DCDR_06                                                                                                  0x7B56
#define P7B_57_DCDR_07                                                                                                  0x7B57
#define P7B_58_DCDR_08                                                                                                  0x7B58
#define P7B_59_DCDR_09                                                                                                  0x7B59
#define P7B_5A_DCDR_10                                                                                                  0x7B5A
#define P7B_5B_DCDR_11                                                                                                  0x7B5B
#define P7B_5C_DCDR_12                                                                                                  0x7B5C
#define P7B_5D_DCDR_13                                                                                                  0x7B5D
#define P7B_5E_DCDR_14                                                                                                  0x7B5E
#define P7B_5F_DCDR_15                                                                                                  0x7B5F
#define P7B_60_DCDR_16                                                                                                  0x7B60
#define P7B_61_DCDR_17                                                                                                  0x7B61
#define P7B_62_DCDR_18                                                                                                  0x7B62
#define P7B_63_DCDR_19                                                                                                  0x7B63
#define P7B_64_DCDR_20                                                                                                  0x7B64
#define P7B_65_DCDR_21                                                                                                  0x7B65
#define P7B_66_DCDR_22                                                                                                  0x7B66
#define P7B_67_DCDR_23                                                                                                  0x7B67
#define P7B_68_CDR_24                                                                                                   0x7B68
#define P7B_69_CDR_25                                                                                                   0x7B69
#define P7B_6A_CDR_26                                                                                                   0x7B6A
#define P7B_6B_CDR_27                                                                                                   0x7B6B
#define P7B_6C_CDR_28                                                                                                   0x7B6C
#define P7B_6D_CDR_29                                                                                                   0x7B6D
#define P7B_6E_CDR_30                                                                                                   0x7B6E
#define P7B_6F_CDR_31                                                                                                   0x7B6F
#define P7B_70_CALIBRATION_ADJUST                                                                                       0x7B70
#define P7B_71_KI_00                                                                                                    0x7B71
#define P7B_72_KI_01                                                                                                    0x7B72
#define P7B_73_MISC                                                                                                     0x7B73
#define P7B_74_FLD_KICO_L0_A04                                                                                          0x7B74
#define P7B_75_FLD_KICO_L0_A05                                                                                          0x7B75
#define P7B_76_FLD_KICO_L0_A06                                                                                          0x7B76
#define P7B_77_FLD_KICO_L1_A04                                                                                          0x7B77
#define P7B_78_FLD_KICO_L1_A05                                                                                          0x7B78
#define P7B_79_FLD_KICO_L1_A06                                                                                          0x7B79
#define P7B_7A_FLD_KICO_L2_A04                                                                                          0x7B7A
#define P7B_7B_FLD_KICO_L2_A05                                                                                          0x7B7B
#define P7B_7C_FLD_KICO_L2_A06                                                                                          0x7B7C
#define P7B_7D_FLD_KICO_L3_A04                                                                                          0x7B7D
#define P7B_7E_FLD_KICO_L3_A05                                                                                          0x7B7E
#define P7B_7F_FLD_KICO_L3_A06                                                                                          0x7B7F
#define P7B_80_CMU_SSC_0                                                                                                0x7B80
#define P7B_81_CMU_SSC_1                                                                                                0x7B81
#define P7B_82_CMU_SSC_2                                                                                                0x7B82
#define P7B_83_CMU_SSC_3                                                                                                0x7B83
#define P7B_84_CMU_SSC_4                                                                                                0x7B84
#define P7B_85_CMU_SSC_5                                                                                                0x7B85
#define P7B_86_CMU_SSC_6                                                                                                0x7B86
#define P7B_87_CMU_SSC_7                                                                                                0x7B87
#define P7B_88_CMU_SSC_8                                                                                                0x7B88
#define P7B_89_CMU_SSC_9                                                                                                0x7B89
#define P7B_8A_CMU_SSC_10                                                                                               0x7B8A
#define P7B_8B_CMU_SSC_11                                                                                               0x7B8B
#define P7B_8C_CMU_SSC_12                                                                                               0x7B8C
#define P7B_8D_CMU_SSC_13                                                                                               0x7B8D
#define P7B_90_CMU_SSC_14                                                                                               0x7B90
#define P7B_91_CMU_SSC_15                                                                                               0x7B91
#define P7B_92_CMU_SSC_16                                                                                               0x7B92
#define P7B_93_CMU_SSC_17                                                                                               0x7B93
#define P7B_94_CMU_SSC_18                                                                                               0x7B94
#define P7B_95_CMU_SSC_19                                                                                               0x7B95
#define P7B_96_CMU_SSC_20                                                                                               0x7B96
#define P7B_97_CMU_SSC_21                                                                                               0x7B97
#define P7B_98_CMU_SSC_22                                                                                               0x7B98
#define P7B_99_CMU_SSC_23                                                                                               0x7B99
#define P7B_9A_CMU_SSC_24                                                                                               0x7B9A
#define P7B_9B_CMU_SSC_25                                                                                               0x7B9B
#define P7B_9C_CMU_SSC_26                                                                                               0x7B9C
#define P7B_9D_CMU_SSC_27                                                                                               0x7B9D
#define P7B_A0_CMU_WATCHDOG_0                                                                                           0x7BA0
#define P7B_A1_CMU_WATCHDOG_1                                                                                           0x7BA1
#define P7B_A2_CMU_WATCHDOG_2                                                                                           0x7BA2
#define P7B_A3_CMU_WATCHDOG_3                                                                                           0x7BA3
#define P7B_A4_CMU_WATCHDOG_4                                                                                           0x7BA4
#define P7B_A5_CMU_WATCHDOG_5                                                                                           0x7BA5
#define P7B_A6_CMU_WATCHDOG_6                                                                                           0x7BA6
#define P7B_A7_CMU_WATCHDOG_7                                                                                           0x7BA7
#define P7B_A8_FLD_KICO_B00                                                                                             0x7BA8
#define P7B_A9_FLD_KICO_B01                                                                                             0x7BA9
#define P7B_AA_FLD_KICO_B02                                                                                             0x7BAA
#define P7B_AB_FLD_KICO_B03                                                                                             0x7BAB
#define P7B_AC_FLD_KICO_B04                                                                                             0x7BAC
#define P7B_AD_FLD_KICO_B05                                                                                             0x7BAD
#define P7B_AE_FLD_KICO_B06                                                                                             0x7BAE
#define P7B_B0_DP_FLD_0                                                                                                 0x7BB0
#define P7B_B1_U3_FLD_1                                                                                                 0x7BB1
#define P7B_B2_U3_FLD_2                                                                                                 0x7BB2
#define P7B_B3_U3_FLD_3                                                                                                 0x7BB3
#define P7B_B4_U3_FLD_4                                                                                                 0x7BB4
#define P7B_B5_U3_FLD_5                                                                                                 0x7BB5
#define P7B_B6_U3_FLD_6                                                                                                 0x7BB6
#define P7B_B7_U3_FLD_7                                                                                                 0x7BB7
#define P7B_B8_U3_FLD_8                                                                                                 0x7BB8
#define P7B_B9_U3_FLD_9                                                                                                 0x7BB9
#define P7B_BA_U3_FLD_10                                                                                                0x7BBA
#define P7B_BB_U3_FLD_11                                                                                                0x7BBB
#define P7B_BC_U3_FLD_12                                                                                                0x7BBC
#define P7B_BD_U3_FLD_13                                                                                                0x7BBD
#define P7B_BE_U3_FLD_14                                                                                                0x7BBE
#define P7B_BF_U3_FLD_15                                                                                                0x7BBF
#define P7B_C0_U3_FLD_16                                                                                                0x7BC0
#define P7B_C1_U3_FLD_17                                                                                                0x7BC1
#define P7B_C2_U3_FLD_18                                                                                                0x7BC2
#define P7B_C3_U3_FLD_19                                                                                                0x7BC3
#define P7B_C4_U3_FLD_20                                                                                                0x7BC4
#define P7B_C5_U3_FLD_21                                                                                                0x7BC5
#define P7B_C6_U3_FLD_22                                                                                                0x7BC6
#define P7B_C7_U3_FLD_23                                                                                                0x7BC7
#define P7B_C8_U3_FLD_24                                                                                                0x7BC8
#define P7B_C9_U3_FLD_25                                                                                                0x7BC9
#define P7B_CA_U3_FLD_26                                                                                                0x7BCA
#define P7B_CB_FLD_KICO_B07                                                                                             0x7BCB
#define P7B_CC_FLD_KICO_B08                                                                                             0x7BCC
#define P7B_CD_FLD_KICO_B09                                                                                             0x7BCD
#define P7B_CE_FLD_KICO_B10                                                                                             0x7BCE
#define P7B_CF_FLD_KICO_B11                                                                                             0x7BCF
#define P7B_D0_DP_FLD_27                                                                                                0x7BD0
#define P7B_D1_DP_FLD_28                                                                                                0x7BD1
#define P7B_D2_DP_FLD_29                                                                                                0x7BD2
#define P7B_D3_DP_FLD_30                                                                                                0x7BD3
#define P7B_D4_DP_FLD_31                                                                                                0x7BD4
#define P7B_D5_DP_FLD_32                                                                                                0x7BD5
#define P7B_D6_DP_FLD_33                                                                                                0x7BD6
#define P7B_D7_DP_FLD_34                                                                                                0x7BD7
#define P7B_D8_U3_FLD_35                                                                                                0x7BD8
#define P7B_D9_U3_FLD_36                                                                                                0x7BD9
#define P7B_DA_U3_FLD_37                                                                                                0x7BDA
#define P7B_DB_U3_FLD_38                                                                                                0x7BDB
#define P7B_DC_U3_FLD_39                                                                                                0x7BDC
#define P7B_DD_U3_FLD_RES_00                                                                                            0x7BDD
#define P7B_DE_U3_FLD_RES_01                                                                                            0x7BDE
#define P7B_DF_U3_FLD_RES_02                                                                                            0x7BDF
#define P7B_E0_U3_FLD_40                                                                                                0x7BE0
#define P7B_E1_U3_FLD_41                                                                                                0x7BE1
#define P7B_E2_U3_FLD_42                                                                                                0x7BE2
#define P7B_E3_U3_FLD_RESV_00                                                                                           0x7BE3
#define P7B_E4_U3_FLD_RESV_01                                                                                           0x7BE4
#define P7B_E5_FLD_KICO_B12                                                                                             0x7BE5
#define P7B_E6_FLD_KICO_B13                                                                                             0x7BE6
#define P7B_E7_FLD_KICO_B14                                                                                             0x7BE7
#define P7B_E8_FLD_KICO_B15                                                                                             0x7BE8
#define P7B_E9_REG_CLKWR_INV                                                                                            0x7BE9
#define P7B_EA_REG_ICP_K_RO_00                                                                                          0x7BEA
#define P7B_EB_REG_ICP_K_RO_01                                                                                          0x7BEB
#define P7B_EC_DATA_PATH_00                                                                                             0x7BEC
#define P7B_ED_DATA_PATH_01                                                                                             0x7BED
#define P7B_EE_DATA_PATH_02                                                                                             0x7BEE
#define P7B_EF_DATA_PATH_03                                                                                             0x7BEF
#define P7B_F0_DATA_PATH_04                                                                                             0x7BF0
#define P7B_F1_DATA_PATH_05                                                                                             0x7BF1
#define P7B_F2_DATA_PATH_06                                                                                             0x7BF2
#define P7B_F3_DATA_PATH_07                                                                                             0x7BF3
#define P7B_F4_DATA_PATH_08                                                                                             0x7BF4
#define P7B_F5_DATA_PATH_09                                                                                             0x7BF5
#define P7B_F6_DATA_PATH_10                                                                                             0x7BF6
#define P7B_F7_DATA_PATH_11                                                                                             0x7BF7
#define P7B_F8_DATA_PATH_12                                                                                             0x7BF8
#define P7B_F9_DATA_PATH_13                                                                                             0x7BF9
#define P7B_FA_DATA_PATH_14                                                                                             0x7BFA
#define P7B_FB_DATA_PATH_15                                                                                             0x7BFB
#define P7B_FC_DATA_PATH_16                                                                                             0x7BFC
#define P7B_FD_DATA_PATH_17                                                                                             0x7BFD
#define P7B_FE_DATA_PATH_RESV_02                                                                                        0x7BFE
#define P7B_FF_DATA_PATH_RESV_03                                                                                        0x7BFF


//--------------------------------------------------
// D3 DP 1.4 Combo HDMI 2.1 APHY (Page 7C)
//--------------------------------------------------
#define P7C_00_GDI_TERM_0                                                                                               0x7C00
#define P7C_01_GDI_TERM_1                                                                                               0x7C01
#define P7C_02_GDI_TERM_2                                                                                               0x7C02
#define P7C_03_GDI_ACC_06                                                                                               0x7C03
#define P7C_04_GDI_ACC_07                                                                                               0x7C04
#define P7C_05_GDI_ACC_08                                                                                               0x7C05
#define P7C_06_GDI_ACC_09                                                                                               0x7C06
#define P7C_07_GDI_ACC_12                                                                                               0x7C07
#define P7C_08_GDI_DIGI_05                                                                                              0x7C08
#define P7C_09_GDI_DIGI_11                                                                                              0x7C09
#define P7C_0A_GDI_DIGI_10                                                                                              0x7C0A
#define P7C_0B_GDI_DIGI_13                                                                                              0x7C0B
#define P7C_0C_GDI_DCDR_01                                                                                              0x7C0C
#define P7C_0D_GDI_DCDR_02                                                                                              0x7C0D
#define P7C_0E_GDI_DCDR_03                                                                                              0x7C0E
#define P7C_0F_GDI_DCDR_04                                                                                              0x7C0F
#define P7C_10_GDI_POWR_00                                                                                              0x7C10
#define P7C_11_GDI_POWR_18                                                                                              0x7C11
#define P7C_12_GDI_RESV_14                                                                                              0x7C12
#define P7C_13_GDI_RESV_15                                                                                              0x7C13
#define P7C_14_GDI_FEEDBACK_RES                                                                                         0x7C14
#define P7C_15_GDI_CTRL0                                                                                                0x7C15
#define P7C_16_GDI_CTRL1                                                                                                0x7C16
#define P7C_17_GDI_CTRL2                                                                                                0x7C17
#define P7C_18_OOBS_00                                                                                                  0x7C18
#define P7C_19_OOBS_01                                                                                                  0x7C19
#define P7C_1A_OOBS_02                                                                                                  0x7C1A
#define P7C_1B_OOBS_03                                                                                                  0x7C1B
#define P7C_1C_OOBS_04                                                                                                  0x7C1C
#define P7C_1D_OOBS_05                                                                                                  0x7C1D
#define P7C_1E_BACK_OFFCAL_00                                                                                           0x7C1E
#define P7C_1F_BACK_OFFCAL_01                                                                                           0x7C1F
#define P7C_20_BACK_OFFCAL_03                                                                                           0x7C20
#define P7C_21_BACK_OFFCAL_04                                                                                           0x7C21
#define P7C_22_BACK_OFFCAL_05                                                                                           0x7C22
#define P7C_23_BACK_OFFCAL_06                                                                                           0x7C23
#define P7C_24_BACK_OFFCAL_07                                                                                           0x7C24
#define P7C_25_BACK_OFFCAL_08                                                                                           0x7C25
#define P7C_26_BACK_OFFCAL_09                                                                                           0x7C26
#define P7C_27_BACK_OFFCAL_0A                                                                                           0x7C27
#define P7C_28_BACK_OFFCAL_0B                                                                                           0x7C28
#define P7C_29_VVI_00                                                                                                   0x7C29
#define P7C_2A_VVI_01                                                                                                   0x7C2A
#define P7C_2B_CHANNEL_EN_00                                                                                            0x7C2B


//--------------------------------------------------
// D3 GDI DFE (Page 7C)
//--------------------------------------------------
#define P7C_A0_L0_DFE_EN_1                                                                                              0x7CA0
#define P7C_A1_L0_DFE_EN_2                                                                                              0x7CA1
#define P7C_A2_L0_LIMIT_INIT                                                                                            0x7CA2
#define P7C_A3_L0_INIT_1                                                                                                0x7CA3
#define P7C_A4_L0_INIT_2                                                                                                0x7CA4
#define P7C_A5_L0_INIT_3                                                                                                0x7CA5
#define P7C_A6_L0_INIT_4                                                                                                0x7CA6
#define P7C_A7_L0_INIT_5                                                                                                0x7CA7
#define P7C_A8_L0_INIT_6                                                                                                0x7CA8
#define P7C_A9_L0_INIT_7                                                                                                0x7CA9
#define P7C_AA_L0_INIT_8                                                                                                0x7CAA
#define P7C_AB_L0_STABLE_FLAG                                                                                           0x7CAB
#define P7C_AF_L0_GDI_DE                                                                                                0x7CAF
#define P7C_B0_L1_DFE_EN_1                                                                                              0x7CB0
#define P7C_B1_L1_DFE_EN_2                                                                                              0x7CB1
#define P7C_B2_L1_LIMIT_INIT                                                                                            0x7CB2
#define P7C_B3_L1_INIT_1                                                                                                0x7CB3
#define P7C_B4_L1_INIT_2                                                                                                0x7CB4
#define P7C_B5_L1_INIT_3                                                                                                0x7CB5
#define P7C_B6_L1_INIT_4                                                                                                0x7CB6
#define P7C_B7_L1_INIT_5                                                                                                0x7CB7
#define P7C_B8_L1_INIT_6                                                                                                0x7CB8
#define P7C_B9_L1_INIT_7                                                                                                0x7CB9
#define P7C_BA_L1_INIT_8                                                                                                0x7CBA
#define P7C_BB_L1_STABLE_FLAG                                                                                           0x7CBB
#define P7C_BF_L1_GDI_DE                                                                                                0x7CBF
#define P7C_C0_L2_DFE_EN_1                                                                                              0x7CC0
#define P7C_C1_L2_DFE_EN_2                                                                                              0x7CC1
#define P7C_C2_L2_LIMIT_INIT                                                                                            0x7CC2
#define P7C_C3_L2_INIT_1                                                                                                0x7CC3
#define P7C_C4_L2_INIT_2                                                                                                0x7CC4
#define P7C_C5_L2_INIT_3                                                                                                0x7CC5
#define P7C_C6_L2_INIT_4                                                                                                0x7CC6
#define P7C_C7_L2_INIT_5                                                                                                0x7CC7
#define P7C_C8_L2_INIT_6                                                                                                0x7CC8
#define P7C_C9_L2_INIT_7                                                                                                0x7CC9
#define P7C_CA_L2_INIT_8                                                                                                0x7CCA
#define P7C_CB_L2_STABLE_FLAG                                                                                           0x7CCB
#define P7C_CF_L2_GDI_DE                                                                                                0x7CCF
#define P7C_D0_L3_DFE_EN_1                                                                                              0x7CD0
#define P7C_D1_L3_DFE_EN_2                                                                                              0x7CD1
#define P7C_D2_L3_LIMIT_INIT                                                                                            0x7CD2
#define P7C_D3_L3_INIT_1                                                                                                0x7CD3
#define P7C_D4_L3_INIT_2                                                                                                0x7CD4
#define P7C_D5_L3_INIT_3                                                                                                0x7CD5
#define P7C_D6_L3_INIT_4                                                                                                0x7CD6
#define P7C_D7_L3_INIT_5                                                                                                0x7CD7
#define P7C_D8_L3_INIT_6                                                                                                0x7CD8
#define P7C_D9_L3_INIT_7                                                                                                0x7CD9
#define P7C_DA_L3_INIT_8                                                                                                0x7CDA
#define P7C_DB_L3_STABLE_FLAG                                                                                           0x7CDB
#define P7C_DF_L3_GDI_DE                                                                                                0x7CDF
#define P7C_E0_MODE_TIMER                                                                                               0x7CE0
#define P7C_E1_TIMER                                                                                                    0x7CE1
#define P7C_E2_GAIN_1                                                                                                   0x7CE2
#define P7C_E3_GAIN_2                                                                                                   0x7CE3
#define P7C_E4_GAIN_3                                                                                                   0x7CE4
#define P7C_E5_GAIN_4                                                                                                   0x7CE5
#define P7C_E6_LIMIT_1                                                                                                  0x7CE6
#define P7C_E7_LIMIT_2                                                                                                  0x7CE7
#define P7C_E8_LIMIT_3                                                                                                  0x7CE8
#define P7C_E9_LIMIT_4                                                                                                  0x7CE9
#define P7C_EA_LIMIT_5                                                                                                  0x7CEA
#define P7C_EB_LIMIT_6                                                                                                  0x7CEB
#define P7C_EC_LOOP_DIV_1                                                                                               0x7CEC
#define P7C_ED_LOOP_DIV_2                                                                                               0x7CED
#define P7C_EE_GRAY_DEC_1                                                                                               0x7CEE
#define P7C_EF_RESET_1                                                                                                  0x7CEF
#define P7C_F0_COEF_1                                                                                                   0x7CF0
#define P7C_F1_COEF_2                                                                                                   0x7CF1
#define P7C_F2_COEF_3                                                                                                   0x7CF2
#define P7C_F3_COEF_4                                                                                                   0x7CF3
#define P7C_F4_ERRCNT0                                                                                                  0x7CF4
#define P7C_F5_ERRCNT1                                                                                                  0x7CF5
#define P7C_F6_ERRCNT2                                                                                                  0x7CF6
#define P7C_F8_GRAY_DEC_2                                                                                               0x7CF8
#define P7C_F9_LIMIT_10                                                                                                 0x7CF9
#define P7C_FA_GAIN_PREC                                                                                                0x7CFA
#define P7C_FB_DEBUG                                                                                                    0x7CFB
#define P7C_FC_PR_CTRL0                                                                                                 0x7CFC
#define P7C_FD_PR_CTRL1                                                                                                 0x7CFD
#define P7C_FE_EM_CTRL0                                                                                                 0x7CFE
#define P7C_FF_EM_CTRL1                                                                                                 0x7CFF


//--------------------------------------------------
// D4 DP 1.4 Combo HDMI 2.1 APHY (Page 7D)
//--------------------------------------------------
#define P7D_00_GDI_TERM_0                                                                                               0x7D00
#define P7D_01_GDI_TERM_1                                                                                               0x7D01
#define P7D_02_GDI_TERM_2                                                                                               0x7D02
#define P7D_03_GDI_ACC_06                                                                                               0x7D03
#define P7D_04_GDI_ACC_07                                                                                               0x7D04
#define P7D_05_GDI_ACC_08                                                                                               0x7D05
#define P7D_06_GDI_ACC_09                                                                                               0x7D06
#define P7D_07_GDI_ACC_12                                                                                               0x7D07
#define P7D_08_GDI_DIGI_05                                                                                              0x7D08
#define P7D_09_GDI_DIGI_11                                                                                              0x7D09
#define P7D_0A_GDI_DIGI_10                                                                                              0x7D0A
#define P7D_0B_GDI_DIGI_13                                                                                              0x7D0B
#define P7D_0C_GDI_DCDR_01                                                                                              0x7D0C
#define P7D_0D_GDI_DCDR_02                                                                                              0x7D0D
#define P7D_0E_GDI_DCDR_03                                                                                              0x7D0E
#define P7D_0F_GDI_DCDR_04                                                                                              0x7D0F
#define P7D_10_GDI_POWR_00                                                                                              0x7D10
#define P7D_11_GDI_POWR_18                                                                                              0x7D11
#define P7D_12_GDI_RESV_14                                                                                              0x7D12
#define P7D_13_GDI_RESV_15                                                                                              0x7D13
#define P7D_14_GDI_FEEDBACK_RES                                                                                         0x7D14
#define P7D_15_GDI_CTRL0                                                                                                0x7D15
#define P7D_16_GDI_CTRL1                                                                                                0x7D16
#define P7D_17_GDI_CTRL2                                                                                                0x7D17
#define P7D_18_OOBS_00                                                                                                  0x7D18
#define P7D_19_OOBS_01                                                                                                  0x7D19
#define P7D_1A_OOBS_02                                                                                                  0x7D1A
#define P7D_1B_OOBS_03                                                                                                  0x7D1B
#define P7D_1C_OOBS_04                                                                                                  0x7D1C
#define P7D_1D_OOBS_05                                                                                                  0x7D1D
#define P7D_1E_BACK_OFFCAL_00                                                                                           0x7D1E
#define P7D_1F_BACK_OFFCAL_01                                                                                           0x7D1F
#define P7D_20_BACK_OFFCAL_03                                                                                           0x7D20
#define P7D_21_BACK_OFFCAL_04                                                                                           0x7D21
#define P7D_22_BACK_OFFCAL_05                                                                                           0x7D22
#define P7D_23_BACK_OFFCAL_06                                                                                           0x7D23
#define P7D_24_BACK_OFFCAL_07                                                                                           0x7D24
#define P7D_25_BACK_OFFCAL_08                                                                                           0x7D25
#define P7D_26_BACK_OFFCAL_09                                                                                           0x7D26
#define P7D_27_BACK_OFFCAL_0A                                                                                           0x7D27
#define P7D_28_BACK_OFFCAL_0B                                                                                           0x7D28
#define P7D_29_VVI_00                                                                                                   0x7D29
#define P7D_2A_VVI_01                                                                                                   0x7D2A
#define P7D_2B_CHANNEL_EN_00                                                                                            0x7D2B


//--------------------------------------------------
// D4 GDI DFE (Page 7D)
//--------------------------------------------------
#define P7D_A0_L0_DFE_EN_1                                                                                              0x7DA0
#define P7D_A1_L0_DFE_EN_2                                                                                              0x7DA1
#define P7D_A2_L0_LIMIT_INIT                                                                                            0x7DA2
#define P7D_A3_L0_INIT_1                                                                                                0x7DA3
#define P7D_A4_L0_INIT_2                                                                                                0x7DA4
#define P7D_A5_L0_INIT_3                                                                                                0x7DA5
#define P7D_A6_L0_INIT_4                                                                                                0x7DA6
#define P7D_A7_L0_INIT_5                                                                                                0x7DA7
#define P7D_A8_L0_INIT_6                                                                                                0x7DA8
#define P7D_A9_L0_INIT_7                                                                                                0x7DA9
#define P7D_AA_L0_INIT_8                                                                                                0x7DAA
#define P7D_AB_L0_STABLE_FLAG                                                                                           0x7DAB
#define P7D_AF_L0_GDI_DE                                                                                                0x7DAF
#define P7D_B0_L1_DFE_EN_1                                                                                              0x7DB0
#define P7D_B1_L1_DFE_EN_2                                                                                              0x7DB1
#define P7D_B2_L1_LIMIT_INIT                                                                                            0x7DB2
#define P7D_B3_L1_INIT_1                                                                                                0x7DB3
#define P7D_B4_L1_INIT_2                                                                                                0x7DB4
#define P7D_B5_L1_INIT_3                                                                                                0x7DB5
#define P7D_B6_L1_INIT_4                                                                                                0x7DB6
#define P7D_B7_L1_INIT_5                                                                                                0x7DB7
#define P7D_B8_L1_INIT_6                                                                                                0x7DB8
#define P7D_B9_L1_INIT_7                                                                                                0x7DB9
#define P7D_BA_L1_INIT_8                                                                                                0x7DBA
#define P7D_BB_L1_STABLE_FLAG                                                                                           0x7DBB
#define P7D_BF_L1_GDI_DE                                                                                                0x7DBF
#define P7D_C0_L2_DFE_EN_1                                                                                              0x7DC0
#define P7D_C1_L2_DFE_EN_2                                                                                              0x7DC1
#define P7D_C2_L2_LIMIT_INIT                                                                                            0x7DC2
#define P7D_C3_L2_INIT_1                                                                                                0x7DC3
#define P7D_C4_L2_INIT_2                                                                                                0x7DC4
#define P7D_C5_L2_INIT_3                                                                                                0x7DC5
#define P7D_C6_L2_INIT_4                                                                                                0x7DC6
#define P7D_C7_L2_INIT_5                                                                                                0x7DC7
#define P7D_C8_L2_INIT_6                                                                                                0x7DC8
#define P7D_C9_L2_INIT_7                                                                                                0x7DC9
#define P7D_CA_L2_INIT_8                                                                                                0x7DCA
#define P7D_CB_L2_STABLE_FLAG                                                                                           0x7DCB
#define P7D_CF_L2_GDI_DE                                                                                                0x7DCF
#define P7D_D0_L3_DFE_EN_1                                                                                              0x7DD0
#define P7D_D1_L3_DFE_EN_2                                                                                              0x7DD1
#define P7D_D2_L3_LIMIT_INIT                                                                                            0x7DD2
#define P7D_D3_L3_INIT_1                                                                                                0x7DD3
#define P7D_D4_L3_INIT_2                                                                                                0x7DD4
#define P7D_D5_L3_INIT_3                                                                                                0x7DD5
#define P7D_D6_L3_INIT_4                                                                                                0x7DD6
#define P7D_D7_L3_INIT_5                                                                                                0x7DD7
#define P7D_D8_L3_INIT_6                                                                                                0x7DD8
#define P7D_D9_L3_INIT_7                                                                                                0x7DD9
#define P7D_DA_L3_INIT_8                                                                                                0x7DDA
#define P7D_DB_L3_STABLE_FLAG                                                                                           0x7DDB
#define P7D_DF_L3_GDI_DE                                                                                                0x7DDF
#define P7D_E0_MODE_TIMER                                                                                               0x7DE0
#define P7D_E1_TIMER                                                                                                    0x7DE1
#define P7D_E2_GAIN_1                                                                                                   0x7DE2
#define P7D_E3_GAIN_2                                                                                                   0x7DE3
#define P7D_E4_GAIN_3                                                                                                   0x7DE4
#define P7D_E5_GAIN_4                                                                                                   0x7DE5
#define P7D_E6_LIMIT_1                                                                                                  0x7DE6
#define P7D_E7_LIMIT_2                                                                                                  0x7DE7
#define P7D_E8_LIMIT_3                                                                                                  0x7DE8
#define P7D_E9_LIMIT_4                                                                                                  0x7DE9
#define P7D_EA_LIMIT_5                                                                                                  0x7DEA
#define P7D_EB_LIMIT_6                                                                                                  0x7DEB
#define P7D_EC_LOOP_DIV_1                                                                                               0x7DEC
#define P7D_ED_LOOP_DIV_2                                                                                               0x7DED
#define P7D_EE_GRAY_DEC_1                                                                                               0x7DEE
#define P7D_EF_RESET_1                                                                                                  0x7DEF
#define P7D_F0_COEF_1                                                                                                   0x7DF0
#define P7D_F1_COEF_2                                                                                                   0x7DF1
#define P7D_F2_COEF_3                                                                                                   0x7DF2
#define P7D_F3_COEF_4                                                                                                   0x7DF3
#define P7D_F4_ERRCNT0                                                                                                  0x7DF4
#define P7D_F5_ERRCNT1                                                                                                  0x7DF5
#define P7D_F6_ERRCNT2                                                                                                  0x7DF6
#define P7D_F8_GRAY_DEC_2                                                                                               0x7DF8
#define P7D_F9_LIMIT_10                                                                                                 0x7DF9
#define P7D_FA_GAIN_PREC                                                                                                0x7DFA
#define P7D_FB_DEBUG                                                                                                    0x7DFB
#define P7D_FC_PR_CTRL0                                                                                                 0x7DFC
#define P7D_FD_PR_CTRL1                                                                                                 0x7DFD
#define P7D_FE_EM_CTRL0                                                                                                 0x7DFE
#define P7D_FF_EM_CTRL1                                                                                                 0x7DFF


//--------------------------------------------------
// DP 2.0 Rx1 Audio SEC Data Part2 (Page 7E)
//--------------------------------------------------
#define P7E_40_FS_FREQ_MEAS_CTRL0                                                                                       0x7E40
#define P7E_41_FS_FREQ_MEAS_CTRL1                                                                                       0x7E41
#define P7E_42_FS_FREQ_MEAS_RESULT_H                                                                                    0x7E42
#define P7E_43_FS_FREQ_MEAS_RESULT_M                                                                                    0x7E43
#define P7E_44_FS_FREQ_MEAS_RESULT_L                                                                                    0x7E44


//--------------------------------------------------
// DP 2.0 Rx1 Video SEC Data Part2 (Page 7E)
//--------------------------------------------------
#define P7E_80_DP_SDP_RSV2_MAT_HB1                                                                                      0x7E80
#define P7E_81_DP_SDP_RSV2_MAT_HB3                                                                                      0x7E81
#define P7E_82_DP_SDP_RSV2_HB3                                                                                          0x7E82
#define P7E_83_DP_SDP_RSV2_CTRL                                                                                         0x7E83
#define P7E_84_DP_SDP_RSV2_ADR                                                                                          0x7E84
#define P7E_85_DP_SDP_RSV2_DAT                                                                                          0x7E85
#define P7E_86_DP_SDP_RSV3_MAT_HB1                                                                                      0x7E86
#define P7E_87_DP_SDP_RSV3_MAT_HB3                                                                                      0x7E87
#define P7E_88_DP_SDP_RSV3_HB3                                                                                          0x7E88
#define P7E_89_DP_SDP_RSV3_CTRL                                                                                         0x7E89
#define P7E_8A_DP_SDP_RSV3_ADR                                                                                          0x7E8A
#define P7E_8B_DP_SDP_RSV3_DAT                                                                                          0x7E8B
#define P7E_8C_DP_SDP_DUMMY_3                                                                                           0x7E8C
#define P7E_8D_DP_SDP_DUMMY_4                                                                                           0x7E8D
#define P7E_8E_DP_SDP_DUMMY_5                                                                                           0x7E8E
#define P7E_8F_DP_SDP_DUMMY_6                                                                                           0x7E8F
#define P7E_90_DP_SDP_RSV4_MAT_HB1                                                                                      0x7E90
#define P7E_91_DP_SDP_RSV4_MAT_HB3                                                                                      0x7E91
#define P7E_92_DP_SDP_RSV4_HB3                                                                                          0x7E92
#define P7E_93_DP_SDP_RSV4_CTRL                                                                                         0x7E93
#define P7E_94_DP_SDP_RSV4_ADR                                                                                          0x7E94
#define P7E_95_DP_SDP_RSV4_DAT                                                                                          0x7E95
#define P7E_96_DP_MSA_COLOR_CTRL1                                                                                       0x7E96
#define P7E_97_DP_MSA_COLOR_CTRL2                                                                                       0x7E97
#define P7E_A0_DP_SDP_CRC_CHECK_0                                                                                       0x7EA0
#define P7E_A1_DP_SDP_CRC_CHECK_1                                                                                       0x7EA1
#define P7E_A2_DP_SDP_CRC_CHECK_2                                                                                       0x7EA2
#define P7E_A3_DP_SDP_CRC_CHECK_3                                                                                       0x7EA3
#define P7E_A4_DP_SDP_CRC_CHECK_INT_FLAG_0                                                                              0x7EA4
#define P7E_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0x7EAC
#define P7E_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0x7EAD
#define P7E_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0x7EAE
#define P7E_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0x7EAF
#define P7E_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0x7EB0
#define P7E_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0x7EB1
#define P7E_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0x7EB2
#define P7E_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0x7EB3
#define P7E_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0x7EB4
#define P7E_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0x7EB5
#define P7E_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0x7EB6
#define P7E_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0x7EB7
#define P7E_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0x7EB8
#define P7E_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0x7EB9
#define P7E_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0x7EBA
#define P7E_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0x7EBB
#define P7E_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0x7EBC
#define P7E_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0x7EBD
#define P7E_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0x7EBE
#define P7E_BF_DP_PPS_RO_CTRL                                                                                           0x7EBF


//--------------------------------------------------
// DP 2.0 Rx1 Video SEC Data Part2 Meta Sram Control (Page 7E)
//--------------------------------------------------
#define P7E_D0_META_SDP0_TYPE                                                                                           0x7ED0
#define P7E_D1_META_SDP1_TYPE                                                                                           0x7ED1
#define P7E_D2_META_SDP2_TYPE                                                                                           0x7ED2
#define P7E_D3_META_SDP3_TYPE                                                                                           0x7ED3
#define P7E_D4_META_SDP4_TYPE                                                                                           0x7ED4
#define P7E_D5_META_SDP0_CTRL1                                                                                          0x7ED5
#define P7E_D6_META_SDP1_CTRL1                                                                                          0x7ED6
#define P7E_D7_META_SDP2_CTRL1                                                                                          0x7ED7
#define P7E_D8_META_SDP3_CTRL1                                                                                          0x7ED8
#define P7E_D9_META_SDP4_CTRL1                                                                                          0x7ED9
#define P7E_DA_META_SDP0_CTRL2                                                                                          0x7EDA
#define P7E_DB_META_SDP1_CTRL2                                                                                          0x7EDB
#define P7E_DC_META_SDP2_CTRL2                                                                                          0x7EDC
#define P7E_DD_META_SDP3_CTRL2                                                                                          0x7EDD
#define P7E_DE_META_SDP4_CTRL2                                                                                          0x7EDE
#define P7E_DF_META_SRAM_LEVEL                                                                                          0x7EDF
#define P7E_E0_META_SRAM_CTRL                                                                                           0x7EE0


//--------------------------------------------------
// USB TypeC 10 Bit ADC (Page 7F)
//--------------------------------------------------
#define P7F_00_10B_ADC_CTL                                                                                              0x7F00
#define P7F_01_10B_ADC_CH_EN                                                                                            0x7F01
#define P7F_02_10B_ADC_OUTPUT                                                                                           0x7F02
#define P7F_03_10B_ADC_CLK_CLRT                                                                                         0x7F03
#define P7F_05_10B_ADC_AVE_CTRL                                                                                         0x7F05
#define P7F_07_10B_ADC_SW_TM0                                                                                           0x7F07
#define P7F_08_10B_ADC_SW_TM1                                                                                           0x7F08
#define P7F_09_10B_ADC_IDLE_TM0                                                                                         0x7F09
#define P7F_0A_10B_ADC_IDLE_TM1                                                                                         0x7F0A
#define P7F_0B_10B_ADC_A0_DEB_CLRT                                                                                      0x7F0B
#define P7F_0C_10B_ADC_A1_DEB_CLRT                                                                                      0x7F0C
#define P7F_0D_10B_ADC_A2_DEB_CLRT                                                                                      0x7F0D
#define P7F_0E_10B_ADC_A3_DEB_CLRT                                                                                      0x7F0E
#define P7F_0F_10B_ADC_A4_DEB_CLRT                                                                                      0x7F0F
#define P7F_10_10B_ADC_A0_RSLT_H                                                                                        0x7F10
#define P7F_11_10B_ADC_A0_RSLT_L                                                                                        0x7F11
#define P7F_12_10B_ADC_A1_RSLT_H                                                                                        0x7F12
#define P7F_13_10B_ADC_A1_RSLT_L                                                                                        0x7F13
#define P7F_14_10B_ADC_A2_RSLT_H                                                                                        0x7F14
#define P7F_15_10B_ADC_A2_RSLT_L                                                                                        0x7F15
#define P7F_16_10B_ADC_A3_RSLT_H                                                                                        0x7F16
#define P7F_17_10B_ADC_A3_RSLT_L                                                                                        0x7F17
#define P7F_18_10B_ADC_A4_RSLT_H                                                                                        0x7F18
#define P7F_19_10B_ADC_A4_RSLT_L                                                                                        0x7F19
#define P7F_1A_10B_ADC_COMP_INT                                                                                         0x7F1A
#define P7F_1B_10B_ADC_COMP_INT_EN                                                                                      0x7F1B
#define P7F_1C_10B_ADC_COMP_THR_CTRL                                                                                    0x7F1C
#define P7F_20_10B_ADC_A0_HIGH_THR1                                                                                     0x7F20
#define P7F_21_10B_ADC_A0_HIGH_THR2                                                                                     0x7F21
#define P7F_22_10B_ADC_A1_HIGH_THR1                                                                                     0x7F22
#define P7F_23_10B_ADC_A1_HIGH_THR2                                                                                     0x7F23
#define P7F_24_10B_ADC_A2_HIGH_THR1                                                                                     0x7F24
#define P7F_25_10B_ADC_A2_HIGH_THR2                                                                                     0x7F25
#define P7F_26_10B_ADC_A3_HIGH_THR1                                                                                     0x7F26
#define P7F_27_10B_ADC_A3_HIGH_THR2                                                                                     0x7F27
#define P7F_28_10B_ADC_A4_HIGH_THR1                                                                                     0x7F28
#define P7F_29_10B_ADC_A4_HIGH_THR2                                                                                     0x7F29
#define P7F_30_10B_ADC_A0_LOW_THR1                                                                                      0x7F30
#define P7F_31_10B_ADC_A0_LOW_THR2                                                                                      0x7F31
#define P7F_32_10B_ADC_A1_LOW_THR1                                                                                      0x7F32
#define P7F_33_10B_ADC_A1_LOW_THR2                                                                                      0x7F33
#define P7F_34_10B_ADC_A2_LOW_THR1                                                                                      0x7F34
#define P7F_35_10B_ADC_A2_LOW_THR2                                                                                      0x7F35
#define P7F_36_10B_ADC_A3_LOW_THR1                                                                                      0x7F36
#define P7F_37_10B_ADC_A3_LOW_THR2                                                                                      0x7F37
#define P7F_38_10B_ADC_A4_LOW_THR1                                                                                      0x7F38
#define P7F_39_10B_ADC_A4_LOW_THR2                                                                                      0x7F39
#define P7F_3A_10B_ADC_VBUS_INT                                                                                         0x7F3A
#define P7F_3B_10B_ADC_VBUS_INT_EN                                                                                      0x7F3B
#define P7F_3C_10B_ADC_A0_VBUS_OFF_ON_DEB                                                                               0x7F3C
#define P7F_3D_10B_ADC_A1_VBUS_OFF_ON_DEB                                                                               0x7F3D
#define P7F_3E_10B_ADC_A2_VBUS_OFF_ON_DEB                                                                               0x7F3E
#define P7F_3F_10B_ADC_A3_VBUS_OFF_ON_DEB                                                                               0x7F3F
#define P7F_40_10B_ADC_A0_VBUS_ON_THR1                                                                                  0x7F40
#define P7F_41_10B_ADC_A0_VBUS_ON_THR2                                                                                  0x7F41
#define P7F_42_10B_ADC_A1_VBUS_ON_THR1                                                                                  0x7F42
#define P7F_43_10B_ADC_A1_VBUS_ON_THR2                                                                                  0x7F43
#define P7F_44_10B_ADC_A2_VBUS_ON_THR1                                                                                  0x7F44
#define P7F_45_10B_ADC_A2_VBUS_ON_THR2                                                                                  0x7F45
#define P7F_46_10B_ADC_A3_VBUS_ON_THR1                                                                                  0x7F46
#define P7F_47_10B_ADC_A3_VBUS_ON_THR2                                                                                  0x7F47
#define P7F_48_10B_ADC_A0_VBUS_OFF_THR1                                                                                 0x7F48
#define P7F_49_10B_ADC_A0_VBUS_OFF_THR2                                                                                 0x7F49
#define P7F_4A_10B_ADC_A1_VBUS_OFF_THR1                                                                                 0x7F4A
#define P7F_4B_10B_ADC_A1_VBUS_OFF_THR2                                                                                 0x7F4B
#define P7F_4C_10B_ADC_A2_VBUS_OFF_THR1                                                                                 0x7F4C
#define P7F_4D_10B_ADC_A2_VBUS_OFF_THR2                                                                                 0x7F4D
#define P7F_4E_10B_ADC_A3_VBUS_OFF_THR1                                                                                 0x7F4E
#define P7F_4F_10B_ADC_A3_VBUS_OFF_THR2                                                                                 0x7F4F
#define P7F_70_VBUS_COMP_IRQ                                                                                            0x7F70
#define P7F_71_VBUS_COMP0_DEB                                                                                           0x7F71
#define P7F_72_VBUS_COMP1_DEB                                                                                           0x7F72
#define P7F_73_VBUS_COMP2_DEB                                                                                           0x7F73
#define P7F_74_VBUS_COMP3_DEB                                                                                           0x7F74
#define P7F_75_FRS_SIG_CTRL_TC0                                                                                         0x7F75
#define P7F_76_FRS_SIG_CTRL_TC1                                                                                         0x7F76
#define P7F_77_10B_ADC_DUMMY1                                                                                           0x7F77
#define P7F_78_10B_ADC_DUMMY2                                                                                           0x7F78
#define P7F_79_10B_ADC_DUMMY3                                                                                           0x7F79
#define P7F_7A_10B_ADC_DUMMY4                                                                                           0x7F7A
#define P7F_7B_10B_ADC_DUMMY5                                                                                           0x7F7B
#define P7F_7C_10B_ADC_DUMMY6                                                                                           0x7F7C


//--------------------------------------------------
// TypeC0 Fast Role Swap (Page 7F)
//--------------------------------------------------
#define P7F_50_FRS_PMIC_CTRL                                                                                            0x7F50
#define P7F_51_FRS_GPIO_TM_H                                                                                            0x7F51
#define P7F_52_FRS_GPIO_TM_L                                                                                            0x7F52
#define P7F_53_FRS_GPIO_A                                                                                               0x7F53
#define P7F_54_FRS_GPIO_B                                                                                               0x7F54


//--------------------------------------------------
// USB TypeC 10 Bit ADC Config (Page 7F)
//--------------------------------------------------
#define P7F_55_10B_ADC_LDO_CTRL                                                                                         0x7F55
#define P7F_56_FRS_VBUS_COMP0                                                                                           0x7F56
#define P7F_57_FRS_VBUS_COMP1                                                                                           0x7F57
#define P7F_58_FRS_VBUS_COMP2                                                                                           0x7F58
#define P7F_59_ADC_LPF                                                                                                  0x7F59
#define P7F_5A_ADC_DUMMY1                                                                                               0x7F5A
#define P7F_5B_ADC_DUMMY2                                                                                               0x7F5B
#define P7F_5C_FRS_VBUS_COMP3                                                                                           0x7F5C
#define P7F_5F_10B_ADC_LDO_CTRL_2                                                                                       0x7F5F


//--------------------------------------------------
// TypeC0 I2C Control Module (Page 7F)
//--------------------------------------------------
#define P7F_60_I2CM_CR0                                                                                                 0x7F60
#define P7F_61_I2CM_CR1                                                                                                 0x7F61
#define P7F_62_I2CM_CR2                                                                                                 0x7F62
#define P7F_63_I2CM_CR3                                                                                                 0x7F63
#define P7F_64_I2CM_STR0                                                                                                0x7F64
#define P7F_65_I2CM_STR1                                                                                                0x7F65
#define P7F_66_I2CM_STR2                                                                                                0x7F66
#define P7F_67_I2CM_STR3                                                                                                0x7F67
#define P7F_68_I2CM_SR                                                                                                  0x7F68
#define P7F_69_I2CM_TD                                                                                                  0x7F69
#define P7F_6A_I2CM_CCR                                                                                                 0x7F6A
#define P7F_6B_I2CM_FRS_SR                                                                                              0x7F6B
#define P7F_6C_I2CM_FRS_TD                                                                                              0x7F6C
#define P7F_6D_I2CM_FRS_WL                                                                                              0x7F6D
#define P7F_6E_I2CM_STR4                                                                                                0x7F6E
#define P7F_6F_I2CM_STR5                                                                                                0x7F6F


//--------------------------------------------------
// TypeC1 I2C Control Module (Page 7F)
//--------------------------------------------------
#define P7F_80_I2CM_CR0                                                                                                 0x7F80
#define P7F_81_I2CM_CR1                                                                                                 0x7F81
#define P7F_82_I2CM_CR2                                                                                                 0x7F82
#define P7F_83_I2CM_CR3                                                                                                 0x7F83
#define P7F_84_I2CM_STR0                                                                                                0x7F84
#define P7F_85_I2CM_STR1                                                                                                0x7F85
#define P7F_86_I2CM_STR2                                                                                                0x7F86
#define P7F_87_I2CM_STR3                                                                                                0x7F87
#define P7F_88_I2CM_SR                                                                                                  0x7F88
#define P7F_89_I2CM_TD                                                                                                  0x7F89
#define P7F_8A_I2CM_CCR                                                                                                 0x7F8A
#define P7F_8B_I2CM_FRS_SR                                                                                              0x7F8B
#define P7F_8C_I2CM_FRS_TD                                                                                              0x7F8C
#define P7F_8D_I2CM_FRS_WL                                                                                              0x7F8D
#define P7F_8E_I2CM_STR4                                                                                                0x7F8E
#define P7F_8F_I2CM_STR5                                                                                                0x7F8F


//--------------------------------------------------
// TypeC1 Fast Role Swap (Page 7F)
//--------------------------------------------------
#define P7F_90_FRS_PMIC_CTRL                                                                                            0x7F90
#define P7F_91_FRS_GPIO_TM_H                                                                                            0x7F91
#define P7F_92_FRS_GPIO_TM_L                                                                                            0x7F92
#define P7F_93_FRS_GPIO_A                                                                                               0x7F93
#define P7F_94_FRS_GPIO_B                                                                                               0x7F94


//--------------------------------------------------
// USB TypeC LSADC (Page 7F)
//--------------------------------------------------
#define P7F_C0_ADC_A0_VBUS_OFF_ON_DEB                                                                                   0x7FC0
#define P7F_C1_ADC_A1_VBUS_OFF_ON_DEB                                                                                   0x7FC1
#define P7F_C2_ADC_A2_VBUS_OFF_ON_DEB                                                                                   0x7FC2
#define P7F_C3_ADC_A3_VBUS_OFF_ON_DEB                                                                                   0x7FC3
#define P7F_C4_ADC_A0_VBUS_ON_THR                                                                                       0x7FC4
#define P7F_C5_ADC_A0_VBUS_OFF_THR                                                                                      0x7FC5
#define P7F_C6_ADC_A1_VBUS_ON_THR                                                                                       0x7FC6
#define P7F_C7_ADC_A1_VBUS_OFF_THR                                                                                      0x7FC7
#define P7F_C8_ADC_A2_VBUS_ON_THR                                                                                       0x7FC8
#define P7F_C9_ADC_A2_VBUS_OFF_THR                                                                                      0x7FC9
#define P7F_CA_ADC_A3_VBUS_ON_THR                                                                                       0x7FCA
#define P7F_CB_ADC_A3_VBUS_OFF_THR                                                                                      0x7FCB
#define P7F_CC_ADC_VBUS_INT                                                                                             0x7FCC
#define P7F_CD_ADC_VBUS_INT_EN                                                                                          0x7FCD
#define P7F_CE_ADC_DUMMY0                                                                                               0x7FCE
#define P7F_CF_ADC_DUMMY1                                                                                               0x7FCF
#define P7F_D0_ADC_IN_OUT_RANGE_CTRL0                                                                                   0x7FD0
#define P7F_D1_ADC_IN_OUT_RANGE_CTRL1                                                                                   0x7FD1
#define P7F_D2_ADC_A0_HIGH_THR                                                                                          0x7FD2
#define P7F_D3_ADC_A1_HIGH_THR                                                                                          0x7FD3
#define P7F_D4_ADC_A2_HIGH_THR                                                                                          0x7FD4
#define P7F_D5_ADC_A3_HIGH_THR                                                                                          0x7FD5
#define P7F_D6_ADC_A0_LOW_THR                                                                                           0x7FD6
#define P7F_D7_ADC_A1_LOW_THR                                                                                           0x7FD7
#define P7F_D8_ADC_A2_LOW_THR                                                                                           0x7FD8
#define P7F_D9_ADC_A3_LOW_THR                                                                                           0x7FD9
#define P7F_DA_ADC_COMP_INT                                                                                             0x7FDA
#define P7F_DE_ADC_CHANNEL_SIG_CTRL_TC0                                                                                 0x7FDE
#define P7F_DF_ADC_CHANNEL_SIG_CTRL_TC1                                                                                 0x7FDF


//--------------------------------------------------
// GDI Clock Divider (Page 80)
//--------------------------------------------------
#define P80_06_GDI_CLK_DIVIDER                                                                                          0x8006
#define P80_07_CLK_GATE_CELL                                                                                            0x8007


//--------------------------------------------------
// XTAL (Page 80)
//--------------------------------------------------
#define P80_0E_XTAL_CTRL0                                                                                               0x800E
#define P80_0F_XTAL_CTRL1                                                                                               0x800F


//--------------------------------------------------
// S1 Input Video Capture (Page 80)
//--------------------------------------------------
#define P80_10_S1_VGIP_CTRL                                                                                             0x8010
#define P80_11_S1_VGIP_SIGINV                                                                                           0x8011
#define P80_12_S1_VGIP_DELAY_CTRL                                                                                       0x8012
#define P80_13_S1_VGIP_ODD_CTRL                                                                                         0x8013


//--------------------------------------------------
// S1 Input Frame Window (Page 80)
//--------------------------------------------------
#define P80_14_S1_IPH_ACT_STA_H                                                                                         0x8014
#define P80_15_S1_IPH_ACT_STA_L                                                                                         0x8015
#define P80_16_S1_IPH_ACT_WID_H                                                                                         0x8016
#define P80_17_S1_IPH_ACT_WID_L                                                                                         0x8017
#define P80_18_S1_IPV_ACT_STA_H                                                                                         0x8018
#define P80_19_S1_IPV_ACT_STA_L                                                                                         0x8019
#define P80_1A_S1_IPV_ACT_LEN_H                                                                                         0x801A
#define P80_1B_S1_IPV_ACT_LEN_L                                                                                         0x801B
#define P80_1C_S1_IVS_DELAY                                                                                             0x801C
#define P80_1D_S1_IHS_DELAY                                                                                             0x801D
#define P80_1E_S1_VGIP_HV_DELAY                                                                                         0x801E
#define P80_1F_S1_ICLK_GATED_CTRL1                                                                                      0x801F
#define P80_20_S1_DUMMY2                                                                                                0x8020
#define P80_21_S1_DUMMY3                                                                                                0x8021


//--------------------------------------------------
// S1 Scaling Down Control (Page 80)
//--------------------------------------------------
#define P80_23_SCALE_DOWN_CTRL_S1                                                                                       0x8023
#define P80_24_SD_ADDRESS_PORT_S1                                                                                       0x8024
#define P80_25_SD_DATA_PORT_S1                                                                                          0x8025
#define P80_26_SD_FILTER_CONTROL_REG_S1                                                                                 0x8026
#define P80_27_SD_USER_FILTER_ACCESS_PORT_S1                                                                            0x8027


//--------------------------------------------------
// R2 Display Format (Page 80)
//--------------------------------------------------
#define P80_2A_DISPLAY_FORMAT_ADDR_PORT_R2                                                                              0x802A
#define P80_2B_DISPLAY_FORMAT_DATA_PORT_R2                                                                              0x802B
#define P80_2C_DISPLAY_CONTROL_R2                                                                                       0x802C
#define P80_2D_SOURCE_INFO_FROM_M_R2                                                                                    0x802D


//--------------------------------------------------
// R2 FIFO Window (Page 80)
//--------------------------------------------------
#define P80_30_FIFO_WINDOW_ADDR_PORT_R2                                                                                 0x8030
#define P80_31_FIFO_WINDOW_DATA_PORT_R2                                                                                 0x8031


//--------------------------------------------------
// R2 Active1 Scaling Up Function (Page 80)
//--------------------------------------------------
#define P80_32_SCALE_CONTROL_REG_R2_ACTIVE1                                                                             0x8032
#define P80_33_SF_ADDR_PORT_R2_ACTIVE1                                                                                  0x8033
#define P80_34_SF_DATA_PORT_R2_ACTIVE1                                                                                  0x8034
#define P80_35_FILTER_CONTROL_REG                                                                                       0x8035
#define P80_36_USER_DEF_FILTER_ACCESS_PORT                                                                              0x8036


//--------------------------------------------------
// S1 Image Auto Function (Page 80)
//--------------------------------------------------
#define P80_70_S1_H_BOUNDARY_H                                                                                          0x8070
#define P80_71_S1_H_BOUNDARY_STA_L                                                                                      0x8071
#define P80_72_S1_H_BOUNDARY_END_L                                                                                      0x8072
#define P80_73_S1_V_BOUNDARY_H                                                                                          0x8073
#define P80_74_V_BOUNDARY_STA_L                                                                                         0x8074
#define P80_75_S1_V_BOUNDARY_END_L                                                                                      0x8075
#define P80_76_S1_RED_NOISE_MARGIN                                                                                      0x8076
#define P80_77_S1_GRN_NOISE_MARGIN                                                                                      0x8077
#define P80_78_S1_BLU_NOISE_MARGIN                                                                                      0x8078
#define P80_79_S1_DIFF_THRESHOLD                                                                                        0x8079
#define P80_7A_S1_AUTO_ADJ_CTRL0                                                                                        0x807A
#define P80_7B_S1_HW_AUTO_PHASE_CTRL0                                                                                   0x807B
#define P80_7C_S1_AUTO_DUMMY                                                                                            0x807C
#define P80_7D_S1_AUTO_ADJ_CTRL1                                                                                        0x807D
#define P80_7E_S1_VER_START_END_H                                                                                       0x807E
#define P80_7F_S1_VER_START_L                                                                                           0x807F
#define P80_80_S1_VER_END_L                                                                                             0x8080
#define P80_81_S1_H_START_END_H                                                                                         0x8081
#define P80_82_S1_H_START_L                                                                                             0x8082
#define P80_83_S1_H_END_L                                                                                               0x8083
#define P80_84_S1_AUTO_PHASE_3                                                                                          0x8084
#define P80_85_S1_AUTO_PHASE_2                                                                                          0x8085
#define P80_86_S1_AUTO_PHASE_1                                                                                          0x8086
#define P80_87_S1_AUTO_PHASE_0                                                                                          0x8087


//--------------------------------------------------
// S1 IDither Control (Page 80)
//--------------------------------------------------
#define P80_88_I_DITHER_DATA_ACCESS_SETB                                                                                0x8088
#define P80_89_I_DITHER_COMMON_CTRL1_SETB                                                                               0x8089
#define P80_8A_I_DITHER_COMMON_CTRL2_SETB                                                                               0x808A
#define P80_8B_I_DITHER_COMMON_CTRL3_SETB                                                                               0x808B


//--------------------------------------------------
// S1 I-Domain Color Conversion (Page 80)
//--------------------------------------------------
#define P80_9C_RGB2YCC_CTRL_S1                                                                                          0x809C
#define P80_9D_RGB2YCC_COEF_DATA_S1                                                                                     0x809D


//--------------------------------------------------
// OSD Blending (Page 80)
//--------------------------------------------------
#define P80_A0_OVERLAY_CTRL                                                                                             0x80A0
#define P80_A1_BG_COLOR_CONTROL_R1                                                                                      0x80A1
#define P80_A3_BG_COLOR_R_R1_ACTIVE1                                                                                    0x80A3
#define P80_A4_BG_COLOR_G_R1_ACTIVE1                                                                                    0x80A4
#define P80_A5_BG_COLOR_B_R1_ACTIVE1                                                                                    0x80A5
#define P80_A6_BG_COLOR_RGB_R1_ACTIVE1                                                                                  0x80A6
#define P80_AB_BG_COLOR_CONTROL_R2                                                                                      0x80AB
#define P80_AD_BG_COLOR_R_R2_ACTIVE1                                                                                    0x80AD
#define P80_AE_BG_COLOR_G_R2_ACTIVE1                                                                                    0x80AE
#define P80_AF_BG_COLOR_B_R2_ACTIVE1                                                                                    0x80AF
#define P80_B0_BG_COLOR_RGB_R2_ACTIVE1                                                                                  0x80B0
#define P80_C0_BW1_HOR_START_H                                                                                          0x80C0
#define P80_C1_BW1_HOR_START_L                                                                                          0x80C1
#define P80_C2_BW1_HOR_END_H                                                                                            0x80C2
#define P80_C3_BW1_HOR_END_L                                                                                            0x80C3
#define P80_C4_BW1_VER_START_H                                                                                          0x80C4
#define P80_C5_BW1_VER_START_L                                                                                          0x80C5
#define P80_C6_BW1_VER_END_H                                                                                            0x80C6
#define P80_C7_BW1_VER_END_L                                                                                            0x80C7
#define P80_C8_BW1_BORDER_WIDTH                                                                                         0x80C8
#define P80_C9_BW1_BORDER_RED                                                                                           0x80C9
#define P80_CA_BW1_BORDER_GRN                                                                                           0x80CA
#define P80_CB_BW1_BORDER_BLU                                                                                           0x80CB
#define P80_CC_BW1_BORDER_EN                                                                                            0x80CC
#define P80_CD_BW2_HOR_START_H                                                                                          0x80CD
#define P80_CE_BW2_HOR_START_L                                                                                          0x80CE
#define P80_CF_BW2_HOR_END_H                                                                                            0x80CF
#define P80_D0_BW2_HOR_END_L                                                                                            0x80D0
#define P80_D1_BW2_VER_START_H                                                                                          0x80D1
#define P80_D2_BW2_VER_START_L                                                                                          0x80D2
#define P80_D3_BW2_VER_END_H                                                                                            0x80D3
#define P80_D4_BW2_VER_END_L                                                                                            0x80D4
#define P80_D5_BW2_BORDER_WIDTH                                                                                         0x80D5
#define P80_D6_BW2_BORDER_RED                                                                                           0x80D6
#define P80_D7_BW2_BORDER_GRN                                                                                           0x80D7
#define P80_D8_BW2_BORDER_BLU                                                                                           0x80D8
#define P80_D9_BW2_BORDER_EN                                                                                            0x80D9


//--------------------------------------------------
// D Domain Clk Control (Page 80)
//--------------------------------------------------
#define P80_DD_DCLK_SRC_CTRL                                                                                            0x80DD
#define P80_DE_GOSD_CLK_CTRL                                                                                            0x80DE


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 Block Align (Page 81)
//--------------------------------------------------
#define P81_09_BLOCK_ALIGN_01                                                                                           0x8109
#define P81_0A_BLOCK_ALIGN_02                                                                                           0x810A
#define P81_0B_BLOCK_ALIGN_IRQ_01                                                                                       0x810B
#define P81_0C_BLOCK_ALIGN_IRQ_02                                                                                       0x810C
#define P81_0D_BLOCK_ALIGN_DUMMY_01                                                                                     0x810D
#define P81_0E_BLOCK_ALIGN_DUMMY_02                                                                                     0x810E
#define P81_0F_BLOCK_ALIGN_DUMMY_03                                                                                     0x810F


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 PRBS Rx (Page 81)
//--------------------------------------------------
#define P81_20_PRBS_DETECT_CONTORL_U                                                                                    0x8120
#define P81_21_PRBS_ERROR_CNT_U                                                                                         0x8121


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 PRBS Tx (Page 81)
//--------------------------------------------------
#define P81_22_PRBS_TX_CONTROL_D                                                                                        0x8122


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 Link Detect (Page 81)
//--------------------------------------------------
#define P81_30_LINK_DET_GLOBAL_G2                                                                                       0x8130
#define P81_31_LINK_DET_TSEQ_G2_0                                                                                       0x8131
#define P81_32_LINK_DET_TSEQ_G2_1                                                                                       0x8132
#define P81_33_LINK_DET_TSEQ_CNT_G2_2                                                                                   0x8133
#define P81_34_LINK_DET_TSEQ_CNT_G2_3                                                                                   0x8134
#define P81_35_LINK_DET_TSEQ_CNT_G2_4                                                                                   0x8135
#define P81_36_LINK_DET_TSEQ_CNT_G2_5                                                                                   0x8136
#define P81_37_LINK_DET_TSEQ_CNT_G2_6                                                                                   0x8137
#define P81_38_LINK_DET_TSEQ_CNT_G2_7                                                                                   0x8138
#define P81_39_LINK_DET_POLARITY_G2                                                                                     0x8139
#define P81_3A_LINK_DET_TS1_G2_0                                                                                        0x813A
#define P81_3B_LINK_DET_TS1_G2_1                                                                                        0x813B
#define P81_3C_LINK_DET_TS1_FUNC_G2_0                                                                                   0x813C
#define P81_3D_LINK_DET_TS1_FUNC_G2_1                                                                                   0x813D
#define P81_3E_LINK_DET_TS1_CNT_G2_0                                                                                    0x813E
#define P81_3F_LINK_DET_TS1_CNT_G2_1                                                                                    0x813F
#define P81_40_LINK_DET_TS1_CNT_G2_2                                                                                    0x8140
#define P81_41_LINK_DET_TS1_CNT_G2_3                                                                                    0x8141
#define P81_42_LINK_DET_TS2_CTL_G2_0                                                                                    0x8142
#define P81_43_LINK_DET_TS2_CTL_G2_1                                                                                    0x8143
#define P81_44_LINK_DET_TS2_CTL_G2_2                                                                                    0x8144
#define P81_46_LINK_DET_TS2_FUNCR_G2_0                                                                                  0x8146
#define P81_47_LINK_DET_TS2_FUNCR_G2_1                                                                                  0x8147
#define P81_48_LINK_DET_TS2_FUNCW                                                                                       0x8148
#define P81_49_LINK_DET_TS2_CNT_G2_0                                                                                    0x8149
#define P81_4A_LINK_DET_TS2_CNT_G2_1                                                                                    0x814A
#define P81_4B_LINK_DET_TS2_CNT_G2_2                                                                                    0x814B
#define P81_4C_LINK_DET_TS2_CNT_G2_3                                                                                    0x814C
#define P81_4D_LINK_DET_DUMMY_00                                                                                        0x814D
#define P81_4F_LINK_DET_IS_G2_0                                                                                         0x814F
#define P81_50_LINK_DET_IS_G2_1                                                                                         0x8150
#define P81_51_LINK_DET_LCMD_G2_0                                                                                       0x8151
#define P81_52_LINK_DET_LCMD_G2_1                                                                                       0x8152
#define P81_53_LINK_DET_LCMD_G2_2                                                                                       0x8153
#define P81_54_LINK_DET_LCMD_G2_3                                                                                       0x8154
#define P81_55_LINK_DET_PKT_G2_0                                                                                        0x8155
#define P81_56_LINK_DET_PKT_G2_1                                                                                        0x8156
#define P81_57_LINK_DET_SYNC_G2_0                                                                                       0x8157
#define P81_58_LINK_DET_SYNC_G2_1                                                                                       0x8158
#define P81_59_LINK_DET_SYNC_G2_2                                                                                       0x8159
#define P81_5A_LINK_DET_SYNC_G2_3                                                                                       0x815A
#define P81_5B_LINK_DET_SYNC_G2_4                                                                                       0x815B
#define P81_5C_LINK_DET_SDS_G2                                                                                          0x815C
#define P81_5D_LINK_DET_SKP_G2_0                                                                                        0x815D
#define P81_5E_LINK_DET_SKP_G2_1                                                                                        0x815E
#define P81_5F_U2_INACTIVITY_TIMER                                                                                      0x815F
#define P81_60_DESCRAM_0                                                                                                0x8160
#define P81_61_LINK_DET_DUMMY_01                                                                                        0x8161
#define P81_62_LINK_DET_DUMMY_02                                                                                        0x8162
#define P81_63_LINK_DET_DUMMY_03                                                                                        0x8163
#define P81_64_LINK_DET_DUMMY_04                                                                                        0x8164
#define P81_65_LINK_DET_DUMMY_05                                                                                        0x8165
#define P81_66_LINK_DET_DUMMY_06                                                                                        0x8166


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 EB Buffer (Page 81)
//--------------------------------------------------
#define P81_70_EB_GLOBAL_G2_0                                                                                           0x8170
#define P81_71_EB_GLOBAL_G2_1                                                                                           0x8171
#define P81_72_EB_GLOBAL_G2_2                                                                                           0x8172
#define P81_73_EB_GLOBAL_G2_3                                                                                           0x8173
#define P81_74_EB_FLAG_G2_0                                                                                             0x8174
#define P81_75_EB_FLAG_G2_1                                                                                             0x8175
#define P81_76_EB_FLAG_G2_2                                                                                             0x8176
#define P81_77_EB_FLAG_G2_3                                                                                             0x8177
#define P81_78_EB_DUMMY_G2_00                                                                                           0x8178
#define P81_79_EB_CTRL_G2                                                                                               0x8179
#define P81_7A_EB_WL_G2_0                                                                                               0x817A
#define P81_7B_EB_WL_G2_1                                                                                               0x817B
#define P81_7C_EB_WL_G2_2                                                                                               0x817C
#define P81_7D_EB_WL_G2_3                                                                                               0x817D
#define P81_7E_EB_WL_G2_4                                                                                               0x817E
#define P81_7F_EB_WL_G2_5                                                                                               0x817F
#define P81_80_EB_WL_G2_6                                                                                               0x8180
#define P81_81_EB_WL_G2_7                                                                                               0x8181
#define P81_82_EB_WL_G2_8                                                                                               0x8182
#define P81_83_EB_WL_G2_9                                                                                               0x8183
#define P81_84_EB_WL_G2_10                                                                                              0x8184
#define P81_85_EB_SRAM_BIST_G2_0                                                                                        0x8185
#define P81_86_EB_SRAM_BIST_G2_1                                                                                        0x8186
#define P81_87_EB_DUMMY_G2_01                                                                                           0x8187
#define P81_88_EB_DUMMY_G2_02                                                                                           0x8188


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 Tx Bist (Page 81)
//--------------------------------------------------
#define P81_A0_TXBIST_PAT_SEL_G2                                                                                        0x81A0
#define P81_A1_TXBIST_PINGLFPS_CNT                                                                                      0x81A1
#define P81_A2_TXBIST_PAT12_SEED_0                                                                                      0x81A2
#define P81_A3_TXBIST_PAT12_SEED_1                                                                                      0x81A3
#define P81_A4_TXBIST_CTRL_G2_00                                                                                        0x81A4
#define P81_A5_TXBIST_CTRL_G2_01                                                                                        0x81A5
#define P81_A6_TXBIST_STATUS_DETECTOR_G2                                                                                0x81A6
#define P81_A7_TXBIST_STATUS_SET_G2                                                                                     0x81A7
#define P81_A8_TXBIST_TSX_FUNC_BYTE_G2                                                                                  0x81A8
#define P81_A9_TXBIST_TSEQ_NUM_G2                                                                                       0x81A9
#define P81_AA_TXBIST_CONFIG_G2                                                                                         0x81AA
#define P81_AB_TXBIST_DCBALANCE_G2_00                                                                                   0x81AB
#define P81_AC_TXBIST_DCBALANCE_G2_01                                                                                   0x81AC
#define P81_AD_TXBIST_DCBALANCE_G2_02                                                                                   0x81AD
#define P81_AE_TXBIST_DCBALANCE_G2_03                                                                                   0x81AE
#define P81_AF_TXBIST_DCBALANCE_G2_04                                                                                   0x81AF
#define P81_B0_TXBIST_DCBALANCE_G2_05                                                                                   0x81B0
#define P81_B1_TXBIST_DCBALANCE_G2_06                                                                                   0x81B1
#define P81_B2_TXBIST_DCBALANCE_G2_07                                                                                   0x81B2
#define P81_B3_TXBIST_DATA_REVERSE_G2                                                                                   0x81B3
#define P81_B4_TXBIST_DUMMY_G2_00                                                                                       0x81B4
#define P81_B5_TXBIST_DUMMY_G2_01                                                                                       0x81B5


//--------------------------------------------------
// USB3 Retimer DFP System Gen2 Fifo2 (Page 81)
//--------------------------------------------------
#define P81_C8_FIFO2_GLOBAL_00                                                                                          0x81C8
#define P81_C9_FIFO2_GLOBAL_01                                                                                          0x81C9
#define P81_CA_FIFO2_GLOBAL_02                                                                                          0x81CA
#define P81_CB_FIFO2_GLOBAL_03                                                                                          0x81CB
#define P81_CC_FIFO2_FLAG                                                                                               0x81CC
#define P81_CD_FIFO2_GEN2_DUMMY_00                                                                                      0x81CD
#define P81_CE_FIFO2_GEN2_DUMMY_01                                                                                      0x81CE


//--------------------------------------------------
// USB3 Retimer UFP1 System PIPE (Page 81)
//--------------------------------------------------
#define P81_D0_PIPE_CONTROL_U_00                                                                                        0x81D0
#define P81_D1_PIPE_CONTROL_U_01                                                                                        0x81D1
#define P81_D2_PIPE_CONTROL_U_02                                                                                        0x81D2
#define P81_D3_PIPE_CONTROL_U_03                                                                                        0x81D3
#define P81_D4_PIPE_CONTROL_U_04                                                                                        0x81D4
#define P81_D5_PIPE_CONTROL_U_05                                                                                        0x81D5
#define P81_D6_PIPE_CONTROL_U_06                                                                                        0x81D6
#define P81_D7_PIPE_CONTROL_U_07                                                                                        0x81D7
#define P81_D8_PIPE_CONTROL_U_08                                                                                        0x81D8
#define P81_D9_PIPECTRL_DUMMY_01                                                                                        0x81D9
#define P81_DA_PIPECTRL_DUMMY_02                                                                                        0x81DA
#define P81_DB_PIPECTRL_DUMMY_03                                                                                        0x81DB
#define P81_DE_PIPE_TXDEEMP_TX0_G1                                                                                      0x81DE
#define P81_DF_PIPE_TXDEEMP_TX1_G1                                                                                      0x81DF
#define P81_E0_PIPE_TXDEEMP_NORM_CN1_TX0_G2                                                                             0x81E0
#define P81_E1_PIPE_TXDEEMP_NORM_C0_TX0_G2                                                                              0x81E1
#define P81_E2_PIPE_TXDEEMP_NORM_CP1_TX0_G2                                                                             0x81E2
#define P81_E4_PIPE_TXDEEMP_CP13_CN1_TX0_G2                                                                             0x81E4
#define P81_E5_PIPE_TXDEEMP_CP13_C0_TX0_G2                                                                              0x81E5
#define P81_E6_PIPE_TXDEEMP_CP13_CP1_TX0_G2                                                                             0x81E6
#define P81_E7_PIPE_TXDEEMP_CP14_CN1_TX0_G2                                                                             0x81E7
#define P81_E8_PIPE_TXDEEMP_CP14_C0_TX0_G2                                                                              0x81E8
#define P81_E9_PIPE_TXDEEMP_CP14_CP1_TX0_G2                                                                             0x81E9
#define P81_EA_PIPE_TXDEEMP_CP15_CN1_TX0_G2                                                                             0x81EA
#define P81_EB_PIPE_TXDEEMP_CP15_C0_TX0_G2                                                                              0x81EB
#define P81_EC_PIPE_TXDEEMP_CP15_CP1_TX0_G2                                                                             0x81EC
#define P81_ED_PIPE_TXDEEMP_CP16_CN1_TX0_G2                                                                             0x81ED
#define P81_EE_PIPE_TXDEEMP_CP16_C0_TX0_G2                                                                              0x81EE
#define P81_EF_PIPE_TXDEEMP_CP16_CP1_TX0_G2                                                                             0x81EF
#define P81_F0_PIPE_TXDEEMP_NORM_CN1_TX1_G2                                                                             0x81F0
#define P81_F1_PIPE_TXDEEMP_NORM_C0_TX1_G2                                                                              0x81F1
#define P81_F2_PIPE_TXDEEMP_NORM_CP1_TX1_G2                                                                             0x81F2
#define P81_F4_PIPE_TXDEEMP_CP13_CN1_TX1_G2                                                                             0x81F4
#define P81_F5_PIPE_TXDEEMP_CP13_C0_TX1_G2                                                                              0x81F5
#define P81_F6_PIPE_TXDEEMP_CP13_CP1_TX1_G2                                                                             0x81F6
#define P81_F7_PIPE_TXDEEMP_CP14_CN1_TX1_G2                                                                             0x81F7
#define P81_F8_PIPE_TXDEEMP_CP14_C0_TX1_G2                                                                              0x81F8
#define P81_F9_PIPE_TXDEEMP_CP14_CP1_TX1_G2                                                                             0x81F9
#define P81_FA_PIPE_TXDEEMP_CP15_CN1_TX1_G2                                                                             0x81FA
#define P81_FB_PIPE_TXDEEMP_CP15_C0_TX1_G2                                                                              0x81FB
#define P81_FC_PIPE_TXDEEMP_CP15_CP1_TX1_G2                                                                             0x81FC
#define P81_FD_PIPE_TXDEEMP_CP16_CN1_TX1_G2                                                                             0x81FD
#define P81_FE_PIPE_TXDEEMP_CP16_C0_TX1_G2                                                                              0x81FE
#define P81_FF_PIPE_TXDEEMP_CP16_CP1_TX1_G2                                                                             0x81FF


//--------------------------------------------------
// USB3 Retimer DFP System Gen1 Link Detect (Page 82)
//--------------------------------------------------
#define P82_30_LINK_DET_GLOBAL_G1                                                                                       0x8230
#define P82_31_LINK_DET_TSEQ_G1_0                                                                                       0x8231
#define P82_32_LINK_DET_TSEQ_G1_1                                                                                       0x8232
#define P82_33_LINK_DET_TSEQ_CNT_G1_2                                                                                   0x8233
#define P82_34_LINK_DET_TSEQ_CNT_G1_3                                                                                   0x8234
#define P82_35_LINK_DET_TSEQ_CNT_G1_4                                                                                   0x8235
#define P82_36_LINK_DET_TSEQ_CNT_G1_5                                                                                   0x8236
#define P82_37_LINK_DET_TSEQ_CNT_G1_6                                                                                   0x8237
#define P82_38_LINK_DET_TSEQ_CNT_G1_7                                                                                   0x8238
#define P82_39_LINK_DET_TSEQ_CNT_G1_8                                                                                   0x8239
#define P82_3A_LINK_DET_TSEQ_CNT_G1_9                                                                                   0x823A
#define P82_3B_LINK_DET_POLARITY_G1                                                                                     0x823B
#define P82_3C_LINK_DET_TS1_G1_0                                                                                        0x823C
#define P82_3D_LINK_DET_TS1_G1_1                                                                                        0x823D
#define P82_3E_LINK_DET_TS1_FUNC_G1_0                                                                                   0x823E
#define P82_3F_LINK_DET_TS1_FUNC_G1_1                                                                                   0x823F
#define P82_40_LINK_DET_TS1_CNT_G1_0                                                                                    0x8240
#define P82_41_LINK_DET_TS1_CNT_G1_1                                                                                    0x8241
#define P82_42_LINK_DET_TS1_CNT_G1_2                                                                                    0x8242
#define P82_43_LINK_DET_TS1_CNT_G1_3                                                                                    0x8243
#define P82_44_LINK_DET_TS2_CTL_G1_0                                                                                    0x8244
#define P82_45_LINK_DET_TS2_CTL_G1_1                                                                                    0x8245
#define P82_46_LINK_DET_TS2_CTL_G1_2                                                                                    0x8246
#define P82_47_LINK_DET_TS2_CTL_G1_3                                                                                    0x8247
#define P82_48_LINK_DET_TS2_FUNCR_G1_0                                                                                  0x8248
#define P82_49_LINK_DET_TS2_FUNCR_G1_1                                                                                  0x8249
#define P82_4A_LINK_DET_TS2_FUNCW                                                                                       0x824A
#define P82_4B_LINK_DET_TS2_CNT_G1_0                                                                                    0x824B
#define P82_4C_LINK_DET_TS2_CNT_G1_1                                                                                    0x824C
#define P82_4D_LINK_DET_TS2_CNT_G1_2                                                                                    0x824D
#define P82_4F_LINK_DET_TS2_CNT_G1_3                                                                                    0x824F
#define P82_50_LINK_DET_DUMMY_00                                                                                        0x8250
#define P82_51_LINK_DET_IS_G1_0                                                                                         0x8251
#define P82_52_LINK_DET_IS_G1_1                                                                                         0x8252
#define P82_53_LINK_DET_LCMD_G1_0                                                                                       0x8253
#define P82_54_LINK_DET_LCMD_G1_1                                                                                       0x8254
#define P82_55_LINK_DET_LCMD_G1_2                                                                                       0x8255
#define P82_56_LINK_DET_LCMD_G1_3                                                                                       0x8256
#define P82_57_LINK_DET_PKT_G1_0                                                                                        0x8257
#define P82_58_LINK_DET_PKT_G1_1                                                                                        0x8258
#define P82_59_LINK_DET_SKP_G1                                                                                          0x8259
#define P82_5A_U2_INACTIVITY_TIMER                                                                                      0x825A
#define P82_5B_10B8B_DEC0                                                                                               0x825B
#define P82_5C_10B8B_DEC1                                                                                               0x825C
#define P82_5E_10B8B_DEC2                                                                                               0x825E
#define P82_5F_10B8B_DEC3                                                                                               0x825F
#define P82_60_10B8B_DEC4                                                                                               0x8260
#define P82_61_10B8B_DEC5                                                                                               0x8261
#define P82_62_DESCRAM_0                                                                                                0x8262
#define P82_63_LINK_DET_DUMMY_01                                                                                        0x8263
#define P82_64_LINK_DET_DUMMY_02                                                                                        0x8264
#define P82_65_LINK_DET_DUMMY_03                                                                                        0x8265
#define P82_66_LINK_DET_DUMMY_04                                                                                        0x8266
#define P82_67_LINK_DET_DUMMY_05                                                                                        0x8267
#define P82_69_TX_STATUS_DETECTOR_G1                                                                                    0x8269
#define P82_6A_TX_STATUS_DETECTOR_G1_DUMMY_01                                                                           0x826A
#define P82_6B_TX_STATUS_DETECTOR_G1_DUMMY_02                                                                           0x826B


//--------------------------------------------------
// USB3 Retimer DFP System Gen1 Pass Mode Rx (Page 82)
//--------------------------------------------------
#define P82_7C_COM_DUMMY_D_00                                                                                           0x827C
#define P82_7D_COM_DUMMY_D_01                                                                                           0x827D
#define P82_7E_COM_DUMMY_D_02                                                                                           0x827E
#define P82_7F_COM_DUMMY_D_03                                                                                           0x827F
#define P82_D0_COM_DETECT_D_00                                                                                          0x82D0
#define P82_D1_COM_DETECT_D_01                                                                                          0x82D1
#define P82_D2_COM_DETECT_D_02                                                                                          0x82D2
#define P82_D3_COM_DETECT_D_03                                                                                          0x82D3
#define P82_E6_PRBS_DETECT_CONTORL_D                                                                                    0x82E6
#define P82_E7_PRBS_ERROR_CNT_D                                                                                         0x82E7
#define P82_ED_COM_DETECT_D_04                                                                                          0x82ED
#define P82_EE_COM_DETECT_D_05                                                                                          0x82EE
#define P82_EF_COM_DETECT_D_06                                                                                          0x82EF


//--------------------------------------------------
// USB3 Retimer DFP System Gen1 Pass Mode Tx (Page 82)
//--------------------------------------------------
#define P82_A9_FIFO2_GEN1_GLOBAL_00                                                                                     0x82A9
#define P82_AA_FIFO2_GEN1_DUMMY_00                                                                                      0x82AA
#define P82_B0_TXBIST_PAT_SEL_G1                                                                                        0x82B0
#define P82_B1_TXBIST_CTRL_G1_00                                                                                        0x82B1
#define P82_B2_TXBIST_CTRL_G1_01                                                                                        0x82B2
#define P82_B6_TXBIST_TSEQ_NUM_G1                                                                                       0x82B6
#define P82_B7_TXBIST_CONFIG_G1                                                                                         0x82B7
#define P82_BD_PASSMODE_TXBIST_FUNCTION_01                                                                              0x82BD
#define P82_BE_PASSMODE_TXBIST_FUNCTION_02                                                                              0x82BE
#define P82_BF_PASSMODE_TXBIST_FUNCTION_03                                                                              0x82BF
#define P82_E0_TX_MUX_D_00                                                                                              0x82E0
#define P82_E1_TX_MUX_D_01                                                                                              0x82E1
#define P82_E2_TX_MUX_D_02                                                                                              0x82E2
#define P82_E3_TX_MUX_D_03                                                                                              0x82E3
#define P82_E8_GEN1_PRBS_TX                                                                                             0x82E8


//--------------------------------------------------
// USB3 Retimer DFP System Gen1 Pass Mode AsyFifo (Page 82)
//--------------------------------------------------
#define P82_D4_GEN1_ASYNCHRONOUS_FIFO_CTRL_00                                                                           0x82D4
#define P82_D5_GEN1_ASYNCHRONOUS_FIFO_CTRL_01                                                                           0x82D5
#define P82_D6_GEN1_ASYNCHRONOUS_FIFO_CTRL_02                                                                           0x82D6
#define P82_D7_GEN1_ASYNCHRONOUS_DUMMY_D_00                                                                             0x82D7
#define P82_D8_GEN1_ASYNCHRONOUS_EB_LIKE_01                                                                             0x82D8
#define P82_D9_GEN1_ASYNCHRONOUS_EB_LIKE_02                                                                             0x82D9
#define P82_DA_GEN1_ASYNCHRONOUS_FIFO_WL_01                                                                             0x82DA
#define P82_DB_GEN1_ASYNCHRONOUS_FIFO_WL_02                                                                             0x82DB
#define P82_DC_GEN1_ASYNCHRONOUS_FIFO_WL_03                                                                             0x82DC
#define P82_DD_GEN1_ASYNCHRONOUS_FIFO_WL_04                                                                             0x82DD
#define P82_DE_GEN1_ASYNCHRONOUS_DUMMY_D_01                                                                             0x82DE
#define P82_DF_GEN1_ASYNCHRONOUS_DUMMY_D_02                                                                             0x82DF


//--------------------------------------------------
// S1 On-line Measure Block Overview (Page 83)
//--------------------------------------------------
#define P83_00_SYNC_SELECT                                                                                              0x8300
#define P83_01_MEAS_CTL0                                                                                                0x8301
#define P83_02_MEAS_CTL1                                                                                                0x8302
#define P83_03_MEAS_ERROR_FLG0                                                                                          0x8303
#define P83_04_MEAS_ERROR_FLG1                                                                                          0x8304
#define P83_05_MEAS_HS_PERIOD_A_M                                                                                       0x8305
#define P83_06_MEAS_HS_PERIOD_A_L                                                                                       0x8306
#define P83_07_MEAS_HS_PERIOD_FRA_A                                                                                     0x8307
#define P83_08_MEAS_VS_PERIOD_A_M                                                                                       0x8308
#define P83_09_MEAS_VS_PERIOD_A_L                                                                                       0x8309
#define P83_0A_MEAS_HS_PULSE_A_M                                                                                        0x830A
#define P83_0B_MEAS_HS_PULSE_A_L                                                                                        0x830B
#define P83_0C_MEAS_VS_PULSE_A_M                                                                                        0x830C
#define P83_0D_MEAS_VS_PULSE_A_L                                                                                        0x830D
#define P83_0E_MEAS_HS_PERIOD_D_M                                                                                       0x830E
#define P83_0F_MEAS_HS_PERIOD_D_L                                                                                       0x830F
#define P83_10_MEAS_HS_PERIOD_FRA_D                                                                                     0x8310
#define P83_11_MEAS_VS_PERIOD_D_M                                                                                       0x8311
#define P83_12_MEAS_VS_PERIOD_D_L                                                                                       0x8312
#define P83_13_MEAS_HS_PULSE_D_M                                                                                        0x8313
#define P83_14_MEAS_HS_PULSE_D_L                                                                                        0x8314
#define P83_15_MEAS_HS_VS_DELTA_CTL                                                                                     0x8315
#define P83_16_MEAS_HS_VS_DELTA_IRQ                                                                                     0x8316
#define P83_17_MEAS_HS_VS_DELTA_WD                                                                                      0x8317
#define P83_18_MEAS_HS_VS_ERROR_WD                                                                                      0x8318
#define P83_19_MEAS_HS_VS_ERROR_IRQ                                                                                     0x8319
#define P83_1A_MEAS2_HS_VS_DLY                                                                                          0x831A
#define P83_1C_S1_MEASURE_DUMMY0                                                                                        0x831C
#define P83_1D_S1_MEASURE_DUMMY1                                                                                        0x831D


//--------------------------------------------------
// FRC Cap_S1 (Page 85)
//--------------------------------------------------
#define P85_00_CAP_S1_MEM_ADDR_MSB                                                                                      0x8500
#define P85_01_CAP_S1_MEM_ADDR_H                                                                                        0x8501
#define P85_02_CAP_S1_MEM_ADDR_M                                                                                        0x8502
#define P85_03_CAP_S1_MEM_ADDR_L                                                                                        0x8503
#define P85_04_CAP_S1_BL2_ADDR_MSB                                                                                      0x8504
#define P85_05_CAP_S1_BL2_ADDR_H                                                                                        0x8505
#define P85_06_CAP_S1_BL2_ADDR_M                                                                                        0x8506
#define P85_07_CAP_S1_BL2_ADDR_L                                                                                        0x8507
#define P85_08_CAP_S1_BL3_ADDR_MSB                                                                                      0x8508
#define P85_09_CAP_S1_BL3_ADDR_H                                                                                        0x8509
#define P85_0A_CAP_S1_BL3_ADDR_M                                                                                        0x850A
#define P85_0B_CAP_S1_BL3_ADDR_L                                                                                        0x850B
#define P85_0C_CAP_S1_BOUNDARY_ADDR1_MSB                                                                                0x850C
#define P85_0D_CAP_S1_BOUNDARY_ADDR1_H                                                                                  0x850D
#define P85_0E_CAP_S1_BOUNDARY_ADDR1_M                                                                                  0x850E
#define P85_0F_CAP_S1_BOUNDARY_ADDR1_L                                                                                  0x850F
#define P85_10_CAP_S1_BOUNDARY_ADDR2_MSB                                                                                0x8510
#define P85_11_CAP_S1_BOUNDARY_ADDR2_H                                                                                  0x8511
#define P85_12_CAP_S1_BOUNDARY_ADDR2_M                                                                                  0x8512
#define P85_13_CAP_S1_BOUNDARY_ADDR2_L                                                                                  0x8513
#define P85_14_CAP_S1_BOUNDARY_STATUS                                                                                   0x8514
#define P85_19_CAP_S1_LINE_STEP_MSB                                                                                     0x8519
#define P85_1A_CAP_S1_LINE_STEP_H                                                                                       0x851A
#define P85_1B_CAP_S1_LINE_STEP_M                                                                                       0x851B
#define P85_1C_CAP_S1_LINE_STEP_L                                                                                       0x851C
#define P85_1D_CAP_S1_WATER_LEVEL_H                                                                                     0x851D
#define P85_1E_CAP_S1_WATER_LEVEL_L                                                                                     0x851E
#define P85_21_CAP_S1_LINE_NUM_H                                                                                        0x8521
#define P85_22_CAP_S1_LINE_NUM_L                                                                                        0x8522
#define P85_23_CAP_S1_WR_NUM_H                                                                                          0x8523
#define P85_24_CAP_S1_WR_NUM_L                                                                                          0x8524
#define P85_25_CAP_S1_WR_LEN                                                                                            0x8525
#define P85_26_CAP_S1_WR_REMAIN                                                                                         0x8526
#define P85_27_CAP_S1_DDR_CTRL1                                                                                         0x8527
#define P85_28_CAP_S1_DDR_CTRL2                                                                                         0x8528
#define P85_29_CAP_S1_DDR_CTRL3                                                                                         0x8529
#define P85_2A_CAP_S1_STATUS                                                                                            0x852A
#define P85_2B_CAP_S1_FIFO_STATUS                                                                                       0x852B
#define P85_30_CAP_S1_BIST_CTRL                                                                                         0x8530
#define P85_31_CAP_S1_DRF_BIST_CTRL                                                                                     0x8531
#define P85_32_CAP_S1_CTRL                                                                                              0x8532
#define P85_33_CAP_S1_BIST_CTRL1                                                                                        0x8533
#define P85_34_CAP_FIFO_STATUS_1                                                                                        0x8534
#define P85_35_CAP_FIFO_STATUS_2                                                                                        0x8535
#define P85_36_CAP_FIFO_STATUS_3                                                                                        0x8536
#define P85_37_CAP_FIFO_STATUS_4                                                                                        0x8537
#define P85_38_CAP_FIFO_STATUS_5                                                                                        0x8538
#define P85_39_CAP_FIFO_STATUS_6                                                                                        0x8539
#define P85_3A_CAP_FIFO_STATUS_7                                                                                        0x853A
#define P85_3B_CAP_FIFO_STATUS_8                                                                                        0x853B
#define P85_43_CAP_S1_4CH_CTRL1                                                                                         0x8543
#define P85_46_CAP_S1_BL4_ADDR_MSB                                                                                      0x8546
#define P85_47_CAP_S1_BL4_ADDR_H                                                                                        0x8547
#define P85_48_CAP_S1_BL4_ADDR_M                                                                                        0x8548
#define P85_49_CAP_S1_BL4_ADDR_L                                                                                        0x8549
#define P85_4D_CAP_S1_PR_MODE                                                                                           0x854D
#define P85_4E_CAP_S1_DB_DUMMY01                                                                                        0x854E
#define P85_4F_CAP_S1_MISC_0                                                                                            0x854F
#define P85_50_CAP_S1_DUMMY01                                                                                           0x8550
#define P85_51_CAP_S1_DUMMY02                                                                                           0x8551
#define P85_52_CAP_S1_DUMMY03                                                                                           0x8552
#define P85_53_CAP_S1_FORCE_FEND_DELAY                                                                                  0x8553


//--------------------------------------------------
// FRC Disp_S1 (Page 85)
//--------------------------------------------------
#define P85_80_DISP_S1_BLK_ADDR_1ST_TOP_MSB                                                                             0x8580
#define P85_81_DISP_S1_BLK_ADDR_1ST_TOP_H                                                                               0x8581
#define P85_82_DISP_S1_BLK_ADDR_1ST_TOP_M                                                                               0x8582
#define P85_83_DISP_S1_BLK_ADDR_1ST_TOP_L                                                                               0x8583
#define P85_84_DISP_S1_BLK_ADDR_2ND_TOP_MSB                                                                             0x8584
#define P85_85_DISP_S1_BLK_ADDR_2ND_TOP_H                                                                               0x8585
#define P85_86_DISP_S1_BLK_ADDR_2ND_TOP_M                                                                               0x8586
#define P85_87_DISP_S1_BLK_ADDR_2ND_TOP_L                                                                               0x8587
#define P85_88_DISP_S1_BLK_ADDR_3RD_TOP_MSB                                                                             0x8588
#define P85_89_DISP_S1_BLK_ADDR_3RD_TOP_H                                                                               0x8589
#define P85_8A_DISP_S1_BLK_ADDR_3RD_TOP_M                                                                               0x858A
#define P85_8B_DISP_S1_BLK_ADDR_3RD_TOP_L                                                                               0x858B
#define P85_8C_DISP_S1_BLK_ADDR_4TH_TOP_MSB                                                                             0x858C
#define P85_8D_DISP_S1_BLK_ADDR_4TH_TOP_H                                                                               0x858D
#define P85_8E_DISP_S1_BLK_ADDR_4TH_TOP_M                                                                               0x858E
#define P85_8F_DISP_S1_BLK_ADDR_4TH_TOP_L                                                                               0x858F
#define P85_90_DISP_S1_BOUNDARY_ADDR2_MSB                                                                               0x8590
#define P85_91_DISP_S1_BOUNDARY_ADDR2_H                                                                                 0x8591
#define P85_92_DISP_S1_BOUNDARY_ADDR2_M                                                                                 0x8592
#define P85_93_DISP_S1_BOUNDARY_ADDR2_L                                                                                 0x8593
#define P85_94_DISP_S1_BOUNDARY_STATUS                                                                                  0x8594
#define P85_95_DISP_S1_BOUNDARY_ADDR1_MSB                                                                               0x8595
#define P85_96_DISP_S1_BOUNDARY_ADDR1_H                                                                                 0x8596
#define P85_97_DISP_S1_BOUNDARY_ADDR1_M                                                                                 0x8597
#define P85_98_DISP_S1_BOUNDARY_ADDR1_L                                                                                 0x8598
#define P85_99_DISP_S1_LINE_STEP_TOP_MSB                                                                                0x8599
#define P85_9A_DISP_S1_LINE_STEP_TOP_H                                                                                  0x859A
#define P85_9B_DISP_S1_LINE_STEP_TOP_M                                                                                  0x859B
#define P85_9C_DISP_S1_LINE_STEP_TOP_L                                                                                  0x859C
#define P85_A0_DISP_S1_WTLVL_TOP_H                                                                                      0x85A0
#define P85_A1_DISP_S1_WTLVL_TOP_L                                                                                      0x85A1
#define P85_A2_DISP_S1_PXL_NUM_TOP_H                                                                                    0x85A2
#define P85_A3_DISP_S1_PXL_NUM_TOP_L                                                                                    0x85A3
#define P85_A4_DISP_S1_LINE_NUM_TOP_H                                                                                   0x85A4
#define P85_A5_DISP_S1_LINE_NUM_TOP_L                                                                                   0x85A5
#define P85_A6_DISP_S1_PRRD_VST_H_TOP                                                                                   0x85A6
#define P85_A7_DISP_S1_PRRD_VST_L_TOP                                                                                   0x85A7
#define P85_A8_DISP_S1_READ_NUM_TOP_H                                                                                   0x85A8
#define P85_A9_DISP_S1_READ_NUM_TOP_L                                                                                   0x85A9
#define P85_AA_DISP_S1_READ_TOP_LEN                                                                                     0x85AA
#define P85_AB_DISP_S1_READ_REMAIN_TOP                                                                                  0x85AB
#define P85_AC_DISP_S1_DISP_CTRL1                                                                                       0x85AC
#define P85_AD_DISP_S1_STATUS                                                                                           0x85AD
#define P85_AE_DISP_S1_DISP_CTRL2                                                                                       0x85AE
#define P85_AF_DISP_S1_DISP_CTRL3_TOP                                                                                   0x85AF
#define P85_B0_DISP_S1_FIFO_STATUS                                                                                      0x85B0
#define P85_B1_DISP_FIFO_STATUS_1                                                                                       0x85B1
#define P85_B2_DISP_FIFO_STATUS_2                                                                                       0x85B2
#define P85_B3_DISP_FIFO_STATUS_3                                                                                       0x85B3
#define P85_B4_DISP_FIFO_STATUS_4                                                                                       0x85B4
#define P85_B5_DISP_FIFO_STATUS_5                                                                                       0x85B5
#define P85_B6_DISP_FIFO_STATUS_6                                                                                       0x85B6
#define P85_B7_DISP_FIFO_STATUS_7                                                                                       0x85B7
#define P85_B8_DISP_FIFO_STATUS_8                                                                                       0x85B8
#define P85_C0_DISP_S1_BIST_CTRL                                                                                        0x85C0
#define P85_C1_DISP_S1_DRF_BIST_CTRL                                                                                    0x85C1
#define P85_C2_ADC_TEST_S1                                                                                              0x85C2
#define P85_C4_DISP_S1_FRAME_TEAR_PREVENTION                                                                            0x85C4
#define P85_C5_DISP_S1_4CH_CTRL1                                                                                        0x85C5
#define P85_CE_DISP_S1_DUMMY02                                                                                          0x85CE
#define P85_CF_DISP_S1_DUMMY03                                                                                          0x85CF
#define P85_D0_DISP_S1_BLK_CHANGE                                                                                       0x85D0
#define P85_D1_DISP_S1_TOTAL_128_TOP_MSB                                                                                0x85D1
#define P85_D2_DISP_S1_TOTAL_128_TOP_H                                                                                  0x85D2
#define P85_D3_DISP_S1_TOTAL_128_TOP_M                                                                                  0x85D3
#define P85_D4_DISP_S1_TOTAL_128_TOP_L                                                                                  0x85D4


//--------------------------------------------------
// Mdomain Pattern Gen S1 (Page 85)
//--------------------------------------------------
#define P85_C3_DISP_S1_NEW_FIFO_CRC_CTRL                                                                                0x85C3
#define P85_C6_DISP_S1_MPG_PIXNUM_MSB_A1                                                                                0x85C6
#define P85_C7_DISP_S1_MPG_PIXNUM_H_A1                                                                                  0x85C7
#define P85_C8_DISP_S1_MPG_PIXNUM_L_A1                                                                                  0x85C8


//--------------------------------------------------
// R2 D-domain Pattern Generator (Page 87)
//--------------------------------------------------
#define P87_B3_DISP_PG_TUNNEL_INITIAL_L_R2                                                                              0x87B3
#define P87_B4_DISP_PG_TUNNEL_STEPNUM_H_R2                                                                              0x87B4
#define P87_B5_DISP_PG_TUNNEL_STEPNUM_L_R2                                                                              0x87B5
#define P87_B6_DISP_PG_TUNNEL_LINE_STEP_R2                                                                              0x87B6
#define P87_B7_DISP_PG_TUNNEL_PIXEL_STEP_R2                                                                             0x87B7
#define P87_B8_DISP_PG_TUNNEL_DELTA_1_R2                                                                                0x87B8
#define P87_B9_DISP_PG_TUNNEL_DELTA_2_R2                                                                                0x87B9
#define P87_BA_DISP_PG_TUNNEL_DELTA_3_R2                                                                                0x87BA
#define P87_BB_DISP_PG_TUNNEL_SET_1_R2                                                                                  0x87BB
#define P87_BC_DISP_PG_TUNNEL_SET_2_R2                                                                                  0x87BC
#define P87_BD_DISP_PG_TUNNEL_SET_3_R2                                                                                  0x87BD
#define P87_BE_DISP_PG_BOX_COLOR_CODE_1_R2                                                                              0x87BE
#define P87_BF_DISP_PG_BOX_COLOR_CODE_2_R2                                                                              0x87BF
#define P87_C0_DISP_PG_BOX_COLOR_CODE_3_R2                                                                              0x87C0
#define P87_C1_DISP_PG_BOX_COLOR_CODE_4_R2                                                                              0x87C1
#define P87_C2_DISP_PG_BOX_COLOR_CODE_5_R2                                                                              0x87C2
#define P87_C3_DISP_PG_BOX_COLOR_CODE_6_R2                                                                              0x87C3
#define P87_C4_DISP_PG_BOX_COLOR_CODE_7_R2                                                                              0x87C4
#define P87_C5_DISP_PG_BOX_COLOR_CODE_8_R2                                                                              0x87C5
#define P87_C6_DISP_PG_BOX_COLOR_CODE_9_R2                                                                              0x87C6
#define P87_E7_DISP_PG_STEP_H_EXTEND_R2                                                                                 0x87E7
#define P87_E8_DISP_PG_BOX_SET_1_R2                                                                                     0x87E8
#define P87_E9_DISP_PG_BOX_SET_2_R2                                                                                     0x87E9
#define P87_EA_DISP_PG_BOX_SET_3_R2                                                                                     0x87EA
#define P87_EB_DISP_PG_BOX_SET_4_R2                                                                                     0x87EB
#define P87_EC_DISP_PG_BOX_SET_5_R2                                                                                     0x87EC
#define P87_ED_DISP_PG_BOX_SET_6_R2                                                                                     0x87ED
#define P87_EE_DISP_PG_BOX_CTRL_1_R2                                                                                    0x87EE
#define P87_EF_DISP_PG_BOX_CTRL_2_R2                                                                                    0x87EF
#define P87_F0_DISP_PG_R_CTRL_R2                                                                                        0x87F0
#define P87_F1_DISP_PG_G_CTRL_R2                                                                                        0x87F1
#define P87_F2_DISP_PG_B_CTRL_R2                                                                                        0x87F2
#define P87_F3_DISP_PG_R_INITIAL_R2                                                                                     0x87F3
#define P87_F4_DISP_PG_G_INITIAL_R2                                                                                     0x87F4
#define P87_F5_DISP_PG_B_INITIAL_R2                                                                                     0x87F5
#define P87_F6_DISP_PG_PIXEL_DELTA_H_R2                                                                                 0x87F6
#define P87_F7_DISP_PG_LINE_DELTA_H_R2                                                                                  0x87F7
#define P87_F8_DISP_PG_PIXEL_STEP_H_R2                                                                                  0x87F8
#define P87_F9_DISP_PG_LINE_STEP_H_R2                                                                                   0x87F9
#define P87_FA_DISP_PG_DELTA_H_STEP_M_R2                                                                                0x87FA
#define P87_FB_D_PG_CTRL_0_R2                                                                                           0x87FB
#define P87_FC_D_PG_INITIAL_M_STEP_L_R2                                                                                 0x87FC
#define P87_FD_D_PG_INITIAL_L_CTRL_R2                                                                                   0x87FD
#define P87_FE_DISP_PG_DELTA_L_R2                                                                                       0x87FE
#define P87_FF_D_PATTERN_RESET_R2                                                                                       0x87FF


//--------------------------------------------------
// S1 I Domain DLTI (Page 91)
//--------------------------------------------------
#define P91_A1_I_DLTI_CTRL_S1                                                                                           0x91A1
#define P91_A2_I_DLTI_SEARCH_RANGE_S1                                                                                   0x91A2
#define P91_A3_I_DLTI_ADJUST_S1                                                                                         0x91A3
#define P91_A4_I_DLTI_UPPER_THD_HSB_S1                                                                                  0x91A4
#define P91_A5_I_DLTI_UPPER_THD_LSB_S1                                                                                  0x91A5
#define P91_A6_I_DLTI_LOWER_THD_HSB_S1                                                                                  0x91A6
#define P91_A7_I_DLTI_LOWER_THD_LSB_S1                                                                                  0x91A7
#define P91_A8_I_DLTI_FILTER_C0_HSB_S1                                                                                  0x91A8
#define P91_A9_I_DLTI_FILTER_C0_LSB_S1                                                                                  0x91A9
#define P91_AA_I_DLTI_FILTER_C1_HSB_S1                                                                                  0x91AA
#define P91_AB_I_DLTI_FILTER_C1_LSB_S1                                                                                  0x91AB
#define P91_AC_I_DLTI_FILTER_C2_HSB_S1                                                                                  0x91AC
#define P91_AD_I_DLTI_FILTER_C2_LSB_S1                                                                                  0x91AD
#define P91_AE_I_DLTI_FILTER_C3_HSB_S1                                                                                  0x91AE
#define P91_AF_I_DLTI_FILTER_C3_LSB_S1                                                                                  0x91AF
#define P91_B0_I_DLTI_FILTER_C4_HSB_S1                                                                                  0x91B0
#define P91_B1_I_DLTI_FILTER_C4_LSB_S1                                                                                  0x91B1
#define P91_B2_I_DLTI_UPPER_LOWER_THD_S1                                                                                0x91B2
#define P91_D4_I_DLTI_HLW_HOR_START_HSB_S1                                                                              0x91D4
#define P91_D5_I_DLTI_HLW_HOR_START_LSB_S1                                                                              0x91D5
#define P91_D6_I_DLTI_HLW_HOR_END_HSB_S1                                                                                0x91D6
#define P91_D7_I_DLTI_HLW_HOR_END_LSB_S1                                                                                0x91D7
#define P91_D8_I_DLTI_HLW_VER_START_HSB_S1                                                                              0x91D8
#define P91_D9_I_DLTI_HLW_VER_START_LSB_S1                                                                              0x91D9
#define P91_DA_I_DLTI_HLW_VER_END_HSB_S1                                                                                0x91DA
#define P91_DB_I_DLTI_HLW_VER_END_LSB_S1                                                                                0x91DB
#define P91_DC_I_DLTI_HLW_CTRL_S1                                                                                       0x91DC
#define P91_DD_I_DLTI_DUMMY_S1                                                                                          0x91DD


//--------------------------------------------------
// EO to FB (Page 92)
//--------------------------------------------------
#define P92_00_M1M2_EO2FB_CTRL                                                                                          0x9200
#define P92_01_M1M2_EO2FB_HTOTAL_H                                                                                      0x9201
#define P92_02_M1M2_EO2FB_HTOTAL_L                                                                                      0x9202
#define P92_03_M1M2_EO2FB_HWIDTH_H                                                                                      0x9203
#define P92_04_M1M2_EO2FB_HWIDTH_L                                                                                      0x9204
#define P92_05_M1M2_EO2FB_HBPORCH_H                                                                                     0x9205
#define P92_06_M1M2_EO2FB_HBPORCH_L                                                                                     0x9206
#define P92_07_M1M2_EO2FB_HSWIDTH                                                                                       0x9207
#define P92_08_M1M2_EO2FB_HFPORCH_H                                                                                     0x9208
#define P92_09_M1M2_EO2FB_HFPORCH_L                                                                                     0x9209
#define P92_0A_M1M2_EO2FB_SOFT_RESET                                                                                    0x920A


//--------------------------------------------------
// FB to EO (Page 92)
//--------------------------------------------------
#define P92_30_FB2EO_CTRL_0                                                                                             0x9230
#define P92_31_FB2EO_M1_BIST_CLK_RST_EN                                                                                 0x9231
#define P92_32_FB2EO_M1_BIST_CTRL                                                                                       0x9232
#define P92_33_FB2EO_M1_BIST_CTRL1                                                                                      0x9233
#define P92_34_FB2EO_M2_BIST_CLK_RST_EN                                                                                 0x9234
#define P92_35_FB2EO_M2_BIST_CTRL                                                                                       0x9235
#define P92_36_FB2EO_M2_BIST_CTRL1                                                                                      0x9236
#define P92_37_M1M2_FB2EO_HWIDTH_H                                                                                      0x9237
#define P92_38_M1_FB2EO_HWIDTH_L                                                                                        0x9238
#define P92_39_M2_FB2EO_HWIDTH_L                                                                                        0x9239


//--------------------------------------------------
// R2 Active1 D-Domain Color Conversion (Page 94)
//--------------------------------------------------
#define P94_40_SR_BT2020_COEF_H11_HSB_R2_ACTIVE1                                                                        0x9440
#define P94_41_SR_BT2020_COEF_H11_MSB_R2_ACTIVE1                                                                        0x9441
#define P94_42_SR_BT2020_COEF_H11_LSB_R2_ACTIVE1                                                                        0x9442
#define P94_43_SR_BT2020_COEF_H21_HSB_R2_ACTIVE1                                                                        0x9443
#define P94_44_SR_BT2020_COEF_H21_MSB_R2_ACTIVE1                                                                        0x9444
#define P94_45_SR_BT2020_COEF_H21_LSB_R2_ACTIVE1                                                                        0x9445
#define P94_46_SR_BT2020_COEF_H31_HSB_R2_ACTIVE1                                                                        0x9446
#define P94_47_SR_BT2020_COEF_H31_MSB_R2_ACTIVE1                                                                        0x9447
#define P94_48_SR_BT2020_COEF_H31_LSB_R2_ACTIVE1                                                                        0x9448
#define P94_49_SR_BT2020_COEF_H12A_HSB_R2_ACTIVE1                                                                       0x9449
#define P94_4A_SR_BT2020_COEF_H12A_MSB_R2_ACTIVE1                                                                       0x944A
#define P94_4B_SR_BT2020_COEF_H12A_LSB_R2_ACTIVE1                                                                       0x944B
#define P94_4C_SR_BT2020_COEF_H22A_HSB_R2_ACTIVE1                                                                       0x944C
#define P94_4D_SR_BT2020_COEF_H22A_MSB_R2_ACTIVE1                                                                       0x944D
#define P94_4E_SR_BT2020_COEF_H22A_LSB_R2_ACTIVE1                                                                       0x944E
#define P94_4F_SR_BT2020_COEF_H32A_HSB_R2_ACTIVE1                                                                       0x944F
#define P94_50_SR_BT2020_COEF_H32A_MSB_R2_ACTIVE1                                                                       0x9450
#define P94_51_SR_BT2020_COEF_H32A_LSB_R2_ACTIVE1                                                                       0x9451
#define P94_52_SR_BT2020_COEF_H13A_HSB_R2_ACTIVE1                                                                       0x9452
#define P94_53_SR_BT2020_COEF_H13A_MSB_R2_ACTIVE1                                                                       0x9453
#define P94_54_SR_BT2020_COEF_H13A_LSB_R2_ACTIVE1                                                                       0x9454
#define P94_55_SR_BT2020_COEF_H23A_HSB_R2_ACTIVE1                                                                       0x9455
#define P94_56_SR_BT2020_COEF_H23A_MSB_R2_ACTIVE1                                                                       0x9456
#define P94_57_SR_BT2020_COEF_H23A_LSB_R2_ACTIVE1                                                                       0x9457
#define P94_58_SR_BT2020_COEF_H33A_HSB_R2_ACTIVE1                                                                       0x9458
#define P94_59_SR_BT2020_COEF_H33A_MSB_R2_ACTIVE1                                                                       0x9459
#define P94_5A_SR_BT2020_COEF_H33A_LSB_R2_ACTIVE1                                                                       0x945A
#define P94_5B_SR_BT2020_COEF_H12B_HSB_R2_ACTIVE1                                                                       0x945B
#define P94_5C_SR_BT2020_COEF_H12B_MSB_R2_ACTIVE1                                                                       0x945C
#define P94_5D_SR_BT2020_COEF_H12B_LSB_R2_ACTIVE1                                                                       0x945D
#define P94_5E_SR_BT2020_COEF_H22B_HSB_R2_ACTIVE1                                                                       0x945E
#define P94_5F_SR_BT2020_COEF_H22B_MSB_R2_ACTIVE1                                                                       0x945F
#define P94_60_SR_BT2020_COEF_H22B_LSB_R2_ACTIVE1                                                                       0x9460
#define P94_61_SR_BT2020_COEF_H32B_HSB_R2_ACTIVE1                                                                       0x9461
#define P94_62_SR_BT2020_COEF_H32B_MSB_R2_ACTIVE1                                                                       0x9462
#define P94_63_SR_BT2020_COEF_H32B_LSB_R2_ACTIVE1                                                                       0x9463
#define P94_64_SR_BT2020_COEF_H13B_HSB_R2_ACTIVE1                                                                       0x9464
#define P94_65_SR_BT2020_COEF_H13B_MSB_R2_ACTIVE1                                                                       0x9465
#define P94_66_SR_BT2020_COEF_H13B_LSB_R2_ACTIVE1                                                                       0x9466
#define P94_67_SR_BT2020_COEF_H23B_HSB_R2_ACTIVE1                                                                       0x9467
#define P94_68_SR_BT2020_COEF_H23B_MSB_R2_ACTIVE1                                                                       0x9468
#define P94_69_SR_BT2020_COEF_H23B_LSB_R2_ACTIVE1                                                                       0x9469
#define P94_6A_SR_BT2020_COEF_H33B_HSB_R2_ACTIVE1                                                                       0x946A
#define P94_6B_SR_BT2020_COEF_H33B_MSB_R2_ACTIVE1                                                                       0x946B
#define P94_6C_SR_BT2020_COEF_H33B_LSB_R2_ACTIVE1                                                                       0x946C
#define P94_6D_SR_BT2020_COEF_CB_THD_MSB_R2_ACTIVE1                                                                     0x946D
#define P94_6E_SR_BT2020_COEF_CB_THD_LSB_R2_ACTIVE1                                                                     0x946E
#define P94_6F_SR_BT2020_COEF_CR_THD_MSB_R2_ACTIVE1                                                                     0x946F
#define P94_70_SR_BT2020_COEF_CR_THD_LSB_R2_ACTIVE1                                                                     0x9470
#define P94_71_SR_BT2020_COEF_DUMMY_R2_ACTIVE1                                                                          0x9471
#define P94_A1_SR_YCC2RGB_CTRL_R2_ACTIVE1                                                                               0x94A1
#define P94_A2_SR_YCC2RGB_COEF_K11_MSB_R2_ACTIVE1                                                                       0x94A2
#define P94_A3_SR_YCC2RGB_COEF_K11_LSB_R2_ACTIVE1                                                                       0x94A3
#define P94_A4_SR_YCC2RGB_COEF_K13_MSB_R2_ACTIVE1                                                                       0x94A4
#define P94_A5_SR_YCC2RGB_COEF_K13_LSB_R2_ACTIVE1                                                                       0x94A5
#define P94_A6_SR_YCC2RGB_COEF_K22_MSB_R2_ACTIVE1                                                                       0x94A6
#define P94_A7_SR_YCC2RGB_COEF_K22_LSB_R2_ACTIVE1                                                                       0x94A7
#define P94_A8_SR_YCC2RGB_COEF_K23_MSB_R2_ACTIVE1                                                                       0x94A8
#define P94_A9_SR_YCC2RGB_COEF_K23_LSB_R2_ACTIVE1                                                                       0x94A9
#define P94_AA_SR_YCC2RGB_COEF_K32_MSB_R2_ACTIVE1                                                                       0x94AA
#define P94_AB_SR_YCC2RGB_COEF_K32_LSB_R2_ACTIVE1                                                                       0x94AB
#define P94_AC_SR_YCC2RGB_R_OFFSET_MSB_R2_ACTIVE1                                                                       0x94AC
#define P94_AD_SR_YCC2RGB_R_OFFSET_LSB_R2_ACTIVE1                                                                       0x94AD
#define P94_AE_SR_YCC2RGB_G_OFFSET_MSB_R2_ACTIVE1                                                                       0x94AE
#define P94_AF_SR_YCC2RGB_G_OFFSET_LSB_R2_ACTIVE1                                                                       0x94AF
#define P94_B0_SR_YCC2RGB_B_OFFSET_MSB_R2_ACTIVE1                                                                       0x94B0
#define P94_B1_SR_YCC2RGB_B_OFFSET_LSB_R2_ACTIVE1                                                                       0x94B1
#define P94_B2_SR_YCC2RGB_R_GAIN_MSB_R2_ACTIVE1                                                                         0x94B2
#define P94_B3_SR_YCC2RGB_R_GAIN_LSB_R2_ACTIVE1                                                                         0x94B3
#define P94_B4_SR_YCC2RGB_G_GAIN_MSB_R2_ACTIVE1                                                                         0x94B4
#define P94_B5_SR_YCC2RGB_G_GAIN_LSB_R2_ACTIVE1                                                                         0x94B5
#define P94_B6_SR_YCC2RGB_B_GAIN_MSB_R2_ACTIVE1                                                                         0x94B6
#define P94_B7_SR_YCC2RGB_B_GAIN_LSB_R2_ACTIVE1                                                                         0x94B7
#define P94_B8_SR_YCC2RGB_DUMMY_R2_ACTIVE1                                                                              0x94B8


//--------------------------------------------------
// D0 UFP DP2.0 Combo U3 DPHY SSC (Page 96)
//--------------------------------------------------
#define P96_40_SSC_TX_00                                                                                                0x9640
#define P96_41_SSC_TX_01                                                                                                0x9641
#define P96_42_SSC_TX_02                                                                                                0x9642
#define P96_43_SSC_TX_03                                                                                                0x9643
#define P96_44_SSC_TX_04                                                                                                0x9644
#define P96_45_SSC_TX_05                                                                                                0x9645
#define P96_46_SSC_TX_06                                                                                                0x9646
#define P96_47_SSC_TX_07                                                                                                0x9647
#define P96_48_SSC_TX_08                                                                                                0x9648
#define P96_49_SSC_TX_09                                                                                                0x9649
#define P96_4A_DCDR_00                                                                                                  0x964A
#define P96_4B_DCDR_01                                                                                                  0x964B
#define P96_4C_DCDR_02                                                                                                  0x964C
#define P96_4D_DCDR_03                                                                                                  0x964D
#define P96_4E_DCDR_04                                                                                                  0x964E
#define P96_50_ALPM_00                                                                                                  0x9650
#define P96_51_ALPM_01                                                                                                  0x9651
#define P96_52_ALPM_02                                                                                                  0x9652
#define P96_53_ALPM_03                                                                                                  0x9653
#define P96_5A_ALPM_10                                                                                                  0x965A
#define P96_5B_ALPM_11                                                                                                  0x965B
#define P96_5C_ALPM_12                                                                                                  0x965C
#define P96_5D_ALPM_13                                                                                                  0x965D
#define P96_5E_ALPM_14                                                                                                  0x965E
#define P96_5F_ALPM_15                                                                                                  0x965F
#define P96_60_ALPM_16                                                                                                  0x9660
#define P96_61_ALPM_17                                                                                                  0x9661
#define P96_62_ALPM_18                                                                                                  0x9662
#define P96_63_ALPM_19                                                                                                  0x9663
#define P96_64_ALPM_20                                                                                                  0x9664
#define P96_65_ALPM_21                                                                                                  0x9665
#define P96_66_ALPM_22                                                                                                  0x9666
#define P96_67_ALPM_23                                                                                                  0x9667
#define P96_68_ALPM_24                                                                                                  0x9668
#define P96_69_ALPM_25                                                                                                  0x9669
#define P96_6E_RESERVE_00                                                                                               0x966E
#define P96_6F_RESERVE_01                                                                                               0x966F
#define P96_70_SPPHY_00                                                                                                 0x9670
#define P96_71_SPPHY_01                                                                                                 0x9671
#define P96_72_SPPHY_02                                                                                                 0x9672
#define P96_73_SPPHY_03                                                                                                 0x9673
#define P96_74_SPPHY_04                                                                                                 0x9674
#define P96_75_SPPHY_05                                                                                                 0x9675
#define P96_76_SPPHY_06                                                                                                 0x9676
#define P96_77_SPPHY_07                                                                                                 0x9677
#define P96_78_SPPHY_08                                                                                                 0x9678
#define P96_79_SPPHY_09                                                                                                 0x9679
#define P96_7A_SPPHY_10                                                                                                 0x967A
#define P96_7B_SPPHY_11                                                                                                 0x967B
#define P96_7C_SPPHY_12                                                                                                 0x967C
#define P96_7D_SPPHY_13                                                                                                 0x967D
#define P96_7E_SPPHY_14                                                                                                 0x967E
#define P96_7F_SPPHY_15                                                                                                 0x967F
#define P96_80_SPPHY_16                                                                                                 0x9680
#define P96_82_SPPHY_18                                                                                                 0x9682
#define P96_83_SPPHY_19                                                                                                 0x9683
#define P96_84_SPPHY_20                                                                                                 0x9684
#define P96_85_SPPHY_21                                                                                                 0x9685
#define P96_86_SPPHY_22                                                                                                 0x9686
#define P96_87_SPPHY_23                                                                                                 0x9687
#define P96_88_SPPHY_24                                                                                                 0x9688
#define P96_89_SPPHY_25                                                                                                 0x9689
#define P96_8A_SPPHY_26                                                                                                 0x968A
#define P96_8B_SPPHY_27                                                                                                 0x968B
#define P96_8C_SPPHY_28                                                                                                 0x968C
#define P96_8D_SPPHY_29                                                                                                 0x968D
#define P96_8E_SPPHY_30                                                                                                 0x968E
#define P96_8F_SPPHY_31                                                                                                 0x968F
#define P96_A0_SPPHY_32                                                                                                 0x96A0
#define P96_A1_SPPHY_33                                                                                                 0x96A1
#define P96_A2_SPPHY_34                                                                                                 0x96A2
#define P96_A3_SPPHY_35                                                                                                 0x96A3
#define P96_A4_SPPHY_36                                                                                                 0x96A4
#define P96_A5_SPPHY_37                                                                                                 0x96A5
#define P96_A6_SPPHY_38                                                                                                 0x96A6
#define P96_A7_SPPHY_39                                                                                                 0x96A7
#define P96_A8_SPPHY_40                                                                                                 0x96A8
#define P96_A9_SPPHY_41                                                                                                 0x96A9
#define P96_AA_SPPHY_42                                                                                                 0x96AA
#define P96_AB_SPPHY_43                                                                                                 0x96AB
#define P96_AC_SPPHY_44                                                                                                 0x96AC
#define P96_AD_SPPHY_45                                                                                                 0x96AD
#define P96_AE_SPPHY_46                                                                                                 0x96AE
#define P96_AF_SPPHY_47                                                                                                 0x96AF
#define P96_B0_SPPHY_48                                                                                                 0x96B0
#define P96_B1_SPPHY_49                                                                                                 0x96B1
#define P96_B2_SPPHY_50                                                                                                 0x96B2
#define P96_B3_SPPHY_51                                                                                                 0x96B3
#define P96_B4_SPPHY_52                                                                                                 0x96B4
#define P96_C0_SPPHY_53                                                                                                 0x96C0
#define P96_C1_SPPHY_54                                                                                                 0x96C1
#define P96_C2_SPPHY_55                                                                                                 0x96C2
#define P96_C3_SPPHY_56                                                                                                 0x96C3
#define P96_C4_SPPHY_57                                                                                                 0x96C4
#define P96_C5_SPPHY_58                                                                                                 0x96C5
#define P96_C6_LFPS_EQEN_0                                                                                              0x96C6
#define P96_C7_LFPS_EQEN_1                                                                                              0x96C7
#define P96_C8_LFPS_EQEN_2                                                                                              0x96C8
#define P96_C9_LFPS_EQEN_3                                                                                              0x96C9
#define P96_CA_LFPS_EQEN_4                                                                                              0x96CA
#define P96_CB_LFPS_EQEN_5                                                                                              0x96CB
#define P96_CC_LFPS_EQEN_6                                                                                              0x96CC
#define P96_CD_LFPS_EQEN_7                                                                                              0x96CD
#define P96_CE_LFPS_EQEN_8                                                                                              0x96CE
#define P96_CF_LFPS_EQEN_9                                                                                              0x96CF
#define P96_D0_LFPS_EQEN_10                                                                                             0x96D0
#define P96_D1_LFPS_EQEN_11                                                                                             0x96D1
#define P96_D2_LFPS_EQEN_12                                                                                             0x96D2
#define P96_D3_LFPS_DET_DELAY_00                                                                                        0x96D3
#define P96_D4_RX_K_OOBS_00                                                                                             0x96D4
#define P96_D5_RX_K_OOBS_01                                                                                             0x96D5
#define P96_D6_RX_K_OOBS_02                                                                                             0x96D6
#define P96_D7_RX_K_OOBS_03                                                                                             0x96D7
#define P96_D8_RX_K_OOBS_04                                                                                             0x96D8
#define P96_D9_RX_K_OOBS_05                                                                                             0x96D9
#define P96_DA_RX_K_OOBS_06                                                                                             0x96DA
#define P96_DB_RX_K_OOBS_07                                                                                             0x96DB
#define P96_DC_RX_K_OOBS_08                                                                                             0x96DC
#define P96_DD_RX_K_OOBS_09                                                                                             0x96DD
#define P96_DE_RX_K_OOBS_10                                                                                             0x96DE
#define P96_DF_LFPS_DET_DELAY_01                                                                                        0x96DF
#define P96_E0_TX_MAIN_DAT_00                                                                                           0x96E0
#define P96_E1_TX_MAIN_DAT_01                                                                                           0x96E1
#define P96_E3_TX_POST_DAT_00                                                                                           0x96E3
#define P96_E4_TX_POST_DAT_01                                                                                           0x96E4
#define P96_E5_TX_PRE_DAT_00                                                                                            0x96E5
#define P96_E6_TX_PRE_DAT_01                                                                                            0x96E6
#define P96_E7_TX_POST_DAT_G1_00                                                                                        0x96E7
#define P96_E8_TX_POST_DAT_G1_01                                                                                        0x96E8
#define P96_E9_TX_POST_DAT_G1_02                                                                                        0x96E9
#define P96_EA_TX_POST_DAT_G1_03                                                                                        0x96EA
#define P96_EB_TX_POST_DAT_G1_04                                                                                        0x96EB
#define P96_EC_TX_POST_DAT_G1_05                                                                                        0x96EC
#define P96_ED_RX_OOBS_RXIDLE_00                                                                                        0x96ED
#define P96_F8_WD_TX_00                                                                                                 0x96F8
#define P96_F9_WD_TX_01                                                                                                 0x96F9
#define P96_FA_OOBS_00                                                                                                  0x96FA
#define P96_FB_OOBS_01                                                                                                  0x96FB
#define P96_FC_OOBS_02                                                                                                  0x96FC
#define P96_FD_OOBS_03                                                                                                  0x96FD
#define P96_FE_OOBS_04                                                                                                  0x96FE


//--------------------------------------------------
// Bill Board UTMI PHY Control (Page 97)
//--------------------------------------------------
#define P97_00_HS_PHY_CFG0                                                                                              0x9700
#define P97_01_HS_PHY_CFG1                                                                                              0x9701
#define P97_04_HS_UTMI_SYS                                                                                              0x9704
#define P97_05_HS_UTMI_CTL0                                                                                             0x9705
#define P97_06_HS_UTMI_CTL1                                                                                             0x9706
#define P97_07_HS_UTMI_CTL2                                                                                             0x9707
#define P97_08_HS_SLB_CTL                                                                                               0x9708
#define P97_09_HS_SLB_SEED                                                                                              0x9709


//--------------------------------------------------
// Bill Board Class Control (Page 98)
//--------------------------------------------------
#define P98_00_HS_EP0_IRQ                                                                                               0x9800
#define P98_01_HS_EP0_IRQ_EN                                                                                            0x9801
#define P98_04_HS_EP0_CTRL                                                                                              0x9804
#define P98_05_HS_EP0_RX_BC                                                                                             0x9805
#define P98_06_HS_EP0_TX_BC                                                                                             0x9806
#define P98_08_HS_EP0_SETUP0                                                                                            0x9808
#define P98_09_HS_EP0_SETUP1                                                                                            0x9809
#define P98_0A_HS_EP0_SETUP2                                                                                            0x980A
#define P98_0B_HS_EP0_SETUP3                                                                                            0x980B
#define P98_0C_HS_EP0_SETUP4                                                                                            0x980C
#define P98_0D_HS_EP0_SETUP5                                                                                            0x980D
#define P98_0E_HS_EP0_SETUP6                                                                                            0x980E
#define P98_0F_HS_EP0_SETUP7                                                                                            0x980F
#define P98_10_HS_DSP_INDEX                                                                                             0x9810
#define P98_11_HS_BUF0_PRT_STS                                                                                          0x9811
#define P98_12_HS_HW_CTRL                                                                                               0x9812
#define P98_13_HS_HW_DSP12_N                                                                                            0x9813
#define P98_14_HS_HW_DSP34_N                                                                                            0x9814
#define P98_15_TPC_TEST_SIG                                                                                             0x9815


//--------------------------------------------------
// Bill Board BUF0 SRAM (Page 9A)
//--------------------------------------------------
#define P9A_00_BB_BUF0_WR_ADDR                                                                                          0x9A00
#define P9A_01_BB_BUF0_WR_DATA                                                                                          0x9A01
#define P9A_02_BB_BUF0_RD_ADDR                                                                                          0x9A02
#define P9A_03_BB_BUF0_RD_DATA                                                                                          0x9A03


//--------------------------------------------------
// DP 2.0 Rx0 MST Stream Handle Control (Page 9D)
//--------------------------------------------------
#define P9D_00_STHD_CTRL_0                                                                                              0x9D00
#define P9D_01_STHD_CTRL_1                                                                                              0x9D01
#define P9D_02_STHD_CTRL_2                                                                                              0x9D02
#define P9D_03_STHD_CTRL_3                                                                                              0x9D03
#define P9D_04_STHD_CTRL_4                                                                                              0x9D04
#define P9D_05_STHD_CTRL_5                                                                                              0x9D05
#define P9D_06_STHD_CTRL_6                                                                                              0x9D06
#define P9D_07_STHD_CTRL_7                                                                                              0x9D07
#define P9D_08_STHD_CTRL_8                                                                                              0x9D08
#define P9D_09_STHD_CTRL_9                                                                                              0x9D09
#define P9D_0A_STHD_CTRL_10                                                                                             0x9D0A
#define P9D_0B_STHD_CTRL_11                                                                                             0x9D0B
#define P9D_0C_STHD_CTRL_12                                                                                             0x9D0C
#define P9D_0D_STHD_CTRL_13                                                                                             0x9D0D
#define P9D_12_SOURCE_SEL_0                                                                                             0x9D12
#define P9D_13_SOURCE_SEL_1                                                                                             0x9D13
#define P9D_14_SOURCE_SEL_2                                                                                             0x9D14


//--------------------------------------------------
// DP 2.0 Rx1 MST Stream Handle Control (Page 9F)
//--------------------------------------------------
#define P9F_00_STHD_CTRL_0                                                                                              0x9F00
#define P9F_01_STHD_CTRL_1                                                                                              0x9F01
#define P9F_02_STHD_CTRL_2                                                                                              0x9F02
#define P9F_03_STHD_CTRL_3                                                                                              0x9F03
#define P9F_04_STHD_CTRL_4                                                                                              0x9F04
#define P9F_05_STHD_CTRL_5                                                                                              0x9F05
#define P9F_06_STHD_CTRL_6                                                                                              0x9F06
#define P9F_07_STHD_CTRL_7                                                                                              0x9F07
#define P9F_08_STHD_CTRL_8                                                                                              0x9F08
#define P9F_09_STHD_CTRL_9                                                                                              0x9F09
#define P9F_0A_STHD_CTRL_10                                                                                             0x9F0A
#define P9F_0B_STHD_CTRL_11                                                                                             0x9F0B
#define P9F_0C_STHD_CTRL_12                                                                                             0x9F0C
#define P9F_0D_STHD_CTRL_13                                                                                             0x9F0D
#define P9F_12_SOURCE_SEL_0                                                                                             0x9F12
#define P9F_13_SOURCE_SEL_1                                                                                             0x9F13
#define P9F_14_SOURCE_SEL_2                                                                                             0x9F14


//--------------------------------------------------
// DDR System Bridge (Page A4)
//--------------------------------------------------
#define PA4_00_TV_SB2_DCU1_ARB_CR0_00                                                                                   0xA400
#define PA4_01_TV_SB2_DCU1_ARB_CR0_01                                                                                   0xA401
#define PA4_02_TV_SB2_DCU1_ARB_CR0_02                                                                                   0xA402
#define PA4_03_TV_SB2_DCU1_ARB_CR0_03                                                                                   0xA403
#define PA4_04_TV_SB2_DCU1_ARB_CR1_04                                                                                   0xA404
#define PA4_05_TV_SB2_DCU1_ARB_CR1_05                                                                                   0xA405
#define PA4_06_TV_SB2_DCU1_ARB_CR1_06                                                                                   0xA406
#define PA4_07_TV_SB2_DCU1_ARB_CR1_07                                                                                   0xA407
#define PA4_08_TV_SB2_DCU1_LATCNT_CR1_08                                                                                0xA408
#define PA4_09_TV_SB2_DCU1_LATCNT_CR1_09                                                                                0xA409
#define PA4_0A_TV_SB2_DCU1_LATCNT_CR1_0A                                                                                0xA40A
#define PA4_0B_TV_SB2_DCU1_LATCNT_CR1_0B                                                                                0xA40B
#define PA4_0C_TV_SB2_DCU1_LATCNT_CR2_0C                                                                                0xA40C
#define PA4_0D_TV_SB2_DCU1_LATCNT_CR2_0D                                                                                0xA40D
#define PA4_0E_TV_SB2_DCU1_LATCNT_CR2_0E                                                                                0xA40E
#define PA4_0F_TV_SB2_DCU1_LATCNT_CR2_0F                                                                                0xA40F
#define PA4_10_TV_SB2_DCU1_LATCNT_CR3_10                                                                                0xA410
#define PA4_11_TV_SB2_DCU1_LATCNT_CR3_11                                                                                0xA411
#define PA4_12_TV_SB2_DCU1_LATCNT_CR3_12                                                                                0xA412
#define PA4_13_TV_SB2_DCU1_LATCNT_CR3_13                                                                                0xA413
#define PA4_14_TV_SB2_DCU1_LATCNT_CR4_14                                                                                0xA414
#define PA4_15_TV_SB2_DCU1_LATCNT_CR4_15                                                                                0xA415
#define PA4_16_TV_SB2_DCU1_LATCNT_CR4_16                                                                                0xA416
#define PA4_17_TV_SB2_DCU1_LATCNT_CR4_17                                                                                0xA417
#define PA4_18_TV_SB2_DCU1_LATCNT_CR5_18                                                                                0xA418
#define PA4_19_TV_SB2_DCU1_LATCNT_CR5_19                                                                                0xA419
#define PA4_1A_TV_SB2_DCU1_LATCNT_CR5_1A                                                                                0xA41A
#define PA4_1B_TV_SB2_DCU1_LATCNT_CR5_1B                                                                                0xA41B
#define PA4_1C_TV_SB2_DCU1_LATCNT_CR6_1C                                                                                0xA41C
#define PA4_1D_TV_SB2_DCU1_LATCNT_CR6_1D                                                                                0xA41D
#define PA4_1E_TV_SB2_DCU1_LATCNT_CR6_1E                                                                                0xA41E
#define PA4_1F_TV_SB2_DCU1_LATCNT_CR6_1F                                                                                0xA41F
#define PA4_20_TV_SB2_DCU1_LATCNT_CR7_20                                                                                0xA420
#define PA4_21_TV_SB2_DCU1_LATCNT_CR7_21                                                                                0xA421
#define PA4_22_TV_SB2_DCU1_LATCNT_CR7_22                                                                                0xA422
#define PA4_23_TV_SB2_DCU1_LATCNT_CR7_23                                                                                0xA423
#define PA4_24_TV_SB2_DCU1_LATCNT_CR8_24                                                                                0xA424
#define PA4_25_TV_SB2_DCU1_LATCNT_CR8_25                                                                                0xA425
#define PA4_26_TV_SB2_DCU1_LATCNT_CR8_26                                                                                0xA426
#define PA4_27_TV_SB2_DCU1_LATCNT_CR8_27                                                                                0xA427
#define PA4_28_TV_SB2_DCU1_LATCNT_CR9_28                                                                                0xA428
#define PA4_29_TV_SB2_DCU1_LATCNT_CR9_29                                                                                0xA429
#define PA4_2A_TV_SB2_DCU1_LATCNT_CR9_2A                                                                                0xA42A
#define PA4_2B_TV_SB2_DCU1_LATCNT_CR9_2B                                                                                0xA42B
#define PA4_2C_TV_SB2_DCU1_LATCNT_CR10_2C                                                                               0xA42C
#define PA4_2D_TV_SB2_DCU1_LATCNT_CR10_2D                                                                               0xA42D
#define PA4_2E_TV_SB2_DCU1_LATCNT_CR10_2E                                                                               0xA42E
#define PA4_2F_TV_SB2_DCU1_LATCNT_CR10_2F                                                                               0xA42F
#define PA4_30_TV_SB2_DCU1_BW_LIMIT_0_30                                                                                0xA430
#define PA4_31_TV_SB2_DCU1_BW_LIMIT_0_31                                                                                0xA431
#define PA4_32_TV_SB2_DCU1_BW_LIMIT_0_32                                                                                0xA432
#define PA4_33_TV_SB2_DCU1_BW_LIMIT_0_33                                                                                0xA433
#define PA4_34_TV_SB2_DCU1_BW_LIMIT_1_34                                                                                0xA434
#define PA4_35_TV_SB2_DCU1_BW_LIMIT_1_35                                                                                0xA435
#define PA4_36_TV_SB2_DCU1_BW_LIMIT_1_36                                                                                0xA436
#define PA4_37_TV_SB2_DCU1_BW_LIMIT_1_37                                                                                0xA437
#define PA4_38_TV_SB2_DCU1_BW_LIMIT_2_38                                                                                0xA438
#define PA4_39_TV_SB2_DCU1_BW_LIMIT_2_39                                                                                0xA439
#define PA4_3A_TV_SB2_DCU1_BW_LIMIT_2_3A                                                                                0xA43A
#define PA4_3B_TV_SB2_DCU1_BW_LIMIT_2_3B                                                                                0xA43B
#define PA4_3C_TV_SB2_DCU1_BW_LIMIT_3_3C                                                                                0xA43C
#define PA4_3D_TV_SB2_DCU1_BW_LIMIT_3_3D                                                                                0xA43D
#define PA4_3E_TV_SB2_DCU1_BW_LIMIT_3_3E                                                                                0xA43E
#define PA4_3F_TV_SB2_DCU1_BW_LIMIT_3_3F                                                                                0xA43F
#define PA4_40_TV_SB2_DCU1_BW_LIMIT_4_40                                                                                0xA440
#define PA4_41_TV_SB2_DCU1_BW_LIMIT_4_41                                                                                0xA441
#define PA4_42_TV_SB2_DCU1_BW_LIMIT_4_42                                                                                0xA442
#define PA4_43_TV_SB2_DCU1_BW_LIMIT_4_43                                                                                0xA443
#define PA4_44_TV_SB2_DCU1_BW_LIMIT_5_44                                                                                0xA444
#define PA4_45_TV_SB2_DCU1_BW_LIMIT_5_45                                                                                0xA445
#define PA4_46_TV_SB2_DCU1_BW_LIMIT_5_46                                                                                0xA446
#define PA4_47_TV_SB2_DCU1_BW_LIMIT_5_47                                                                                0xA447
#define PA4_48_TV_SB2_DCU1_BW_LIMIT_6_48                                                                                0xA448
#define PA4_49_TV_SB2_DCU1_BW_LIMIT_6_49                                                                                0xA449
#define PA4_4A_TV_SB2_DCU1_BW_LIMIT_6_4A                                                                                0xA44A
#define PA4_4B_TV_SB2_DCU1_BW_LIMIT_6_4B                                                                                0xA44B
#define PA4_4C_TV_SB2_DCU1_BW_LIMIT_7_4C                                                                                0xA44C
#define PA4_4D_TV_SB2_DCU1_BW_LIMIT_7_4D                                                                                0xA44D
#define PA4_4E_TV_SB2_DCU1_BW_LIMIT_7_4E                                                                                0xA44E
#define PA4_4F_TV_SB2_DCU1_BW_LIMIT_7_4F                                                                                0xA44F
#define PA4_50_TV_SB2_DCU1_PC_CTRL_50                                                                                   0xA450
#define PA4_51_TV_SB2_DCU1_PC_CTRL_51                                                                                   0xA451
#define PA4_52_TV_SB2_DCU1_PC_CTRL_52                                                                                   0xA452
#define PA4_53_TV_SB2_DCU1_PC_CTRL_53                                                                                   0xA453
#define PA4_54_TV_SB2_DCU1_PC_TOTA_MON_NUM_54                                                                           0xA454
#define PA4_55_TV_SB2_DCU1_PC_TOTA_MON_NUM_55                                                                           0xA455
#define PA4_56_TV_SB2_DCU1_PC_TOTA_MON_NUM_56                                                                           0xA456
#define PA4_57_TV_SB2_DCU1_PC_TOTA_MON_NUM_57                                                                           0xA457
#define PA4_58_TV_SB2_DCU1_PC_TOTA_ACK_NUM_58                                                                           0xA458
#define PA4_59_TV_SB2_DCU1_PC_TOTA_ACK_NUM_59                                                                           0xA459
#define PA4_5A_TV_SB2_DCU1_PC_TOTA_ACK_NUM_5A                                                                           0xA45A
#define PA4_5B_TV_SB2_DCU1_PC_TOTA_ACK_NUM_5B                                                                           0xA45B
#define PA4_5C_TV_SB2_DCU1_PC_TOTA_IDL_NUM_5C                                                                           0xA45C
#define PA4_5D_TV_SB2_DCU1_PC_TOTA_IDL_NUM_5D                                                                           0xA45D
#define PA4_5E_TV_SB2_DCU1_PC_TOTA_IDL_NUM_5E                                                                           0xA45E
#define PA4_5F_TV_SB2_DCU1_PC_TOTA_IDL_NUM_5F                                                                           0xA45F
#define PA4_60_TV_SB2_DCU1_PC_PROG_CTRL1_60                                                                             0xA460
#define PA4_61_TV_SB2_DCU1_PC_PROG_CTRL1_61                                                                             0xA461
#define PA4_62_TV_SB2_DCU1_PC_PROG_CTRL1_62                                                                             0xA462
#define PA4_63_TV_SB2_DCU1_PC_PROG_CTRL1_63                                                                             0xA463
#define PA4_64_TV_SB2_DCU1_PC_PROG_CTRL2_64                                                                             0xA464
#define PA4_65_TV_SB2_DCU1_PC_PROG_CTRL2_65                                                                             0xA465
#define PA4_66_TV_SB2_DCU1_PC_PROG_CTRL2_66                                                                             0xA466
#define PA4_67_TV_SB2_DCU1_PC_PROG_CTRL2_67                                                                             0xA467
#define PA4_68_TV_SB2_DCU1_PC_PROG_0_CHANNEL_SEL_68                                                                     0xA468
#define PA4_69_TV_SB2_DCU1_PC_PROG_0_CHANNEL_SEL_69                                                                     0xA469
#define PA4_6A_TV_SB2_DCU1_PC_PROG_0_CHANNEL_SEL_6A                                                                     0xA46A
#define PA4_6B_TV_SB2_DCU1_PC_PROG_0_CHANNEL_SEL_6B                                                                     0xA46B
#define PA4_6C_TV_SB2_DCU1_PC_PROG_0_ACC_LAT_6C                                                                         0xA46C
#define PA4_6D_TV_SB2_DCU1_PC_PROG_0_ACC_LAT_6D                                                                         0xA46D
#define PA4_6E_TV_SB2_DCU1_PC_PROG_0_ACC_LAT_6E                                                                         0xA46E
#define PA4_6F_TV_SB2_DCU1_PC_PROG_0_ACC_LAT_6F                                                                         0xA46F
#define PA4_70_TV_SB2_DCU1_PC_PROG_0_MAX_LAT_70                                                                         0xA470
#define PA4_71_TV_SB2_DCU1_PC_PROG_0_MAX_LAT_71                                                                         0xA471
#define PA4_72_TV_SB2_DCU1_PC_PROG_0_MAX_LAT_72                                                                         0xA472
#define PA4_73_TV_SB2_DCU1_PC_PROG_0_MAX_LAT_73                                                                         0xA473
#define PA4_74_TV_SB2_DCU1_PC_PROG_0_REQ_NUM_74                                                                         0xA474
#define PA4_75_TV_SB2_DCU1_PC_PROG_0_REQ_NUM_75                                                                         0xA475
#define PA4_76_TV_SB2_DCU1_PC_PROG_0_REQ_NUM_76                                                                         0xA476
#define PA4_77_TV_SB2_DCU1_PC_PROG_0_REQ_NUM_77                                                                         0xA477
#define PA4_78_TV_SB2_DCU1_PC_PROG_0_ACK_NUM_78                                                                         0xA478
#define PA4_79_TV_SB2_DCU1_PC_PROG_0_ACK_NUM_79                                                                         0xA479
#define PA4_7A_TV_SB2_DCU1_PC_PROG_0_ACK_NUM_7A                                                                         0xA47A
#define PA4_7B_TV_SB2_DCU1_PC_PROG_0_ACK_NUM_7B                                                                         0xA47B
#define PA4_7C_TV_SB2_DCU1_PC_PROG_0_HITEND_7C                                                                          0xA47C
#define PA4_7D_TV_SB2_DCU1_PC_PROG_0_HITEND_7D                                                                          0xA47D
#define PA4_7E_TV_SB2_DCU1_PC_PROG_0_HITEND_7E                                                                          0xA47E
#define PA4_7F_TV_SB2_DCU1_PC_PROG_0_HITEND_7F                                                                          0xA47F
#define PA4_80_TV_SB2_DCU1_BW_LIMIT_8_80                                                                                0xA480
#define PA4_81_TV_SB2_DCU1_BW_LIMIT_8_81                                                                                0xA481
#define PA4_82_TV_SB2_DCU1_BW_LIMIT_8_82                                                                                0xA482
#define PA4_83_TV_SB2_DCU1_BW_LIMIT_8_83                                                                                0xA483
#define PA4_84_TV_SB2_DCU1_BW_LIMIT_9_84                                                                                0xA484
#define PA4_85_TV_SB2_DCU1_BW_LIMIT_9_85                                                                                0xA485
#define PA4_86_TV_SB2_DCU1_BW_LIMIT_9_86                                                                                0xA486
#define PA4_87_TV_SB2_DCU1_BW_LIMIT_9_87                                                                                0xA487
#define PA4_88_TV_SB2_DCU1_BW_LIMIT_10_88                                                                               0xA488
#define PA4_89_TV_SB2_DCU1_BW_LIMIT_10_89                                                                               0xA489
#define PA4_8A_TV_SB2_DCU1_BW_LIMIT_10_8A                                                                               0xA48A
#define PA4_8B_TV_SB2_DCU1_BW_LIMIT_10_8B                                                                               0xA48B
#define PA4_8C_TV_SB2_DCU1_BW_LIMIT_11_8C                                                                               0xA48C
#define PA4_8D_TV_SB2_DCU1_BW_LIMIT_11_8D                                                                               0xA48D
#define PA4_8E_TV_SB2_DCU1_BW_LIMIT_11_8E                                                                               0xA48E
#define PA4_8F_TV_SB2_DCU1_BW_LIMIT_11_8F                                                                               0xA48F
#define PA4_90_TV_SB2_DCU1_BW_LIMIT_12_90                                                                               0xA490
#define PA4_91_TV_SB2_DCU1_BW_LIMIT_12_91                                                                               0xA491
#define PA4_92_TV_SB2_DCU1_BW_LIMIT_12_92                                                                               0xA492
#define PA4_93_TV_SB2_DCU1_BW_LIMIT_12_93                                                                               0xA493
#define PA4_94_TV_SB2_DCU1_BW_LIMIT_13_94                                                                               0xA494
#define PA4_95_TV_SB2_DCU1_BW_LIMIT_13_95                                                                               0xA495
#define PA4_96_TV_SB2_DCU1_BW_LIMIT_13_96                                                                               0xA496
#define PA4_97_TV_SB2_DCU1_BW_LIMIT_13_97                                                                               0xA497
#define PA4_98_TV_SB2_DCU1_BW_LIMIT_14_98                                                                               0xA498
#define PA4_99_TV_SB2_DCU1_BW_LIMIT_14_99                                                                               0xA499
#define PA4_9A_TV_SB2_DCU1_BW_LIMIT_14_9A                                                                               0xA49A
#define PA4_9B_TV_SB2_DCU1_BW_LIMIT_14_9B                                                                               0xA49B
#define PA4_A0_TV_SB2_DCU1_BW_LIMIT_15_A0                                                                               0xA4A0
#define PA4_A1_TV_SB2_DCU1_BW_LIMIT_15_A1                                                                               0xA4A1
#define PA4_A2_TV_SB2_DCU1_BW_LIMIT_15_A2                                                                               0xA4A2
#define PA4_A3_TV_SB2_DCU1_BW_LIMIT_15_A3                                                                               0xA4A3
#define PA4_A4_TV_SB2_DCU1_BW_LIMIT_16_A4                                                                               0xA4A4
#define PA4_A5_TV_SB2_DCU1_BW_LIMIT_16_A5                                                                               0xA4A5
#define PA4_A6_TV_SB2_DCU1_BW_LIMIT_16_A6                                                                               0xA4A6
#define PA4_A7_TV_SB2_DCU1_BW_LIMIT_16_A7                                                                               0xA4A7
#define PA4_A8_TV_SB2_DCU1_BW_LIMIT_17_A8                                                                               0xA4A8
#define PA4_A9_TV_SB2_DCU1_BW_LIMIT_17_A9                                                                               0xA4A9
#define PA4_AA_TV_SB2_DCU1_BW_LIMIT_17_AA                                                                               0xA4AA
#define PA4_AB_TV_SB2_DCU1_BW_LIMIT_17_AB                                                                               0xA4AB
#define PA4_AC_TV_SB2_DCU1_BW_LIMIT_18_AC                                                                               0xA4AC
#define PA4_AD_TV_SB2_DCU1_BW_LIMIT_18_AD                                                                               0xA4AD
#define PA4_AE_TV_SB2_DCU1_BW_LIMIT_18_AE                                                                               0xA4AE
#define PA4_AF_TV_SB2_DCU1_BW_LIMIT_18_AF                                                                               0xA4AF
#define PA4_B0_TV_SB2_DCU1_LOW_LATCNT_CR5_B0                                                                            0xA4B0
#define PA4_B1_TV_SB2_DCU1_LOW_LATCNT_CR5_B1                                                                            0xA4B1
#define PA4_B2_TV_SB2_DCU1_LOW_LATCNT_CR5_B2                                                                            0xA4B2
#define PA4_B3_TV_SB2_DCU1_LOW_LATCNT_CR5_B3                                                                            0xA4B3
#define PA4_B4_TV_SB2_DCU1_LOW_LATCNT_CR6_B4                                                                            0xA4B4
#define PA4_B5_TV_SB2_DCU1_LOW_LATCNT_CR6_B5                                                                            0xA4B5
#define PA4_B6_TV_SB2_DCU1_LOW_LATCNT_CR6_B6                                                                            0xA4B6
#define PA4_B7_TV_SB2_DCU1_LOW_LATCNT_CR6_B7                                                                            0xA4B7
#define PA4_B8_TV_SB2_DCU1_LOW_LATCNT_CR7_B8                                                                            0xA4B8
#define PA4_B9_TV_SB2_DCU1_LOW_LATCNT_CR7_B9                                                                            0xA4B9
#define PA4_BA_TV_SB2_DCU1_LOW_LATCNT_CR7_BA                                                                            0xA4BA
#define PA4_BB_TV_SB2_DCU1_LOW_LATCNT_CR7_BB                                                                            0xA4BB
#define PA4_BC_TV_SB2_DCU1_LOW_LATCNT_CR8_BC                                                                            0xA4BC
#define PA4_BD_TV_SB2_DCU1_LOW_LATCNT_CR8_BD                                                                            0xA4BD
#define PA4_BE_TV_SB2_DCU1_LOW_LATCNT_CR8_BE                                                                            0xA4BE
#define PA4_BF_TV_SB2_DCU1_LOW_LATCNT_CR8_BF                                                                            0xA4BF
#define PA4_C0_TV_SB2_DCU1_LOW_LATCNT_CR9_C0                                                                            0xA4C0
#define PA4_C1_TV_SB2_DCU1_LOW_LATCNT_CR9_C1                                                                            0xA4C1
#define PA4_C2_TV_SB2_DCU1_LOW_LATCNT_CR9_C2                                                                            0xA4C2
#define PA4_C3_TV_SB2_DCU1_LOW_LATCNT_CR9_C3                                                                            0xA4C3
#define PA4_C4_TV_SB2_DCU1_LOW_LATCNT_CR10_C4                                                                           0xA4C4
#define PA4_C5_TV_SB2_DCU1_LOW_LATCNT_CR10_C5                                                                           0xA4C5
#define PA4_C6_TV_SB2_DCU1_LOW_LATCNT_CR10_C6                                                                           0xA4C6
#define PA4_C7_TV_SB2_DCU1_LOW_LATCNT_CR10_C7                                                                           0xA4C7
#define PA4_C8_TV_SB2_DCU1_ARB_SR0_C8                                                                                   0xA4C8
#define PA4_C9_TV_SB2_DCU1_ARB_SR0_C9                                                                                   0xA4C9
#define PA4_CA_TV_SB2_DCU1_ARB_SR0_CA                                                                                   0xA4CA
#define PA4_CB_TV_SB2_DCU1_ARB_SR0_CB                                                                                   0xA4CB
#define PA4_CC_TV_SB2_DCU1_ARB_SR1_CC                                                                                   0xA4CC
#define PA4_CD_TV_SB2_DCU1_ARB_SR1_CD                                                                                   0xA4CD
#define PA4_CE_TV_SB2_DCU1_ARB_SR1_CE                                                                                   0xA4CE
#define PA4_CF_TV_SB2_DCU1_ARB_SR1_CF                                                                                   0xA4CF
#define PA4_D0_TV_SB2_DCU1_ARB_SR2_D0                                                                                   0xA4D0
#define PA4_D1_TV_SB2_DCU1_ARB_SR2_D1                                                                                   0xA4D1
#define PA4_D2_TV_SB2_DCU1_ARB_SR2_D2                                                                                   0xA4D2
#define PA4_D3_TV_SB2_DCU1_ARB_SR2_D3                                                                                   0xA4D3
#define PA4_D4_TV_SB2_DCU1_LOW_LATCNT_CR1_D4                                                                            0xA4D4
#define PA4_D5_TV_SB2_DCU1_LOW_LATCNT_CR1_D5                                                                            0xA4D5
#define PA4_D6_TV_SB2_DCU1_LOW_LATCNT_CR1_D6                                                                            0xA4D6
#define PA4_D7_TV_SB2_DCU1_LOW_LATCNT_CR1_D7                                                                            0xA4D7
#define PA4_D8_TV_SB2_DCU1_LOW_LATCNT_CR2_D8                                                                            0xA4D8
#define PA4_D9_TV_SB2_DCU1_LOW_LATCNT_CR2_D9                                                                            0xA4D9
#define PA4_DA_TV_SB2_DCU1_LOW_LATCNT_CR2_DA                                                                            0xA4DA
#define PA4_DB_TV_SB2_DCU1_LOW_LATCNT_CR2_DB                                                                            0xA4DB
#define PA4_DC_TV_SB2_DCU1_LOW_LATCNT_CR3_DC                                                                            0xA4DC
#define PA4_DD_TV_SB2_DCU1_LOW_LATCNT_CR3_DD                                                                            0xA4DD
#define PA4_DE_TV_SB2_DCU1_LOW_LATCNT_CR3_DE                                                                            0xA4DE
#define PA4_DF_TV_SB2_DCU1_LOW_LATCNT_CR3_DF                                                                            0xA4DF
#define PA4_E0_TV_SB2_DCU1_LOW_LATCNT_CR4_E0                                                                            0xA4E0
#define PA4_E1_TV_SB2_DCU1_LOW_LATCNT_CR4_E1                                                                            0xA4E1
#define PA4_E2_TV_SB2_DCU1_LOW_LATCNT_CR4_E2                                                                            0xA4E2
#define PA4_E3_TV_SB2_DCU1_LOW_LATCNT_CR4_E3                                                                            0xA4E3
#define PA4_E4_TV_SB2_DCU1_BW_LIMIT_EN_E4                                                                               0xA4E4
#define PA4_E5_TV_SB2_DCU1_BW_LIMIT_EN_E5                                                                               0xA4E5
#define PA4_E6_TV_SB2_DCU1_BW_LIMIT_EN_E6                                                                               0xA4E6
#define PA4_E7_TV_SB2_DCU1_BW_LIMIT_EN_E7                                                                               0xA4E7
#define PA4_E8_TV_SB2_DCU1_BW_LIMIT_EN_E8                                                                               0xA4E8
#define PA4_E9_TV_SB2_DCU1_BW_LIMIT_EN_E9                                                                               0xA4E9
#define PA4_EA_TV_SB2_DCU1_BW_LIMIT_EN_EA                                                                               0xA4EA
#define PA4_EB_TV_SB2_DCU1_BW_LIMIT_EN_EB                                                                               0xA4EB
#define PA4_EC_TV_SB2_DCU1_QUEUE_CTRL_EC                                                                                0xA4EC
#define PA4_ED_TV_SB2_DCU1_QUEUE_CTRL_ED                                                                                0xA4ED
#define PA4_EE_TV_SB2_DCU1_QUEUE_CTRL_EE                                                                                0xA4EE
#define PA4_EF_TV_SB2_DCU1_QUEUE_CTRL_EF                                                                                0xA4EF
#define PA4_F4_TV_SB2_DCU1_DEBUG_F4                                                                                     0xA4F4
#define PA4_F5_TV_SB2_DCU1_DEBUG_F5                                                                                     0xA4F5
#define PA4_F6_TV_SB2_DCU1_DEBUG_F6                                                                                     0xA4F6
#define PA4_F7_TV_SB2_DCU1_DEBUG_F7                                                                                     0xA4F7
#define PA4_F8_TV_SB2_DCU1_UNDER_LEVEL_ARB_CR_F8                                                                        0xA4F8
#define PA4_F9_TV_SB2_DCU1_UNDER_LEVEL_ARB_CR_F9                                                                        0xA4F9
#define PA4_FA_TV_SB2_DCU1_UNDER_LEVEL_ARB_CR_FA                                                                        0xA4FA
#define PA4_FB_TV_SB2_DCU1_UNDER_LEVEL_ARB_CR_FB                                                                        0xA4FB
#define PA4_FC_TV_SB2_DCU1_ERROR_STATUS_FC                                                                              0xA4FC
#define PA4_FD_TV_SB2_DCU1_ERROR_STATUS_FD                                                                              0xA4FD
#define PA4_FE_TV_SB2_DCU1_ERROR_STATUS_FE                                                                              0xA4FE
#define PA4_FF_TV_SB2_DCU1_ERROR_STATUS_FF                                                                              0xA4FF


//--------------------------------------------------
// DP 1.4 Rx1 Digital PHY (Page B0)
//--------------------------------------------------
#define PB0_00_HD_DP_SEL                                                                                                0xB000
#define PB0_01_PHY_DIG_RESET_CTRL                                                                                       0xB001
#define PB0_02_PHY_DIG_RESET2_CTRL                                                                                      0xB002
#define PB0_03_LANE_MUX                                                                                                 0xB003
#define PB0_04_CHANNEL_FIFO_SYNC                                                                                        0xB004
#define PB0_05_SAMPLE_EDGE                                                                                              0xB005
#define PB0_06_DECODE_10B8B_ERROR                                                                                       0xB006
#define PB0_07_SCRAMBLE_CTRL                                                                                            0xB007
#define PB0_08_BIST_PATTERN_SEL                                                                                         0xB008
#define PB0_09_BIST_PATTERN1                                                                                            0xB009
#define PB0_0A_BIST_PATTERN2                                                                                            0xB00A
#define PB0_0B_BIST_PATTERN3                                                                                            0xB00B
#define PB0_0C_BIST_PATTERN4                                                                                            0xB00C
#define PB0_0D_BIST_SEED_0                                                                                              0xB00D
#define PB0_0E_DESKEW_PHY                                                                                               0xB00E
#define PB0_0F_DESKEW_PHY2                                                                                              0xB00F
#define PB0_10_PHY_CH_FIFO_SYNC0                                                                                        0xB010
#define PB0_11_PHY_CH_FIFO_SYNC1                                                                                        0xB011
#define PB0_12_EQ_CRC_1                                                                                                 0xB012
#define PB0_13_EQ_CRC_2                                                                                                 0xB013
#define PB0_14_EQ_CRC_3                                                                                                 0xB014
#define PB0_15_EQ_CRC_4                                                                                                 0xB015
#define PB0_16_DPRX_CHFIFO_CTRL                                                                                         0xB016
#define PB0_4A_DP_LANEX_ACCUMLATED_ERR_COUNT                                                                            0xB04A
#define PB0_4B_DP_COMMA_DET_MANU                                                                                        0xB04B
#define PB0_4C_ALPM_SLEEP_0                                                                                             0xB04C
#define PB0_4D_TPS_DET_0                                                                                                0xB04D
#define PB0_4E_TPS_DET_1                                                                                                0xB04E
#define PB0_4F_TPS_DET_2                                                                                                0xB04F
#define PB0_50_DP_SIG_DET_0                                                                                             0xB050
#define PB0_51_DP_SIG_DET_1                                                                                             0xB051
#define PB0_52_DP_SIG_DET_2                                                                                             0xB052
#define PB0_53_DP_SIG_DET_3                                                                                             0xB053
#define PB0_54_DP_SIG_DET_4                                                                                             0xB054


//--------------------------------------------------
// DP 1.4 Rx1 HDCP 2.2 (Page B0)
//--------------------------------------------------
#define PB0_17_DP_HDCP_CONTROL                                                                                          0xB017
#define PB0_18_DP_HDCP_DOWNLOAD_PORT                                                                                    0xB018
#define PB0_19_DP_HDCP_KEY_OUTPUT                                                                                       0xB019
#define PB0_1A_HDCP_IRQ                                                                                                 0xB01A
#define PB0_1B_HDCP_INTGT_VRF                                                                                           0xB01B
#define PB0_1C_HDCP_INTGT_VRF_PAT_MSB                                                                                   0xB01C
#define PB0_1D_HDCP_INTGT_VRF_PAT_LSB                                                                                   0xB01D
#define PB0_1E_HDCP_INTGT_VRF_ANS_MSB                                                                                   0xB01E
#define PB0_1F_HDCP_INTGT_VRF_ANS_LSB                                                                                   0xB01F
#define PB0_20_HDCP_DEBUG                                                                                               0xB020
#define PB0_21_KM_BYTE_6                                                                                                0xB021
#define PB0_22_KM_BYTE_5                                                                                                0xB022
#define PB0_23_KM_BYTE_4                                                                                                0xB023
#define PB0_24_KM_BYTE_3                                                                                                0xB024
#define PB0_25_KM_BYTE_2                                                                                                0xB025
#define PB0_26_KM_BYTE_1                                                                                                0xB026
#define PB0_27_KM_BYTE_0                                                                                                0xB027
#define PB0_28_M0_BYTE_7                                                                                                0xB028
#define PB0_29_M0_BYTE_6                                                                                                0xB029
#define PB0_2A_M0_BYTE_5                                                                                                0xB02A
#define PB0_2B_M0_BYTE_4                                                                                                0xB02B
#define PB0_2C_M0_BYTE_3                                                                                                0xB02C
#define PB0_2D_M0_BYTE_2                                                                                                0xB02D
#define PB0_2E_M0_BYTE_1                                                                                                0xB02E
#define PB0_2F_M0_BYTE_0                                                                                                0xB02F
#define PB0_30_SHA_CONTRL                                                                                               0xB030
#define PB0_31_SHA_DATA1                                                                                                0xB031
#define PB0_32_SHA_DATA2                                                                                                0xB032
#define PB0_33_SHA_DATA3                                                                                                0xB033
#define PB0_34_SHA_DATA4                                                                                                0xB034
#define PB0_36_SHA_0                                                                                                    0xB036
#define PB0_37_SHA_1                                                                                                    0xB037
#define PB0_38_SHA_2                                                                                                    0xB038
#define PB0_39_SHA_3                                                                                                    0xB039
#define PB0_3A_SHA_4                                                                                                    0xB03A
#define PB0_3B_SHA_5                                                                                                    0xB03B
#define PB0_3C_SHA_6                                                                                                    0xB03C
#define PB0_3D_SHA_7                                                                                                    0xB03D
#define PB0_3E_SHA_8                                                                                                    0xB03E
#define PB0_3F_SHA_9                                                                                                    0xB03F
#define PB0_40_SHA_10                                                                                                   0xB040
#define PB0_41_SHA_11                                                                                                   0xB041
#define PB0_42_SHA_12                                                                                                   0xB042
#define PB0_43_SHA_13                                                                                                   0xB043
#define PB0_44_SHA_14                                                                                                   0xB044
#define PB0_45_SHA_15                                                                                                   0xB045
#define PB0_46_SHA_16                                                                                                   0xB046
#define PB0_47_SHA_17                                                                                                   0xB047
#define PB0_48_SHA_18                                                                                                   0xB048
#define PB0_49_SHA_19                                                                                                   0xB049
#define PB0_55_RIV0                                                                                                     0xB055
#define PB0_56_RIV1                                                                                                     0xB056
#define PB0_57_RIV2                                                                                                     0xB057
#define PB0_58_RIV3                                                                                                     0xB058
#define PB0_59_RIV4                                                                                                     0xB059
#define PB0_5A_RIV5                                                                                                     0xB05A
#define PB0_5B_RIV6                                                                                                     0xB05B
#define PB0_5C_RIV7                                                                                                     0xB05C
#define PB0_60_DEBUG0                                                                                                   0xB060
#define PB0_61_DEBUG1                                                                                                   0xB061
#define PB0_62_DEBUG2                                                                                                   0xB062
#define PB0_63_HDCP_OTHER                                                                                               0xB063
#define PB0_64_HDCP_ENC_CTRL0                                                                                           0xB064
#define PB0_65_HDCP_ENC_CTRL1                                                                                           0xB065
#define PB0_66_HDCP_ENC_CTRL2                                                                                           0xB066
#define PB0_67_HDCP_ENC_CTRL3                                                                                           0xB067
#define PB0_68_HDCP_ENC_CTRL4                                                                                           0xB068
#define PB0_69_HDCP_ENC_CTRL5                                                                                           0xB069
#define PB0_6A_HDCP_ENC_CTRL6                                                                                           0xB06A
#define PB0_6B_HDCP_ENC_CTRL7                                                                                           0xB06B
#define PB0_70_HDCP_AKSV_4                                                                                              0xB070
#define PB0_71_HDCP_AKSV_3                                                                                              0xB071
#define PB0_72_HDCP_AKSV_2                                                                                              0xB072
#define PB0_73_HDCP_AKSV_1                                                                                              0xB073
#define PB0_74_HDCP_AKSV_0                                                                                              0xB074
#define PB0_75_HDCP_AN_7                                                                                                0xB075
#define PB0_76_HDCP_AN_6                                                                                                0xB076
#define PB0_77_HDCP_AN_5                                                                                                0xB077
#define PB0_78_HDCP_AN_4                                                                                                0xB078
#define PB0_79_HDCP_AN_3                                                                                                0xB079
#define PB0_7A_HDCP_AN_2                                                                                                0xB07A
#define PB0_7B_HDCP_AN_1                                                                                                0xB07B
#define PB0_7C_HDCP_AN_0                                                                                                0xB07C
#define PB0_7D_HDCP_REPEATER                                                                                            0xB07D
#define PB0_7E_HDCP_R0_1                                                                                                0xB07E
#define PB0_7F_HDCP_R0_0                                                                                                0xB07F
#define PB0_81_HDCP_AES_CIPHER_KEY_15                                                                                   0xB081
#define PB0_82_HDCP_AES_CIPHER_KEY_14                                                                                   0xB082
#define PB0_83_HDCP_AES_CIPHER_KEY_13                                                                                   0xB083
#define PB0_84_HDCP_AES_CIPHER_KEY_12                                                                                   0xB084
#define PB0_85_HDCP_AES_CIPHER_KEY_11                                                                                   0xB085
#define PB0_86_HDCP_AES_CIPHER_KEY_10                                                                                   0xB086
#define PB0_87_HDCP_AES_CIPHER_KEY_9                                                                                    0xB087
#define PB0_88_HDCP_AES_CIPHER_KEY_8                                                                                    0xB088
#define PB0_89_HDCP_AES_CIPHER_KEY_7                                                                                    0xB089
#define PB0_8A_HDCP_AES_CIPHER_KEY_6                                                                                    0xB08A
#define PB0_8B_HDCP_AES_CIPHER_KEY_5                                                                                    0xB08B
#define PB0_8C_HDCP_AES_CIPHER_KEY_4                                                                                    0xB08C
#define PB0_8D_HDCP_AES_CIPHER_KEY_3                                                                                    0xB08D
#define PB0_8E_HDCP_AES_CIPHER_KEY_2                                                                                    0xB08E
#define PB0_8F_HDCP_AES_CIPHER_KEY_1                                                                                    0xB08F
#define PB0_90_HDCP_AES_CIPHER_KEY_0                                                                                    0xB090
#define PB0_93_HDCP_TYPE_AES_0                                                                                          0xB093
#define PB0_94_HDCP_TYPE_AES_1                                                                                          0xB094
#define PB0_95_HDCP_ST_TYPE                                                                                             0xB095
#define PB0_96_DUMMY3                                                                                                   0xB096
#define PB0_97_DUMMY4                                                                                                   0xB097


//--------------------------------------------------
// DP Rx1 Power On Region (Page B0)
//--------------------------------------------------
#define PB0_A3_DP_MAC_SEL                                                                                               0xB0A3
#define PB0_A4_HDCP_BIST                                                                                                0xB0A4
#define PB0_A6_HDCP_DUMMY_1                                                                                             0xB0A6
#define PB0_A7_HDCP_DUMMY_2                                                                                             0xB0A7
#define PB0_A8_HDCP_DUMMY_3                                                                                             0xB0A8


//--------------------------------------------------
// DP Rx1 ALPM (Page B0)
//--------------------------------------------------
#define PB0_B0_ALPM_UFP_00                                                                                              0xB0B0
#define PB0_B1_ALPM_UFP_01                                                                                              0xB0B1
#define PB0_B2_ALPM_UFP_02                                                                                              0xB0B2
#define PB0_B3_ALPM_UFP_03                                                                                              0xB0B3
#define PB0_B4_ALPM_UFP_04                                                                                              0xB0B4
#define PB0_B5_ALPM_UFP_05                                                                                              0xB0B5
#define PB0_B6_ALPM_UFP_06                                                                                              0xB0B6
#define PB0_B7_ALPM_UFP_07                                                                                              0xB0B7
#define PB0_B8_ALPM_UFP_08                                                                                              0xB0B8
#define PB0_B9_ALPM_UFP_09                                                                                              0xB0B9
#define PB0_BA_ALPM_UFP_10                                                                                              0xB0BA
#define PB0_BB_ALPM_UFP_11                                                                                              0xB0BB
#define PB0_BC_ALPM_UFP_12                                                                                              0xB0BC
#define PB0_BD_ALPM_UFP_13                                                                                              0xB0BD
#define PB0_BE_ALPM_UFP_14                                                                                              0xB0BE
#define PB0_BF_ALPM_DUMMY_0                                                                                             0xB0BF
#define PB0_C0_ALPM_UFP_15                                                                                              0xB0C0
#define PB0_C1_ALPM_UFP_16                                                                                              0xB0C1
#define PB0_C2_ALPM_UFP_17                                                                                              0xB0C2
#define PB0_C3_ALPM_UFP_18                                                                                              0xB0C3
#define PB0_C4_ALPM_UFP_19                                                                                              0xB0C4
#define PB0_C5_ALPM_UFP_20                                                                                              0xB0C5
#define PB0_C6_ALPM_UFP_21                                                                                              0xB0C6
#define PB0_C7_ALPM_UFP_22                                                                                              0xB0C7
#define PB0_C8_ALPM_UFP_23                                                                                              0xB0C8
#define PB0_C9_ALPM_UFP_24                                                                                              0xB0C9
#define PB0_CA_ALPM_UFP_25                                                                                              0xB0CA
#define PB0_CB_ALPM_UFP_26                                                                                              0xB0CB
#define PB0_CC_ALPM_UFP_27                                                                                              0xB0CC
#define PB0_CD_ALPM_UFP_28                                                                                              0xB0CD
#define PB0_CE_ALPM_UFP_29                                                                                              0xB0CE
#define PB0_CF_ALPM_UFP_30                                                                                              0xB0CF


//--------------------------------------------------
// DP 1.4 Rx1 FEC (Page B0)
//--------------------------------------------------
#define PB0_D0_FEC_DECODE_CTL                                                                                           0xB0D0
#define PB0_D1_FEC_DECODE_FIFO_SET                                                                                      0xB0D1
#define PB0_D2_FEC_SEQUENCE_DET_CTL                                                                                     0xB0D2
#define PB0_D3_FEC_ERROR_DETECT                                                                                         0xB0D3
#define PB0_D4_FEC_ERROR_ADDR1                                                                                          0xB0D4
#define PB0_D5_FEC_ERROR_ADDR2                                                                                          0xB0D5
#define PB0_D6_FEC_ERROR_ADDR_COMP                                                                                      0xB0D6
#define PB0_D7_FEC_ERROR_CNT_H                                                                                          0xB0D7
#define PB0_D8_FEC_ERROR_CNT_L                                                                                          0xB0D8
#define PB0_D9_FEC_TST_SIG                                                                                              0xB0D9
#define PB0_DA_FEC_SRAM_BIST_0                                                                                          0xB0DA
#define PB0_DB_FEC_SRAM_BIST_1                                                                                          0xB0DB
#define PB0_DC_FEC_SRAM_MARGIN_CTRL_0                                                                                   0xB0DC
#define PB0_DD_FEC_SRAM_MARGIN_CTRL_1                                                                                   0xB0DD
#define PB0_E1_FEC_ERROR_CONTROL                                                                                        0xB0E1
#define PB0_E2_FEC_ALPM_CTRL_0                                                                                          0xB0E2
#define PB0_E3_FEC_ALPM_CTRL_1                                                                                          0xB0E3
#define PB0_E4_FEC_ALPM_CTRL_2                                                                                          0xB0E4


//--------------------------------------------------
// D1 UFP DP2.0 Combo U3 Mode DPHY (Page B1)
//--------------------------------------------------
#define PB1_00_FLD_L0_0                                                                                                 0xB100
#define PB1_01_FLD_L0_1                                                                                                 0xB101
#define PB1_02_FLD_L0_2                                                                                                 0xB102
#define PB1_03_FLD_L0_3                                                                                                 0xB103
#define PB1_04_FLD_L0_4                                                                                                 0xB104
#define PB1_05_FLD_L0_5                                                                                                 0xB105
#define PB1_06_FLD_L0_6                                                                                                 0xB106
#define PB1_07_FLD_L0_7                                                                                                 0xB107
#define PB1_08_FLD_L0_8                                                                                                 0xB108
#define PB1_09_FLD_L0_9                                                                                                 0xB109
#define PB1_0A_FLD_L0_10                                                                                                0xB10A
#define PB1_0B_FLD_L0_11                                                                                                0xB10B
#define PB1_0C_FLD_L0_12                                                                                                0xB10C
#define PB1_0D_FLD_L0_13                                                                                                0xB10D
#define PB1_0E_FLD_L0_14                                                                                                0xB10E
#define PB1_0F_FLD_L0_15                                                                                                0xB10F
#define PB1_10_FLD_L0_16                                                                                                0xB110
#define PB1_11_FLD_L0_17                                                                                                0xB111
#define PB1_12_FLD_L0_18                                                                                                0xB112
#define PB1_13_FLD_L0_19                                                                                                0xB113
#define PB1_14_FLD_L0_20                                                                                                0xB114
#define PB1_15_FLD_L0_21                                                                                                0xB115
#define PB1_16_FLD_L0_22                                                                                                0xB116
#define PB1_17_FLD_L0_23                                                                                                0xB117
#define PB1_18_FLD_L0_24                                                                                                0xB118
#define PB1_19_FLD_L0_25                                                                                                0xB119
#define PB1_1A_FLD_L0_26                                                                                                0xB11A
#define PB1_1B_FLD_L0_27                                                                                                0xB11B
#define PB1_1C_FLD_L0_28                                                                                                0xB11C
#define PB1_1D_FLD_L0_29                                                                                                0xB11D
#define PB1_20_FLD_L0_30                                                                                                0xB120
#define PB1_21_FLD_L0_31                                                                                                0xB121
#define PB1_22_FLD_L0_32                                                                                                0xB122
#define PB1_23_FLD_L0_33                                                                                                0xB123
#define PB1_24_FLD_L0_34                                                                                                0xB124
#define PB1_25_FLD_L0_35                                                                                                0xB125
#define PB1_26_FLD_L0_36                                                                                                0xB126
#define PB1_27_FLD_L0_37                                                                                                0xB127
#define PB1_28_FLD_L0_38                                                                                                0xB128
#define PB1_29_FLD_L0_39                                                                                                0xB129
#define PB1_2A_FLD_L0_40                                                                                                0xB12A
#define PB1_2B_FLD_L0_41                                                                                                0xB12B
#define PB1_2C_FLD_L0_42                                                                                                0xB12C
#define PB1_2D_FLD_L0_43                                                                                                0xB12D
#define PB1_2E_FLD_L0_44                                                                                                0xB12E
#define PB1_2F_FLD_L0_45                                                                                                0xB12F
#define PB1_30_FLD_L0_46                                                                                                0xB130
#define PB1_31_FLD_L0_47                                                                                                0xB131
#define PB1_32_FLD_L0_48                                                                                                0xB132
#define PB1_33_FLD_L0_49                                                                                                0xB133
#define PB1_34_FLD_L0_50                                                                                                0xB134
#define PB1_35_FLD_L0_51                                                                                                0xB135
#define PB1_36_FLD_L0_52                                                                                                0xB136
#define PB1_37_FLD_L0_53                                                                                                0xB137
#define PB1_38_FLD_L0_54                                                                                                0xB138
#define PB1_39_FLD_L0_55                                                                                                0xB139
#define PB1_3A_FLD_L0_56                                                                                                0xB13A
#define PB1_3B_FLD_L0_57                                                                                                0xB13B
#define PB1_3C_FLD_L0_58                                                                                                0xB13C
#define PB1_3D_FLD_L0_59                                                                                                0xB13D
#define PB1_40_FLD_L1_0                                                                                                 0xB140
#define PB1_41_FLD_L1_1                                                                                                 0xB141
#define PB1_42_FLD_L1_2                                                                                                 0xB142
#define PB1_43_FLD_L1_3                                                                                                 0xB143
#define PB1_44_FLD_L1_4                                                                                                 0xB144
#define PB1_45_FLD_L1_5                                                                                                 0xB145
#define PB1_46_FLD_L1_6                                                                                                 0xB146
#define PB1_47_FLD_L1_7                                                                                                 0xB147
#define PB1_48_FLD_L1_8                                                                                                 0xB148
#define PB1_49_FLD_L1_9                                                                                                 0xB149
#define PB1_4A_FLD_L1_10                                                                                                0xB14A
#define PB1_4B_FLD_L1_11                                                                                                0xB14B
#define PB1_4C_FLD_L1_12                                                                                                0xB14C
#define PB1_4D_FLD_L1_13                                                                                                0xB14D
#define PB1_4E_FLD_L1_14                                                                                                0xB14E
#define PB1_4F_FLD_L1_15                                                                                                0xB14F
#define PB1_50_FLD_L1_16                                                                                                0xB150
#define PB1_51_FLD_L1_17                                                                                                0xB151
#define PB1_52_FLD_L1_18                                                                                                0xB152
#define PB1_53_FLD_L1_19                                                                                                0xB153
#define PB1_54_FLD_L1_20                                                                                                0xB154
#define PB1_55_FLD_L1_21                                                                                                0xB155
#define PB1_56_FLD_L1_22                                                                                                0xB156
#define PB1_57_FLD_L1_23                                                                                                0xB157
#define PB1_58_FLD_L1_24                                                                                                0xB158
#define PB1_59_FLD_L1_25                                                                                                0xB159
#define PB1_5A_FLD_L1_26                                                                                                0xB15A
#define PB1_5B_FLD_L1_27                                                                                                0xB15B
#define PB1_5C_FLD_L1_28                                                                                                0xB15C
#define PB1_5D_FLD_L1_29                                                                                                0xB15D
#define PB1_60_FLD_L1_30                                                                                                0xB160
#define PB1_61_FLD_L1_31                                                                                                0xB161
#define PB1_62_FLD_L1_32                                                                                                0xB162
#define PB1_63_FLD_L1_33                                                                                                0xB163
#define PB1_64_FLD_L1_34                                                                                                0xB164
#define PB1_65_FLD_L1_35                                                                                                0xB165
#define PB1_66_FLD_L1_36                                                                                                0xB166
#define PB1_67_FLD_L1_37                                                                                                0xB167
#define PB1_68_FLD_L1_38                                                                                                0xB168
#define PB1_69_FLD_L1_39                                                                                                0xB169
#define PB1_6A_FLD_L1_40                                                                                                0xB16A
#define PB1_6B_FLD_L1_41                                                                                                0xB16B
#define PB1_6C_FLD_L1_42                                                                                                0xB16C
#define PB1_6D_FLD_L1_43                                                                                                0xB16D
#define PB1_6E_FLD_L1_44                                                                                                0xB16E
#define PB1_6F_FLD_L1_45                                                                                                0xB16F
#define PB1_70_FLD_L1_46                                                                                                0xB170
#define PB1_71_FLD_L1_47                                                                                                0xB171
#define PB1_72_FLD_L1_48                                                                                                0xB172
#define PB1_73_FLD_L1_49                                                                                                0xB173
#define PB1_74_FLD_L1_50                                                                                                0xB174
#define PB1_75_FLD_L1_51                                                                                                0xB175
#define PB1_76_FLD_L1_52                                                                                                0xB176
#define PB1_77_FLD_L1_53                                                                                                0xB177
#define PB1_78_FLD_L1_54                                                                                                0xB178
#define PB1_79_FLD_L1_55                                                                                                0xB179
#define PB1_7A_FLD_L1_56                                                                                                0xB17A
#define PB1_7B_FLD_L1_57                                                                                                0xB17B
#define PB1_7C_FLD_L1_58                                                                                                0xB17C
#define PB1_7D_FLD_L1_59                                                                                                0xB17D
#define PB1_80_FLD_L2_0                                                                                                 0xB180
#define PB1_81_FLD_L2_1                                                                                                 0xB181
#define PB1_82_FLD_L2_2                                                                                                 0xB182
#define PB1_83_FLD_L2_3                                                                                                 0xB183
#define PB1_84_FLD_L2_4                                                                                                 0xB184
#define PB1_85_FLD_L2_5                                                                                                 0xB185
#define PB1_86_FLD_L2_6                                                                                                 0xB186
#define PB1_87_FLD_L2_7                                                                                                 0xB187
#define PB1_88_FLD_L2_8                                                                                                 0xB188
#define PB1_89_FLD_L2_9                                                                                                 0xB189
#define PB1_8A_FLD_L2_10                                                                                                0xB18A
#define PB1_8B_FLD_L2_11                                                                                                0xB18B
#define PB1_8C_FLD_L2_12                                                                                                0xB18C
#define PB1_8D_FLD_L2_13                                                                                                0xB18D
#define PB1_8E_FLD_L2_14                                                                                                0xB18E
#define PB1_8F_FLD_L2_15                                                                                                0xB18F
#define PB1_90_FLD_L2_16                                                                                                0xB190
#define PB1_91_FLD_L2_17                                                                                                0xB191
#define PB1_92_FLD_L2_18                                                                                                0xB192
#define PB1_93_FLD_L2_19                                                                                                0xB193
#define PB1_94_FLD_L2_20                                                                                                0xB194
#define PB1_95_FLD_L2_21                                                                                                0xB195
#define PB1_96_FLD_L2_22                                                                                                0xB196
#define PB1_97_FLD_L2_23                                                                                                0xB197
#define PB1_98_FLD_L2_24                                                                                                0xB198
#define PB1_99_FLD_L2_25                                                                                                0xB199
#define PB1_9A_FLD_L2_26                                                                                                0xB19A
#define PB1_9B_FLD_L2_27                                                                                                0xB19B
#define PB1_9C_FLD_L2_28                                                                                                0xB19C
#define PB1_9D_FLD_L2_29                                                                                                0xB19D
#define PB1_A0_FLD_L2_30                                                                                                0xB1A0
#define PB1_A1_FLD_L2_31                                                                                                0xB1A1
#define PB1_A2_FLD_L2_32                                                                                                0xB1A2
#define PB1_A3_FLD_L2_33                                                                                                0xB1A3
#define PB1_A4_FLD_L2_34                                                                                                0xB1A4
#define PB1_A5_FLD_L2_35                                                                                                0xB1A5
#define PB1_A6_FLD_L2_36                                                                                                0xB1A6
#define PB1_A7_FLD_L2_37                                                                                                0xB1A7
#define PB1_A8_FLD_L2_38                                                                                                0xB1A8
#define PB1_A9_FLD_L2_39                                                                                                0xB1A9
#define PB1_AA_FLD_L2_40                                                                                                0xB1AA
#define PB1_AB_FLD_L2_41                                                                                                0xB1AB
#define PB1_AC_FLD_L2_42                                                                                                0xB1AC
#define PB1_AD_FLD_L2_43                                                                                                0xB1AD
#define PB1_AE_FLD_L2_44                                                                                                0xB1AE
#define PB1_AF_FLD_L2_45                                                                                                0xB1AF
#define PB1_B0_FLD_L2_46                                                                                                0xB1B0
#define PB1_B1_FLD_L2_47                                                                                                0xB1B1
#define PB1_B2_FLD_L2_48                                                                                                0xB1B2
#define PB1_B3_FLD_L2_49                                                                                                0xB1B3
#define PB1_B4_FLD_L2_50                                                                                                0xB1B4
#define PB1_B5_FLD_L2_51                                                                                                0xB1B5
#define PB1_B6_FLD_L2_52                                                                                                0xB1B6
#define PB1_B7_FLD_L2_53                                                                                                0xB1B7
#define PB1_B8_FLD_L2_54                                                                                                0xB1B8
#define PB1_B9_FLD_L2_55                                                                                                0xB1B9
#define PB1_BA_FLD_L2_56                                                                                                0xB1BA
#define PB1_BB_FLD_L2_57                                                                                                0xB1BB
#define PB1_BC_FLD_L2_58                                                                                                0xB1BC
#define PB1_BD_FLD_L2_59                                                                                                0xB1BD
#define PB1_C0_FLD_L3_0                                                                                                 0xB1C0
#define PB1_C1_FLD_L3_1                                                                                                 0xB1C1
#define PB1_C2_FLD_L3_2                                                                                                 0xB1C2
#define PB1_C3_FLD_L3_3                                                                                                 0xB1C3
#define PB1_C4_FLD_L3_4                                                                                                 0xB1C4
#define PB1_C5_FLD_L3_5                                                                                                 0xB1C5
#define PB1_C6_FLD_L3_6                                                                                                 0xB1C6
#define PB1_C7_FLD_L3_7                                                                                                 0xB1C7
#define PB1_C8_FLD_L3_8                                                                                                 0xB1C8
#define PB1_C9_FLD_L3_9                                                                                                 0xB1C9
#define PB1_CA_FLD_L3_10                                                                                                0xB1CA
#define PB1_CB_FLD_L3_11                                                                                                0xB1CB
#define PB1_CC_FLD_L3_12                                                                                                0xB1CC
#define PB1_CD_FLD_L3_13                                                                                                0xB1CD
#define PB1_CE_FLD_L3_14                                                                                                0xB1CE
#define PB1_CF_FLD_L3_15                                                                                                0xB1CF
#define PB1_D0_FLD_L3_16                                                                                                0xB1D0
#define PB1_D1_FLD_L3_17                                                                                                0xB1D1
#define PB1_D2_FLD_L3_18                                                                                                0xB1D2
#define PB1_D3_FLD_L3_19                                                                                                0xB1D3
#define PB1_D4_FLD_L3_20                                                                                                0xB1D4
#define PB1_D5_FLD_L3_21                                                                                                0xB1D5
#define PB1_D6_FLD_L3_22                                                                                                0xB1D6
#define PB1_D7_FLD_L3_23                                                                                                0xB1D7
#define PB1_D8_FLD_L3_24                                                                                                0xB1D8
#define PB1_D9_FLD_L3_25                                                                                                0xB1D9
#define PB1_DA_FLD_L3_26                                                                                                0xB1DA
#define PB1_DB_FLD_L3_27                                                                                                0xB1DB
#define PB1_DC_FLD_L3_28                                                                                                0xB1DC
#define PB1_DD_FLD_L3_29                                                                                                0xB1DD
#define PB1_E0_FLD_L3_30                                                                                                0xB1E0
#define PB1_E1_FLD_L3_31                                                                                                0xB1E1
#define PB1_E2_FLD_L3_32                                                                                                0xB1E2
#define PB1_E3_FLD_L3_33                                                                                                0xB1E3
#define PB1_E4_FLD_L3_34                                                                                                0xB1E4
#define PB1_E5_FLD_L3_35                                                                                                0xB1E5
#define PB1_E6_FLD_L3_36                                                                                                0xB1E6
#define PB1_E7_FLD_L3_37                                                                                                0xB1E7
#define PB1_E8_FLD_L3_38                                                                                                0xB1E8
#define PB1_E9_FLD_L3_39                                                                                                0xB1E9
#define PB1_EA_FLD_L3_40                                                                                                0xB1EA
#define PB1_EB_FLD_L3_41                                                                                                0xB1EB
#define PB1_EC_FLD_L3_42                                                                                                0xB1EC
#define PB1_ED_FLD_L3_43                                                                                                0xB1ED
#define PB1_EE_FLD_L3_44                                                                                                0xB1EE
#define PB1_EF_FLD_L3_45                                                                                                0xB1EF
#define PB1_F0_FLD_L3_46                                                                                                0xB1F0
#define PB1_F1_FLD_L3_47                                                                                                0xB1F1
#define PB1_F2_FLD_L3_48                                                                                                0xB1F2
#define PB1_F3_FLD_L3_49                                                                                                0xB1F3
#define PB1_F4_FLD_L3_50                                                                                                0xB1F4
#define PB1_F5_FLD_L3_51                                                                                                0xB1F5
#define PB1_F6_FLD_L3_52                                                                                                0xB1F6
#define PB1_F7_FLD_L3_53                                                                                                0xB1F7
#define PB1_F8_FLD_L3_54                                                                                                0xB1F8
#define PB1_F9_FLD_L3_55                                                                                                0xB1F9
#define PB1_FA_FLD_L3_56                                                                                                0xB1FA
#define PB1_FB_FLD_L3_57                                                                                                0xB1FB
#define PB1_FC_FLD_L3_58                                                                                                0xB1FC
#define PB1_FD_FLD_L3_59                                                                                                0xB1FD


//--------------------------------------------------
// D1 UFP DP2.0 Combo U3 APHY RX (Page B2)
//--------------------------------------------------
#define PB2_00_RX_TOP_00                                                                                                0xB200
#define PB2_01_RX_TOP_01                                                                                                0xB201
#define PB2_02_RX_TOP_02                                                                                                0xB202
#define PB2_03_RX_TOP_03                                                                                                0xB203
#define PB2_04_RX_TOP_04                                                                                                0xB204
#define PB2_05_RX_TOP_05                                                                                                0xB205
#define PB2_06_RX_TOP_06                                                                                                0xB206
#define PB2_07_RX_TOP_07                                                                                                0xB207
#define PB2_08_RX_TOP_08                                                                                                0xB208
#define PB2_09_RX_TOP_09                                                                                                0xB209
#define PB2_0A_RX_TOP_10                                                                                                0xB20A
#define PB2_0B_RX_TOP_11                                                                                                0xB20B
#define PB2_0C_RX_TOP_12                                                                                                0xB20C
#define PB2_0D_RX_TOP_13                                                                                                0xB20D
#define PB2_0E_RX_TOP_14                                                                                                0xB20E
#define PB2_0F_RX_TOP_15                                                                                                0xB20F
#define PB2_10_RX_TOP_16                                                                                                0xB210
#define PB2_11_RX_TOP_17                                                                                                0xB211
#define PB2_12_RX_TOP_18                                                                                                0xB212
#define PB2_13_RX_TOP_19                                                                                                0xB213
#define PB2_14_RX_TOP_20                                                                                                0xB214
#define PB2_15_RX_TOP_21                                                                                                0xB215
#define PB2_16_LDO_00                                                                                                   0xB216
#define PB2_17_LDO_01                                                                                                   0xB217
#define PB2_18_LDO_02                                                                                                   0xB218
#define PB2_19_LDO_03                                                                                                   0xB219
#define PB2_1A_OOBS_00                                                                                                  0xB21A
#define PB2_1B_OOBS_01                                                                                                  0xB21B
#define PB2_1C_OOBS_02                                                                                                  0xB21C
#define PB2_1D_OOBS_03                                                                                                  0xB21D
#define PB2_1E_OOBS_04                                                                                                  0xB21E
#define PB2_1F_OOBS_05                                                                                                  0xB21F
#define PB2_20_RX_CDR_00                                                                                                0xB220
#define PB2_21_RX_CDR_01                                                                                                0xB221
#define PB2_22_RX_CDR_02                                                                                                0xB222
#define PB2_23_RX_CDR_03                                                                                                0xB223
#define PB2_24_RX_CDR_04                                                                                                0xB224
#define PB2_25_RX_CDR_05                                                                                                0xB225
#define PB2_26_RX_CDR_06                                                                                                0xB226
#define PB2_27_RX_CDR_07                                                                                                0xB227
#define PB2_28_RX_CDR_08                                                                                                0xB228
#define PB2_29_RX_CDR_09                                                                                                0xB229
#define PB2_2A_RX_CDR_10                                                                                                0xB22A
#define PB2_2B_RX_CDR_11                                                                                                0xB22B
#define PB2_2C_RX_CDR_12                                                                                                0xB22C
#define PB2_2D_RX_CDR_13                                                                                                0xB22D
#define PB2_2E_RX_CDR_14                                                                                                0xB22E
#define PB2_2F_RX_CDR_15                                                                                                0xB22F
#define PB2_30_RX_CDR_16                                                                                                0xB230
#define PB2_31_RX_CDR_17                                                                                                0xB231
#define PB2_32_RX_CDR_18                                                                                                0xB232
#define PB2_33_RX_CDR_19                                                                                                0xB233
#define PB2_34_RX_CDR_20                                                                                                0xB234
#define PB2_35_RX_CDR_21                                                                                                0xB235
#define PB2_36_RX_CDR_22                                                                                                0xB236
#define PB2_37_RX_EQ_00                                                                                                 0xB237
#define PB2_38_RX_EQ_01                                                                                                 0xB238
#define PB2_39_RX_EQ_02                                                                                                 0xB239
#define PB2_3A_RX_EQ_03                                                                                                 0xB23A
#define PB2_3B_RX_EQ_04                                                                                                 0xB23B
#define PB2_3C_TERM_00                                                                                                  0xB23C
#define PB2_3D_TERM_01                                                                                                  0xB23D
#define PB2_3E_TERM_02                                                                                                  0xB23E
#define PB2_3F_TERM_03                                                                                                  0xB23F
#define PB2_40_RX_ALPM_00                                                                                               0xB240
#define PB2_41_RX_ALPM_01                                                                                               0xB241
#define PB2_42_RX_APLM_02                                                                                               0xB242
#define PB2_43_RX_APLM_03                                                                                               0xB243
#define PB2_44_RX_APLM_04                                                                                               0xB244
#define PB2_45_RX_PLL_MODE_00                                                                                           0xB245
#define PB2_46_RX_PLL_MODE_01                                                                                           0xB246
#define PB2_47_RX_PLL_MODE_02                                                                                           0xB247
#define PB2_48_RX_ICP_KP_00                                                                                             0xB248
#define PB2_49_RX_ICP_KP_01                                                                                             0xB249
#define PB2_4A_RX_RESERVE_00                                                                                            0xB24A
#define PB2_4B_RX_RESERVE_01                                                                                            0xB24B
#define PB2_4C_RX_RESERVE_02                                                                                            0xB24C
#define PB2_4D_RX_RESERVE_03                                                                                            0xB24D


//--------------------------------------------------
// D1 UFP DP2.0 Combo U3 APHY TX (Page B2)
//--------------------------------------------------
#define PB2_50_TX_TOP_00                                                                                                0xB250
#define PB2_51_TX_TOP_01                                                                                                0xB251
#define PB2_52_TX_TOP_02                                                                                                0xB252
#define PB2_53_TX_TOP_03                                                                                                0xB253
#define PB2_54_TX_TOP_04                                                                                                0xB254
#define PB2_55_TX_TOP_05                                                                                                0xB255
#define PB2_56_TX_TOP_06                                                                                                0xB256
#define PB2_57_TX_CMU_00                                                                                                0xB257
#define PB2_58_TX_CMU_01                                                                                                0xB258
#define PB2_59_TX_CMU_02                                                                                                0xB259
#define PB2_5A_TX_CMU_03                                                                                                0xB25A
#define PB2_5B_TX_CMU_04                                                                                                0xB25B
#define PB2_5C_TX_CMU_05                                                                                                0xB25C
#define PB2_5D_TX_CMU_06                                                                                                0xB25D
#define PB2_5E_TX_CMU_07                                                                                                0xB25E
#define PB2_5F_TX_TERM_VREF_00                                                                                          0xB25F
#define PB2_60_TX_LFPS_00                                                                                               0xB260
#define PB2_61_TX_LFPS_01                                                                                               0xB261
#define PB2_62_TX_LFPS_02                                                                                               0xB262
#define PB2_63_TX_LFPS_03                                                                                               0xB263
#define PB2_64_TX_LFPS_04                                                                                               0xB264
#define PB2_65_TX_LFPS_05                                                                                               0xB265
#define PB2_66_TX_LFPS_06                                                                                               0xB266
#define PB2_67_TX_LFPS_07                                                                                               0xB267
#define PB2_68_TX_RXD_00                                                                                                0xB268
#define PB2_69_TX_RXD_01                                                                                                0xB269
#define PB2_6A_TX_RXD_02                                                                                                0xB26A
#define PB2_6C_TX_RESERVE_00                                                                                            0xB26C
#define PB2_6D_TX_RESERVE_01                                                                                            0xB26D
#define PB2_6E_TX_RESERVE_02                                                                                            0xB26E
#define PB2_6F_TX_RESERVE_03                                                                                            0xB26F


//--------------------------------------------------
// D1 UFP DP 2.0 Combo U3 GDI DFE (Page B2)
//--------------------------------------------------
#define PB2_A0_L0_DFE_EN_1                                                                                              0xB2A0
#define PB2_A1_L0_DFE_EN_2                                                                                              0xB2A1
#define PB2_A2_L0_LIMIT_INIT                                                                                            0xB2A2
#define PB2_A3_L0_INIT_1                                                                                                0xB2A3
#define PB2_A4_L0_INIT_2                                                                                                0xB2A4
#define PB2_A5_L0_INIT_3                                                                                                0xB2A5
#define PB2_A6_L0_INIT_4                                                                                                0xB2A6
#define PB2_A7_L0_INIT_5                                                                                                0xB2A7
#define PB2_A8_L0_INIT_6                                                                                                0xB2A8
#define PB2_A9_L0_INIT_7                                                                                                0xB2A9
#define PB2_AA_L0_INIT_8                                                                                                0xB2AA
#define PB2_AB_L0_STABLE_FLAG                                                                                           0xB2AB
#define PB2_AF_L0_GDI_DE                                                                                                0xB2AF
#define PB2_B0_L1_DFE_EN_1                                                                                              0xB2B0
#define PB2_B1_L1_DFE_EN_2                                                                                              0xB2B1
#define PB2_B2_L1_LIMIT_INIT                                                                                            0xB2B2
#define PB2_B3_L1_INIT_1                                                                                                0xB2B3
#define PB2_B4_L1_INIT_2                                                                                                0xB2B4
#define PB2_B5_L1_INIT_3                                                                                                0xB2B5
#define PB2_B6_L1_INIT_4                                                                                                0xB2B6
#define PB2_B7_L1_INIT_5                                                                                                0xB2B7
#define PB2_B8_L1_INIT_6                                                                                                0xB2B8
#define PB2_B9_L1_INIT_7                                                                                                0xB2B9
#define PB2_BA_L1_INIT_8                                                                                                0xB2BA
#define PB2_BB_L1_STABLE_FLAG                                                                                           0xB2BB
#define PB2_BF_L1_GDI_DE                                                                                                0xB2BF
#define PB2_C0_L2_DFE_EN_1                                                                                              0xB2C0
#define PB2_C1_L2_DFE_EN_2                                                                                              0xB2C1
#define PB2_C2_L2_LIMIT_INIT                                                                                            0xB2C2
#define PB2_C3_L2_INIT_1                                                                                                0xB2C3
#define PB2_C4_L2_INIT_2                                                                                                0xB2C4
#define PB2_C5_L2_INIT_3                                                                                                0xB2C5
#define PB2_C6_L2_INIT_4                                                                                                0xB2C6
#define PB2_C7_L2_INIT_5                                                                                                0xB2C7
#define PB2_C8_L2_INIT_6                                                                                                0xB2C8
#define PB2_C9_L2_INIT_7                                                                                                0xB2C9
#define PB2_CA_L2_INIT_8                                                                                                0xB2CA
#define PB2_CB_L2_STABLE_FLAG                                                                                           0xB2CB
#define PB2_CF_L2_GDI_DE                                                                                                0xB2CF
#define PB2_D0_L3_DFE_EN_1                                                                                              0xB2D0
#define PB2_D1_L3_DFE_EN_2                                                                                              0xB2D1
#define PB2_D2_L3_LIMIT_INIT                                                                                            0xB2D2
#define PB2_D3_L3_INIT_1                                                                                                0xB2D3
#define PB2_D4_L3_INIT_2                                                                                                0xB2D4
#define PB2_D5_L3_INIT_3                                                                                                0xB2D5
#define PB2_D6_L3_INIT_4                                                                                                0xB2D6
#define PB2_D7_L3_INIT_5                                                                                                0xB2D7
#define PB2_D8_L3_INIT_6                                                                                                0xB2D8
#define PB2_D9_L3_INIT_7                                                                                                0xB2D9
#define PB2_DA_L3_INIT_8                                                                                                0xB2DA
#define PB2_DB_L3_STABLE_FLAG                                                                                           0xB2DB
#define PB2_DF_L3_GDI_DE                                                                                                0xB2DF
#define PB2_E0_MODE_TIMER                                                                                               0xB2E0
#define PB2_E1_TIMER                                                                                                    0xB2E1
#define PB2_E2_GAIN_1                                                                                                   0xB2E2
#define PB2_E3_GAIN_2                                                                                                   0xB2E3
#define PB2_E4_GAIN_3                                                                                                   0xB2E4
#define PB2_E5_GAIN_4                                                                                                   0xB2E5
#define PB2_E6_LIMIT_1                                                                                                  0xB2E6
#define PB2_E7_LIMIT_2                                                                                                  0xB2E7
#define PB2_E8_LIMIT_3                                                                                                  0xB2E8
#define PB2_E9_LIMIT_4                                                                                                  0xB2E9
#define PB2_EA_LIMIT_5                                                                                                  0xB2EA
#define PB2_EB_LIMIT_6                                                                                                  0xB2EB
#define PB2_EC_LOOP_DIV_1                                                                                               0xB2EC
#define PB2_ED_LOOP_DIV_2                                                                                               0xB2ED
#define PB2_EE_GRAY_DEC_1                                                                                               0xB2EE
#define PB2_EF_RESET_1                                                                                                  0xB2EF
#define PB2_F0_COEF_1                                                                                                   0xB2F0
#define PB2_F1_COEF_2                                                                                                   0xB2F1
#define PB2_F2_COEF_3                                                                                                   0xB2F2
#define PB2_F3_COEF_4                                                                                                   0xB2F3
#define PB2_F4_ERRCNT0                                                                                                  0xB2F4
#define PB2_F5_ERRCNT1                                                                                                  0xB2F5
#define PB2_F6_ERRCNT2                                                                                                  0xB2F6
#define PB2_F7_ERRCNT3                                                                                                  0xB2F7
#define PB2_F8_GRAY_DEC_2                                                                                               0xB2F8
#define PB2_F9_LIMIT_10                                                                                                 0xB2F9
#define PB2_FA_GAIN_PREC                                                                                                0xB2FA
#define PB2_FB_DEBUG                                                                                                    0xB2FB
#define PB2_FC_PR_CTRL0                                                                                                 0xB2FC
#define PB2_FD_PR_CTRL1                                                                                                 0xB2FD
#define PB2_FE_EM_CTRL0                                                                                                 0xB2FE
#define PB2_FF_EM_CTRL1                                                                                                 0xB2FF


//--------------------------------------------------
// DP 1.4 Rx0 MST Stream Handle Control (Page B5)
//--------------------------------------------------
#define PB5_00_STHD_CTRL_0                                                                                              0xB500
#define PB5_01_STHD_CTRL_1                                                                                              0xB501
#define PB5_02_STHD_CTRL_2                                                                                              0xB502
#define PB5_03_STHD_CTRL_3                                                                                              0xB503
#define PB5_04_STHD_CTRL_4                                                                                              0xB504
#define PB5_05_STHD_CTRL_5                                                                                              0xB505
#define PB5_06_STHD_CTRL_6                                                                                              0xB506
#define PB5_07_STHD_CTRL_7                                                                                              0xB507
#define PB5_08_STHD_CTRL_8                                                                                              0xB508
#define PB5_09_STHD_CTRL_9                                                                                              0xB509
#define PB5_0A_STHD_CTRL_10                                                                                             0xB50A
#define PB5_0B_STHD_CTRL_11                                                                                             0xB50B
#define PB5_0C_STHD_CTRL_12                                                                                             0xB50C
#define PB5_0D_STHD_CTRL_13                                                                                             0xB50D
#define PB5_12_SOURCE_SEL_0                                                                                             0xB512
#define PB5_13_SOURCE_SEL_1                                                                                             0xB513
#define PB5_14_SOURCE_SEL_2                                                                                             0xB514


//--------------------------------------------------
// DP 1.4 Rx0 Digital MAC (Page B5)
//--------------------------------------------------
#define PB5_1E_MAC_DIG_RESET_CTRL                                                                                       0xB51E
#define PB5_1F_SOURCE_SEL_4                                                                                             0xB51F
#define PB5_20_PG_CTRL_0                                                                                                0xB520
#define PB5_21_PG_CTRL_1                                                                                                0xB521
#define PB5_22_PG_CTRL_2                                                                                                0xB522
#define PB5_23_PG_CTRL_3                                                                                                0xB523
#define PB5_24_RB422_YONLY                                                                                              0xB524
#define PB5_25_SRAM_BIST_0                                                                                              0xB525
#define PB5_26_SRAM_BIST_1                                                                                              0xB526
#define PB5_27_FIFO_STATUS_CNT                                                                                          0xB527
#define PB5_28_SRAM_RW_MARGIN                                                                                           0xB528
#define PB5_29_IF_PG                                                                                                    0xB529
#define PB5_30_DPF_CTRL_0                                                                                               0xB530
#define PB5_31_DP_OUTPUT_CTRL                                                                                           0xB531
#define PB5_32_EVBLK2VS_H                                                                                               0xB532
#define PB5_33_EVBLK2VS_M                                                                                               0xB533
#define PB5_34_EVBLK2VS_L                                                                                               0xB534
#define PB5_35_OVBLK2VS_H                                                                                               0xB535
#define PB5_36_OVBLK2VS_M                                                                                               0xB536
#define PB5_37_OVBLK2VS_L                                                                                               0xB537
#define PB5_38_BS2HS_0                                                                                                  0xB538
#define PB5_39_BS2HS_1                                                                                                  0xB539
#define PB5_40_VS_FRONT_PORCH                                                                                           0xB540
#define PB5_41_MN_DPF_HTT_M                                                                                             0xB541
#define PB5_42_MN_DPF_HTT_L                                                                                             0xB542
#define PB5_43_MN_DPF_HST_M                                                                                             0xB543
#define PB5_44_MN_DPF_HST_L                                                                                             0xB544
#define PB5_45_MN_DPF_HWD_M                                                                                             0xB545
#define PB5_46_MN_DPF_HWD_L                                                                                             0xB546
#define PB5_47_MN_DPF_HSW_M                                                                                             0xB547
#define PB5_48_MN_DPF_HSW_L                                                                                             0xB548
#define PB5_49_MN_DPF_VTT_M                                                                                             0xB549
#define PB5_4A_MN_DPF_VTT_L                                                                                             0xB54A
#define PB5_4B_MN_DPF_VST_M                                                                                             0xB54B
#define PB5_4C_MN_DPF_VST_L                                                                                             0xB54C
#define PB5_4D_MN_DPF_VHT_M                                                                                             0xB54D
#define PB5_4E_MN_DPF_VHT_L                                                                                             0xB54E
#define PB5_4F_MN_DPF_VSW_M                                                                                             0xB54F
#define PB5_50_MN_DPF_VSW_L                                                                                             0xB550
#define PB5_51_MN_DPF_BG_RED_M                                                                                          0xB551
#define PB5_52_MN_DPF_BG_RED_L                                                                                          0xB552
#define PB5_53_MN_DPF_BG_GRN_M                                                                                          0xB553
#define PB5_54_MN_DPF_BG_GRN_L                                                                                          0xB554
#define PB5_55_MN_DPF_BG_BLU_M                                                                                          0xB555
#define PB5_56_MN_DPF_BG_BLU_L                                                                                          0xB556
#define PB5_57_INTERLACE_MODE_CONFIG                                                                                    0xB557
#define PB5_58_MN_MEAS_CTRL                                                                                             0xB558
#define PB5_59_MN_MEAS_VLN_M                                                                                            0xB559
#define PB5_5A_MN_MEAS_VLN_L                                                                                            0xB55A
#define PB5_5B_MN_MEAS_HLN_M                                                                                            0xB55B
#define PB5_5C_MN_MEAS_HLN_L                                                                                            0xB55C
#define PB5_5D_VHEIGHT_MSB                                                                                              0xB55D
#define PB5_5E_VHEIGHT_LSB                                                                                              0xB55E
#define PB5_5F_VBLANK_MSB                                                                                               0xB55F
#define PB5_60_VBLANK_LSB                                                                                               0xB560
#define PB5_61_HBLANK_MSB                                                                                               0xB561
#define PB5_62_HBLANK_LSB                                                                                               0xB562
#define PB5_63_VIDEO_EN_CNT_0                                                                                           0xB563
#define PB5_64_VIDEO_EN_CNT_1                                                                                           0xB564
#define PB5_65_VIDEO_EN_CNT_2                                                                                           0xB565
#define PB5_66_ALPM_T1_H                                                                                                0xB566
#define PB5_67_ALPM_T1_L                                                                                                0xB567
#define PB5_68_DUMMY_68                                                                                                 0xB568
#define PB5_70_DP_CRC_CTRL                                                                                              0xB570
#define PB5_71_DP_CRC_R_M                                                                                               0xB571
#define PB5_72_DP_CRC_R_L                                                                                               0xB572
#define PB5_73_DP_CRC_G_M                                                                                               0xB573
#define PB5_74_DP_CRC_G_L                                                                                               0xB574
#define PB5_75_DP_CRC_B_M                                                                                               0xB575
#define PB5_76_DP_CRC_B_L                                                                                               0xB576
#define PB5_77_DP_CRC_CB_M                                                                                              0xB577
#define PB5_78_DP_CRC_CB_L                                                                                              0xB578
#define PB5_79_DUMMY_79                                                                                                 0xB579
#define PB5_80_TEST0                                                                                                    0xB580
#define PB5_81_TEST1                                                                                                    0xB581
#define PB5_82_CPMODE                                                                                                   0xB582
#define PB5_90_DP_RSV0                                                                                                  0xB590
#define PB5_91_DP_RSV1                                                                                                  0xB591
#define PB5_92_DP_RSV2                                                                                                  0xB592
#define PB5_93_DP_RSV3                                                                                                  0xB593
#define PB5_94_DP_RSV4                                                                                                  0xB594
#define PB5_95_DP_HTT_DEONLY_MINUS                                                                                      0xB595
#define PB5_96_DP_ALPM0                                                                                                 0xB596
#define PB5_97_DP_ALPM1                                                                                                 0xB597
#define PB5_98_DP_ALPM2                                                                                                 0xB598
#define PB5_99_DP_ALPM3                                                                                                 0xB599
#define PB5_9A_DP_RSVA                                                                                                  0xB59A


//--------------------------------------------------
// DP Rx0 Digital MAC PLL (Page B5)
//--------------------------------------------------
#define PB5_A0_PLL_WD_0                                                                                                 0xB5A0
#define PB5_A1_PLL_WD_1                                                                                                 0xB5A1
#define PB5_A2_PLL_OUT_CONTROL                                                                                          0xB5A2
#define PB5_A3_PLL_IN_CONTROL                                                                                           0xB5A3
#define PB5_A4_M2PLL_DIVIDER0                                                                                           0xB5A4
#define PB5_A5_M2PLL_DIVIDER1                                                                                           0xB5A5
#define PB5_A6_M2PLL_0                                                                                                  0xB5A6
#define PB5_A7_M2PLL_1                                                                                                  0xB5A7
#define PB5_A8_M2PLL_CONTROL                                                                                            0xB5A8
#define PB5_A9_M2PLL_LDO                                                                                                0xB5A9
#define PB5_AA_M2PLL_DUMMY                                                                                              0xB5AA
#define PB5_AB_M2PLL_TEST                                                                                               0xB5AB
#define PB5_AC_N_F_CODE_0                                                                                               0xB5AC
#define PB5_AD_N_F_CODE_1                                                                                               0xB5AD
#define PB5_AE_N_F_CODE_2                                                                                               0xB5AE
#define PB5_AF_N_F_CODE_3                                                                                               0xB5AF
#define PB5_B0_N_F_CODE_4                                                                                               0xB5B0
#define PB5_B1_N_F_MAX                                                                                                  0xB5B1
#define PB5_B2_N_F_MIN                                                                                                  0xB5B2
#define PB5_B3_N_F_REPORT0                                                                                              0xB5B3
#define PB5_B4_N_F_REPORT1                                                                                              0xB5B4
#define PB5_B5_N_F_REPORT2                                                                                              0xB5B5
#define PB5_B6_N_F_REPORT3                                                                                              0xB5B6
#define PB5_B7_SDM_0                                                                                                    0xB5B7
#define PB5_B8_BS_MISS_CTRL                                                                                             0xB5B8
#define PB5_B9_BS_MISS_DETECT_PERIOD_MSB                                                                                0xB5B9
#define PB5_BA_BS_MISS_DETECT_PERIOD_LSB                                                                                0xB5BA


//--------------------------------------------------
// DP Rx0 Stream Clock Tracking (Page B5)
//--------------------------------------------------
#define PB5_C0_TRACKING_0                                                                                               0xB5C0
#define PB5_C5_TRACKING_5                                                                                               0xB5C5
#define PB5_C6_TRACKING_6                                                                                               0xB5C6
#define PB5_C7_TRACKING_7                                                                                               0xB5C7
#define PB5_C8_MN_PI_CODE_0                                                                                             0xB5C8
#define PB5_C9_MN_PI_CODE_1                                                                                             0xB5C9
#define PB5_CA_MN_PI_CODE_2                                                                                             0xB5CA
#define PB5_CB_MN_PI_CODE_3                                                                                             0xB5CB
#define PB5_CC_MN_PI_CODE_4                                                                                             0xB5CC
#define PB5_CD_MN_PI_CODE_5                                                                                             0xB5CD
#define PB5_CE_MN_PI_CODE_6                                                                                             0xB5CE
#define PB5_CF_MN_PI_CODE_7                                                                                             0xB5CF
#define PB5_D0_MN_PI_CODE_8                                                                                             0xB5D0
#define PB5_D1_MN_PI_CODE_9                                                                                             0xB5D1
#define PB5_D2_MN_PI_CODE_A                                                                                             0xB5D2
#define PB5_D3_MN_PI_CODE_B                                                                                             0xB5D3
#define PB5_D4_MN_PI_CODE_C                                                                                             0xB5D4
#define PB5_DA_MN_TRACKING_DIVS                                                                                         0xB5DA
#define PB5_DB_MN_TRACK_N_MSB                                                                                           0xB5DB
#define PB5_DC_MN_TRACK_N_LSB                                                                                           0xB5DC
#define PB5_E0_VS_TRACK_EN                                                                                              0xB5E0
#define PB5_E1_VS_TRACK_MODE                                                                                            0xB5E1
#define PB5_E2_VS_TRACK0                                                                                                0xB5E2
#define PB5_E3_VS_TRACK1                                                                                                0xB5E3
#define PB5_E4_VS_TRACK2                                                                                                0xB5E4
#define PB5_E5_VS_TRACK3                                                                                                0xB5E5
#define PB5_EA_HS_TRACKING_NEW_MODE1                                                                                    0xB5EA
#define PB5_EB_HS_TRACKING_NEW_MODE2                                                                                    0xB5EB
#define PB5_EC_VBID_MAN_MADE                                                                                            0xB5EC
#define PB5_ED_TRACKING_TEST                                                                                            0xB5ED
#define PB5_EE_P_CODE_SPREAD_0                                                                                          0xB5EE
#define PB5_EF_P_CODE_SPREAD_1                                                                                          0xB5EF
#define PB5_F0_P_CODE_SPREAD_2                                                                                          0xB5F0
#define PB5_F1_P_CODE_SPREAD_3                                                                                          0xB5F1
#define PB5_F2_DSC_HTT_0                                                                                                0xB5F2
#define PB5_F3_DSC_HTT_1                                                                                                0xB5F3
#define PB5_F4_DSC_VHT_0                                                                                                0xB5F4
#define PB5_F5_DSC_VHT_1                                                                                                0xB5F5
#define PB5_F6_DUMMY_0                                                                                                  0xB5F6
#define PB5_F7_DUMMY_1                                                                                                  0xB5F7
#define PB5_F8_DUMMY_2                                                                                                  0xB5F8


//--------------------------------------------------
// DP 1.4 Rx0 Video SEC Data Part1 (Page B6)
//--------------------------------------------------
#define PB6_00_MN_STRM_ATTR_CTRL                                                                                        0xB600
#define PB6_01_DP_VBID                                                                                                  0xB601
#define PB6_02_MN_STRM_ATTR_MISC                                                                                        0xB602
#define PB6_03_MN_STRM_ATTR_MISC1                                                                                       0xB603
#define PB6_04_DP_AUTO_DETECT_ASSR                                                                                      0xB604
#define PB6_05_SEC_INFO_DSC_BPP_H                                                                                       0xB605
#define PB6_06_SEC_INFO_DSC_BPP_L                                                                                       0xB606
#define PB6_07_RS_OUT_PERD                                                                                              0xB607
#define PB6_08_MSA_HTT_0                                                                                                0xB608
#define PB6_09_MSA_HTT_1                                                                                                0xB609
#define PB6_0A_MSA_HST_0                                                                                                0xB60A
#define PB6_0B_MSA_HST_1                                                                                                0xB60B
#define PB6_0C_MSA_HWD_0                                                                                                0xB60C
#define PB6_0D_MSA_HWD_1                                                                                                0xB60D
#define PB6_0E_MSA_HSW_0                                                                                                0xB60E
#define PB6_0F_MSA_HSW_1                                                                                                0xB60F
#define PB6_10_MSA_VTTE_0                                                                                               0xB610
#define PB6_11_MSA_VTTE_1                                                                                               0xB611
#define PB6_12_MSA_VTTO_0                                                                                               0xB612
#define PB6_13_MSA_VTTO_1                                                                                               0xB613
#define PB6_14_MSA_VST_0                                                                                                0xB614
#define PB6_15_MSA_VST_1                                                                                                0xB615
#define PB6_16_MSA_VHT_0                                                                                                0xB616
#define PB6_17_MSA_VHT_1                                                                                                0xB617
#define PB6_18_MSA_VSW_0                                                                                                0xB618
#define PB6_19_MSA_VSW_1                                                                                                0xB619
#define PB6_1A_MSA_MVID_0                                                                                               0xB61A
#define PB6_1B_MSA_MVID_1                                                                                               0xB61B
#define PB6_1C_MSA_MVID_2                                                                                               0xB61C
#define PB6_1D_MSA_NVID_0                                                                                               0xB61D
#define PB6_1E_MSA_NVID_1                                                                                               0xB61E
#define PB6_1F_MSA_NVID_2                                                                                               0xB61F
#define PB6_20_MSA_MAUD_0                                                                                               0xB620
#define PB6_21_MSA_MAUD_1                                                                                               0xB621
#define PB6_22_MSA_MAUD_2                                                                                               0xB622
#define PB6_23_MSA_NAUD_0                                                                                               0xB623
#define PB6_24_MSA_NAUD_1                                                                                               0xB624
#define PB6_25_MSA_NAUD_2                                                                                               0xB625
#define PB6_26_DP_AUD_CH_STATUS0                                                                                        0xB626
#define PB6_27_DP_AUD_CH_STATUS1                                                                                        0xB627
#define PB6_28_DP_AUD_CH_STATUS2                                                                                        0xB628
#define PB6_29_DP_AUD_CH_STATUS3                                                                                        0xB629
#define PB6_2A_DP_AUD_CH_STATUS4                                                                                        0xB62A
#define PB6_2B_MN_RS_DEC_CTRL                                                                                           0xB62B
#define PB6_2C_DP_SDP_SPD_MAT_HB1                                                                                       0xB62C
#define PB6_2D_DP_SDP_SPD_MAT_HB3                                                                                       0xB62D
#define PB6_2E_DP_SDP_SPD_HB3                                                                                           0xB62E
#define PB6_2F_DP_SDP_SPD_CTRL                                                                                          0xB62F
#define PB6_30_DP_SDP_SPD_CHG_MNT                                                                                       0xB630
#define PB6_31_DP_SDP_SPD_CHG                                                                                           0xB631
#define PB6_32_DP_SDP_SPD_ADR                                                                                           0xB632
#define PB6_33_DP_SDP_SPD_DAT                                                                                           0xB633
#define PB6_34_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0xB634
#define PB6_35_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0xB635
#define PB6_36_DP_SDP_HDR_INFO_HB3                                                                                      0xB636
#define PB6_37_DP_SDP_HDR_INFO_CTRL                                                                                     0xB637
#define PB6_38_DP_SDP_HDR_INFO_MNT                                                                                      0xB638
#define PB6_39_DP_SDP_HDR_INFO_ADR                                                                                      0xB639
#define PB6_3A_DP_SDP_HDR_INFO_DAT                                                                                      0xB63A
#define PB6_3B_DP_GLB_STATUS                                                                                            0xB63B
#define PB6_3C_DP_WD_CTRL_0                                                                                             0xB63C
#define PB6_3D_DP_WD_CTRL_1                                                                                             0xB63D
#define PB6_3E_DP_IRQ_CTRL0                                                                                             0xB63E
#define PB6_3F_DP_IRQ_CTRL1                                                                                             0xB63F
#define PB6_40_VSC0                                                                                                     0xB640
#define PB6_41_VSC1                                                                                                     0xB641
#define PB6_42_VSC2                                                                                                     0xB642
#define PB6_43_VSC3                                                                                                     0xB643
#define PB6_44_VSC4                                                                                                     0xB644
#define PB6_45_VSC5                                                                                                     0xB645
#define PB6_46_VSC6                                                                                                     0xB646
#define PB6_47_VSC7                                                                                                     0xB647
#define PB6_48_VSC8                                                                                                     0xB648
#define PB6_49_VSC9                                                                                                     0xB649
#define PB6_4A_DUMMY_4A                                                                                                 0xB64A
#define PB6_4B_DUMMY_4B                                                                                                 0xB64B
#define PB6_4C_DP_SDP_ADP_SYNC_DAT                                                                                      0xB64C
#define PB6_4D_DP_LR_SEL                                                                                                0xB64D
#define PB6_4E_SRAM_BIST_0                                                                                              0xB64E
#define PB6_4F_SRAM_BIST_1                                                                                              0xB64F
#define PB6_5C_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0xB65C
#define PB6_5D_DP_SDP_ADP_SYNC_HB2                                                                                      0xB65D
#define PB6_5E_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0xB65E
#define PB6_5F_DP_SDP_ADP_SYNC_HB3                                                                                      0xB65F
#define PB6_60_DP_SDP_ADP_SYNC_CTRL                                                                                     0xB660
#define PB6_6F_DUMMY_6F                                                                                                 0xB66F
#define PB6_7F_DUMMY_7F                                                                                                 0xB67F
#define PB6_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0xB6E7
#define PB6_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0xB6E8
#define PB6_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0xB6E9
#define PB6_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0xB6EA
#define PB6_EB_DP_MAC_PPS_HB0                                                                                           0xB6EB
#define PB6_EC_DP_MAC_PPS_HB2                                                                                           0xB6EC
#define PB6_ED_DP_MAC_PPS_HB3                                                                                           0xB6ED
#define PB6_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0xB6EE
#define PB6_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0xB6EF
#define PB6_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0xB6F0
#define PB6_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0xB6F1
#define PB6_F2_DP_SDP_RSV0_HB3                                                                                          0xB6F2
#define PB6_F3_DP_SDP_RSV0_CTRL                                                                                         0xB6F3
#define PB6_F4_DP_SDP_RSV0_ADR                                                                                          0xB6F4
#define PB6_F5_DP_SDP_RSV0_DAT                                                                                          0xB6F5
#define PB6_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0xB6F6
#define PB6_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0xB6F7
#define PB6_F8_DP_SDP_RSV1_HB3                                                                                          0xB6F8
#define PB6_F9_DP_SDP_RSV1_CTRL                                                                                         0xB6F9
#define PB6_FA_DP_SDP_RSV1_ADR                                                                                          0xB6FA
#define PB6_FB_DP_SDP_RSV1_DAT                                                                                          0xB6FB
#define PB6_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0xB6FC
#define PB6_FD_DUMMY_1                                                                                                  0xB6FD
#define PB6_FE_DUMMY_2                                                                                                  0xB6FE
#define PB6_FF_DUMMY_3                                                                                                  0xB6FF


//--------------------------------------------------
// DP 1.4 Rx0 Audio SEC Data Part1 (Page B6)
//--------------------------------------------------
#define PB6_50_AUD_FREQUENY_DET_0                                                                                       0xB650
#define PB6_51_AUD_FREQUENY_DET_1                                                                                       0xB651
#define PB6_52_AUD_FREQUENY_TH_0                                                                                        0xB652
#define PB6_53_AUD_FREQUENY_TH_1                                                                                        0xB653
#define PB6_54_AUD_FREQUENY_TH_2                                                                                        0xB654
#define PB6_55_AUD_FREQUENY_TH_3                                                                                        0xB655
#define PB6_56_AUD_FREQUENY_TH_4                                                                                        0xB656
#define PB6_57_AUD_FREQUENY_TH_5                                                                                        0xB657
#define PB6_58_SCODE_0                                                                                                  0xB658
#define PB6_59_SCODE_1                                                                                                  0xB659
#define PB6_5A_SCODE_2                                                                                                  0xB65A
#define PB6_5B_AUD_BURST_IN_CTR                                                                                         0xB65B
#define PB6_61_AUD_SAMPLE_CNT_0                                                                                         0xB661
#define PB6_62_AUD_SAMPLE_CNT_1                                                                                         0xB662
#define PB6_63_N_F_CODE_0                                                                                               0xB663
#define PB6_64_N_F_CODE_1                                                                                               0xB664
#define PB6_65_N_F_CODE_2                                                                                               0xB665
#define PB6_66_N_F_CODE_3                                                                                               0xB666
#define PB6_67_N_F_CODE_4                                                                                               0xB667
#define PB6_68_N_F_CODE_5                                                                                               0xB668
#define PB6_69_N_F_CODE_6                                                                                               0xB669
#define PB6_6A_N_F_CODE_7                                                                                               0xB66A
#define PB6_6B_N_F_CODE_8                                                                                               0xB66B
#define PB6_6C_DUMMY_6C                                                                                                 0xB66C
#define PB6_6D_DUMMY_6D                                                                                                 0xB66D
#define PB6_6E_AUD_DEPTH_IGAIN_1                                                                                        0xB66E
#define PB6_70_AUD_BUFFER_CTRL_0                                                                                        0xB670
#define PB6_71_AUD_BUFFER_CTRL_1                                                                                        0xB671
#define PB6_72_AUD_BUFFER_CTRL_2                                                                                        0xB672
#define PB6_73_AUD_BUFFER_CTRL_3                                                                                        0xB673
#define PB6_74_AUD_FSM_CTRL_0                                                                                           0xB674
#define PB6_75_AUD_MAN_FSM_CTRL_1                                                                                       0xB675
#define PB6_76_DVC_CTRL                                                                                                 0xB676
#define PB6_77_DVC_VA                                                                                                   0xB677
#define PB6_78_DVC_WINDOW_CONTROL_0                                                                                     0xB678
#define PB6_79_DVC_WINDOW_CONTROL_1                                                                                     0xB679
#define PB6_7A_DVC_GAIN_READ_MSB                                                                                        0xB67A
#define PB6_7B_DVC_GAIN_READ_LSB                                                                                        0xB67B
#define PB6_7C_AUD_FSM_CTRL_1                                                                                           0xB67C
#define PB6_7D_AUD_FSM_CTRL_2                                                                                           0xB67D
#define PB6_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0xB67E
#define PB6_A9_SPDIF_TX_0                                                                                               0xB6A9
#define PB6_AA_SPDIF_TX_1                                                                                               0xB6AA
#define PB6_AB_CS_ADDR                                                                                                  0xB6AB
#define PB6_AC_CS_DATA                                                                                                  0xB6AC
#define PB6_AD_SPDIF_CS_2                                                                                               0xB6AD
#define PB6_AE_SPDIF_CS_3                                                                                               0xB6AE
#define PB6_AF_SPDIF_CS_4                                                                                               0xB6AF
#define PB6_B0_DP_AUD_CTRL                                                                                              0xB6B0
#define PB6_B1_DP_AUD_ID                                                                                                0xB6B1
#define PB6_B2_DP_AUD_ID_DETECT                                                                                         0xB6B2
#define PB6_B3_DP_SEC_MISC_1                                                                                            0xB6B3
#define PB6_B4_DP_SEC_MISC_2                                                                                            0xB6B4
#define PB6_B5_DP_AUD_CRC                                                                                               0xB6B5
#define PB6_B6_DP_AUD_CRC_1                                                                                             0xB6B6
#define PB6_B7_TEST_PIN                                                                                                 0xB6B7
#define PB6_B8_DP_I2S_CTRL                                                                                              0xB6B8
#define PB6_B9_AUD_I2S_CRC_HB                                                                                           0xB6B9
#define PB6_BA_AUD_I2S_CRC_LB                                                                                           0xB6BA
#define PB6_BB_TO_DAC_CH_SEL                                                                                            0xB6BB
#define PB6_BC_AUD_CH_LO_SEL                                                                                            0xB6BC
#define PB6_BD_AUD_VALID_STATUS                                                                                         0xB6BD
#define PB6_BE_DP_CHANNEL_EN_1                                                                                          0xB6BE
#define PB6_BF_DP_CHANNEL_EN_2                                                                                          0xB6BF
#define PB6_C4_SPDIFTX_CHST_CTRL                                                                                        0xB6C4
#define PB6_C5_AUD_LAYOUT_CTRL                                                                                          0xB6C5
#define PB6_C6_SPDIFTX_FRAME_0                                                                                          0xB6C6
#define PB6_C7_SPDIFTX_FRAME_1                                                                                          0xB6C7
#define PB6_C8_ATYPE_0                                                                                                  0xB6C8
#define PB6_C9_ATYPE_1                                                                                                  0xB6C9
#define PB6_CA_SPDIFTX_FRAME_2                                                                                          0xB6CA
#define PB6_CB_SPDIFTX_FRAME_3                                                                                          0xB6CB
#define PB6_CC_SPDIFTX_FRAME_4                                                                                          0xB6CC
#define PB6_CD_SPDIFTX_FRAME_5                                                                                          0xB6CD
#define PB6_CE_SDP_AUD_STR_HB2                                                                                          0xB6CE
#define PB6_CF_SDP_AUD_STR_HB3                                                                                          0xB6CF
#define PB6_E0_SDP_ACM_ISRC_INT                                                                                         0xB6E0
#define PB6_E1_SDP_ACM_0                                                                                                0xB6E1
#define PB6_E2_SDP_ACM_1                                                                                                0xB6E2
#define PB6_E3_SDP_ISRC_0                                                                                               0xB6E3
#define PB6_E4_SDP_ISRC_ADR                                                                                             0xB6E4
#define PB6_E5_SDP_ISRC_DATA                                                                                            0xB6E5
#define PB6_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0xB6E6


//--------------------------------------------------
// DP Rx0 Audio Tracking (Page B6)
//--------------------------------------------------
#define PB6_80_AUD_PS_CTRL_0                                                                                            0xB680
#define PB6_81_MN_TRACKING_DIVS                                                                                         0xB681
#define PB6_82_AUD_BDRY_0                                                                                               0xB682
#define PB6_83_AUD_BDRY_1                                                                                               0xB683
#define PB6_84_AUD_BDRY_2                                                                                               0xB684
#define PB6_85_AUD_BDRY_3                                                                                               0xB685
#define PB6_86_AUD_BDRY_4                                                                                               0xB686
#define PB6_87_AUD_BDRY_5                                                                                               0xB687
#define PB6_88_AUD_BDRY_6                                                                                               0xB688
#define PB6_89_AUD_BDRY_7                                                                                               0xB689
#define PB6_8A_AUD_BDRY_8                                                                                               0xB68A
#define PB6_8B_AUD_BDRY_9                                                                                               0xB68B
#define PB6_8C_AUD_TRND_0                                                                                               0xB68C
#define PB6_8D_AUD_TRND_1                                                                                               0xB68D
#define PB6_8E_AUD_TRND_2                                                                                               0xB68E
#define PB6_8F_AUD_TRND_3                                                                                               0xB68F
#define PB6_90_AUD_TRND_4                                                                                               0xB690
#define PB6_91_AUD_TRND_5                                                                                               0xB691
#define PB6_92_AUD_TRND_6                                                                                               0xB692
#define PB6_93_AUD_TRND_7                                                                                               0xB693
#define PB6_94_AUD_TRND_8                                                                                               0xB694
#define PB6_95_AUD_TRND_9                                                                                               0xB695
#define PB6_96_AUD_TRND_10                                                                                              0xB696
#define PB6_97_AUD_TRND_11                                                                                              0xB697
#define PB6_98_AUD_TRND_12                                                                                              0xB698
#define PB6_99_P_CODE_SPREAD_0                                                                                          0xB699
#define PB6_9A_P_CODE_SPREAD_1                                                                                          0xB69A
#define PB6_9B_P_CODE_SPREAD_2                                                                                          0xB69B
#define PB6_9C_P_CODE_SPREAD_3                                                                                          0xB69C
#define PB6_9D_DUMMY_9D                                                                                                 0xB69D
#define PB6_A0_AUD_N_F_CODE_0                                                                                           0xB6A0
#define PB6_A4_N_F_MAX                                                                                                  0xB6A4
#define PB6_A5_N_F_MIN                                                                                                  0xB6A5
#define PB6_A6_N_F_REPORT0                                                                                              0xB6A6
#define PB6_A7_N_F_REPORT1                                                                                              0xB6A7
#define PB6_A8_N_F_REPORT2                                                                                              0xB6A8
#define PB6_C0_AUD_BDRY_NEW_MODE_0                                                                                      0xB6C0
#define PB6_C1_AUD_BDRY_NEW_MODE_1                                                                                      0xB6C1
#define PB6_C2_AUD_BDRY_NEW_MODE_2                                                                                      0xB6C2
#define PB6_C3_AUD_BDRY_NEW_MODE_3                                                                                      0xB6C3
#define PB6_D0_PLL_WD_0                                                                                                 0xB6D0
#define PB6_D1_PLL_WD_1                                                                                                 0xB6D1
#define PB6_D3_PLL_IN_CONTROL                                                                                           0xB6D3
#define PB6_DC_AUD_BDRY_10                                                                                              0xB6DC
#define PB6_DE_AUD_BDRY_11                                                                                              0xB6DE
#define PB6_DF_AUD_TEST_OUT_0                                                                                           0xB6DF


//--------------------------------------------------
// DP Rx0 Audio PLL (Page B6)
//--------------------------------------------------
#define PB6_A1_AUD_N_F_CODE_1                                                                                           0xB6A1
#define PB6_A2_AUD_N_F_CODE_2                                                                                           0xB6A2
#define PB6_A3_AUD_N_F_CODE_3                                                                                           0xB6A3
#define PB6_D2_PLL_OUT_CONTROL                                                                                          0xB6D2
#define PB6_D4_AUDIO_PLL_DIVIDER0                                                                                       0xB6D4
#define PB6_D5_AUDIO_PLL_DIVIDER1                                                                                       0xB6D5
#define PB6_D6_AUDIO_PLL_0                                                                                              0xB6D6
#define PB6_D7_AUDIO_PLL_1                                                                                              0xB6D7
#define PB6_D8_AUDIO_PLL_CONTROL                                                                                        0xB6D8
#define PB6_D9_AUDIO_PLL_LDO                                                                                            0xB6D9
#define PB6_DA_AUDIO_PLL_DUMMY                                                                                          0xB6DA
#define PB6_DB_AUDIO_PLL_TEST                                                                                           0xB6DB


//--------------------------------------------------
// DP 1.4 Rx1 MST Stream Handle Control (Page B8)
//--------------------------------------------------
#define PB8_00_STHD_CTRL_0                                                                                              0xB800
#define PB8_01_STHD_CTRL_1                                                                                              0xB801
#define PB8_02_STHD_CTRL_2                                                                                              0xB802
#define PB8_03_STHD_CTRL_3                                                                                              0xB803
#define PB8_04_STHD_CTRL_4                                                                                              0xB804
#define PB8_05_STHD_CTRL_5                                                                                              0xB805
#define PB8_06_STHD_CTRL_6                                                                                              0xB806
#define PB8_07_STHD_CTRL_7                                                                                              0xB807
#define PB8_08_STHD_CTRL_8                                                                                              0xB808
#define PB8_09_STHD_CTRL_9                                                                                              0xB809
#define PB8_0A_STHD_CTRL_10                                                                                             0xB80A
#define PB8_0B_STHD_CTRL_11                                                                                             0xB80B
#define PB8_0C_STHD_CTRL_12                                                                                             0xB80C
#define PB8_0D_STHD_CTRL_13                                                                                             0xB80D
#define PB8_12_SOURCE_SEL_0                                                                                             0xB812
#define PB8_13_SOURCE_SEL_1                                                                                             0xB813
#define PB8_14_SOURCE_SEL_2                                                                                             0xB814


//--------------------------------------------------
// DP 1.4 Rx1 Digital MAC (Page B8)
//--------------------------------------------------
#define PB8_1E_MAC_DIG_RESET_CTRL                                                                                       0xB81E
#define PB8_1F_SOURCE_SEL_4                                                                                             0xB81F
#define PB8_20_PG_CTRL_0                                                                                                0xB820
#define PB8_21_PG_CTRL_1                                                                                                0xB821
#define PB8_22_PG_CTRL_2                                                                                                0xB822
#define PB8_23_PG_CTRL_3                                                                                                0xB823
#define PB8_24_RB422_YONLY                                                                                              0xB824
#define PB8_25_SRAM_BIST_0                                                                                              0xB825
#define PB8_26_SRAM_BIST_1                                                                                              0xB826
#define PB8_27_FIFO_STATUS_CNT                                                                                          0xB827
#define PB8_28_SRAM_RW_MARGIN                                                                                           0xB828
#define PB8_29_IF_PG                                                                                                    0xB829
#define PB8_30_DPF_CTRL_0                                                                                               0xB830
#define PB8_31_DP_OUTPUT_CTRL                                                                                           0xB831
#define PB8_32_EVBLK2VS_H                                                                                               0xB832
#define PB8_33_EVBLK2VS_M                                                                                               0xB833
#define PB8_34_EVBLK2VS_L                                                                                               0xB834
#define PB8_35_OVBLK2VS_H                                                                                               0xB835
#define PB8_36_OVBLK2VS_M                                                                                               0xB836
#define PB8_37_OVBLK2VS_L                                                                                               0xB837
#define PB8_38_BS2HS_0                                                                                                  0xB838
#define PB8_39_BS2HS_1                                                                                                  0xB839
#define PB8_40_VS_FRONT_PORCH                                                                                           0xB840
#define PB8_41_MN_DPF_HTT_M                                                                                             0xB841
#define PB8_42_MN_DPF_HTT_L                                                                                             0xB842
#define PB8_43_MN_DPF_HST_M                                                                                             0xB843
#define PB8_44_MN_DPF_HST_L                                                                                             0xB844
#define PB8_45_MN_DPF_HWD_M                                                                                             0xB845
#define PB8_46_MN_DPF_HWD_L                                                                                             0xB846
#define PB8_47_MN_DPF_HSW_M                                                                                             0xB847
#define PB8_48_MN_DPF_HSW_L                                                                                             0xB848
#define PB8_49_MN_DPF_VTT_M                                                                                             0xB849
#define PB8_4A_MN_DPF_VTT_L                                                                                             0xB84A
#define PB8_4B_MN_DPF_VST_M                                                                                             0xB84B
#define PB8_4C_MN_DPF_VST_L                                                                                             0xB84C
#define PB8_4D_MN_DPF_VHT_M                                                                                             0xB84D
#define PB8_4E_MN_DPF_VHT_L                                                                                             0xB84E
#define PB8_4F_MN_DPF_VSW_M                                                                                             0xB84F
#define PB8_50_MN_DPF_VSW_L                                                                                             0xB850
#define PB8_51_MN_DPF_BG_RED_M                                                                                          0xB851
#define PB8_52_MN_DPF_BG_RED_L                                                                                          0xB852
#define PB8_53_MN_DPF_BG_GRN_M                                                                                          0xB853
#define PB8_54_MN_DPF_BG_GRN_L                                                                                          0xB854
#define PB8_55_MN_DPF_BG_BLU_M                                                                                          0xB855
#define PB8_56_MN_DPF_BG_BLU_L                                                                                          0xB856
#define PB8_57_INTERLACE_MODE_CONFIG                                                                                    0xB857
#define PB8_58_MN_MEAS_CTRL                                                                                             0xB858
#define PB8_59_MN_MEAS_VLN_M                                                                                            0xB859
#define PB8_5A_MN_MEAS_VLN_L                                                                                            0xB85A
#define PB8_5B_MN_MEAS_HLN_M                                                                                            0xB85B
#define PB8_5C_MN_MEAS_HLN_L                                                                                            0xB85C
#define PB8_5D_VHEIGHT_MSB                                                                                              0xB85D
#define PB8_5E_VHEIGHT_LSB                                                                                              0xB85E
#define PB8_5F_VBLANK_MSB                                                                                               0xB85F
#define PB8_60_VBLANK_LSB                                                                                               0xB860
#define PB8_61_HBLANK_MSB                                                                                               0xB861
#define PB8_62_HBLANK_LSB                                                                                               0xB862
#define PB8_63_VIDEO_EN_CNT_0                                                                                           0xB863
#define PB8_64_VIDEO_EN_CNT_1                                                                                           0xB864
#define PB8_65_VIDEO_EN_CNT_2                                                                                           0xB865
#define PB8_66_ALPM_T1_H                                                                                                0xB866
#define PB8_67_ALPM_T1_L                                                                                                0xB867
#define PB8_68_DUMMY_68                                                                                                 0xB868
#define PB8_70_DP_CRC_CTRL                                                                                              0xB870
#define PB8_71_DP_CRC_R_M                                                                                               0xB871
#define PB8_72_DP_CRC_R_L                                                                                               0xB872
#define PB8_73_DP_CRC_G_M                                                                                               0xB873
#define PB8_74_DP_CRC_G_L                                                                                               0xB874
#define PB8_75_DP_CRC_B_M                                                                                               0xB875
#define PB8_76_DP_CRC_B_L                                                                                               0xB876
#define PB8_77_DP_CRC_CB_M                                                                                              0xB877
#define PB8_78_DP_CRC_CB_L                                                                                              0xB878
#define PB8_79_DUMMY_79                                                                                                 0xB879
#define PB8_80_TEST0                                                                                                    0xB880
#define PB8_81_TEST1                                                                                                    0xB881
#define PB8_82_CPMODE                                                                                                   0xB882
#define PB8_90_DP_RSV0                                                                                                  0xB890
#define PB8_91_DP_RSV1                                                                                                  0xB891
#define PB8_92_DP_RSV2                                                                                                  0xB892
#define PB8_93_DP_RSV3                                                                                                  0xB893
#define PB8_94_DP_RSV4                                                                                                  0xB894
#define PB8_95_DP_HTT_DEONLY_MINUS                                                                                      0xB895
#define PB8_96_DP_ALPM0                                                                                                 0xB896
#define PB8_97_DP_ALPM1                                                                                                 0xB897
#define PB8_98_DP_ALPM2                                                                                                 0xB898
#define PB8_99_DP_ALPM3                                                                                                 0xB899
#define PB8_9A_DP_RSVA                                                                                                  0xB89A


//--------------------------------------------------
// DP Rx1 Digital MAC PLL (Page B8)
//--------------------------------------------------
#define PB8_A0_PLL_WD_0                                                                                                 0xB8A0
#define PB8_A1_PLL_WD_1                                                                                                 0xB8A1
#define PB8_A2_PLL_OUT_CONTROL                                                                                          0xB8A2
#define PB8_A3_PLL_IN_CONTROL                                                                                           0xB8A3
#define PB8_A4_M2PLL_DIVIDER0                                                                                           0xB8A4
#define PB8_A5_M2PLL_DIVIDER1                                                                                           0xB8A5
#define PB8_A6_M2PLL_0                                                                                                  0xB8A6
#define PB8_A7_M2PLL_1                                                                                                  0xB8A7
#define PB8_A8_M2PLL_CONTROL                                                                                            0xB8A8
#define PB8_A9_M2PLL_LDO                                                                                                0xB8A9
#define PB8_AA_M2PLL_DUMMY                                                                                              0xB8AA
#define PB8_AB_M2PLL_TEST                                                                                               0xB8AB
#define PB8_AC_N_F_CODE_0                                                                                               0xB8AC
#define PB8_AD_N_F_CODE_1                                                                                               0xB8AD
#define PB8_AE_N_F_CODE_2                                                                                               0xB8AE
#define PB8_AF_N_F_CODE_3                                                                                               0xB8AF
#define PB8_B0_N_F_CODE_4                                                                                               0xB8B0
#define PB8_B1_N_F_MAX                                                                                                  0xB8B1
#define PB8_B2_N_F_MIN                                                                                                  0xB8B2
#define PB8_B3_N_F_REPORT0                                                                                              0xB8B3
#define PB8_B4_N_F_REPORT1                                                                                              0xB8B4
#define PB8_B5_N_F_REPORT2                                                                                              0xB8B5
#define PB8_B6_N_F_REPORT3                                                                                              0xB8B6
#define PB8_B7_SDM_0                                                                                                    0xB8B7
#define PB8_B8_BS_MISS_CTRL                                                                                             0xB8B8
#define PB8_B9_BS_MISS_DETECT_PERIOD_MSB                                                                                0xB8B9
#define PB8_BA_BS_MISS_DETECT_PERIOD_LSB                                                                                0xB8BA


//--------------------------------------------------
// DP Rx1 Stream Clock Tracking (Page B8)
//--------------------------------------------------
#define PB8_C0_TRACKING_0                                                                                               0xB8C0
#define PB8_C5_TRACKING_5                                                                                               0xB8C5
#define PB8_C6_TRACKING_6                                                                                               0xB8C6
#define PB8_C7_TRACKING_7                                                                                               0xB8C7
#define PB8_C8_MN_PI_CODE_0                                                                                             0xB8C8
#define PB8_C9_MN_PI_CODE_1                                                                                             0xB8C9
#define PB8_CA_MN_PI_CODE_2                                                                                             0xB8CA
#define PB8_CB_MN_PI_CODE_3                                                                                             0xB8CB
#define PB8_CC_MN_PI_CODE_4                                                                                             0xB8CC
#define PB8_CD_MN_PI_CODE_5                                                                                             0xB8CD
#define PB8_CE_MN_PI_CODE_6                                                                                             0xB8CE
#define PB8_CF_MN_PI_CODE_7                                                                                             0xB8CF
#define PB8_D0_MN_PI_CODE_8                                                                                             0xB8D0
#define PB8_D1_MN_PI_CODE_9                                                                                             0xB8D1
#define PB8_D2_MN_PI_CODE_A                                                                                             0xB8D2
#define PB8_D3_MN_PI_CODE_B                                                                                             0xB8D3
#define PB8_D4_MN_PI_CODE_C                                                                                             0xB8D4
#define PB8_DA_MN_TRACKING_DIVS                                                                                         0xB8DA
#define PB8_DB_MN_TRACK_N_MSB                                                                                           0xB8DB
#define PB8_DC_MN_TRACK_N_LSB                                                                                           0xB8DC
#define PB8_E0_VS_TRACK_EN                                                                                              0xB8E0
#define PB8_E1_VS_TRACK_MODE                                                                                            0xB8E1
#define PB8_E2_VS_TRACK0                                                                                                0xB8E2
#define PB8_E3_VS_TRACK1                                                                                                0xB8E3
#define PB8_E4_VS_TRACK2                                                                                                0xB8E4
#define PB8_E5_VS_TRACK3                                                                                                0xB8E5
#define PB8_EA_HS_TRACKING_NEW_MODE1                                                                                    0xB8EA
#define PB8_EB_HS_TRACKING_NEW_MODE2                                                                                    0xB8EB
#define PB8_EC_VBID_MAN_MADE                                                                                            0xB8EC
#define PB8_ED_TRACKING_TEST                                                                                            0xB8ED
#define PB8_EE_P_CODE_SPREAD_0                                                                                          0xB8EE
#define PB8_EF_P_CODE_SPREAD_1                                                                                          0xB8EF
#define PB8_F0_P_CODE_SPREAD_2                                                                                          0xB8F0
#define PB8_F1_P_CODE_SPREAD_3                                                                                          0xB8F1
#define PB8_F2_DSC_HTT_0                                                                                                0xB8F2
#define PB8_F3_DSC_HTT_1                                                                                                0xB8F3
#define PB8_F4_DSC_VHT_0                                                                                                0xB8F4
#define PB8_F5_DSC_VHT_1                                                                                                0xB8F5
#define PB8_F6_DUMMY_0                                                                                                  0xB8F6
#define PB8_F7_DUMMY_1                                                                                                  0xB8F7
#define PB8_F8_DUMMY_2                                                                                                  0xB8F8


//--------------------------------------------------
// DP 1.4 Rx1 Video SEC Data Part1 (Page B9)
//--------------------------------------------------
#define PB9_00_MN_STRM_ATTR_CTRL                                                                                        0xB900
#define PB9_01_DP_VBID                                                                                                  0xB901
#define PB9_02_MN_STRM_ATTR_MISC                                                                                        0xB902
#define PB9_03_MN_STRM_ATTR_MISC1                                                                                       0xB903
#define PB9_04_DP_AUTO_DETECT_ASSR                                                                                      0xB904
#define PB9_05_SEC_INFO_DSC_BPP_H                                                                                       0xB905
#define PB9_06_SEC_INFO_DSC_BPP_L                                                                                       0xB906
#define PB9_07_RS_OUT_PERD                                                                                              0xB907
#define PB9_08_MSA_HTT_0                                                                                                0xB908
#define PB9_09_MSA_HTT_1                                                                                                0xB909
#define PB9_0A_MSA_HST_0                                                                                                0xB90A
#define PB9_0B_MSA_HST_1                                                                                                0xB90B
#define PB9_0C_MSA_HWD_0                                                                                                0xB90C
#define PB9_0D_MSA_HWD_1                                                                                                0xB90D
#define PB9_0E_MSA_HSW_0                                                                                                0xB90E
#define PB9_0F_MSA_HSW_1                                                                                                0xB90F
#define PB9_10_MSA_VTTE_0                                                                                               0xB910
#define PB9_11_MSA_VTTE_1                                                                                               0xB911
#define PB9_12_MSA_VTTO_0                                                                                               0xB912
#define PB9_13_MSA_VTTO_1                                                                                               0xB913
#define PB9_14_MSA_VST_0                                                                                                0xB914
#define PB9_15_MSA_VST_1                                                                                                0xB915
#define PB9_16_MSA_VHT_0                                                                                                0xB916
#define PB9_17_MSA_VHT_1                                                                                                0xB917
#define PB9_18_MSA_VSW_0                                                                                                0xB918
#define PB9_19_MSA_VSW_1                                                                                                0xB919
#define PB9_1A_MSA_MVID_0                                                                                               0xB91A
#define PB9_1B_MSA_MVID_1                                                                                               0xB91B
#define PB9_1C_MSA_MVID_2                                                                                               0xB91C
#define PB9_1D_MSA_NVID_0                                                                                               0xB91D
#define PB9_1E_MSA_NVID_1                                                                                               0xB91E
#define PB9_1F_MSA_NVID_2                                                                                               0xB91F
#define PB9_20_MSA_MAUD_0                                                                                               0xB920
#define PB9_21_MSA_MAUD_1                                                                                               0xB921
#define PB9_22_MSA_MAUD_2                                                                                               0xB922
#define PB9_23_MSA_NAUD_0                                                                                               0xB923
#define PB9_24_MSA_NAUD_1                                                                                               0xB924
#define PB9_25_MSA_NAUD_2                                                                                               0xB925
#define PB9_26_DP_AUD_CH_STATUS0                                                                                        0xB926
#define PB9_27_DP_AUD_CH_STATUS1                                                                                        0xB927
#define PB9_28_DP_AUD_CH_STATUS2                                                                                        0xB928
#define PB9_29_DP_AUD_CH_STATUS3                                                                                        0xB929
#define PB9_2A_DP_AUD_CH_STATUS4                                                                                        0xB92A
#define PB9_2B_MN_RS_DEC_CTRL                                                                                           0xB92B
#define PB9_2C_DP_SDP_SPD_MAT_HB1                                                                                       0xB92C
#define PB9_2D_DP_SDP_SPD_MAT_HB3                                                                                       0xB92D
#define PB9_2E_DP_SDP_SPD_HB3                                                                                           0xB92E
#define PB9_2F_DP_SDP_SPD_CTRL                                                                                          0xB92F
#define PB9_30_DP_SDP_SPD_CHG_MNT                                                                                       0xB930
#define PB9_31_DP_SDP_SPD_CHG                                                                                           0xB931
#define PB9_32_DP_SDP_SPD_ADR                                                                                           0xB932
#define PB9_33_DP_SDP_SPD_DAT                                                                                           0xB933
#define PB9_34_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0xB934
#define PB9_35_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0xB935
#define PB9_36_DP_SDP_HDR_INFO_HB3                                                                                      0xB936
#define PB9_37_DP_SDP_HDR_INFO_CTRL                                                                                     0xB937
#define PB9_38_DP_SDP_HDR_INFO_MNT                                                                                      0xB938
#define PB9_39_DP_SDP_HDR_INFO_ADR                                                                                      0xB939
#define PB9_3A_DP_SDP_HDR_INFO_DAT                                                                                      0xB93A
#define PB9_3B_DP_GLB_STATUS                                                                                            0xB93B
#define PB9_3C_DP_WD_CTRL_0                                                                                             0xB93C
#define PB9_3D_DP_WD_CTRL_1                                                                                             0xB93D
#define PB9_3E_DP_IRQ_CTRL0                                                                                             0xB93E
#define PB9_3F_DP_IRQ_CTRL1                                                                                             0xB93F
#define PB9_40_VSC0                                                                                                     0xB940
#define PB9_41_VSC1                                                                                                     0xB941
#define PB9_42_VSC2                                                                                                     0xB942
#define PB9_43_VSC3                                                                                                     0xB943
#define PB9_44_VSC4                                                                                                     0xB944
#define PB9_45_VSC5                                                                                                     0xB945
#define PB9_46_VSC6                                                                                                     0xB946
#define PB9_47_VSC7                                                                                                     0xB947
#define PB9_48_VSC8                                                                                                     0xB948
#define PB9_49_VSC9                                                                                                     0xB949
#define PB9_4A_DUMMY_4A                                                                                                 0xB94A
#define PB9_4B_DUMMY_4B                                                                                                 0xB94B
#define PB9_4C_DP_SDP_ADP_SYNC_DAT                                                                                      0xB94C
#define PB9_4D_DP_LR_SEL                                                                                                0xB94D
#define PB9_4E_SRAM_BIST_0                                                                                              0xB94E
#define PB9_4F_SRAM_BIST_1                                                                                              0xB94F
#define PB9_5C_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0xB95C
#define PB9_5D_DP_SDP_ADP_SYNC_HB2                                                                                      0xB95D
#define PB9_5E_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0xB95E
#define PB9_5F_DP_SDP_ADP_SYNC_HB3                                                                                      0xB95F
#define PB9_60_DP_SDP_ADP_SYNC_CTRL                                                                                     0xB960
#define PB9_6F_DUMMY_6F                                                                                                 0xB96F
#define PB9_7F_DUMMY_7F                                                                                                 0xB97F
#define PB9_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0xB9E7
#define PB9_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0xB9E8
#define PB9_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0xB9E9
#define PB9_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0xB9EA
#define PB9_EB_DP_MAC_PPS_HB0                                                                                           0xB9EB
#define PB9_EC_DP_MAC_PPS_HB2                                                                                           0xB9EC
#define PB9_ED_DP_MAC_PPS_HB3                                                                                           0xB9ED
#define PB9_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0xB9EE
#define PB9_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0xB9EF
#define PB9_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0xB9F0
#define PB9_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0xB9F1
#define PB9_F2_DP_SDP_RSV0_HB3                                                                                          0xB9F2
#define PB9_F3_DP_SDP_RSV0_CTRL                                                                                         0xB9F3
#define PB9_F4_DP_SDP_RSV0_ADR                                                                                          0xB9F4
#define PB9_F5_DP_SDP_RSV0_DAT                                                                                          0xB9F5
#define PB9_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0xB9F6
#define PB9_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0xB9F7
#define PB9_F8_DP_SDP_RSV1_HB3                                                                                          0xB9F8
#define PB9_F9_DP_SDP_RSV1_CTRL                                                                                         0xB9F9
#define PB9_FA_DP_SDP_RSV1_ADR                                                                                          0xB9FA
#define PB9_FB_DP_SDP_RSV1_DAT                                                                                          0xB9FB
#define PB9_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0xB9FC
#define PB9_FD_DUMMY_1                                                                                                  0xB9FD
#define PB9_FE_DUMMY_2                                                                                                  0xB9FE
#define PB9_FF_DUMMY_3                                                                                                  0xB9FF


//--------------------------------------------------
// DP 1.4 Rx1 Audio SEC Data Part1 (Page B9)
//--------------------------------------------------
#define PB9_50_AUD_FREQUENY_DET_0                                                                                       0xB950
#define PB9_51_AUD_FREQUENY_DET_1                                                                                       0xB951
#define PB9_52_AUD_FREQUENY_TH_0                                                                                        0xB952
#define PB9_53_AUD_FREQUENY_TH_1                                                                                        0xB953
#define PB9_54_AUD_FREQUENY_TH_2                                                                                        0xB954
#define PB9_55_AUD_FREQUENY_TH_3                                                                                        0xB955
#define PB9_56_AUD_FREQUENY_TH_4                                                                                        0xB956
#define PB9_57_AUD_FREQUENY_TH_5                                                                                        0xB957
#define PB9_58_SCODE_0                                                                                                  0xB958
#define PB9_59_SCODE_1                                                                                                  0xB959
#define PB9_5A_SCODE_2                                                                                                  0xB95A
#define PB9_5B_AUD_BURST_IN_CTR                                                                                         0xB95B
#define PB9_61_AUD_SAMPLE_CNT_0                                                                                         0xB961
#define PB9_62_AUD_SAMPLE_CNT_1                                                                                         0xB962
#define PB9_63_N_F_CODE_0                                                                                               0xB963
#define PB9_64_N_F_CODE_1                                                                                               0xB964
#define PB9_65_N_F_CODE_2                                                                                               0xB965
#define PB9_66_N_F_CODE_3                                                                                               0xB966
#define PB9_67_N_F_CODE_4                                                                                               0xB967
#define PB9_68_N_F_CODE_5                                                                                               0xB968
#define PB9_69_N_F_CODE_6                                                                                               0xB969
#define PB9_6A_N_F_CODE_7                                                                                               0xB96A
#define PB9_6B_N_F_CODE_8                                                                                               0xB96B
#define PB9_6C_DUMMY_6C                                                                                                 0xB96C
#define PB9_6D_DUMMY_6D                                                                                                 0xB96D
#define PB9_6E_AUD_DEPTH_IGAIN_1                                                                                        0xB96E
#define PB9_70_AUD_BUFFER_CTRL_0                                                                                        0xB970
#define PB9_71_AUD_BUFFER_CTRL_1                                                                                        0xB971
#define PB9_72_AUD_BUFFER_CTRL_2                                                                                        0xB972
#define PB9_73_AUD_BUFFER_CTRL_3                                                                                        0xB973
#define PB9_74_AUD_FSM_CTRL_0                                                                                           0xB974
#define PB9_75_AUD_MAN_FSM_CTRL_1                                                                                       0xB975
#define PB9_76_DVC_CTRL                                                                                                 0xB976
#define PB9_77_DVC_VA                                                                                                   0xB977
#define PB9_78_DVC_WINDOW_CONTROL_0                                                                                     0xB978
#define PB9_79_DVC_WINDOW_CONTROL_1                                                                                     0xB979
#define PB9_7A_DVC_GAIN_READ_MSB                                                                                        0xB97A
#define PB9_7B_DVC_GAIN_READ_LSB                                                                                        0xB97B
#define PB9_7C_AUD_FSM_CTRL_1                                                                                           0xB97C
#define PB9_7D_AUD_FSM_CTRL_2                                                                                           0xB97D
#define PB9_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0xB97E
#define PB9_A9_SPDIF_TX_0                                                                                               0xB9A9
#define PB9_AA_SPDIF_TX_1                                                                                               0xB9AA
#define PB9_AB_CS_ADDR                                                                                                  0xB9AB
#define PB9_AC_CS_DATA                                                                                                  0xB9AC
#define PB9_AD_SPDIF_CS_2                                                                                               0xB9AD
#define PB9_AE_SPDIF_CS_3                                                                                               0xB9AE
#define PB9_AF_SPDIF_CS_4                                                                                               0xB9AF
#define PB9_B0_DP_AUD_CTRL                                                                                              0xB9B0
#define PB9_B1_DP_AUD_ID                                                                                                0xB9B1
#define PB9_B2_DP_AUD_ID_DETECT                                                                                         0xB9B2
#define PB9_B3_DP_SEC_MISC_1                                                                                            0xB9B3
#define PB9_B4_DP_SEC_MISC_2                                                                                            0xB9B4
#define PB9_B5_DP_AUD_CRC                                                                                               0xB9B5
#define PB9_B6_DP_AUD_CRC_1                                                                                             0xB9B6
#define PB9_B7_TEST_PIN                                                                                                 0xB9B7
#define PB9_B8_DP_I2S_CTRL                                                                                              0xB9B8
#define PB9_B9_AUD_I2S_CRC_HB                                                                                           0xB9B9
#define PB9_BA_AUD_I2S_CRC_LB                                                                                           0xB9BA
#define PB9_BB_TO_DAC_CH_SEL                                                                                            0xB9BB
#define PB9_BC_AUD_CH_LO_SEL                                                                                            0xB9BC
#define PB9_BD_AUD_VALID_STATUS                                                                                         0xB9BD
#define PB9_BE_DP_CHANNEL_EN_1                                                                                          0xB9BE
#define PB9_BF_DP_CHANNEL_EN_2                                                                                          0xB9BF
#define PB9_C4_SPDIFTX_CHST_CTRL                                                                                        0xB9C4
#define PB9_C5_AUD_LAYOUT_CTRL                                                                                          0xB9C5
#define PB9_C6_SPDIFTX_FRAME_0                                                                                          0xB9C6
#define PB9_C7_SPDIFTX_FRAME_1                                                                                          0xB9C7
#define PB9_C8_ATYPE_0                                                                                                  0xB9C8
#define PB9_C9_ATYPE_1                                                                                                  0xB9C9
#define PB9_CA_SPDIFTX_FRAME_2                                                                                          0xB9CA
#define PB9_CB_SPDIFTX_FRAME_3                                                                                          0xB9CB
#define PB9_CC_SPDIFTX_FRAME_4                                                                                          0xB9CC
#define PB9_CD_SPDIFTX_FRAME_5                                                                                          0xB9CD
#define PB9_CE_SDP_AUD_STR_HB2                                                                                          0xB9CE
#define PB9_CF_SDP_AUD_STR_HB3                                                                                          0xB9CF
#define PB9_E0_SDP_ACM_ISRC_INT                                                                                         0xB9E0
#define PB9_E1_SDP_ACM_0                                                                                                0xB9E1
#define PB9_E2_SDP_ACM_1                                                                                                0xB9E2
#define PB9_E3_SDP_ISRC_0                                                                                               0xB9E3
#define PB9_E4_SDP_ISRC_ADR                                                                                             0xB9E4
#define PB9_E5_SDP_ISRC_DATA                                                                                            0xB9E5
#define PB9_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0xB9E6


//--------------------------------------------------
// DP Rx1 Audio Tracking (Page B9)
//--------------------------------------------------
#define PB9_80_AUD_PS_CTRL_0                                                                                            0xB980
#define PB9_81_MN_TRACKING_DIVS                                                                                         0xB981
#define PB9_82_AUD_BDRY_0                                                                                               0xB982
#define PB9_83_AUD_BDRY_1                                                                                               0xB983
#define PB9_84_AUD_BDRY_2                                                                                               0xB984
#define PB9_85_AUD_BDRY_3                                                                                               0xB985
#define PB9_86_AUD_BDRY_4                                                                                               0xB986
#define PB9_87_AUD_BDRY_5                                                                                               0xB987
#define PB9_88_AUD_BDRY_6                                                                                               0xB988
#define PB9_89_AUD_BDRY_7                                                                                               0xB989
#define PB9_8A_AUD_BDRY_8                                                                                               0xB98A
#define PB9_8B_AUD_BDRY_9                                                                                               0xB98B
#define PB9_8C_AUD_TRND_0                                                                                               0xB98C
#define PB9_8D_AUD_TRND_1                                                                                               0xB98D
#define PB9_8E_AUD_TRND_2                                                                                               0xB98E
#define PB9_8F_AUD_TRND_3                                                                                               0xB98F
#define PB9_90_AUD_TRND_4                                                                                               0xB990
#define PB9_91_AUD_TRND_5                                                                                               0xB991
#define PB9_92_AUD_TRND_6                                                                                               0xB992
#define PB9_93_AUD_TRND_7                                                                                               0xB993
#define PB9_94_AUD_TRND_8                                                                                               0xB994
#define PB9_95_AUD_TRND_9                                                                                               0xB995
#define PB9_96_AUD_TRND_10                                                                                              0xB996
#define PB9_97_AUD_TRND_11                                                                                              0xB997
#define PB9_98_AUD_TRND_12                                                                                              0xB998
#define PB9_99_P_CODE_SPREAD_0                                                                                          0xB999
#define PB9_9A_P_CODE_SPREAD_1                                                                                          0xB99A
#define PB9_9B_P_CODE_SPREAD_2                                                                                          0xB99B
#define PB9_9C_P_CODE_SPREAD_3                                                                                          0xB99C
#define PB9_9D_DUMMY_9D                                                                                                 0xB99D
#define PB9_A0_AUD_N_F_CODE_0                                                                                           0xB9A0
#define PB9_A4_N_F_MAX                                                                                                  0xB9A4
#define PB9_A5_N_F_MIN                                                                                                  0xB9A5
#define PB9_A6_N_F_REPORT0                                                                                              0xB9A6
#define PB9_A7_N_F_REPORT1                                                                                              0xB9A7
#define PB9_A8_N_F_REPORT2                                                                                              0xB9A8
#define PB9_C0_AUD_BDRY_NEW_MODE_0                                                                                      0xB9C0
#define PB9_C1_AUD_BDRY_NEW_MODE_1                                                                                      0xB9C1
#define PB9_C2_AUD_BDRY_NEW_MODE_2                                                                                      0xB9C2
#define PB9_C3_AUD_BDRY_NEW_MODE_3                                                                                      0xB9C3
#define PB9_D0_PLL_WD_0                                                                                                 0xB9D0
#define PB9_D1_PLL_WD_1                                                                                                 0xB9D1
#define PB9_D3_PLL_IN_CONTROL                                                                                           0xB9D3
#define PB9_DC_AUD_BDRY_10                                                                                              0xB9DC
#define PB9_DE_AUD_BDRY_11                                                                                              0xB9DE
#define PB9_DF_AUD_TEST_OUT_0                                                                                           0xB9DF


//--------------------------------------------------
// DP Rx1 Audio PLL (Page B9)
//--------------------------------------------------
#define PB9_A1_AUD_N_F_CODE_1                                                                                           0xB9A1
#define PB9_A2_AUD_N_F_CODE_2                                                                                           0xB9A2
#define PB9_A3_AUD_N_F_CODE_3                                                                                           0xB9A3
#define PB9_D2_PLL_OUT_CONTROL                                                                                          0xB9D2
#define PB9_D4_AUDIO_PLL_DIVIDER0                                                                                       0xB9D4
#define PB9_D5_AUDIO_PLL_DIVIDER1                                                                                       0xB9D5
#define PB9_D6_AUDIO_PLL_0                                                                                              0xB9D6
#define PB9_D7_AUDIO_PLL_1                                                                                              0xB9D7
#define PB9_D8_AUDIO_PLL_CONTROL                                                                                        0xB9D8
#define PB9_D9_AUDIO_PLL_LDO                                                                                            0xB9D9
#define PB9_DA_AUDIO_PLL_DUMMY                                                                                          0xB9DA
#define PB9_DB_AUDIO_PLL_TEST                                                                                           0xB9DB


//--------------------------------------------------
// DP 1.4 Tx Digital PHY (Page BB)
//--------------------------------------------------
#define PBB_00_DP_PHY_CTRL                                                                                              0xBB00
#define PBB_01_DPTX_ML_PAT_SEL                                                                                          0xBB01
#define PBB_02_CUSTOM_PATTERN_0                                                                                         0xBB02
#define PBB_03_CUSTOM_PATTERN_1                                                                                         0xBB03
#define PBB_04_CUSTOM_PATTERN_2                                                                                         0xBB04
#define PBB_05_CUSTOM_PATTERN_3                                                                                         0xBB05
#define PBB_06_CUSTOM_PATTERN_4                                                                                         0xBB06
#define PBB_07_CUSTOM_PATTERN_5                                                                                         0xBB07
#define PBB_08_CUSTOM_PATTERN_6                                                                                         0xBB08
#define PBB_09_CUSTOM_PATTERN_7                                                                                         0xBB09
#define PBB_0A_CUSTOM_PATTERN_8                                                                                         0xBB0A
#define PBB_0B_CUSTOM_PATTERN_9                                                                                         0xBB0B
#define PBB_0C_COMPLIANCE_EYE_PATTERN                                                                                   0xBB0C
#define PBB_0D_DPTX_PHY_CTRL                                                                                            0xBB0D
#define PBB_0E_DPTX_LANE_SWAP                                                                                           0xBB0E
#define PBB_0F_DPTX_8B10B_TST                                                                                           0xBB0F
#define PBB_10_DPTX_PHY_SR_CTRL0                                                                                        0xBB10
#define PBB_11_RIV0                                                                                                     0xBB11
#define PBB_12_RIV1                                                                                                     0xBB12
#define PBB_13_RIV2                                                                                                     0xBB13
#define PBB_14_RIV3                                                                                                     0xBB14
#define PBB_15_RIV4                                                                                                     0xBB15
#define PBB_16_RIV5                                                                                                     0xBB16
#define PBB_17_RIV6                                                                                                     0xBB17
#define PBB_18_RIV7                                                                                                     0xBB18
#define PBB_29_ERROR_INSERT                                                                                             0xBB29
#define PBB_30_DPTX_HDCP_CTRL1                                                                                          0xBB30
#define PBB_31_DPTX_HDCP_CTRL2                                                                                          0xBB31
#define PBB_32_DP_HDCP_KEY_DL_PORT                                                                                      0xBB32
#define PBB_33_DP_HDCP_KEY_OUTPUT                                                                                       0xBB33
#define PBB_34_AN_BYTE_7                                                                                                0xBB34
#define PBB_35_AN_BYTE_6                                                                                                0xBB35
#define PBB_36_AN_BYTE_5                                                                                                0xBB36
#define PBB_37_AN_BYTE_4                                                                                                0xBB37
#define PBB_38_AN_BYTE_3                                                                                                0xBB38
#define PBB_39_AN_BYTE_2                                                                                                0xBB39
#define PBB_3A_AN_BYTE_1                                                                                                0xBB3A
#define PBB_3B_AN_BYTE_0                                                                                                0xBB3B
#define PBB_3C_M0_BYTE_7                                                                                                0xBB3C
#define PBB_3D_M0_BYTE_6                                                                                                0xBB3D
#define PBB_3E_M0_BYTE_5                                                                                                0xBB3E
#define PBB_3F_M0_BYTE_4                                                                                                0xBB3F
#define PBB_40_M0_BYTE_3                                                                                                0xBB40
#define PBB_41_M0_BYTE_2                                                                                                0xBB41
#define PBB_42_M0_BYTE_1                                                                                                0xBB42
#define PBB_43_M0_BYTE_0                                                                                                0xBB43
#define PBB_44_KM_BYTE_6                                                                                                0xBB44
#define PBB_45_KM_BYTE_5                                                                                                0xBB45
#define PBB_46_KM_BYTE_4                                                                                                0xBB46
#define PBB_47_KM_BYTE_3                                                                                                0xBB47
#define PBB_48_KM_BYTE_2                                                                                                0xBB48
#define PBB_49_KM_BYTE_1                                                                                                0xBB49
#define PBB_4A_KM_BYTE_0                                                                                                0xBB4A
#define PBB_4B_R0_BYTE_MSB                                                                                              0xBB4B
#define PBB_4C_R0_BYTE_LSB                                                                                              0xBB4C
#define PBB_4D_RI_BYTE_MSB                                                                                              0xBB4D
#define PBB_4E_RI_BYTE_LSB                                                                                              0xBB4E
#define PBB_4F_BKSV_0                                                                                                   0xBB4F
#define PBB_50_BKSV_1                                                                                                   0xBB50
#define PBB_51_BKSV_2                                                                                                   0xBB51
#define PBB_52_BKSV_3                                                                                                   0xBB52
#define PBB_53_BKSV_4                                                                                                   0xBB53
#define PBB_54_HDCP_TX_LIP_H                                                                                            0xBB54
#define PBB_55_HDCP_TX_LIP_L                                                                                            0xBB55
#define PBB_56_DP_HDCP_TX                                                                                               0xBB56
#define PBB_57_DP_HDCP_BIST                                                                                             0xBB57
#define PBB_58_DP_HDCP_AN_SEED                                                                                          0xBB58
#define PBB_59_HDCP_IRQ_EVENT                                                                                           0xBB59
#define PBB_5A_DPTX_HDCP_TST                                                                                            0xBB5A
#define PBB_5B_DP_HDCP_TX_SHA_CTRL                                                                                      0xBB5B
#define PBB_5C_DP_HDCP_TX_SHA_DATA_3                                                                                    0xBB5C
#define PBB_5D_DP_HDCP_TX_SHA_DATA_2                                                                                    0xBB5D
#define PBB_5E_DP_HDCP_TX_SHA_DATA_1                                                                                    0xBB5E
#define PBB_5F_DP_HDCP_TX_SHA_DATA_0                                                                                    0xBB5F
#define PBB_60_DP_HDCP_TX_SHA_OUT_3                                                                                     0xBB60
#define PBB_61_DP_HDCP_TX_SHA_OUT_2                                                                                     0xBB61
#define PBB_62_DP_HDCP_TX_SHA_OUT_1                                                                                     0xBB62
#define PBB_63_DP_HDCP_TX_SHA_OUT_0                                                                                     0xBB63
#define PBB_64_HDCP_ECF_BYTE0                                                                                           0xBB64
#define PBB_65_HDCP_ECF_BYTE1                                                                                           0xBB65
#define PBB_66_HDCP_ECF_BYTE2                                                                                           0xBB66
#define PBB_67_HDCP_ECF_BYTE3                                                                                           0xBB67
#define PBB_68_HDCP_ECF_BYTE4                                                                                           0xBB68
#define PBB_69_HDCP_ECF_BYTE5                                                                                           0xBB69
#define PBB_6A_HDCP_ECF_BYTE6                                                                                           0xBB6A
#define PBB_6B_HDCP_ECF_BYTE7                                                                                           0xBB6B
#define PBB_6C_DP_STREAM_1_PBN                                                                                          0xBB6C
#define PBB_6D_DP_STREAM_2_PBN                                                                                          0xBB6D
#define PBB_6E_DP_STREAM_3_PBN                                                                                          0xBB6E
#define PBB_6F_DP_STREAM_4_PBN                                                                                          0xBB6F
#define PBB_80_HDCP_AES_CIPHER_KEY_15                                                                                   0xBB80
#define PBB_81_HDCP_AES_CIPHER_KEY_14                                                                                   0xBB81
#define PBB_82_HDCP_AES_CIPHER_KEY_13                                                                                   0xBB82
#define PBB_83_HDCP_AES_CIPHER_KEY_12                                                                                   0xBB83
#define PBB_84_HDCP_AES_CIPHER_KEY_11                                                                                   0xBB84
#define PBB_85_HDCP_AES_CIPHER_KEY_10                                                                                   0xBB85
#define PBB_86_HDCP_AES_CIPHER_KEY_9                                                                                    0xBB86
#define PBB_87_HDCP_AES_CIPHER_KEY_8                                                                                    0xBB87
#define PBB_88_HDCP_AES_CIPHER_KEY_7                                                                                    0xBB88
#define PBB_89_HDCP_AES_CIPHER_KEY_6                                                                                    0xBB89
#define PBB_8A_HDCP_AES_CIPHER_KEY_5                                                                                    0xBB8A
#define PBB_8B_HDCP_AES_CIPHER_KEY_4                                                                                    0xBB8B
#define PBB_8C_HDCP_AES_CIPHER_KEY_3                                                                                    0xBB8C
#define PBB_8D_HDCP_AES_CIPHER_KEY_2                                                                                    0xBB8D
#define PBB_8E_HDCP_AES_CIPHER_KEY_1                                                                                    0xBB8E
#define PBB_8F_HDCP_AES_CIPHER_KEY_0                                                                                    0xBB8F
#define PBB_90_HDCP22_CTRL                                                                                              0xBB90
#define PBB_91_HDCP22_TYPE_AES_0                                                                                        0xBB91
#define PBB_92_HDCP22_TYPE_AES_1                                                                                        0xBB92
#define PBB_93_FEC_ERROR_ADDR1_INSERT                                                                                   0xBB93
#define PBB_94_FEC_ERROR_ADDR2_INSERT                                                                                   0xBB94
#define PBB_95_HDCP22_ST_TYPE_CTRL                                                                                      0xBB95
#define PBB_96_DP_STREAM_5_PBN                                                                                          0xBB96
#define PBB_97_DP_STREAM_6_PBN                                                                                          0xBB97
#define PBB_9A_DUMMY_1                                                                                                  0xBB9A
#define PBB_9B_DUMMY_2                                                                                                  0xBB9B
#define PBB_9C_DUMMY_3                                                                                                  0xBB9C


//--------------------------------------------------
// DP Tx HPD Detection (Page BB)
//--------------------------------------------------
#define PBB_70_HPD_CTRL                                                                                                 0xBB70
#define PBB_71_HPD_IRQ                                                                                                  0xBB71
#define PBB_72_HPD_IRQ_EN                                                                                               0xBB72
#define PBB_73_HPD_TIMER1                                                                                               0xBB73
#define PBB_74_HPD_TIMER2                                                                                               0xBB74
#define PBB_75_HPD_TIMER3                                                                                               0xBB75
#define PBB_76_HPD_TIMER4                                                                                               0xBB76
#define PBB_77_HPD_TIMER5                                                                                               0xBB77
#define PBB_78_HPD_TIMER6                                                                                               0xBB78
#define PBB_79_HPD_TIMER7                                                                                               0xBB79
#define PBB_7A_HPD_LONG0                                                                                                0xBB7A
#define PBB_7B_HPD_LONG1                                                                                                0xBB7B
#define PBB_7C_HPD_STATE                                                                                                0xBB7C
#define PBB_7D_DUMMY_0                                                                                                  0xBB7D
#define PBB_7E_DUMMY_1                                                                                                  0xBB7E


//--------------------------------------------------
// DP Tx Power On (Page BB)
//--------------------------------------------------
#define PBB_7F_TEST_OUT_SEL                                                                                             0xBB7F


//--------------------------------------------------
// DP 1.4 Tx Digital MAC (Page BB)
//--------------------------------------------------
#define PBB_A0_DP_MAC_CTRL                                                                                              0xBBA0
#define PBB_A1_DP_RESET_CTRL                                                                                            0xBBA1
#define PBB_A2_DP_DEBUG_CTRL                                                                                            0xBBA2
#define PBB_A3_DPTX_IRQ_CTRL                                                                                            0xBBA3
#define PBB_A4_PG_FIFO_CTRL                                                                                             0xBBA4
#define PBB_A5_MAX_WL                                                                                                   0xBBA5
#define PBB_A6_LFIFO_WL                                                                                                 0xBBA6
#define PBB_A7_PG_INTERRUPT_CTRL                                                                                        0xBBA7
#define PBB_A8_MN_VID_AUTO_EN_1                                                                                         0xBBA8
#define PBB_A9_MN_M_VID_H                                                                                               0xBBA9
#define PBB_AA_MN_M_VID_M                                                                                               0xBBAA
#define PBB_AB_MN_M_VID_L                                                                                               0xBBAB
#define PBB_AC_MN_N_VID_H                                                                                               0xBBAC
#define PBB_AD_MN_N_VID_M                                                                                               0xBBAD
#define PBB_AE_MN_N_VID_L                                                                                               0xBBAE
#define PBB_AF_MVID_AUTO_H                                                                                              0xBBAF
#define PBB_B0_MVID_AUTO_M                                                                                              0xBBB0
#define PBB_B1_MVID_AUTO_L                                                                                              0xBBB1
#define PBB_B2_NVID_ASYNC_M                                                                                             0xBBB2
#define PBB_B3_NVID_ASYNC_L                                                                                             0xBBB3
#define PBB_B4_MSA_CTRL                                                                                                 0xBBB4
#define PBB_B5_MSA_MISC0                                                                                                0xBBB5
#define PBB_B6_MN_STRM_ATTR_MISC1                                                                                       0xBBB6
#define PBB_B7_MN_STRM_ATTR_HTT_M                                                                                       0xBBB7
#define PBB_B8_MN_STRM_ATTR_HTT_L                                                                                       0xBBB8
#define PBB_B9_MN_STRM_ATTR_HST_M                                                                                       0xBBB9
#define PBB_BA_MN_STRM_ATTR_HST_L                                                                                       0xBBBA
#define PBB_BB_MN_STRM_ATTR_HWD_M                                                                                       0xBBBB
#define PBB_BC_MN_STRM_ATTR_HWD_L                                                                                       0xBBBC
#define PBB_BD_MN_STRM_ATTR_HSW_M                                                                                       0xBBBD
#define PBB_BE_MN_STRM_ATTR_HSW_L                                                                                       0xBBBE
#define PBB_BF_MN_STRM_ATTR_VTTE_M                                                                                      0xBBBF
#define PBB_C0_MN_STRM_ATTR_VTTE_L                                                                                      0xBBC0
#define PBB_C1_MN_STRM_ATTR_VST_M                                                                                       0xBBC1
#define PBB_C2_MN_STRM_ATTR_VST_L                                                                                       0xBBC2
#define PBB_C3_MN_STRM_ATTR_VHT_M                                                                                       0xBBC3
#define PBB_C4_MN_STRM_ATTR_VHT_L                                                                                       0xBBC4
#define PBB_C5_MN_STRM_ATTR_VSW_M                                                                                       0xBBC5
#define PBB_C6_MN_STRM_ATTR_VSW_L                                                                                       0xBBC6
#define PBB_C7_VBID                                                                                                     0xBBC7
#define PBB_C8_VBID_FW_CTL                                                                                              0xBBC8
#define PBB_C9_ARBITER_CTRL                                                                                             0xBBC9
#define PBB_CA_V_DATA_PER_LINE0                                                                                         0xBBCA
#define PBB_CB_V_DATA_PER_LINE1                                                                                         0xBBCB
#define PBB_CC_TU_SIZE                                                                                                  0xBBCC
#define PBB_CD_TU_DATA_SIZE0                                                                                            0xBBCD
#define PBB_CE_TU_DATA_SIZE1                                                                                            0xBBCE
#define PBB_CF_HDEALY0                                                                                                  0xBBCF
#define PBB_D0_HDEALY1                                                                                                  0xBBD0
#define PBB_D1_AUTO_HDEALY0                                                                                             0xBBD1
#define PBB_D2_AUTO_HDEALY1                                                                                             0xBBD2
#define PBB_D3_LFIFO_WL_SET                                                                                             0xBBD3
#define PBB_D4_ARBITER_SEC_END_CNT_HB                                                                                   0xBBD4
#define PBB_D5_ARBITER_SEC_END_CNT_LB                                                                                   0xBBD5
#define PBB_D6_ARBITER_DEBUG                                                                                            0xBBD6
#define PBB_D7_DPTX_CTSFIFO_CTRL                                                                                        0xBBD7
#define PBB_D8_DPTX_CTSFIFO_RSV1                                                                                        0xBBD8
#define PBB_D9_DPTX_TOP_CTL                                                                                             0xBBD9
#define PBB_DA_DPTX_TOP_RSV1                                                                                            0xBBDA
#define PBB_DB_DPTX_TOP_RSV2                                                                                            0xBBDB
#define PBB_DC_ARBITER_MIN_H_BLANK_WIDTH_HB                                                                             0xBBDC
#define PBB_DD_ARBITER_MIN_H_BLANK_WIDTH_LB                                                                             0xBBDD
#define PBB_DE_ARBITER_INTERRUPT_CTRL                                                                                   0xBBDE
#define PBB_DF_VESA_FMT_REGEN                                                                                           0xBBDF
#define PBB_E0_DPTX_CLK_GEN                                                                                             0xBBE0
#define PBB_E1_PG_MBIST_CTRL                                                                                            0xBBE1
#define PBB_E2_PG_DRF_MBIST_CTRL                                                                                        0xBBE2
#define PBB_E3_SRAM_BIST_CTRL                                                                                           0xBBE3
#define PBB_E4_DPTX_MIN_HBKNK_H                                                                                         0xBBE4
#define PBB_E5_DPTX_MIN_HBKNK_L                                                                                         0xBBE5
#define PBB_E6_DPTX_MIN_LINE_WIDTH_H                                                                                    0xBBE6
#define PBB_E7_DPTX_MIN_LINE_WIDTH_L                                                                                    0xBBE7
#define PBB_E8_DPTX_MIN_LINE_WIDTH_CTRL                                                                                 0xBBE8
#define PBB_E9_DUMMY_0                                                                                                  0xBBE9
#define PBB_EA_DSC_TU_DATA_SIZE0                                                                                        0xBBEA
#define PBB_EB_DSC_TU_DATA_SIZE1                                                                                        0xBBEB
#define PBB_EC_FEC_TX_FLG                                                                                               0xBBEC
#define PBB_ED_FEC_TU_DATA_SIZE0                                                                                        0xBBED
#define PBB_EE_FEC_TU_DATA_SIZE1                                                                                        0xBBEE
#define PBB_F0_ARBITER_SEC_IDLE_END_CNT                                                                                 0xBBF0
#define PBB_F1_DSC_FEC_SETTING0                                                                                         0xBBF1
#define PBB_F2_FEC_TX_SETTING                                                                                           0xBBF2
#define PBB_F3_CHUNK_SIZE0                                                                                              0xBBF3
#define PBB_F4_CHUNK_SIZE1                                                                                              0xBBF4
#define PBB_F5_RW_MARGIN                                                                                                0xBBF5
#define PBB_F8_DPTX_TOP_RSV3                                                                                            0xBBF8
#define PBB_F9_DPTX_CLK_GEN2                                                                                            0xBBF9
#define PBB_FA_DSC_MEAS_RESULT_MSB                                                                                      0xBBFA
#define PBB_FB_DSC_MEAS_RESULT_LSB                                                                                      0xBBFB
#define PBB_FC_VBID_RX_INFO                                                                                             0xBBFC
#define PBB_FD_DPTX_TOP_RSV8                                                                                            0xBBFD
#define PBB_FE_DPTX_TOP_RSV9                                                                                            0xBBFE
#define PBB_FF_DPTX_TOP_RSV10                                                                                           0xBBFF


//--------------------------------------------------
// DP 1.4 Tx SEC Data (Page BC)
//--------------------------------------------------
#define PBC_00_SEC_FUNCTION_CTRL                                                                                        0xBC00
#define PBC_01_SEC_RESERVED_0                                                                                           0xBC01
#define PBC_02_SEC_DBUF_CTRL                                                                                            0xBC02
#define PBC_03_SEC_DEBUG                                                                                                0xBC03
#define PBC_04_SEC_PSR_DB0                                                                                              0xBC04
#define PBC_05_SEC_PSR_DB1                                                                                              0xBC05
#define PBC_06_SEC_PSR_DB2                                                                                              0xBC06
#define PBC_07_SEC_PSR_DB3                                                                                              0xBC07
#define PBC_08_SEC_PSR_DB4                                                                                              0xBC08
#define PBC_09_SEC_PSR_DB5                                                                                              0xBC09
#define PBC_0A_SEC_PSR_DB6                                                                                              0xBC0A
#define PBC_0B_SEC_PSR_DB7                                                                                              0xBC0B
#define PBC_0C_SEC_PSR_DB8                                                                                              0xBC0C
#define PBC_0D_SEC_PSR_DB9                                                                                              0xBC0D
#define PBC_0E_SEC_PSR_DB10                                                                                             0xBC0E
#define PBC_0F_SEC_PSR_DB11                                                                                             0xBC0F
#define PBC_10_SEC_PSR_DB12                                                                                             0xBC10
#define PBC_11_SEC_PSR_DB13                                                                                             0xBC11
#define PBC_12_SEC_PSR_DB14                                                                                             0xBC12
#define PBC_13_SEC_PSR_DB15                                                                                             0xBC13
#define PBC_14_SEC_PSR_DB16                                                                                             0xBC14
#define PBC_15_SEC_PSR_DB17                                                                                             0xBC15
#define PBC_16_SEC_PSR_DB18                                                                                             0xBC16
#define PBC_17_RESERVED_17                                                                                              0xBC17
#define PBC_18_AUD_FUNCTION_CTRL1                                                                                       0xBC18
#define PBC_19_AUD_PAYLOAD_B3                                                                                           0xBC19
#define PBC_1A_DP_AUD_ID                                                                                                0xBC1A
#define PBC_1B_SEC_RESERVED_6                                                                                           0xBC1B
#define PBC_1C_AUD_FIFO_CTRL                                                                                            0xBC1C
#define PBC_1D_AUD_LFIFO_MAX_WL                                                                                         0xBC1D
#define PBC_1E_AUD_LFIFO_WL                                                                                             0xBC1E
#define PBC_1F_AUD_INTERRUPT_CTRL                                                                                       0xBC1F
#define PBC_20_AUD_TS_MAUD_H                                                                                            0xBC20
#define PBC_21_AUD_TS_MAUD_M                                                                                            0xBC21
#define PBC_22_AUD_TS_MAUD_L                                                                                            0xBC22
#define PBC_23_AUD_TS_NAUD_H                                                                                            0xBC23
#define PBC_24_AUD_TS_NAUD_M                                                                                            0xBC24
#define PBC_25_AUD_TS_NAUD_L                                                                                            0xBC25
#define PBC_26_SEC_INFO_AUD_DB0                                                                                         0xBC26
#define PBC_27_SEC_INFO_AUD_DB1                                                                                         0xBC27
#define PBC_28_SEC_INFO_AUD_DB2                                                                                         0xBC28
#define PBC_29_SEC_INFO_AUD_DB3                                                                                         0xBC29
#define PBC_2A_SEC_INFO_AUD_DB4                                                                                         0xBC2A
#define PBC_2B_SEC_INFO_AUD_DB5                                                                                         0xBC2B
#define PBC_2C_SEC_INFO_AUD_DB6                                                                                         0xBC2C
#define PBC_2D_SEC_INFO_AUD_DB7                                                                                         0xBC2D
#define PBC_2E_SEC_INFO_AUD_DB8                                                                                         0xBC2E
#define PBC_2F_SEC_INFO_AUD_DB9                                                                                         0xBC2F
#define PBC_30_SEC_INFO_AVI_DB0                                                                                         0xBC30
#define PBC_31_SEC_INFO_AVI_DB1                                                                                         0xBC31
#define PBC_32_SEC_INFO_AVI_DB2                                                                                         0xBC32
#define PBC_33_SEC_INFO_AVI_DB3                                                                                         0xBC33
#define PBC_34_SEC_INFO_AVI_DB4                                                                                         0xBC34
#define PBC_35_SEC_INFO_AVI_DB5                                                                                         0xBC35
#define PBC_36_SEC_INFO_AVI_DB6                                                                                         0xBC36
#define PBC_37_SEC_INFO_AVI_DB7                                                                                         0xBC37
#define PBC_38_SEC_INFO_AVI_DB8                                                                                         0xBC38
#define PBC_39_SEC_INFO_AVI_DB9                                                                                         0xBC39
#define PBC_3A_SEC_INFO_AVI_DB10                                                                                        0xBC3A
#define PBC_3B_INTERFACE_PG_0                                                                                           0xBC3B
#define PBC_3C_RESERVED_3C                                                                                              0xBC3C
#define PBC_3D_SEC_INFO_MPEG_DB0                                                                                        0xBC3D
#define PBC_3E_SEC_INFO_MPEG_DB1                                                                                        0xBC3E
#define PBC_3F_RESERVED_3F                                                                                              0xBC3F
#define PBC_40_RESERVED_40                                                                                              0xBC40
#define PBC_41_RESERVED_41                                                                                              0xBC41
#define PBC_42_RESERVED_42                                                                                              0xBC42
#define PBC_43_MN_AUD_GEN                                                                                               0xBC43
#define PBC_44_MAUD_AUTO_H                                                                                              0xBC44
#define PBC_45_MAUD_AUTO_M                                                                                              0xBC45
#define PBC_46_MAUD_AUTO_L                                                                                              0xBC46
#define PBC_47_AUD_FUNCTION_CTRL2                                                                                       0xBC47
#define PBC_48_AUD_FUNCTION_CTRL3                                                                                       0xBC48
#define PBC_49_MST_SEC_PKT_ID                                                                                           0xBC49
#define PBC_4A_MST_SEC_PKT_HB3                                                                                          0xBC4A
#define PBC_4B_RS_DECODER                                                                                               0xBC4B
#define PBC_4C_SEC_AUD_FREQDET_CTRL                                                                                     0xBC4C
#define PBC_4D_SEC_AUD_XCLK_DIV                                                                                         0xBC4D
#define PBC_4E_SEC_AUD_FREQ_TIME                                                                                        0xBC4E
#define PBC_4F_SEC_AUD_SAMPLE_CNT_HB                                                                                    0xBC4F
#define PBC_50_SEC_AUD_SAMPLE_CNT_LB                                                                                    0xBC50
#define PBC_51_AUD_MBIST_CTRL                                                                                           0xBC51
#define PBC_52_AUD_DRF_MBIST_CTRL                                                                                       0xBC52
#define PBC_53_DP_INFO_FM_RSV0                                                                                          0xBC53
#define PBC_54_DP_INFO_FM_RSV1                                                                                          0xBC54
#define PBC_55_RESERVED_55                                                                                              0xBC55
#define PBC_56_RESERVED_56                                                                                              0xBC56
#define PBC_57_RESERVED_57                                                                                              0xBC57
#define PBC_58_RESERVED_58                                                                                              0xBC58
#define PBC_59_RESERVED_59                                                                                              0xBC59
#define PBC_5A_RESERVED_5A                                                                                              0xBC5A
#define PBC_5B_RESERVED_5B                                                                                              0xBC5B
#define PBC_5C_RESERVED_5C                                                                                              0xBC5C
#define PBC_5D_RESERVED_5D                                                                                              0xBC5D
#define PBC_5E_RESERVED_5E                                                                                              0xBC5E
#define PBC_5F_RESERVED_5F                                                                                              0xBC5F
#define PBC_60_AUD_FREQ_TH_0                                                                                            0xBC60
#define PBC_61_AUD_FREQ_TH_1                                                                                            0xBC61
#define PBC_62_AUD_FREQ_TH_2                                                                                            0xBC62
#define PBC_63_AUD_FREQ_TH_3                                                                                            0xBC63
#define PBC_64_AUD_FREQ_TH_4                                                                                            0xBC64
#define PBC_65_AUD_FREQ_TH_5                                                                                            0xBC65
#define PBC_66_AUD_FREQ_TH_6                                                                                            0xBC66
#define PBC_67_RESERVED_67                                                                                              0xBC67
#define PBC_68_RESERVED_68                                                                                              0xBC68
#define PBC_69_RESERVED_69                                                                                              0xBC69
#define PBC_6A_VSC_CTRL_0                                                                                               0xBC6A
#define PBC_6B_RESERVED_6B                                                                                              0xBC6B
#define PBC_6C_RESERVED_6C                                                                                              0xBC6C
#define PBC_6D_RESERVED_6D                                                                                              0xBC6D
#define PBC_6E_RESERVED_6E                                                                                              0xBC6E
#define PBC_6F_SEC_AWD_CTRL0                                                                                            0xBC6F
#define PBC_70_SEC_AWD_CTRL1                                                                                            0xBC70
#define PBC_71_SEC_AWD_STATUS_0                                                                                         0xBC71
#define PBC_72_SEC_IRQ_CTRL0                                                                                            0xBC72
#define PBC_73_SEC_PH_HB0                                                                                               0xBC73
#define PBC_74_SEC_PH_HB1                                                                                               0xBC74
#define PBC_75_SEC_PH_HB2                                                                                               0xBC75
#define PBC_76_SEC_PH_HB3                                                                                               0xBC76
#define PBC_77_SEC_PH_PB0                                                                                               0xBC77
#define PBC_78_SEC_PH_PB1                                                                                               0xBC78
#define PBC_79_SEC_PH_PB2                                                                                               0xBC79
#define PBC_7A_SEC_PH_PB3                                                                                               0xBC7A
#define PBC_7B_SEC_PH_PACKET_TYPE                                                                                       0xBC7B
#define PBC_7C_CH_STATUS_CH12                                                                                           0xBC7C
#define PBC_7D_CH_STATUS_CH34                                                                                           0xBC7D
#define PBC_7E_CH_STATUS_CH56                                                                                           0xBC7E
#define PBC_7F_CH_STATUS_CH78                                                                                           0xBC7F
#define PBC_80_RESERVED_80                                                                                              0xBC80
#define PBC_81_RESERVED_81                                                                                              0xBC81
#define PBC_82_RESERVED_82                                                                                              0xBC82
#define PBC_83_RESERVED_83                                                                                              0xBC83
#define PBC_84_RESERVED_84                                                                                              0xBC84
#define PBC_85_CH_STATUS_0                                                                                              0xBC85
#define PBC_86_CH_STATUS_1                                                                                              0xBC86
#define PBC_87_CH_STATUS_2                                                                                              0xBC87
#define PBC_88_CH_STATUS_3                                                                                              0xBC88
#define PBC_89_CH_STATUS_4                                                                                              0xBC89
#define PBC_8A_DP_AVWD_CTRL0                                                                                            0xBC8A
#define PBC_8B_SEC_INFO_VSIF_ADDR_8B                                                                                    0xBC8B
#define PBC_8C_SEC_INFO_VSIF_DATA_8C                                                                                    0xBC8C
#define PBC_8D_RESERVED_8D                                                                                              0xBC8D
#define PBC_8E_RESERVED_8E                                                                                              0xBC8E
#define PBC_8F_DPTX_I2S_CTRL                                                                                            0xBC8F
#define PBC_90_DUMMY_90                                                                                                 0xBC90
#define PBC_91_SEC_INFO_DSC_BPP_H                                                                                       0xBC91
#define PBC_92_SEC_INFO_DSC_BPP_L                                                                                       0xBC92
#define PBC_95_DUMMY_95                                                                                                 0xBC95
#define PBC_96_DUMMY_96                                                                                                 0xBC96
#define PBC_97_DUMMY_97                                                                                                 0xBC97
#define PBC_98_DUMMY_98                                                                                                 0xBC98
#define PBC_99_DUMMY_99                                                                                                 0xBC99
#define PBC_9A_DUMMY_9A                                                                                                 0xBC9A
#define PBC_9B_SEC_INFO_DSC_CHUNK_H_9B                                                                                  0xBC9B
#define PBC_9C_SEC_INFO_DSC_CHUNK_L_9C                                                                                  0xBC9C
#define PBC_9D_PREPLAY_MBIST_CTRL                                                                                       0xBC9D
#define PBC_A5_PREPLAY_DRF_MBIST_CTRL                                                                                   0xBCA5
#define PBC_A6_SEC_PANEL_REPLAY_CTRL                                                                                    0xBCA6
#define PBC_AC_SEC_PANEL_REPLAY_RX_HB0                                                                                  0xBCAC
#define PBC_AD_SEC_PANEL_REPLAY_RX_HB2                                                                                  0xBCAD
#define PBC_AE_SEC_PANEL_REPLAY_RX_HB3                                                                                  0xBCAE
#define PBC_AF_PREPLAY_LFIFO_MAX_WL                                                                                     0xBCAF
#define PBC_C4_PREPLAY_LFIFO_WL                                                                                         0xBCC4
#define PBC_C5_SDP_BYPASS_TYPE0                                                                                         0xBCC5
#define PBC_C6_SDP_BYPASS_TYPE1                                                                                         0xBCC6
#define PBC_C7_SDP_BYPASS_TYPE2                                                                                         0xBCC7
#define PBC_C8_SDP_BYPASS_TYPE3                                                                                         0xBCC8
#define PBC_C9_SDP_BYPASS_TYPE4                                                                                         0xBCC9
#define PBC_CA_META_CEA_BYPASS_HB1                                                                                      0xBCCA
#define PBC_CB_META_VESA_BYPASS_HB1                                                                                     0xBCCB
#define PBC_CC_META_BYPASS_CTRL0                                                                                        0xBCCC
#define PBC_CD_SDP_BYPASS_CTRL0                                                                                         0xBCCD
#define PBC_CE_RS_DEC_CTRL1                                                                                             0xBCCE
#define PBC_CF_META_BYPASS_HB1_PPS                                                                                      0xBCCF


//--------------------------------------------------
// Audio ADC PLL DIGITAL (Page BF)
//--------------------------------------------------
#define PBF_A0_PLL_WD_0                                                                                                 0xBFA0
#define PBF_A1_PLL_WD_1                                                                                                 0xBFA1
#define PBF_B1_N_F_MAX                                                                                                  0xBFB1
#define PBF_B2_N_F_MIN                                                                                                  0xBFB2
#define PBF_B3_N_F_REPORT0                                                                                              0xBFB3
#define PBF_B4_N_F_REPORT1                                                                                              0xBFB4
#define PBF_B5_N_F_REPORT2                                                                                              0xBFB5
#define PBF_B6_N_F_REPORT3                                                                                              0xBFB6
#define PBF_B7_SDM_0                                                                                                    0xBFB7
#define PBF_B8_PLL_DUMMY_0                                                                                              0xBFB8
#define PBF_B9_PLL_DUMMY_1                                                                                              0xBFB9


//--------------------------------------------------
// Audio ADC PLL ANALOG (Page BF)
//--------------------------------------------------
#define PBF_A2_PLL_OUT_CONTROL                                                                                          0xBFA2
#define PBF_A3_PLL_IN_CONTROL                                                                                           0xBFA3
#define PBF_A4_M2PLL_DIVIDER0                                                                                           0xBFA4
#define PBF_A5_AUDIO_PLL_DIVIDER1                                                                                       0xBFA5
#define PBF_A6_AUDIO_PLL_0                                                                                              0xBFA6
#define PBF_A7_AUDIO_PLL_1                                                                                              0xBFA7
#define PBF_A8_AUDIO_PLL_CONTROL                                                                                        0xBFA8
#define PBF_A9_AUDIO_PLL_LDO                                                                                            0xBFA9
#define PBF_AA_AUDIO_PLL_DUMMY                                                                                          0xBFAA
#define PBF_AB_AUDIO_PLL_TEST                                                                                           0xBFAB
#define PBF_AC_N_F_CODE_0                                                                                               0xBFAC
#define PBF_AD_N_F_CODE_1                                                                                               0xBFAD
#define PBF_AE_N_F_CODE_2                                                                                               0xBFAE
#define PBF_AF_N_F_CODE_3                                                                                               0xBFAF
#define PBF_B0_N_F_CODE_4                                                                                               0xBFB0


//--------------------------------------------------
// DDomain_IRQ_Status (Page C0)
//--------------------------------------------------
#define PC0_02_DDOMAIN_IRQ_WD_CTRL1                                                                                     0xC002
#define PC0_03_EVENT_FLAG                                                                                               0xC003
#define PC0_04_M1_OVF_UDF_CTRL                                                                                          0xC004
#define PC0_05_M2_OVF_UDF_CTRL                                                                                          0xC005
#define PC0_06_S1_OVF_UDF_CTRL                                                                                          0xC006


//--------------------------------------------------
// DFP USB3 APHY RX (Page C1)
//--------------------------------------------------
#define PC1_00_RXCMU_00                                                                                                 0xC100
#define PC1_01_RXCMU_01                                                                                                 0xC101
#define PC1_02_RXCMU_02                                                                                                 0xC102
#define PC1_03_RXCMU_03                                                                                                 0xC103
#define PC1_04_RXCMU_04                                                                                                 0xC104
#define PC1_05_RXCMU_05                                                                                                 0xC105
#define PC1_06_RXCMU_06                                                                                                 0xC106
#define PC1_07_RXCMU_07                                                                                                 0xC107
#define PC1_08_RXCMU_08                                                                                                 0xC108
#define PC1_09_RXCMU_09                                                                                                 0xC109
#define PC1_0A_RXCMU_0A                                                                                                 0xC10A
#define PC1_0B_RXCMU_0B                                                                                                 0xC10B
#define PC1_0C_RXCMU_0C                                                                                                 0xC10C
#define PC1_0D_RXCMU_0D                                                                                                 0xC10D
#define PC1_0E_RXCDR_01                                                                                                 0xC10E
#define PC1_0F_RXCDR_02                                                                                                 0xC10F
#define PC1_10_RXCDR_03                                                                                                 0xC110
#define PC1_11_RXCDR_04                                                                                                 0xC111
#define PC1_12_RXCDR_05                                                                                                 0xC112
#define PC1_13_RXCDR_06                                                                                                 0xC113
#define PC1_14_RXCDR_07                                                                                                 0xC114
#define PC1_15_RXEYE_00                                                                                                 0xC115
#define PC1_16_RXEYE_01                                                                                                 0xC116
#define PC1_17_RXEYE_02                                                                                                 0xC117
#define PC1_18_RXEYE_03                                                                                                 0xC118
#define PC1_19_RX_OOBS_00                                                                                               0xC119
#define PC1_1A_RX_OOBS_01                                                                                               0xC11A
#define PC1_1B_RX_OOBS_02                                                                                               0xC11B
#define PC1_1C_RX_OOBS_03                                                                                               0xC11C
#define PC1_1D_RX_OOBS_04                                                                                               0xC11D
#define PC1_1E_RX_PI_00                                                                                                 0xC11E
#define PC1_1F_RX_PI_01                                                                                                 0xC11F
#define PC1_20_RX_PI_02                                                                                                 0xC120
#define PC1_21_RX_RESERVED_L0_00                                                                                        0xC121
#define PC1_22_RX_RESERVED_L0_01                                                                                        0xC122
#define PC1_23_RX_RESERVED_L0_02                                                                                        0xC123
#define PC1_24_RX_RESERVED_L0_03                                                                                        0xC124
#define PC1_25_RX_SA_EWEH_00                                                                                            0xC125
#define PC1_26_RX_SA_EWEH_01                                                                                            0xC126
#define PC1_27_RX_DFE_00                                                                                                0xC127
#define PC1_28_RX_DFE_01                                                                                                0xC128
#define PC1_29_RX_DFE_02                                                                                                0xC129
#define PC1_2A_RX_DFE_03                                                                                                0xC12A
#define PC1_2B_RX_DFE_04                                                                                                0xC12B
#define PC1_2C_RX_DFE_05                                                                                                0xC12C
#define PC1_2D_RXCMU_LC_RESERVED_00                                                                                     0xC12D
#define PC1_2E_RXCMU_LC_RESERVED_01                                                                                     0xC12E
#define PC1_2F_RXCMU_LC_RESERVED_02                                                                                     0xC12F
#define PC1_30_RXCMU_LC_RESERVED_03                                                                                     0xC130
#define PC1_31_RX_RESERVED_00                                                                                           0xC131
#define PC1_32_RX_RESERVED_01                                                                                           0xC132
#define PC1_33_RX_RESERVED_02                                                                                           0xC133
#define PC1_34_RX_RESERVED_03                                                                                           0xC134
#define PC1_35_RX_RESERVED_04                                                                                           0xC135
#define PC1_36_RX_RESERVED_05                                                                                           0xC136
#define PC1_37_RX_RESERVED_06                                                                                           0xC137
#define PC1_38_RX_RESERVED_07                                                                                           0xC138
#define PC1_39_RX_LEQ_00                                                                                                0xC139
#define PC1_3A_RX_LEQ_01                                                                                                0xC13A
#define PC1_3B_RX_LEQ_02                                                                                                0xC13B
#define PC1_3C_RX_LEQ_03                                                                                                0xC13C
#define PC1_3D_RX_LEQ_04                                                                                                0xC13D
#define PC1_3E_RX_INVOOBS_00                                                                                            0xC13E
#define PC1_3F_RX_INVOOBS_01                                                                                            0xC13F
#define PC1_40_RX_PI_JFM_00                                                                                             0xC140
#define PC1_41_RX_PI_JFM_01                                                                                             0xC141
#define PC1_42_RX_PI_JFM_02                                                                                             0xC142
#define PC1_43_RX_PI_JFM_03                                                                                             0xC143


//--------------------------------------------------
// DFP USB3 APHY TX (Page C1)
//--------------------------------------------------
#define PC1_49_TX_RXD_00                                                                                                0xC149
#define PC1_4A_TX_RXD_01                                                                                                0xC14A
#define PC1_4B_TXTOP_00                                                                                                 0xC14B
#define PC1_4C_TXCMU_00                                                                                                 0xC14C
#define PC1_4D_TXCMU_01                                                                                                 0xC14D
#define PC1_4E_TXCMU_02                                                                                                 0xC14E
#define PC1_4F_TXCMU_03                                                                                                 0xC14F
#define PC1_50_TXCMU_04                                                                                                 0xC150
#define PC1_51_TXCMU_05                                                                                                 0xC151
#define PC1_52_TXCMU_06                                                                                                 0xC152
#define PC1_53_TXCMU_07                                                                                                 0xC153
#define PC1_54_TXCMU_08                                                                                                 0xC154
#define PC1_55_TXCMU_09                                                                                                 0xC155
#define PC1_56_TXCMU_0A                                                                                                 0xC156
#define PC1_57_TXCMU_0B                                                                                                 0xC157
#define PC1_58_TXCMU_0C                                                                                                 0xC158
#define PC1_59_TX_TERM_00                                                                                               0xC159
#define PC1_5A_TX_TERM_01                                                                                               0xC15A
#define PC1_5B_TX_TERM_02                                                                                               0xC15B
#define PC1_5C_TX_TERM_03                                                                                               0xC15C
#define PC1_5D_TX_TERM_04                                                                                               0xC15D
#define PC1_5E_TX_LFPS_00                                                                                               0xC15E
#define PC1_5F_TX_LFPS_01                                                                                               0xC15F
#define PC1_60_TX_LFPS_02                                                                                               0xC160
#define PC1_61_TX_LFPS_03                                                                                               0xC161
#define PC1_62_TX_LFPS_04                                                                                               0xC162
#define PC1_63_TX_LFPS_05                                                                                               0xC163
#define PC1_64_TX_TOP_RESERVED_00                                                                                       0xC164
#define PC1_65_TX_TOP_RESERVED_01                                                                                       0xC165
#define PC1_66_TX_TOP_RESERVED_02                                                                                       0xC166
#define PC1_67_TX_TOP_RESERVED_03                                                                                       0xC167
#define PC1_68_TXCMU_LC_RESERVED_00                                                                                     0xC168
#define PC1_69_TXCMU_LC_RESERVED_01                                                                                     0xC169
#define PC1_6A_TXCMU_LC_RESERVED_02                                                                                     0xC16A
#define PC1_6B_TXCMU_LC_RESERVED_03                                                                                     0xC16B
#define PC1_6C_TX_RESERVED_H_00                                                                                         0xC16C
#define PC1_6D_TX_RESERVED_H_01                                                                                         0xC16D
#define PC1_6E_TX_RESERVED_L_00                                                                                         0xC16E
#define PC1_6F_TX_RESERVED_L_01                                                                                         0xC16F
#define PC1_70_TX_RESERVED_00                                                                                           0xC170
#define PC1_71_TX_RESERVED_01                                                                                           0xC171
#define PC1_72_TX_RESERVED_02                                                                                           0xC172
#define PC1_73_TX_RESERVED_03                                                                                           0xC173
#define PC1_74_TX_BOOST_00                                                                                              0xC174
#define PC1_75_TX_BOOST_01                                                                                              0xC175
#define PC1_76_TX_BOOST_02                                                                                              0xC176


//--------------------------------------------------
// USB2 MUX (Page C1)
//--------------------------------------------------
#define PC1_80_U2MUX_SELECT                                                                                             0xC180


//--------------------------------------------------
// DFP USB3 JFM (Page C2)
//--------------------------------------------------
#define PC2_00_LFPS_00                                                                                                  0xC200
#define PC2_01_LFPS_01                                                                                                  0xC201
#define PC2_02_LFPS_02                                                                                                  0xC202
#define PC2_03_LFPS_03                                                                                                  0xC203
#define PC2_04_LFPS_04                                                                                                  0xC204
#define PC2_05_EQ_00                                                                                                    0xC205
#define PC2_06_EQ_01                                                                                                    0xC206
#define PC2_07_EQ_02                                                                                                    0xC207
#define PC2_08_EQ_03                                                                                                    0xC208
#define PC2_09_EQ_04                                                                                                    0xC209
#define PC2_0A_EQ_05                                                                                                    0xC20A
#define PC2_0B_EQ_06                                                                                                    0xC20B
#define PC2_0C_EQ_07                                                                                                    0xC20C
#define PC2_0D_EQ_08                                                                                                    0xC20D
#define PC2_0E_EQ_09                                                                                                    0xC20E
#define PC2_0F_EQ_10                                                                                                    0xC20F
#define PC2_10_EQ_11                                                                                                    0xC210
#define PC2_11_EQ_12                                                                                                    0xC211
#define PC2_12_EQ_13                                                                                                    0xC212
#define PC2_13_EQ_14                                                                                                    0xC213
#define PC2_14_EQ_15                                                                                                    0xC214
#define PC2_15_EQ_16                                                                                                    0xC215
#define PC2_16_EQ_17                                                                                                    0xC216
#define PC2_17_EQ_18                                                                                                    0xC217
#define PC2_18_EQ_19                                                                                                    0xC218
#define PC2_19_EQ_20                                                                                                    0xC219
#define PC2_1A_LEQ_00                                                                                                   0xC21A
#define PC2_1B_LEQ_01                                                                                                   0xC21B
#define PC2_1C_LEQ_02                                                                                                   0xC21C
#define PC2_1D_EYE_00                                                                                                   0xC21D
#define PC2_1E_EYE_01                                                                                                   0xC21E
#define PC2_1F_EYE_02                                                                                                   0xC21F
#define PC2_20_EYE_03                                                                                                   0xC220
#define PC2_21_EYE_04                                                                                                   0xC221
#define PC2_22_EYE_05                                                                                                   0xC222
#define PC2_23_EYE_6                                                                                                    0xC223
#define PC2_24_EYE_7                                                                                                    0xC224
#define PC2_25_EYE_8                                                                                                    0xC225
#define PC2_26_EYE_9                                                                                                    0xC226
#define PC2_27_EYE_10                                                                                                   0xC227
#define PC2_28_EYE_11                                                                                                   0xC228
#define PC2_29_EYE_12                                                                                                   0xC229
#define PC2_2A_EYE_13                                                                                                   0xC22A
#define PC2_2B_EYE_14                                                                                                   0xC22B
#define PC2_2C_EYE_15                                                                                                   0xC22C
#define PC2_2D_EYE_16                                                                                                   0xC22D
#define PC2_2E_EYE_17                                                                                                   0xC22E
#define PC2_2F_EYE_18                                                                                                   0xC22F
#define PC2_30_EYE_19                                                                                                   0xC230
#define PC2_31_EYE_20                                                                                                   0xC231
#define PC2_32_EYE_21                                                                                                   0xC232
#define PC2_33_EYE_22                                                                                                   0xC233
#define PC2_34_EYE_23                                                                                                   0xC234
#define PC2_35_CDR_RESERVED_00                                                                                          0xC235
#define PC2_36_CDR_RESERVED_01                                                                                          0xC236
#define PC2_37_OFFSET_TOP_00                                                                                            0xC237
#define PC2_38_OFFSET_TOP_01                                                                                            0xC238
#define PC2_39_OFFSET_TOP_02                                                                                            0xC239
#define PC2_3A_OFFSET_TOP_03                                                                                            0xC23A
#define PC2_3B_OFFSET_TOP_04                                                                                            0xC23B
#define PC2_3C_OFFSET_TOP_05                                                                                            0xC23C
#define PC2_3D_OFFSET_TOP_06                                                                                            0xC23D
#define PC2_3E_OFFSET_TOP_07                                                                                            0xC23E
#define PC2_3F_OFFSET_TOP_08                                                                                            0xC23F
#define PC2_40_OFFSET_TOP_09                                                                                            0xC240
#define PC2_41_OFFSET_TOP_10                                                                                            0xC241
#define PC2_42_OFFSETK_01                                                                                               0xC242
#define PC2_43_OFFSETK_02                                                                                               0xC243
#define PC2_44_OFFSETK_03                                                                                               0xC244
#define PC2_45_OFFSETK_04                                                                                               0xC245
#define PC2_46_OFFSETK_05                                                                                               0xC246
#define PC2_47_OFFSETK_06                                                                                               0xC247
#define PC2_48_OFFSETK_07                                                                                               0xC248
#define PC2_49_OFFSETK_08                                                                                               0xC249
#define PC2_4A_OFFSETK_09                                                                                               0xC24A
#define PC2_4B_OFFSETK_10                                                                                               0xC24B
#define PC2_4C_OFFSETK_11                                                                                               0xC24C
#define PC2_4D_OFFSETK_12                                                                                               0xC24D
#define PC2_4E_OFFSETK_13                                                                                               0xC24E
#define PC2_4F_OFFSETK_14                                                                                               0xC24F
#define PC2_50_OFFSETK_15                                                                                               0xC250
#define PC2_51_OFFSETK_16                                                                                               0xC251
#define PC2_52_OFFSETK_17                                                                                               0xC252
#define PC2_53_OFFSETK_18                                                                                               0xC253
#define PC2_54_OFFSETK_19                                                                                               0xC254
#define PC2_55_OFFSETK_20                                                                                               0xC255
#define PC2_56_DFE_00                                                                                                   0xC256
#define PC2_57_DFE_01                                                                                                   0xC257
#define PC2_58_DFE_02                                                                                                   0xC258
#define PC2_59_DFE_03                                                                                                   0xC259
#define PC2_5A_DFE_04                                                                                                   0xC25A
#define PC2_5B_DFE_05                                                                                                   0xC25B
#define PC2_5C_DFE_06                                                                                                   0xC25C
#define PC2_5D_DFE_07                                                                                                   0xC25D
#define PC2_5E_DFE_08                                                                                                   0xC25E
#define PC2_5F_DFE_09                                                                                                   0xC25F
#define PC2_60_DFE_10                                                                                                   0xC260
#define PC2_61_DFE_11                                                                                                   0xC261
#define PC2_62_DFE_12                                                                                                   0xC262
#define PC2_63_DFE_13                                                                                                   0xC263
#define PC2_64_DFE_14                                                                                                   0xC264
#define PC2_65_DFE_15                                                                                                   0xC265
#define PC2_66_DFE_16                                                                                                   0xC266
#define PC2_67_DFE_17                                                                                                   0xC267
#define PC2_68_DFE_18                                                                                                   0xC268
#define PC2_69_DFE_19                                                                                                   0xC269
#define PC2_6A_DFE_20                                                                                                   0xC26A
#define PC2_6B_DFE_21                                                                                                   0xC26B
#define PC2_6C_DFE_22                                                                                                   0xC26C
#define PC2_6D_DFE_23                                                                                                   0xC26D
#define PC2_6E_DFE_24                                                                                                   0xC26E
#define PC2_6F_DFE_25                                                                                                   0xC26F
#define PC2_70_DFE_26                                                                                                   0xC270
#define PC2_71_DFE_27                                                                                                   0xC271
#define PC2_72_DFE_28                                                                                                   0xC272
#define PC2_73_DFE_29                                                                                                   0xC273
#define PC2_74_DFE_30                                                                                                   0xC274
#define PC2_75_DFE_31                                                                                                   0xC275
#define PC2_76_DFE_32                                                                                                   0xC276
#define PC2_77_DFE_33                                                                                                   0xC277
#define PC2_78_DFE_34                                                                                                   0xC278
#define PC2_79_DFE_35                                                                                                   0xC279
#define PC2_7A_DFE_36                                                                                                   0xC27A
#define PC2_7B_DFE_37                                                                                                   0xC27B
#define PC2_7C_DFE_38                                                                                                   0xC27C
#define PC2_7D_DFE_39                                                                                                   0xC27D
#define PC2_7E_DFE_40                                                                                                   0xC27E
#define PC2_7F_DFE_41                                                                                                   0xC27F
#define PC2_80_DFE_42                                                                                                   0xC280
#define PC2_81_DFE_43                                                                                                   0xC281
#define PC2_82_DFE_44                                                                                                   0xC282
#define PC2_83_DFE_45                                                                                                   0xC283
#define PC2_84_DFE_46                                                                                                   0xC284
#define PC2_85_DFE_47                                                                                                   0xC285
#define PC2_86_DFE_48                                                                                                   0xC286
#define PC2_87_DFE_49                                                                                                   0xC287
#define PC2_88_LFPS_PERIOD_1                                                                                            0xC288
#define PC2_89_LFPS_PERIOD_2                                                                                            0xC289
#define PC2_8A_LFPS_PERIOD_3                                                                                            0xC28A
#define PC2_8B_DEBUG_00                                                                                                 0xC28B
#define PC2_8C_DEBUG_01                                                                                                 0xC28C
#define PC2_8D_DEBUG_02                                                                                                 0xC28D
#define PC2_8E_DEBUG_03                                                                                                 0xC28E
#define PC2_8F_DEBUG_04                                                                                                 0xC28F
#define PC2_90_DEBUG_05                                                                                                 0xC290
#define PC2_91_DEBUG_06                                                                                                 0xC291
#define PC2_92_DEBUG_07                                                                                                 0xC292
#define PC2_93_DEBUG_08                                                                                                 0xC293
#define PC2_94_DEBUG_09                                                                                                 0xC294
#define PC2_95_DEBUG_10                                                                                                 0xC295
#define PC2_96_DEBUG_11                                                                                                 0xC296
#define PC2_97_DEBUG_12                                                                                                 0xC297
#define PC2_98_DEBUG_13                                                                                                 0xC298
#define PC2_99_DEBUG_14                                                                                                 0xC299
#define PC2_9A_DEBUG_15                                                                                                 0xC29A
#define PC2_9B_DEBUG_16                                                                                                 0xC29B
#define PC2_9C_DEBUG_17                                                                                                 0xC29C
#define PC2_9D_DEBUG_18                                                                                                 0xC29D
#define PC2_A0_DEBUG_19                                                                                                 0xC2A0
#define PC2_A1_DEBUG_20                                                                                                 0xC2A1
#define PC2_A2_DEBUG_21                                                                                                 0xC2A2
#define PC2_A3_DEBUG_22                                                                                                 0xC2A3
#define PC2_A4_DCDR_00                                                                                                  0xC2A4
#define PC2_A5_APHY_TX_DEEMPH_00                                                                                        0xC2A5
#define PC2_A6_APHY_TX_DEEMPH_01                                                                                        0xC2A6
#define PC2_A7_APHY_TX_DEEMPH_02                                                                                        0xC2A7
#define PC2_A8_RX_OOBS_RXIDLE                                                                                           0xC2A8
#define PC2_A9_SPPHY_52                                                                                                 0xC2A9
#define PC2_AA_SPPHY_53                                                                                                 0xC2AA
#define PC2_AB_SPPHY_54                                                                                                 0xC2AB
#define PC2_AC_SPPHY_55                                                                                                 0xC2AC
#define PC2_AD_SPPHY_56                                                                                                 0xC2AD
#define PC2_AE_SPPHY_57                                                                                                 0xC2AE
#define PC2_AF_SPPHY_58                                                                                                 0xC2AF


//--------------------------------------------------
// DFP USB3 MODE DPHY (Page C2)
//--------------------------------------------------
#define PC2_D0_APHY_RX_5G_00                                                                                            0xC2D0
#define PC2_D1_APHY_RX_5G_01                                                                                            0xC2D1
#define PC2_D2_APHY_RX_5G_02                                                                                            0xC2D2
#define PC2_D3_APHY_RX_5G_03                                                                                            0xC2D3
#define PC2_D4_APHY_RX_5G_04                                                                                            0xC2D4
#define PC2_D5_APHY_RX_5G_05                                                                                            0xC2D5
#define PC2_D6_APHY_RX_5G_06                                                                                            0xC2D6
#define PC2_D7_APHY_RX_5G_07                                                                                            0xC2D7
#define PC2_E0_APHY_RX_10G_00                                                                                           0xC2E0
#define PC2_E1_APHY_RX_10G_01                                                                                           0xC2E1
#define PC2_E2_APHY_RX_10G_02                                                                                           0xC2E2
#define PC2_E3_APHY_RX_10G_03                                                                                           0xC2E3
#define PC2_E4_APHY_RX_10G_04                                                                                           0xC2E4
#define PC2_E5_APHY_RX_10G_05                                                                                           0xC2E5
#define PC2_E6_APHY_RX_10G_06                                                                                           0xC2E6
#define PC2_E7_APHY_RX_10G_07                                                                                           0xC2E7
#define PC2_F0_APHY_RX_DFE_01                                                                                           0xC2F0
#define PC2_F1_APHY_RX_DFE_02                                                                                           0xC2F1
#define PC2_F2_APHY_RX_DFE_03                                                                                           0xC2F2
#define PC2_F3_APHY_RX_DFE_04                                                                                           0xC2F3


//--------------------------------------------------
// R2 Local Contrast Control (Page C3)
//--------------------------------------------------
#define PC3_00_LC_GLOBAL_CTRL0_2_R2                                                                                     0xC300


//--------------------------------------------------
// R2 Local Contrast Part1 (Page C3)
//--------------------------------------------------
#define PC3_01_LC_GLOBAL_CTRL0_1_R2                                                                                     0xC301
#define PC3_05_LC_GLOBAL_CTRL1_3_R2                                                                                     0xC305
#define PC3_06_LC_GLOBAL_CTRL1_2_R2                                                                                     0xC306
#define PC3_07_LC_GLOBAL_CTRL1_1_R2                                                                                     0xC307
#define PC3_08_LC_GLOBAL_CTRL1_0_R2                                                                                     0xC308
#define PC3_09_LC_GLOBAL_CTRL2_5_R2                                                                                     0xC309
#define PC3_0A_LC_GLOBAL_CTRL2_4_R2                                                                                     0xC30A
#define PC3_0B_LC_GLOBAL_CTRL2_3_R2                                                                                     0xC30B
#define PC3_0C_LC_GLOBAL_CTRL2_2_R2                                                                                     0xC30C
#define PC3_0D_LC_GLOBAL_CTRL2_1_R2                                                                                     0xC30D
#define PC3_0E_LC_GLOBAL_CTRL2_0_R2                                                                                     0xC30E
#define PC3_0F_LC_GLOBAL_CTRL3_2_R2                                                                                     0xC30F
#define PC3_11_LC_GLOBAL_CTRL3_0_R2                                                                                     0xC311
#define PC3_12_LC_GLOBAL_CTRL4_1_R2                                                                                     0xC312
#define PC3_18_LC_GLOBAL_MAX_CTRL_1_R2                                                                                  0xC318
#define PC3_19_LC_GLOBAL_MAX_CTRL_0_R2                                                                                  0xC319
#define PC3_1A_LC_GLOBAL_HIST1_3_R2                                                                                     0xC31A
#define PC3_1B_LC_GLOBAL_HIST1_2_R2                                                                                     0xC31B
#define PC3_1C_LC_GLOBAL_HIST1_1_R2                                                                                     0xC31C
#define PC3_1D_LC_GLOBAL_HIST1_0_R2                                                                                     0xC31D
#define PC3_1E_LC_GLOBAL_HIST2_3_R2                                                                                     0xC31E
#define PC3_1F_LC_GLOBAL_HIST2_2_R2                                                                                     0xC31F
#define PC3_20_LC_GLOBAL_HIST2_1_R2                                                                                     0xC320
#define PC3_21_LC_GLOBAL_HIST2_0_R2                                                                                     0xC321
#define PC3_22_LC_GLOBAL_HIST3_3_R2                                                                                     0xC322
#define PC3_23_LC_GLOBAL_HIST3_2_R2                                                                                     0xC323
#define PC3_24_LC_GLOBAL_HIST3_1_R2                                                                                     0xC324
#define PC3_25_LC_GLOBAL_HIST3_0_R2                                                                                     0xC325
#define PC3_26_LC_GLOBAL_HIST4_3_R2                                                                                     0xC326
#define PC3_27_LC_GLOBAL_HIST4_2_R2                                                                                     0xC327
#define PC3_28_LC_GLOBAL_HIST4_1_R2                                                                                     0xC328
#define PC3_29_LC_GLOBAL_HIST4_0_R2                                                                                     0xC329
#define PC3_2A_LC_GLOBAL_HIST5_3_R2                                                                                     0xC32A
#define PC3_2B_LC_GLOBAL_HIST5_2_R2                                                                                     0xC32B
#define PC3_2C_LC_GLOBAL_HIST5_1_R2                                                                                     0xC32C
#define PC3_2D_LC_GLOBAL_HIST5_0_R2                                                                                     0xC32D
#define PC3_2E_LC_GLOBAL_HIST6_3_R2                                                                                     0xC32E
#define PC3_2F_LC_GLOBAL_HIST6_2_R2                                                                                     0xC32F
#define PC3_30_LC_GLOBAL_HIST6_1_R2                                                                                     0xC330
#define PC3_31_LC_GLOBAL_HIST6_0_R2                                                                                     0xC331
#define PC3_32_LC_GLOBAL_HIST7_3_R2                                                                                     0xC332
#define PC3_33_LC_GLOBAL_HIST7_2_R2                                                                                     0xC333
#define PC3_34_LC_GLOBAL_HIST7_1_R2                                                                                     0xC334
#define PC3_35_LC_GLOBAL_HIST7_0_R2                                                                                     0xC335
#define PC3_36_LC_GLOBAL_HIST8_3_R2                                                                                     0xC336
#define PC3_37_LC_GLOBAL_HIST8_2_R2                                                                                     0xC337
#define PC3_38_LC_GLOBAL_HIST8_1_R2                                                                                     0xC338
#define PC3_39_LC_GLOBAL_HIST8_0_R2                                                                                     0xC339
#define PC3_3A_LC_DECISION_CTRL1_3_R2                                                                                   0xC33A
#define PC3_3B_LC_DECISION_CTRL1_2_R2                                                                                   0xC33B
#define PC3_3C_LC_DECISION_CTRL1_1_R2                                                                                   0xC33C
#define PC3_3D_LC_DECISION_CTRL1_0_R2                                                                                   0xC33D
#define PC3_3E_LC_DECISION_CTRL2_3_R2                                                                                   0xC33E
#define PC3_3F_LC_DECISION_CTRL2_2_R2                                                                                   0xC33F
#define PC3_40_LC_DECISION_CTRL2_1_R2                                                                                   0xC340
#define PC3_41_LC_DECISION_CTRL2_0_R2                                                                                   0xC341
#define PC3_42_LC_DECISION_CTRL3_3_R2                                                                                   0xC342
#define PC3_43_LC_DECISION_CTRL3_2_R2                                                                                   0xC343
#define PC3_44_LC_DECISION_CTRL3_1_R2                                                                                   0xC344
#define PC3_45_LC_DECISION_CTRL3_0_R2                                                                                   0xC345
#define PC3_4D_LC_SPATIAL_CTRL1_3_R2                                                                                    0xC34D
#define PC3_4E_LC_SPATIAL_CTRL1_2_R2                                                                                    0xC34E
#define PC3_4F_LC_SPATIAL_CTRL1_1_R2                                                                                    0xC34F
#define PC3_50_LC_SPATIAL_CTRL1_0_R2                                                                                    0xC350
#define PC3_51_LC_SPATIAL_CTRL2_3_R2                                                                                    0xC351
#define PC3_52_LC_SPATIAL_CTRL2_2_R2                                                                                    0xC352
#define PC3_53_LC_SPATIAL_CTRL2_1_R2                                                                                    0xC353
#define PC3_54_LC_SPATIAL_CTRL2_0_R2                                                                                    0xC354
#define PC3_55_LC_SPATIAL_CTRL3_2_R2                                                                                    0xC355
#define PC3_56_LC_SPATIAL_CTRL3_1_R2                                                                                    0xC356
#define PC3_5C_LC_TEMPORAL_CTRL0_6_R2                                                                                   0xC35C
#define PC3_5D_LC_TEMPORAL_CTRL0_5_R2                                                                                   0xC35D
#define PC3_5E_LC_TEMPORAL_CTRL0_4_R2                                                                                   0xC35E
#define PC3_5F_LC_TEMPORAL_CTRL0_3_R2                                                                                   0xC35F
#define PC3_60_LC_TEMPORAL_CTRL0_2_R2                                                                                   0xC360
#define PC3_61_LC_TEMPORAL_CTRL0_1_R2                                                                                   0xC361
#define PC3_62_LC_TEMPORAL_CTRL0_0_R2                                                                                   0xC362
#define PC3_63_LC_TEMPORAL_CTRL1_5_R2                                                                                   0xC363
#define PC3_64_LC_TEMPORAL_CTRL1_4_R2                                                                                   0xC364
#define PC3_65_LC_TEMPORAL_CTRL1_3_R2                                                                                   0xC365
#define PC3_66_LC_TEMPORAL_CTRL1_2_R2                                                                                   0xC366
#define PC3_67_LC_TEMPORAL_CTRL1_1_R2                                                                                   0xC367
#define PC3_68_LC_TEMPORAL_CTRL1_0_R2                                                                                   0xC368
#define PC3_69_LC_TEMPORAL_CTRL2_5_R2                                                                                   0xC369
#define PC3_6A_LC_TEMPORAL_CTRL2_4_R2                                                                                   0xC36A
#define PC3_6B_LC_TEMPORAL_CTRL2_3_R2                                                                                   0xC36B
#define PC3_6C_LC_TEMPORAL_CTRL2_2_R2                                                                                   0xC36C
#define PC3_6D_LC_TEMPORAL_CTRL2_1_R2                                                                                   0xC36D
#define PC3_6E_LC_TEMPORAL_CTRL2_0_R2                                                                                   0xC36E
#define PC3_6F_LC_TEMPORAL_CTRL3_1_R2                                                                                   0xC36F
#define PC3_70_LC_TEMPORAL_CTRL3_0_R2                                                                                   0xC370
#define PC3_71_LC_TEMPORAL_CTRL4_5_R2                                                                                   0xC371
#define PC3_72_LC_TEMPORAL_CTRL4_4_R2                                                                                   0xC372
#define PC3_73_LC_TEMPORAL_CTRL4_3_R2                                                                                   0xC373
#define PC3_74_LC_TEMPORAL_CTRL4_2_R2                                                                                   0xC374
#define PC3_75_LC_TEMPORAL_CTRL4_1_R2                                                                                   0xC375
#define PC3_76_LC_TEMPORAL_CTRL4_0_R2                                                                                   0xC376
#define PC3_77_LC_TEMPORAL_CTRL5_3_R2                                                                                   0xC377
#define PC3_78_LC_TEMPORAL_CTRL5_2_R2                                                                                   0xC378
#define PC3_79_LC_TEMPORAL_CTRL5_1_R2                                                                                   0xC379
#define PC3_7A_LC_TEMPORAL_CTRL5_0_R2                                                                                   0xC37A
#define PC3_7B_LC_INTER_HCTRL0_3_R2                                                                                     0xC37B
#define PC3_7C_LC_INTER_HCTRL0_2_R2                                                                                     0xC37C
#define PC3_7D_LC_INTER_HCTRL0_1_R2                                                                                     0xC37D
#define PC3_7E_LC_INTER_HCTRL0_0_R2                                                                                     0xC37E
#define PC3_7F_LC_INTER_HCTRL1_4_R2                                                                                     0xC37F
#define PC3_80_LC_INTER_HCTRL1_3_R2                                                                                     0xC380
#define PC3_81_LC_INTER_HCTRL1_2_R2                                                                                     0xC381
#define PC3_82_LC_INTER_HCTRL1_1_R2                                                                                     0xC382
#define PC3_83_LC_INTER_HCTRL1_0_R2                                                                                     0xC383
#define PC3_84_LC_INTER_HCTRL2_3_R2                                                                                     0xC384
#define PC3_85_LC_INTER_HCTRL2_2_R2                                                                                     0xC385
#define PC3_86_LC_INTER_HCTRL2_1_R2                                                                                     0xC386
#define PC3_87_LC_INTER_HCTRL2_0_R2                                                                                     0xC387
#define PC3_88_LC_INTER_HCTRL3_4_R2                                                                                     0xC388
#define PC3_89_LC_INTER_HCTRL3_3_R2                                                                                     0xC389
#define PC3_8A_LC_INTER_HCTRL3_2_R2                                                                                     0xC38A
#define PC3_8B_LC_INTER_HCTRL3_1_R2                                                                                     0xC38B
#define PC3_8C_LC_INTER_HCTRL3_0_R2                                                                                     0xC38C
#define PC3_A2_LC_TONEMAPPING_GRID0_0_1_R2                                                                              0xC3A2
#define PC3_A3_LC_TONEMAPPING_GRID0_0_0_R2                                                                              0xC3A3
#define PC3_A4_LC_TONEMAPPING_GRID0_1_3_R2                                                                              0xC3A4
#define PC3_A5_LC_TONEMAPPING_GRID0_1_2_R2                                                                              0xC3A5
#define PC3_A6_LC_TONEMAPPING_GRID0_1_1_R2                                                                              0xC3A6
#define PC3_A7_LC_TONEMAPPING_GRID0_1_0_R2                                                                              0xC3A7
#define PC3_A8_LC_TONEMAPPING_GRID0_2_3_R2                                                                              0xC3A8
#define PC3_A9_LC_TONEMAPPING_GRID0_2_2_R2                                                                              0xC3A9
#define PC3_AA_LC_TONEMAPPING_GRID0_2_1_R2                                                                              0xC3AA
#define PC3_AB_LC_TONEMAPPING_GRID0_2_0_R2                                                                              0xC3AB
#define PC3_AC_LC_TONEMAPPING_GRID0_3_3_R2                                                                              0xC3AC
#define PC3_AD_LC_TONEMAPPING_GRID0_3_2_R2                                                                              0xC3AD
#define PC3_AE_LC_TONEMAPPING_GRID0_3_1_R2                                                                              0xC3AE
#define PC3_AF_LC_TONEMAPPING_GRID0_3_0_R2                                                                              0xC3AF
#define PC3_B0_LC_TONEMAPPING_GRID0_4_3_R2                                                                              0xC3B0
#define PC3_B1_LC_TONEMAPPING_GRID0_4_2_R2                                                                              0xC3B1
#define PC3_B2_LC_TONEMAPPING_GRID0_4_1_R2                                                                              0xC3B2
#define PC3_B3_LC_TONEMAPPING_GRID0_4_0_R2                                                                              0xC3B3
#define PC3_B4_LC_TONEMAPPING_GRID0_5_3_R2                                                                              0xC3B4
#define PC3_B5_LC_TONEMAPPING_GRID0_5_2_R2                                                                              0xC3B5
#define PC3_B6_LC_TONEMAPPING_GRID0_5_1_R2                                                                              0xC3B6
#define PC3_B7_LC_TONEMAPPING_GRID0_5_0_R2                                                                              0xC3B7
#define PC3_B8_LC_TONEMAPPING_GRID0_6_3_R2                                                                              0xC3B8
#define PC3_B9_LC_TONEMAPPING_GRID0_6_2_R2                                                                              0xC3B9
#define PC3_BA_LC_TONEMAPPING_GRID0_6_1_R2                                                                              0xC3BA
#define PC3_BB_LC_TONEMAPPING_GRID0_6_0_R2                                                                              0xC3BB
#define PC3_BC_LC_TONEMAPPING_GRID0_7_3_R2                                                                              0xC3BC
#define PC3_BD_LC_TONEMAPPING_GRID0_7_2_R2                                                                              0xC3BD
#define PC3_BE_LC_TONEMAPPING_GRID0_7_1_R2                                                                              0xC3BE
#define PC3_BF_LC_TONEMAPPING_GRID0_7_0_R2                                                                              0xC3BF
#define PC3_C0_LC_TONEMAPPING_GRID0_8_3_R2                                                                              0xC3C0
#define PC3_C1_LC_TONEMAPPING_GRID0_8_2_R2                                                                              0xC3C1
#define PC3_C2_LC_TONEMAPPING_GRID0_8_1_R2                                                                              0xC3C2
#define PC3_C3_LC_TONEMAPPING_GRID0_8_0_R2                                                                              0xC3C3
#define PC3_C4_LC_TONEMAPPING_GRID0_9_3_R2                                                                              0xC3C4
#define PC3_C5_LC_TONEMAPPING_GRID0_9_2_R2                                                                              0xC3C5
#define PC3_C6_LC_TONEMAPPING_GRID0_9_1_R2                                                                              0xC3C6
#define PC3_C7_LC_TONEMAPPING_GRID0_9_0_R2                                                                              0xC3C7
#define PC3_C8_LC_TONEMAPPING_GRID0_10_3_R2                                                                             0xC3C8
#define PC3_C9_LC_TONEMAPPING_GRID0_10_2_R2                                                                             0xC3C9
#define PC3_CA_LC_TONEMAPPING_GRID0_10_1_R2                                                                             0xC3CA
#define PC3_CB_LC_TONEMAPPING_GRID0_10_0_R2                                                                             0xC3CB
#define PC3_CC_LC_TONEMAPPING_GRID0_11_3_R2                                                                             0xC3CC
#define PC3_CD_LC_TONEMAPPING_GRID0_11_2_R2                                                                             0xC3CD
#define PC3_CE_LC_TONEMAPPING_GRID0_11_1_R2                                                                             0xC3CE
#define PC3_CF_LC_TONEMAPPING_GRID0_11_0_R2                                                                             0xC3CF
#define PC3_D0_LC_TONEMAPPING_GRID0_12_3_R2                                                                             0xC3D0
#define PC3_D1_LC_TONEMAPPING_GRID0_12_2_R2                                                                             0xC3D1
#define PC3_D2_LC_TONEMAPPING_GRID0_12_1_R2                                                                             0xC3D2
#define PC3_D3_LC_TONEMAPPING_GRID0_12_0_R2                                                                             0xC3D3
#define PC3_D4_LC_TONEMAPPING_GRID0_13_3_R2                                                                             0xC3D4
#define PC3_D5_LC_TONEMAPPING_GRID0_13_2_R2                                                                             0xC3D5
#define PC3_D6_LC_TONEMAPPING_GRID0_13_1_R2                                                                             0xC3D6
#define PC3_D7_LC_TONEMAPPING_GRID0_13_0_R2                                                                             0xC3D7
#define PC3_D8_LC_TONEMAPPING_GRID0_14_3_R2                                                                             0xC3D8
#define PC3_D9_LC_TONEMAPPING_GRID0_14_2_R2                                                                             0xC3D9
#define PC3_DA_LC_TONEMAPPING_GRID0_14_1_R2                                                                             0xC3DA
#define PC3_DB_LC_TONEMAPPING_GRID0_14_0_R2                                                                             0xC3DB
#define PC3_DC_LC_TONEMAPPING_GRID0_15_3_R2                                                                             0xC3DC
#define PC3_DD_LC_TONEMAPPING_GRID0_15_2_R2                                                                             0xC3DD
#define PC3_DE_LC_TONEMAPPING_GRID0_15_1_R2                                                                             0xC3DE
#define PC3_DF_LC_TONEMAPPING_GRID0_15_0_R2                                                                             0xC3DF
#define PC3_E0_LC_TONEMAPPING_GRID2_0_3_R2                                                                              0xC3E0
#define PC3_E1_LC_TONEMAPPING_GRID2_0_2_R2                                                                              0xC3E1
#define PC3_E2_LC_TONEMAPPING_GRID2_0_1_R2                                                                              0xC3E2
#define PC3_E3_LC_TONEMAPPING_GRID2_0_0_R2                                                                              0xC3E3
#define PC3_E4_LC_TONEMAPPING_GRID2_1_3_R2                                                                              0xC3E4
#define PC3_E5_LC_TONEMAPPING_GRID2_1_2_R2                                                                              0xC3E5
#define PC3_E6_LC_TONEMAPPING_GRID2_1_1_R2                                                                              0xC3E6
#define PC3_E7_LC_TONEMAPPING_GRID2_1_0_R2                                                                              0xC3E7
#define PC3_E8_LC_TONEMAPPING_GRID2_2_3_R2                                                                              0xC3E8
#define PC3_E9_LC_TONEMAPPING_GRID2_2_2_R2                                                                              0xC3E9
#define PC3_EA_LC_TONEMAPPING_GRID2_2_1_R2                                                                              0xC3EA
#define PC3_EB_LC_TONEMAPPING_GRID2_2_0_R2                                                                              0xC3EB
#define PC3_EC_LC_TONEMAPPING_GRID2_3_3_R2                                                                              0xC3EC
#define PC3_ED_LC_TONEMAPPING_GRID2_3_2_R2                                                                              0xC3ED
#define PC3_EE_LC_TONEMAPPING_GRID2_3_1_R2                                                                              0xC3EE
#define PC3_EF_LC_TONEMAPPING_GRID2_3_0_R2                                                                              0xC3EF
#define PC3_F0_LC_TONEMAPPING_GRID2_4_3_R2                                                                              0xC3F0
#define PC3_F1_LC_TONEMAPPING_GRID2_4_2_R2                                                                              0xC3F1
#define PC3_F2_LC_TONEMAPPING_GRID2_4_1_R2                                                                              0xC3F2
#define PC3_F3_LC_TONEMAPPING_GRID2_4_0_R2                                                                              0xC3F3
#define PC3_F4_LC_TONEMAPPING_GRID2_5_3_R2                                                                              0xC3F4
#define PC3_F5_LC_TONEMAPPING_GRID2_5_2_R2                                                                              0xC3F5
#define PC3_F6_LC_TONEMAPPING_GRID2_5_1_R2                                                                              0xC3F6
#define PC3_F7_LC_TONEMAPPING_GRID2_5_0_R2                                                                              0xC3F7
#define PC3_F8_LC_TONEMAPPING_GRID2_6_3_R2                                                                              0xC3F8
#define PC3_F9_LC_TONEMAPPING_GRID2_6_2_R2                                                                              0xC3F9
#define PC3_FA_LC_TONEMAPPING_GRID2_6_1_R2                                                                              0xC3FA
#define PC3_FB_LC_TONEMAPPING_GRID2_6_0_R2                                                                              0xC3FB
#define PC3_FC_LC_TONEMAPPING_GRID2_7_3_R2                                                                              0xC3FC
#define PC3_FD_LC_TONEMAPPING_GRID2_7_2_R2                                                                              0xC3FD
#define PC3_FE_LC_TONEMAPPING_GRID2_7_1_R2                                                                              0xC3FE
#define PC3_FF_LC_TONEMAPPING_GRID2_7_0_R2                                                                              0xC3FF


//--------------------------------------------------
// R2 Local Contrast SRAM Part1 (Page C3)
//--------------------------------------------------
#define PC3_02_LC_GLOBAL_CTRL0_0_R2                                                                                     0xC302
#define PC3_03_LC_GLOBAL_CTRL1_5_R2                                                                                     0xC303
#define PC3_04_LC_GLOBAL_CTRL1_4_R2                                                                                     0xC304
#define PC3_10_LC_GLOBAL_CTRL3_1_R2                                                                                     0xC310
#define PC3_46_LC_DECISION_CTRL4_3_R2                                                                                   0xC346
#define PC3_47_LC_DECISION_CTRL4_2_R2                                                                                   0xC347
#define PC3_48_LC_DECISION_CTRL4_0_R2                                                                                   0xC348
#define PC3_49_LC_DECISION_CTRL5_3_R2                                                                                   0xC349
#define PC3_4A_LC_DECISION_CTRL5_2_R2                                                                                   0xC34A
#define PC3_4B_LC_DECISION_CTRL5_1_R2                                                                                   0xC34B
#define PC3_4C_LC_DECISION_CTRL5_0_R2                                                                                   0xC34C
#define PC3_57_LC_SPATIAL_CTRL3_0_R2                                                                                    0xC357
#define PC3_58_LC_SPATIAL_CTRL4_3_R2                                                                                    0xC358
#define PC3_59_LC_SPATIAL_CTRL4_2_R2                                                                                    0xC359
#define PC3_5A_LC_SPATIAL_CTRL4_1_R2                                                                                    0xC35A
#define PC3_5B_LC_SPATIAL_CTRL4_0_R2                                                                                    0xC35B
#define PC3_8D_LC_VTAB_AP_1_R2                                                                                          0xC38D
#define PC3_8E_LC_VTAB_AP_0_R2                                                                                          0xC38E
#define PC3_8F_LC_VTAB_DP_3_R2                                                                                          0xC38F
#define PC3_90_LC_VTAB_DP_2_R2                                                                                          0xC390
#define PC3_91_LC_VTAB_DP_1_R2                                                                                          0xC391
#define PC3_92_LC_VTAB_DP_0_R2                                                                                          0xC392
#define PC3_93_LC_HTAB_AP_1_R2                                                                                          0xC393
#define PC3_94_LC_HTAB_AP_0_R2                                                                                          0xC394
#define PC3_95_LC_HTAB_DP_3_R2                                                                                          0xC395
#define PC3_96_LC_HTAB_DP_2_R2                                                                                          0xC396
#define PC3_97_LC_HTAB_DP_1_R2                                                                                          0xC397
#define PC3_98_LC_HTAB_DP_0_R2                                                                                          0xC398
#define PC3_99_LC_SRAM_CTRL_0_R2                                                                                        0xC399
#define PC3_9A_LC_BLIGHT_AP_1_R2                                                                                        0xC39A
#define PC3_9B_LC_BLIGHT_AP_0_R2                                                                                        0xC39B
#define PC3_9C_LC_BLIGHT_DP_3_R2                                                                                        0xC39C
#define PC3_9D_LC_BLIGHT_DP_2_R2                                                                                        0xC39D
#define PC3_A0_LC_BLIGHT_DP_1_R2                                                                                        0xC3A0
#define PC3_A1_LC_BLIGHT_DP_0_R2                                                                                        0xC3A1


//--------------------------------------------------
// R2 Local Contrast Part2 (Page C4)
//--------------------------------------------------
#define PC4_00_LC_TONEMAPPING_GRID2_8_3_R2                                                                              0xC400
#define PC4_01_LC_TONEMAPPING_GRID2_8_2_R2                                                                              0xC401
#define PC4_02_LC_TONEMAPPING_GRID2_8_1_R2                                                                              0xC402
#define PC4_03_LC_TONEMAPPING_GRID2_8_0_R2                                                                              0xC403
#define PC4_04_LC_TONEMAPPING_GRID2_9_3_R2                                                                              0xC404
#define PC4_05_LC_TONEMAPPING_GRID2_9_2_R2                                                                              0xC405
#define PC4_06_LC_TONEMAPPING_GRID2_9_1_R2                                                                              0xC406
#define PC4_07_LC_TONEMAPPING_GRID2_9_0_R2                                                                              0xC407
#define PC4_08_LC_TONEMAPPING_GRID2_10_3_R2                                                                             0xC408
#define PC4_09_LC_TONEMAPPING_GRID2_10_2_R2                                                                             0xC409
#define PC4_0A_LC_TONEMAPPING_GRID2_10_1_R2                                                                             0xC40A
#define PC4_0B_LC_TONEMAPPING_GRID2_10_0_R2                                                                             0xC40B
#define PC4_0C_LC_TONEMAPPING_GRID2_11_3_R2                                                                             0xC40C
#define PC4_0D_LC_TONEMAPPING_GRID2_11_2_R2                                                                             0xC40D
#define PC4_0E_LC_TONEMAPPING_GRID2_11_1_R2                                                                             0xC40E
#define PC4_0F_LC_TONEMAPPING_GRID2_11_0_R2                                                                             0xC40F
#define PC4_10_LC_TONEMAPPING_GRID2_12_3_R2                                                                             0xC410
#define PC4_11_LC_TONEMAPPING_GRID2_12_2_R2                                                                             0xC411
#define PC4_12_LC_TONEMAPPING_GRID2_12_1_R2                                                                             0xC412
#define PC4_13_LC_TONEMAPPING_GRID2_12_0_R2                                                                             0xC413
#define PC4_14_LC_TONEMAPPING_GRID2_13_3_R2                                                                             0xC414
#define PC4_15_LC_TONEMAPPING_GRID2_13_2_R2                                                                             0xC415
#define PC4_16_LC_TONEMAPPING_GRID2_13_1_R2                                                                             0xC416
#define PC4_17_LC_TONEMAPPING_GRID2_13_0_R2                                                                             0xC417
#define PC4_18_LC_TONEMAPPING_GRID2_14_3_R2                                                                             0xC418
#define PC4_19_LC_TONEMAPPING_GRID2_14_2_R2                                                                             0xC419
#define PC4_1A_LC_TONEMAPPING_GRID2_14_1_R2                                                                             0xC41A
#define PC4_1B_LC_TONEMAPPING_GRID2_14_0_R2                                                                             0xC41B
#define PC4_1C_LC_TONEMAPPING_GRID2_15_3_R2                                                                             0xC41C
#define PC4_1D_LC_TONEMAPPING_GRID2_15_2_R2                                                                             0xC41D
#define PC4_1E_LC_TONEMAPPING_GRID2_15_1_R2                                                                             0xC41E
#define PC4_1F_LC_TONEMAPPING_GRID2_15_0_R2                                                                             0xC41F
#define PC4_20_LC_TONEMAPPING_CURVE_SEL_0_3_R2                                                                          0xC420
#define PC4_21_LC_TONEMAPPING_CURVE_SEL_0_2_R2                                                                          0xC421
#define PC4_22_LC_TONEMAPPING_CURVE_SEL_0_1_R2                                                                          0xC422
#define PC4_23_LC_TONEMAPPING_CURVE_SEL_0_0_R2                                                                          0xC423
#define PC4_24_LC_TONEMAPPING_CURVE_SEL_1_3_R2                                                                          0xC424
#define PC4_25_LC_TONEMAPPING_CURVE_SEL_1_2_R2                                                                          0xC425
#define PC4_26_LC_TONEMAPPING_CURVE_SEL_1_1_R2                                                                          0xC426
#define PC4_27_LC_TONEMAPPING_CURVE_SEL_1_0_R2                                                                          0xC427
#define PC4_28_LC_TONEMAPPING_CURVE_SEL_2_3_R2                                                                          0xC428
#define PC4_29_LC_TONEMAPPING_CURVE_SEL_2_2_R2                                                                          0xC429
#define PC4_2A_LC_TONEMAPPING_CURVE_SEL_2_1_R2                                                                          0xC42A
#define PC4_2B_LC_TONEMAPPING_CURVE_SEL_2_0_R2                                                                          0xC42B
#define PC4_2C_LC_TONEMAPPING_CURVE_SEL_3_3_R2                                                                          0xC42C
#define PC4_2D_LC_TONEMAPPING_CURVE_SEL_3_2_R2                                                                          0xC42D
#define PC4_2E_LC_TONEMAPPING_CURVE_SEL_3_1_R2                                                                          0xC42E
#define PC4_2F_LC_TONEMAPPING_CURVE_SEL_3_0_R2                                                                          0xC42F
#define PC4_30_LC_TONEMAPPING_SRAM_ADDR_3_R2                                                                            0xC430
#define PC4_32_LC_TONEMAPPING_SRAM_ADDR_1_R2                                                                            0xC432
#define PC4_38_LC_TONEMAPPING_BLENDING_3_R2                                                                             0xC438
#define PC4_39_LC_TONEMAPPING_BLENDING_2_R2                                                                             0xC439
#define PC4_3A_LC_TONEMAPPING_BLENDING_1_R2                                                                             0xC43A
#define PC4_3B_LC_TONEMAPPING_BLENDING_0_R2                                                                             0xC43B
#define PC4_40_LC_LOCAL_SHPNR_1ST_GAIN_0_3_R2                                                                           0xC440
#define PC4_41_LC_LOCAL_SHPNR_1ST_GAIN_0_2_R2                                                                           0xC441
#define PC4_42_LC_LOCAL_SHPNR_1ST_GAIN_0_1_R2                                                                           0xC442
#define PC4_43_LC_LOCAL_SHPNR_1ST_GAIN_0_0_R2                                                                           0xC443
#define PC4_44_LC_LOCAL_SHPNR_1ST_GAIN_1_3_R2                                                                           0xC444
#define PC4_45_LC_LOCAL_SHPNR_1ST_GAIN_1_2_R2                                                                           0xC445
#define PC4_46_LC_LOCAL_SHPNR_1ST_GAIN_1_1_R2                                                                           0xC446
#define PC4_47_LC_LOCAL_SHPNR_1ST_GAIN_1_0_R2                                                                           0xC447
#define PC4_48_LC_LOCAL_SHPNR_1ST_GAIN_2_3_R2                                                                           0xC448
#define PC4_49_LC_LOCAL_SHPNR_1ST_GAIN_2_2_R2                                                                           0xC449
#define PC4_4A_LC_LOCAL_SHPNR_1ST_GAIN_2_1_R2                                                                           0xC44A
#define PC4_4B_LC_LOCAL_SHPNR_1ST_GAIN_2_0_R2                                                                           0xC44B
#define PC4_4C_LC_LOCAL_SHPNR_1ST_GAIN_3_3_R2                                                                           0xC44C
#define PC4_4D_LC_LOCAL_SHPNR_1ST_GAIN_3_2_R2                                                                           0xC44D
#define PC4_4E_LC_LOCAL_SHPNR_1ST_GAIN_3_1_R2                                                                           0xC44E
#define PC4_4F_LC_LOCAL_SHPNR_1ST_GAIN_3_0_R2                                                                           0xC44F
#define PC4_50_LC_LOCAL_SHPNR_1ST_GAIN_4_3_R2                                                                           0xC450
#define PC4_51_LC_LOCAL_SHPNR_1ST_GAIN_4_2_R2                                                                           0xC451
#define PC4_52_LC_LOCAL_SHPNR_1ST_GAIN_4_1_R2                                                                           0xC452
#define PC4_53_LC_LOCAL_SHPNR_1ST_GAIN_4_0_R2                                                                           0xC453
#define PC4_54_LC_LOCAL_SHPNR_1ST_GAIN_5_3_R2                                                                           0xC454
#define PC4_55_LC_LOCAL_SHPNR_1ST_GAIN_5_2_R2                                                                           0xC455
#define PC4_56_LC_LOCAL_SHPNR_1ST_GAIN_5_1_R2                                                                           0xC456
#define PC4_57_LC_LOCAL_SHPNR_1ST_GAIN_5_0_R2                                                                           0xC457
#define PC4_58_LC_LOCAL_SHPNR_1ST_GAIN_6_3_R2                                                                           0xC458
#define PC4_59_LC_LOCAL_SHPNR_1ST_GAIN_6_2_R2                                                                           0xC459
#define PC4_5A_LC_LOCAL_SHPNR_1ST_GAIN_6_1_R2                                                                           0xC45A
#define PC4_5B_LC_LOCAL_SHPNR_1ST_GAIN_6_0_R2                                                                           0xC45B
#define PC4_5C_LC_LOCAL_SHPNR_1ST_GAIN_7_3_R2                                                                           0xC45C
#define PC4_5D_LC_LOCAL_SHPNR_1ST_GAIN_7_2_R2                                                                           0xC45D
#define PC4_5E_LC_LOCAL_SHPNR_1ST_GAIN_7_1_R2                                                                           0xC45E
#define PC4_5F_LC_LOCAL_SHPNR_1ST_GAIN_7_0_R2                                                                           0xC45F
#define PC4_60_LC_LOCAL_SHPNR_1ST_GAIN_8_3_R2                                                                           0xC460
#define PC4_61_LC_LOCAL_SHPNR_1ST_GAIN_8_2_R2                                                                           0xC461
#define PC4_62_LC_LOCAL_SHPNR_1ST_GAIN_8_1_R2                                                                           0xC462
#define PC4_63_LC_LOCAL_SHPNR_1ST_GAIN_8_0_R2                                                                           0xC463
#define PC4_70_LC_LOCAL_SHPNR_2ND_GAIN_0_3_R2                                                                           0xC470
#define PC4_71_LC_LOCAL_SHPNR_2ND_GAIN_0_2_R2                                                                           0xC471
#define PC4_72_LC_LOCAL_SHPNR_2ND_GAIN_0_1_R2                                                                           0xC472
#define PC4_73_LC_LOCAL_SHPNR_2ND_GAIN_0_0_R2                                                                           0xC473
#define PC4_74_LC_LOCAL_SHPNR_2ND_GAIN_1_3_R2                                                                           0xC474
#define PC4_75_LC_LOCAL_SHPNR_2ND_GAIN_1_2_R2                                                                           0xC475
#define PC4_76_LC_LOCAL_SHPNR_2ND_GAIN_1_1_R2                                                                           0xC476
#define PC4_77_LC_LOCAL_SHPNR_2ND_GAIN_1_0_R2                                                                           0xC477
#define PC4_78_LC_LOCAL_SHPNR_2ND_GAIN_2_3_R2                                                                           0xC478
#define PC4_79_LC_LOCAL_SHPNR_2ND_GAIN_2_2_R2                                                                           0xC479
#define PC4_7A_LC_LOCAL_SHPNR_2ND_GAIN_2_1_R2                                                                           0xC47A
#define PC4_7B_LC_LOCAL_SHPNR_2ND_GAIN_2_0_R2                                                                           0xC47B
#define PC4_7C_LC_LOCAL_SHPNR_2ND_GAIN_3_3_R2                                                                           0xC47C
#define PC4_7D_LC_LOCAL_SHPNR_2ND_GAIN_3_2_R2                                                                           0xC47D
#define PC4_7E_LC_LOCAL_SHPNR_2ND_GAIN_3_1_R2                                                                           0xC47E
#define PC4_7F_LC_LOCAL_SHPNR_2ND_GAIN_3_0_R2                                                                           0xC47F
#define PC4_80_LC_LOCAL_SHPNR_2ND_GAIN_4_3_R2                                                                           0xC480
#define PC4_81_LC_LOCAL_SHPNR_2ND_GAIN_4_2_R2                                                                           0xC481
#define PC4_82_LC_LOCAL_SHPNR_2ND_GAIN_4_1_R2                                                                           0xC482
#define PC4_83_LC_LOCAL_SHPNR_2ND_GAIN_4_0_R2                                                                           0xC483
#define PC4_84_LC_LOCAL_SHPNR_2ND_GAIN_5_3_R2                                                                           0xC484
#define PC4_85_LC_LOCAL_SHPNR_2ND_GAIN_5_2_R2                                                                           0xC485
#define PC4_86_LC_LOCAL_SHPNR_2ND_GAIN_5_1_R2                                                                           0xC486
#define PC4_87_LC_LOCAL_SHPNR_2ND_GAIN_5_0_R2                                                                           0xC487
#define PC4_88_LC_LOCAL_SHPNR_2ND_GAIN_6_3_R2                                                                           0xC488
#define PC4_89_LC_LOCAL_SHPNR_2ND_GAIN_6_2_R2                                                                           0xC489
#define PC4_8A_LC_LOCAL_SHPNR_2ND_GAIN_6_1_R2                                                                           0xC48A
#define PC4_8B_LC_LOCAL_SHPNR_2ND_GAIN_6_0_R2                                                                           0xC48B
#define PC4_8C_LC_LOCAL_SHPNR_2ND_GAIN_7_3_R2                                                                           0xC48C
#define PC4_8D_LC_LOCAL_SHPNR_2ND_GAIN_7_2_R2                                                                           0xC48D
#define PC4_8E_LC_LOCAL_SHPNR_2ND_GAIN_7_1_R2                                                                           0xC48E
#define PC4_8F_LC_LOCAL_SHPNR_2ND_GAIN_7_0_R2                                                                           0xC48F
#define PC4_90_LC_LOCAL_SHPNR_2ND_GAIN_8_3_R2                                                                           0xC490
#define PC4_91_LC_LOCAL_SHPNR_2ND_GAIN_8_2_R2                                                                           0xC491
#define PC4_92_LC_LOCAL_SHPNR_2ND_GAIN_8_1_R2                                                                           0xC492
#define PC4_93_LC_LOCAL_SHPNR_2ND_GAIN_8_0_R2                                                                           0xC493
#define PC4_A0_LC_DIFF_CTRL0_3_R2                                                                                       0xC4A0
#define PC4_A1_LC_DIFF_CTRL0_2_R2                                                                                       0xC4A1
#define PC4_A2_LC_DIFF_CTRL0_1_R2                                                                                       0xC4A2
#define PC4_A3_LC_DIFF_CTRL0_0_R2                                                                                       0xC4A3
#define PC4_A4_LC_DIFF_STATUS_3_R2                                                                                      0xC4A4
#define PC4_A5_LC_DIFF_STATUS_2_R2                                                                                      0xC4A5
#define PC4_A6_LC_DIFF_STATUS_1_R2                                                                                      0xC4A6
#define PC4_A7_LC_DIFF_STATUS_0_R2                                                                                      0xC4A7
#define PC4_B0_LC_BIST_CTRL0_6_R2                                                                                       0xC4B0
#define PC4_B1_LC_BIST_CTRL0_5_R2                                                                                       0xC4B1
#define PC4_B2_LC_BIST_CTRL0_4_R2                                                                                       0xC4B2
#define PC4_B3_LC_BIST_CTRL0_3_MSB_R2                                                                                   0xC4B3
#define PC4_B4_LC_BIST_CTRL0_3_R2                                                                                       0xC4B4
#define PC4_B5_LC_BIST_CTRL0_2_MSB_R2                                                                                   0xC4B5
#define PC4_B6_LC_BIST_CTRL0_2_R2                                                                                       0xC4B6
#define PC4_B8_LC_BIST_CTRL0_1_R2                                                                                       0xC4B8
#define PC4_BA_LC_BIST_CTRL0_0_R2                                                                                       0xC4BA
#define PC4_BB_LC_BIST_CTRL1_2_HIST_R2                                                                                  0xC4BB
#define PC4_BD_LC_BIST_CTRL1_0_HIST_R2                                                                                  0xC4BD
#define PC4_BE_LC_BIST_CTRL0_0_HIST_R2                                                                                  0xC4BE
#define PC4_C1_LC_APL_IDX_R2                                                                                            0xC4C1
#define PC4_C2_LC_APL_ADDR_H_R2                                                                                         0xC4C2
#define PC4_C3_LC_APL_ADDR_L_R2                                                                                         0xC4C3
#define PC4_C4_LC_APL_READ_IDX_R2                                                                                       0xC4C4
#define PC4_C5_LC_APL_READ_ADDR_H_R2                                                                                    0xC4C5
#define PC4_C6_LC_APL_READ_ADDR_L_R2                                                                                    0xC4C6
#define PC4_C7_LC_APL_READ_DATA_MSB_1_R2                                                                                0xC4C7
#define PC4_C8_LC_APL_READ_DATA_MSB_0_R2                                                                                0xC4C8
#define PC4_C9_LC_APL_READ_DATA_LSB_1_R2                                                                                0xC4C9
#define PC4_CA_LC_APL_READ_DATA_LSB_0_R2                                                                                0xC4CA
#define PC4_CB_LC_APL_WRITE_IDX_R2                                                                                      0xC4CB
#define PC4_CC_LC_APL_WRITE_ADDR_H_R2                                                                                   0xC4CC
#define PC4_CD_LC_APL_WRITE_ADDR_L_R2                                                                                   0xC4CD
#define PC4_D0_LC_CDM_CONTROL_R2                                                                                        0xC4D0
#define PC4_D1_LC_CDM0_UV_BOUNDARY_MSB_R2                                                                               0xC4D1
#define PC4_D2_LC_CDM0_UV_BOUNDARY_LSB_0_R2                                                                             0xC4D2
#define PC4_D3_LC_CDM0_UV_BOUNDARY_LSB_1_R2                                                                             0xC4D3
#define PC4_D4_LC_CDM0_UV_BOUNDARY_LSB_2_R2                                                                             0xC4D4
#define PC4_D5_LC_CDM0_UV_BOUNDARY_LSB_3_R2                                                                             0xC4D5
#define PC4_D6_LC_CDM0_GAIN_0_R2                                                                                        0xC4D6
#define PC4_D7_LC_CDM0_GAIN_1_R2                                                                                        0xC4D7
#define PC4_D8_LC_CDM0_GAIN_2_R2                                                                                        0xC4D8
#define PC4_D9_LC_CDR2_UV_BOUNDARY_MSB_R2                                                                               0xC4D9
#define PC4_DA_LC_CDR2_UV_BOUNDARY_LSB_0_R2                                                                             0xC4DA
#define PC4_DB_LC_CDR2_UV_BOUNDARY_LSB_1_R2                                                                             0xC4DB
#define PC4_DC_LC_CDR2_UV_BOUNDARY_LSB_2_R2                                                                             0xC4DC
#define PC4_DD_LC_CDR2_UV_BOUNDARY_LSB_3_R2                                                                             0xC4DD
#define PC4_DE_LC_CDR2_GAIN_0_R2                                                                                        0xC4DE
#define PC4_DF_LC_CDR2_GAIN_1_R2                                                                                        0xC4DF
#define PC4_E0_LC_CDR2_GAIN_2_R2                                                                                        0xC4E0
#define PC4_E1_LC_CDM2_UV_BOUNDARY_MSB_R2                                                                               0xC4E1
#define PC4_E2_LC_CDM2_UV_BOUNDARY_LSB_0_R2                                                                             0xC4E2
#define PC4_E3_LC_CDM2_UV_BOUNDARY_LSB_1_R2                                                                             0xC4E3
#define PC4_E4_LC_CDM2_UV_BOUNDARY_LSB_2_R2                                                                             0xC4E4
#define PC4_E5_LC_CDM2_UV_BOUNDARY_LSB_3_R2                                                                             0xC4E5
#define PC4_E6_LC_CDM2_GAIN_0_R2                                                                                        0xC4E6
#define PC4_E7_LC_CDM2_GAIN_1_R2                                                                                        0xC4E7
#define PC4_E8_LC_CDM2_GAIN_2_R2                                                                                        0xC4E8
#define PC4_E9_LC_CDM3_UV_BOUNDARY_MSB_R2                                                                               0xC4E9
#define PC4_EA_LC_CDM3_UV_BOUNDARY_LSB_0_R2                                                                             0xC4EA
#define PC4_EB_LC_CDM3_UV_BOUNDARY_LSB_1_R2                                                                             0xC4EB
#define PC4_EC_LC_CDM3_UV_BOUNDARY_LSB_2_R2                                                                             0xC4EC
#define PC4_ED_LC_CDM3_UV_BOUNDARY_LSB_3_R2                                                                             0xC4ED
#define PC4_EE_LC_CDM3_GAIN_0_R2                                                                                        0xC4EE
#define PC4_EF_LC_CDM3_GAIN_1_R2                                                                                        0xC4EF
#define PC4_F0_LC_CDM3_GAIN_2_R2                                                                                        0xC4F0


//--------------------------------------------------
// R2 Local Contrast SRAM Part2 (Page C4)
//--------------------------------------------------
#define PC4_31_LC_TONEMAPPING_SRAM_ADDR_2_R2                                                                            0xC431
#define PC4_33_LC_TONEMAPPING_SRAM_ADDR_0_R2                                                                            0xC433
#define PC4_34_LC_TONEMAPPING_SRAM_DATA_3_R2                                                                            0xC434
#define PC4_35_LC_TONEMAPPING_SRAM_DATA_2_R2                                                                            0xC435
#define PC4_36_LC_TONEMAPPING_SRAM_DATA_1_R2                                                                            0xC436
#define PC4_37_LC_TONEMAPPING_SRAM_DATA_0_R2                                                                            0xC437
#define PC4_BC_LC_BIST_CTRL1_1_HIST_R2                                                                                  0xC4BC
#define PC4_C0_LC_APL_MOD_R2                                                                                            0xC4C0


//--------------------------------------------------
// DP 1.4 Rx2 Digital PHY (Page C5)
//--------------------------------------------------
#define PC5_00_HD_DP_SEL                                                                                                0xC500
#define PC5_01_PHY_DIG_RESET_CTRL                                                                                       0xC501
#define PC5_02_PHY_DIG_RESET2_CTRL                                                                                      0xC502
#define PC5_03_LANE_MUX                                                                                                 0xC503
#define PC5_04_CHANNEL_FIFO_SYNC                                                                                        0xC504
#define PC5_05_SAMPLE_EDGE                                                                                              0xC505
#define PC5_06_DECODE_10B8B_ERROR                                                                                       0xC506
#define PC5_07_SCRAMBLE_CTRL                                                                                            0xC507
#define PC5_08_BIST_PATTERN_SEL                                                                                         0xC508
#define PC5_09_BIST_PATTERN1                                                                                            0xC509
#define PC5_0A_BIST_PATTERN2                                                                                            0xC50A
#define PC5_0B_BIST_PATTERN3                                                                                            0xC50B
#define PC5_0C_BIST_PATTERN4                                                                                            0xC50C
#define PC5_0D_BIST_SEED_0                                                                                              0xC50D
#define PC5_0E_DESKEW_PHY                                                                                               0xC50E
#define PC5_0F_DESKEW_PHY2                                                                                              0xC50F
#define PC5_10_PHY_CH_FIFO_SYNC0                                                                                        0xC510
#define PC5_11_PHY_CH_FIFO_SYNC1                                                                                        0xC511
#define PC5_12_EQ_CRC_1                                                                                                 0xC512
#define PC5_13_EQ_CRC_2                                                                                                 0xC513
#define PC5_14_EQ_CRC_3                                                                                                 0xC514
#define PC5_15_EQ_CRC_4                                                                                                 0xC515
#define PC5_16_DPRX_CHFIFO_CTRL                                                                                         0xC516
#define PC5_4A_DP_LANEX_ACCUMLATED_ERR_COUNT                                                                            0xC54A
#define PC5_4B_DP_COMMA_DET_MANU                                                                                        0xC54B
#define PC5_4C_ALPM_SLEEP_0                                                                                             0xC54C
#define PC5_4D_TPS_DET_0                                                                                                0xC54D
#define PC5_4E_TPS_DET_1                                                                                                0xC54E
#define PC5_4F_TPS_DET_2                                                                                                0xC54F
#define PC5_50_DP_SIG_DET_0                                                                                             0xC550
#define PC5_51_DP_SIG_DET_1                                                                                             0xC551
#define PC5_52_DP_SIG_DET_2                                                                                             0xC552
#define PC5_53_DP_SIG_DET_3                                                                                             0xC553
#define PC5_54_DP_SIG_DET_4                                                                                             0xC554


//--------------------------------------------------
// DP 1.4 Rx2 HDCP 2.2 (Page C5)
//--------------------------------------------------
#define PC5_17_DP_HDCP_CONTROL                                                                                          0xC517
#define PC5_18_DP_HDCP_DOWNLOAD_PORT                                                                                    0xC518
#define PC5_19_DP_HDCP_KEY_OUTPUT                                                                                       0xC519
#define PC5_1A_HDCP_IRQ                                                                                                 0xC51A
#define PC5_1B_HDCP_INTGT_VRF                                                                                           0xC51B
#define PC5_1C_HDCP_INTGT_VRF_PAT_MSB                                                                                   0xC51C
#define PC5_1D_HDCP_INTGT_VRF_PAT_LSB                                                                                   0xC51D
#define PC5_1E_HDCP_INTGT_VRF_ANS_MSB                                                                                   0xC51E
#define PC5_1F_HDCP_INTGT_VRF_ANS_LSB                                                                                   0xC51F
#define PC5_20_HDCP_DEBUG                                                                                               0xC520
#define PC5_21_KM_BYTE_6                                                                                                0xC521
#define PC5_22_KM_BYTE_5                                                                                                0xC522
#define PC5_23_KM_BYTE_4                                                                                                0xC523
#define PC5_24_KM_BYTE_3                                                                                                0xC524
#define PC5_25_KM_BYTE_2                                                                                                0xC525
#define PC5_26_KM_BYTE_1                                                                                                0xC526
#define PC5_27_KM_BYTE_0                                                                                                0xC527
#define PC5_28_M0_BYTE_7                                                                                                0xC528
#define PC5_29_M0_BYTE_6                                                                                                0xC529
#define PC5_2A_M0_BYTE_5                                                                                                0xC52A
#define PC5_2B_M0_BYTE_4                                                                                                0xC52B
#define PC5_2C_M0_BYTE_3                                                                                                0xC52C
#define PC5_2D_M0_BYTE_2                                                                                                0xC52D
#define PC5_2E_M0_BYTE_1                                                                                                0xC52E
#define PC5_2F_M0_BYTE_0                                                                                                0xC52F
#define PC5_30_SHA_CONTRL                                                                                               0xC530
#define PC5_31_SHA_DATA1                                                                                                0xC531
#define PC5_32_SHA_DATA2                                                                                                0xC532
#define PC5_33_SHA_DATA3                                                                                                0xC533
#define PC5_34_SHA_DATA4                                                                                                0xC534
#define PC5_36_SHA_0                                                                                                    0xC536
#define PC5_37_SHA_1                                                                                                    0xC537
#define PC5_38_SHA_2                                                                                                    0xC538
#define PC5_39_SHA_3                                                                                                    0xC539
#define PC5_3A_SHA_4                                                                                                    0xC53A
#define PC5_3B_SHA_5                                                                                                    0xC53B
#define PC5_3C_SHA_6                                                                                                    0xC53C
#define PC5_3D_SHA_7                                                                                                    0xC53D
#define PC5_3E_SHA_8                                                                                                    0xC53E
#define PC5_3F_SHA_9                                                                                                    0xC53F
#define PC5_40_SHA_10                                                                                                   0xC540
#define PC5_41_SHA_11                                                                                                   0xC541
#define PC5_42_SHA_12                                                                                                   0xC542
#define PC5_43_SHA_13                                                                                                   0xC543
#define PC5_44_SHA_14                                                                                                   0xC544
#define PC5_45_SHA_15                                                                                                   0xC545
#define PC5_46_SHA_16                                                                                                   0xC546
#define PC5_47_SHA_17                                                                                                   0xC547
#define PC5_48_SHA_18                                                                                                   0xC548
#define PC5_49_SHA_19                                                                                                   0xC549
#define PC5_55_RIV0                                                                                                     0xC555
#define PC5_56_RIV1                                                                                                     0xC556
#define PC5_57_RIV2                                                                                                     0xC557
#define PC5_58_RIV3                                                                                                     0xC558
#define PC5_59_RIV4                                                                                                     0xC559
#define PC5_5A_RIV5                                                                                                     0xC55A
#define PC5_5B_RIV6                                                                                                     0xC55B
#define PC5_5C_RIV7                                                                                                     0xC55C
#define PC5_60_DEBUG0                                                                                                   0xC560
#define PC5_61_DEBUG1                                                                                                   0xC561
#define PC5_62_DEBUG2                                                                                                   0xC562
#define PC5_63_HDCP_OTHER                                                                                               0xC563
#define PC5_64_HDCP_ENC_CTRL0                                                                                           0xC564
#define PC5_65_HDCP_ENC_CTRL1                                                                                           0xC565
#define PC5_66_HDCP_ENC_CTRL2                                                                                           0xC566
#define PC5_67_HDCP_ENC_CTRL3                                                                                           0xC567
#define PC5_68_HDCP_ENC_CTRL4                                                                                           0xC568
#define PC5_69_HDCP_ENC_CTRL5                                                                                           0xC569
#define PC5_6A_HDCP_ENC_CTRL6                                                                                           0xC56A
#define PC5_6B_HDCP_ENC_CTRL7                                                                                           0xC56B
#define PC5_70_HDCP_AKSV_4                                                                                              0xC570
#define PC5_71_HDCP_AKSV_3                                                                                              0xC571
#define PC5_72_HDCP_AKSV_2                                                                                              0xC572
#define PC5_73_HDCP_AKSV_1                                                                                              0xC573
#define PC5_74_HDCP_AKSV_0                                                                                              0xC574
#define PC5_75_HDCP_AN_7                                                                                                0xC575
#define PC5_76_HDCP_AN_6                                                                                                0xC576
#define PC5_77_HDCP_AN_5                                                                                                0xC577
#define PC5_78_HDCP_AN_4                                                                                                0xC578
#define PC5_79_HDCP_AN_3                                                                                                0xC579
#define PC5_7A_HDCP_AN_2                                                                                                0xC57A
#define PC5_7B_HDCP_AN_1                                                                                                0xC57B
#define PC5_7C_HDCP_AN_0                                                                                                0xC57C
#define PC5_7D_HDCP_REPEATER                                                                                            0xC57D
#define PC5_7E_HDCP_R0_1                                                                                                0xC57E
#define PC5_7F_HDCP_R0_0                                                                                                0xC57F
#define PC5_81_HDCP_AES_CIPHER_KEY_15                                                                                   0xC581
#define PC5_82_HDCP_AES_CIPHER_KEY_14                                                                                   0xC582
#define PC5_83_HDCP_AES_CIPHER_KEY_13                                                                                   0xC583
#define PC5_84_HDCP_AES_CIPHER_KEY_12                                                                                   0xC584
#define PC5_85_HDCP_AES_CIPHER_KEY_11                                                                                   0xC585
#define PC5_86_HDCP_AES_CIPHER_KEY_10                                                                                   0xC586
#define PC5_87_HDCP_AES_CIPHER_KEY_9                                                                                    0xC587
#define PC5_88_HDCP_AES_CIPHER_KEY_8                                                                                    0xC588
#define PC5_89_HDCP_AES_CIPHER_KEY_7                                                                                    0xC589
#define PC5_8A_HDCP_AES_CIPHER_KEY_6                                                                                    0xC58A
#define PC5_8B_HDCP_AES_CIPHER_KEY_5                                                                                    0xC58B
#define PC5_8C_HDCP_AES_CIPHER_KEY_4                                                                                    0xC58C
#define PC5_8D_HDCP_AES_CIPHER_KEY_3                                                                                    0xC58D
#define PC5_8E_HDCP_AES_CIPHER_KEY_2                                                                                    0xC58E
#define PC5_8F_HDCP_AES_CIPHER_KEY_1                                                                                    0xC58F
#define PC5_90_HDCP_AES_CIPHER_KEY_0                                                                                    0xC590
#define PC5_93_HDCP_TYPE_AES_0                                                                                          0xC593
#define PC5_94_HDCP_TYPE_AES_1                                                                                          0xC594
#define PC5_95_HDCP_ST_TYPE                                                                                             0xC595
#define PC5_96_DUMMY3                                                                                                   0xC596
#define PC5_97_DUMMY4                                                                                                   0xC597


//--------------------------------------------------
// DP Rx2 Power On Region (Page C5)
//--------------------------------------------------
#define PC5_A3_DP_MAC_SEL                                                                                               0xC5A3
#define PC5_A4_HDCP_BIST                                                                                                0xC5A4
#define PC5_A6_HDCP_DUMMY_1                                                                                             0xC5A6
#define PC5_A7_HDCP_DUMMY_2                                                                                             0xC5A7
#define PC5_A8_HDCP_DUMMY_3                                                                                             0xC5A8


//--------------------------------------------------
// DP Rx2 ALPM (Page C5)
//--------------------------------------------------
#define PC5_B0_ALPM_UFP_00                                                                                              0xC5B0
#define PC5_B1_ALPM_UFP_01                                                                                              0xC5B1
#define PC5_B2_ALPM_UFP_02                                                                                              0xC5B2
#define PC5_B3_ALPM_UFP_03                                                                                              0xC5B3
#define PC5_B4_ALPM_UFP_04                                                                                              0xC5B4
#define PC5_B5_ALPM_UFP_05                                                                                              0xC5B5
#define PC5_B6_ALPM_UFP_06                                                                                              0xC5B6
#define PC5_B7_ALPM_UFP_07                                                                                              0xC5B7
#define PC5_B8_ALPM_UFP_08                                                                                              0xC5B8
#define PC5_B9_ALPM_UFP_09                                                                                              0xC5B9
#define PC5_BA_ALPM_UFP_10                                                                                              0xC5BA
#define PC5_BB_ALPM_UFP_11                                                                                              0xC5BB
#define PC5_BC_ALPM_UFP_12                                                                                              0xC5BC
#define PC5_BD_ALPM_UFP_13                                                                                              0xC5BD
#define PC5_BE_ALPM_UFP_14                                                                                              0xC5BE
#define PC5_BF_ALPM_DUMMY_0                                                                                             0xC5BF
#define PC5_C0_ALPM_UFP_15                                                                                              0xC5C0
#define PC5_C1_ALPM_UFP_16                                                                                              0xC5C1
#define PC5_C2_ALPM_UFP_17                                                                                              0xC5C2
#define PC5_C3_ALPM_UFP_18                                                                                              0xC5C3
#define PC5_C4_ALPM_UFP_19                                                                                              0xC5C4
#define PC5_C5_ALPM_UFP_20                                                                                              0xC5C5
#define PC5_C6_ALPM_UFP_21                                                                                              0xC5C6
#define PC5_C7_ALPM_UFP_22                                                                                              0xC5C7
#define PC5_C8_ALPM_UFP_23                                                                                              0xC5C8
#define PC5_C9_ALPM_UFP_24                                                                                              0xC5C9
#define PC5_CA_ALPM_UFP_25                                                                                              0xC5CA
#define PC5_CB_ALPM_UFP_26                                                                                              0xC5CB
#define PC5_CC_ALPM_UFP_27                                                                                              0xC5CC
#define PC5_CD_ALPM_UFP_28                                                                                              0xC5CD
#define PC5_CE_ALPM_UFP_29                                                                                              0xC5CE
#define PC5_CF_ALPM_UFP_30                                                                                              0xC5CF


//--------------------------------------------------
// DP 1.4 Rx2 FEC (Page C5)
//--------------------------------------------------
#define PC5_D0_FEC_DECODE_CTL                                                                                           0xC5D0
#define PC5_D1_FEC_DECODE_FIFO_SET                                                                                      0xC5D1
#define PC5_D2_FEC_SEQUENCE_DET_CTL                                                                                     0xC5D2
#define PC5_D3_FEC_ERROR_DETECT                                                                                         0xC5D3
#define PC5_D4_FEC_ERROR_ADDR1                                                                                          0xC5D4
#define PC5_D5_FEC_ERROR_ADDR2                                                                                          0xC5D5
#define PC5_D6_FEC_ERROR_ADDR_COMP                                                                                      0xC5D6
#define PC5_D7_FEC_ERROR_CNT_H                                                                                          0xC5D7
#define PC5_D8_FEC_ERROR_CNT_L                                                                                          0xC5D8
#define PC5_D9_FEC_TST_SIG                                                                                              0xC5D9
#define PC5_DA_FEC_SRAM_BIST_0                                                                                          0xC5DA
#define PC5_DB_FEC_SRAM_BIST_1                                                                                          0xC5DB
#define PC5_DC_FEC_SRAM_MARGIN_CTRL_0                                                                                   0xC5DC
#define PC5_DD_FEC_SRAM_MARGIN_CTRL_1                                                                                   0xC5DD
#define PC5_E1_FEC_ERROR_CONTROL                                                                                        0xC5E1
#define PC5_E2_FEC_ALPM_CTRL_0                                                                                          0xC5E2
#define PC5_E3_FEC_ALPM_CTRL_1                                                                                          0xC5E3
#define PC5_E4_FEC_ALPM_CTRL_2                                                                                          0xC5E4


//--------------------------------------------------
// DP 1.4 Rx2 MST Stream Handle Control (Page C6)
//--------------------------------------------------
#define PC6_00_STHD_CTRL_0                                                                                              0xC600
#define PC6_01_STHD_CTRL_1                                                                                              0xC601
#define PC6_02_STHD_CTRL_2                                                                                              0xC602
#define PC6_03_STHD_CTRL_3                                                                                              0xC603
#define PC6_04_STHD_CTRL_4                                                                                              0xC604
#define PC6_05_STHD_CTRL_5                                                                                              0xC605
#define PC6_06_STHD_CTRL_6                                                                                              0xC606
#define PC6_07_STHD_CTRL_7                                                                                              0xC607
#define PC6_08_STHD_CTRL_8                                                                                              0xC608
#define PC6_09_STHD_CTRL_9                                                                                              0xC609
#define PC6_0A_STHD_CTRL_10                                                                                             0xC60A
#define PC6_0B_STHD_CTRL_11                                                                                             0xC60B
#define PC6_0C_STHD_CTRL_12                                                                                             0xC60C
#define PC6_0D_STHD_CTRL_13                                                                                             0xC60D
#define PC6_12_SOURCE_SEL_0                                                                                             0xC612
#define PC6_13_SOURCE_SEL_1                                                                                             0xC613
#define PC6_14_SOURCE_SEL_2                                                                                             0xC614


//--------------------------------------------------
// DP 1.4 Rx2 Digital MAC (Page C6)
//--------------------------------------------------
#define PC6_1E_MAC_DIG_RESET_CTRL                                                                                       0xC61E
#define PC6_1F_SOURCE_SEL_4                                                                                             0xC61F
#define PC6_20_PG_CTRL_0                                                                                                0xC620
#define PC6_21_PG_CTRL_1                                                                                                0xC621
#define PC6_22_PG_CTRL_2                                                                                                0xC622
#define PC6_23_PG_CTRL_3                                                                                                0xC623
#define PC6_24_RB422_YONLY                                                                                              0xC624
#define PC6_25_SRAM_BIST_0                                                                                              0xC625
#define PC6_26_SRAM_BIST_1                                                                                              0xC626
#define PC6_27_FIFO_STATUS_CNT                                                                                          0xC627
#define PC6_28_SRAM_RW_MARGIN                                                                                           0xC628
#define PC6_29_IF_PG                                                                                                    0xC629
#define PC6_30_DPF_CTRL_0                                                                                               0xC630
#define PC6_31_DP_OUTPUT_CTRL                                                                                           0xC631
#define PC6_32_EVBLK2VS_H                                                                                               0xC632
#define PC6_33_EVBLK2VS_M                                                                                               0xC633
#define PC6_34_EVBLK2VS_L                                                                                               0xC634
#define PC6_35_OVBLK2VS_H                                                                                               0xC635
#define PC6_36_OVBLK2VS_M                                                                                               0xC636
#define PC6_37_OVBLK2VS_L                                                                                               0xC637
#define PC6_38_BS2HS_0                                                                                                  0xC638
#define PC6_39_BS2HS_1                                                                                                  0xC639
#define PC6_40_VS_FRONT_PORCH                                                                                           0xC640
#define PC6_41_MN_DPF_HTT_M                                                                                             0xC641
#define PC6_42_MN_DPF_HTT_L                                                                                             0xC642
#define PC6_43_MN_DPF_HST_M                                                                                             0xC643
#define PC6_44_MN_DPF_HST_L                                                                                             0xC644
#define PC6_45_MN_DPF_HWD_M                                                                                             0xC645
#define PC6_46_MN_DPF_HWD_L                                                                                             0xC646
#define PC6_47_MN_DPF_HSW_M                                                                                             0xC647
#define PC6_48_MN_DPF_HSW_L                                                                                             0xC648
#define PC6_49_MN_DPF_VTT_M                                                                                             0xC649
#define PC6_4A_MN_DPF_VTT_L                                                                                             0xC64A
#define PC6_4B_MN_DPF_VST_M                                                                                             0xC64B
#define PC6_4C_MN_DPF_VST_L                                                                                             0xC64C
#define PC6_4D_MN_DPF_VHT_M                                                                                             0xC64D
#define PC6_4E_MN_DPF_VHT_L                                                                                             0xC64E
#define PC6_4F_MN_DPF_VSW_M                                                                                             0xC64F
#define PC6_50_MN_DPF_VSW_L                                                                                             0xC650
#define PC6_51_MN_DPF_BG_RED_M                                                                                          0xC651
#define PC6_52_MN_DPF_BG_RED_L                                                                                          0xC652
#define PC6_53_MN_DPF_BG_GRN_M                                                                                          0xC653
#define PC6_54_MN_DPF_BG_GRN_L                                                                                          0xC654
#define PC6_55_MN_DPF_BG_BLU_M                                                                                          0xC655
#define PC6_56_MN_DPF_BG_BLU_L                                                                                          0xC656
#define PC6_57_INTERLACE_MODE_CONFIG                                                                                    0xC657
#define PC6_58_MN_MEAS_CTRL                                                                                             0xC658
#define PC6_59_MN_MEAS_VLN_M                                                                                            0xC659
#define PC6_5A_MN_MEAS_VLN_L                                                                                            0xC65A
#define PC6_5B_MN_MEAS_HLN_M                                                                                            0xC65B
#define PC6_5C_MN_MEAS_HLN_L                                                                                            0xC65C
#define PC6_5D_VHEIGHT_MSB                                                                                              0xC65D
#define PC6_5E_VHEIGHT_LSB                                                                                              0xC65E
#define PC6_5F_VBLANK_MSB                                                                                               0xC65F
#define PC6_60_VBLANK_LSB                                                                                               0xC660
#define PC6_61_HBLANK_MSB                                                                                               0xC661
#define PC6_62_HBLANK_LSB                                                                                               0xC662
#define PC6_63_VIDEO_EN_CNT_0                                                                                           0xC663
#define PC6_64_VIDEO_EN_CNT_1                                                                                           0xC664
#define PC6_65_VIDEO_EN_CNT_2                                                                                           0xC665
#define PC6_66_ALPM_T1_H                                                                                                0xC666
#define PC6_67_ALPM_T1_L                                                                                                0xC667
#define PC6_68_DUMMY_68                                                                                                 0xC668
#define PC6_70_DP_CRC_CTRL                                                                                              0xC670
#define PC6_71_DP_CRC_R_M                                                                                               0xC671
#define PC6_72_DP_CRC_R_L                                                                                               0xC672
#define PC6_73_DP_CRC_G_M                                                                                               0xC673
#define PC6_74_DP_CRC_G_L                                                                                               0xC674
#define PC6_75_DP_CRC_B_M                                                                                               0xC675
#define PC6_76_DP_CRC_B_L                                                                                               0xC676
#define PC6_77_DP_CRC_CB_M                                                                                              0xC677
#define PC6_78_DP_CRC_CB_L                                                                                              0xC678
#define PC6_79_DUMMY_79                                                                                                 0xC679
#define PC6_80_TEST0                                                                                                    0xC680
#define PC6_81_TEST1                                                                                                    0xC681
#define PC6_82_CPMODE                                                                                                   0xC682
#define PC6_90_DP_RSV0                                                                                                  0xC690
#define PC6_91_DP_RSV1                                                                                                  0xC691
#define PC6_92_DP_RSV2                                                                                                  0xC692
#define PC6_93_DP_RSV3                                                                                                  0xC693
#define PC6_94_DP_RSV4                                                                                                  0xC694
#define PC6_95_DP_HTT_DEONLY_MINUS                                                                                      0xC695
#define PC6_96_DP_ALPM0                                                                                                 0xC696
#define PC6_97_DP_ALPM1                                                                                                 0xC697
#define PC6_98_DP_ALPM2                                                                                                 0xC698
#define PC6_99_DP_ALPM3                                                                                                 0xC699
#define PC6_9A_DP_RSVA                                                                                                  0xC69A


//--------------------------------------------------
// DP Rx2 Digital MAC PLL (Page C6)
//--------------------------------------------------
#define PC6_A0_PLL_WD_0                                                                                                 0xC6A0
#define PC6_A1_PLL_WD_1                                                                                                 0xC6A1
#define PC6_A2_PLL_OUT_CONTROL                                                                                          0xC6A2
#define PC6_A3_PLL_IN_CONTROL                                                                                           0xC6A3
#define PC6_A4_M2PLL_DIVIDER0                                                                                           0xC6A4
#define PC6_A5_M2PLL_DIVIDER1                                                                                           0xC6A5
#define PC6_A6_M2PLL_0                                                                                                  0xC6A6
#define PC6_A7_M2PLL_1                                                                                                  0xC6A7
#define PC6_A8_M2PLL_CONTROL                                                                                            0xC6A8
#define PC6_A9_M2PLL_LDO                                                                                                0xC6A9
#define PC6_AA_M2PLL_DUMMY                                                                                              0xC6AA
#define PC6_AB_M2PLL_TEST                                                                                               0xC6AB
#define PC6_AC_N_F_CODE_0                                                                                               0xC6AC
#define PC6_AD_N_F_CODE_1                                                                                               0xC6AD
#define PC6_AE_N_F_CODE_2                                                                                               0xC6AE
#define PC6_AF_N_F_CODE_3                                                                                               0xC6AF
#define PC6_B0_N_F_CODE_4                                                                                               0xC6B0
#define PC6_B1_N_F_MAX                                                                                                  0xC6B1
#define PC6_B2_N_F_MIN                                                                                                  0xC6B2
#define PC6_B3_N_F_REPORT0                                                                                              0xC6B3
#define PC6_B4_N_F_REPORT1                                                                                              0xC6B4
#define PC6_B5_N_F_REPORT2                                                                                              0xC6B5
#define PC6_B6_N_F_REPORT3                                                                                              0xC6B6
#define PC6_B7_SDM_0                                                                                                    0xC6B7
#define PC6_B8_BS_MISS_CTRL                                                                                             0xC6B8
#define PC6_B9_BS_MISS_DETECT_PERIOD_MSB                                                                                0xC6B9
#define PC6_BA_BS_MISS_DETECT_PERIOD_LSB                                                                                0xC6BA


//--------------------------------------------------
// DP Rx2 Stream Clock Tracking (Page C6)
//--------------------------------------------------
#define PC6_C0_TRACKING_0                                                                                               0xC6C0
#define PC6_C5_TRACKING_5                                                                                               0xC6C5
#define PC6_C6_TRACKING_6                                                                                               0xC6C6
#define PC6_C7_TRACKING_7                                                                                               0xC6C7
#define PC6_C8_MN_PI_CODE_0                                                                                             0xC6C8
#define PC6_C9_MN_PI_CODE_1                                                                                             0xC6C9
#define PC6_CA_MN_PI_CODE_2                                                                                             0xC6CA
#define PC6_CB_MN_PI_CODE_3                                                                                             0xC6CB
#define PC6_CC_MN_PI_CODE_4                                                                                             0xC6CC
#define PC6_CD_MN_PI_CODE_5                                                                                             0xC6CD
#define PC6_CE_MN_PI_CODE_6                                                                                             0xC6CE
#define PC6_CF_MN_PI_CODE_7                                                                                             0xC6CF
#define PC6_D0_MN_PI_CODE_8                                                                                             0xC6D0
#define PC6_D1_MN_PI_CODE_9                                                                                             0xC6D1
#define PC6_D2_MN_PI_CODE_A                                                                                             0xC6D2
#define PC6_D3_MN_PI_CODE_B                                                                                             0xC6D3
#define PC6_D4_MN_PI_CODE_C                                                                                             0xC6D4
#define PC6_DA_MN_TRACKING_DIVS                                                                                         0xC6DA
#define PC6_DB_MN_TRACK_N_MSB                                                                                           0xC6DB
#define PC6_DC_MN_TRACK_N_LSB                                                                                           0xC6DC
#define PC6_E0_VS_TRACK_EN                                                                                              0xC6E0
#define PC6_E1_VS_TRACK_MODE                                                                                            0xC6E1
#define PC6_E2_VS_TRACK0                                                                                                0xC6E2
#define PC6_E3_VS_TRACK1                                                                                                0xC6E3
#define PC6_E4_VS_TRACK2                                                                                                0xC6E4
#define PC6_E5_VS_TRACK3                                                                                                0xC6E5
#define PC6_EA_HS_TRACKING_NEW_MODE1                                                                                    0xC6EA
#define PC6_EB_HS_TRACKING_NEW_MODE2                                                                                    0xC6EB
#define PC6_EC_VBID_MAN_MADE                                                                                            0xC6EC
#define PC6_ED_TRACKING_TEST                                                                                            0xC6ED
#define PC6_EE_P_CODE_SPREAD_0                                                                                          0xC6EE
#define PC6_EF_P_CODE_SPREAD_1                                                                                          0xC6EF
#define PC6_F0_P_CODE_SPREAD_2                                                                                          0xC6F0
#define PC6_F1_P_CODE_SPREAD_3                                                                                          0xC6F1
#define PC6_F2_DSC_HTT_0                                                                                                0xC6F2
#define PC6_F3_DSC_HTT_1                                                                                                0xC6F3
#define PC6_F4_DSC_VHT_0                                                                                                0xC6F4
#define PC6_F5_DSC_VHT_1                                                                                                0xC6F5
#define PC6_F6_DUMMY_0                                                                                                  0xC6F6
#define PC6_F7_DUMMY_1                                                                                                  0xC6F7
#define PC6_F8_DUMMY_2                                                                                                  0xC6F8


//--------------------------------------------------
// DP 1.4 Rx2 Video SEC Data Part1 (Page C7)
//--------------------------------------------------
#define PC7_00_MN_STRM_ATTR_CTRL                                                                                        0xC700
#define PC7_01_DP_VBID                                                                                                  0xC701
#define PC7_02_MN_STRM_ATTR_MISC                                                                                        0xC702
#define PC7_03_MN_STRM_ATTR_MISC1                                                                                       0xC703
#define PC7_04_DP_AUTO_DETECT_ASSR                                                                                      0xC704
#define PC7_05_SEC_INFO_DSC_BPP_H                                                                                       0xC705
#define PC7_06_SEC_INFO_DSC_BPP_L                                                                                       0xC706
#define PC7_07_RS_OUT_PERD                                                                                              0xC707
#define PC7_08_MSA_HTT_0                                                                                                0xC708
#define PC7_09_MSA_HTT_1                                                                                                0xC709
#define PC7_0A_MSA_HST_0                                                                                                0xC70A
#define PC7_0B_MSA_HST_1                                                                                                0xC70B
#define PC7_0C_MSA_HWD_0                                                                                                0xC70C
#define PC7_0D_MSA_HWD_1                                                                                                0xC70D
#define PC7_0E_MSA_HSW_0                                                                                                0xC70E
#define PC7_0F_MSA_HSW_1                                                                                                0xC70F
#define PC7_10_MSA_VTTE_0                                                                                               0xC710
#define PC7_11_MSA_VTTE_1                                                                                               0xC711
#define PC7_12_MSA_VTTO_0                                                                                               0xC712
#define PC7_13_MSA_VTTO_1                                                                                               0xC713
#define PC7_14_MSA_VST_0                                                                                                0xC714
#define PC7_15_MSA_VST_1                                                                                                0xC715
#define PC7_16_MSA_VHT_0                                                                                                0xC716
#define PC7_17_MSA_VHT_1                                                                                                0xC717
#define PC7_18_MSA_VSW_0                                                                                                0xC718
#define PC7_19_MSA_VSW_1                                                                                                0xC719
#define PC7_1A_MSA_MVID_0                                                                                               0xC71A
#define PC7_1B_MSA_MVID_1                                                                                               0xC71B
#define PC7_1C_MSA_MVID_2                                                                                               0xC71C
#define PC7_1D_MSA_NVID_0                                                                                               0xC71D
#define PC7_1E_MSA_NVID_1                                                                                               0xC71E
#define PC7_1F_MSA_NVID_2                                                                                               0xC71F
#define PC7_20_MSA_MAUD_0                                                                                               0xC720
#define PC7_21_MSA_MAUD_1                                                                                               0xC721
#define PC7_22_MSA_MAUD_2                                                                                               0xC722
#define PC7_23_MSA_NAUD_0                                                                                               0xC723
#define PC7_24_MSA_NAUD_1                                                                                               0xC724
#define PC7_25_MSA_NAUD_2                                                                                               0xC725
#define PC7_26_DP_AUD_CH_STATUS0                                                                                        0xC726
#define PC7_27_DP_AUD_CH_STATUS1                                                                                        0xC727
#define PC7_28_DP_AUD_CH_STATUS2                                                                                        0xC728
#define PC7_29_DP_AUD_CH_STATUS3                                                                                        0xC729
#define PC7_2A_DP_AUD_CH_STATUS4                                                                                        0xC72A
#define PC7_2B_MN_RS_DEC_CTRL                                                                                           0xC72B
#define PC7_2C_DP_SDP_SPD_MAT_HB1                                                                                       0xC72C
#define PC7_2D_DP_SDP_SPD_MAT_HB3                                                                                       0xC72D
#define PC7_2E_DP_SDP_SPD_HB3                                                                                           0xC72E
#define PC7_2F_DP_SDP_SPD_CTRL                                                                                          0xC72F
#define PC7_30_DP_SDP_SPD_CHG_MNT                                                                                       0xC730
#define PC7_31_DP_SDP_SPD_CHG                                                                                           0xC731
#define PC7_32_DP_SDP_SPD_ADR                                                                                           0xC732
#define PC7_33_DP_SDP_SPD_DAT                                                                                           0xC733
#define PC7_34_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0xC734
#define PC7_35_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0xC735
#define PC7_36_DP_SDP_HDR_INFO_HB3                                                                                      0xC736
#define PC7_37_DP_SDP_HDR_INFO_CTRL                                                                                     0xC737
#define PC7_38_DP_SDP_HDR_INFO_MNT                                                                                      0xC738
#define PC7_39_DP_SDP_HDR_INFO_ADR                                                                                      0xC739
#define PC7_3A_DP_SDP_HDR_INFO_DAT                                                                                      0xC73A
#define PC7_3B_DP_GLB_STATUS                                                                                            0xC73B
#define PC7_3C_DP_WD_CTRL_0                                                                                             0xC73C
#define PC7_3D_DP_WD_CTRL_1                                                                                             0xC73D
#define PC7_3E_DP_IRQ_CTRL0                                                                                             0xC73E
#define PC7_3F_DP_IRQ_CTRL1                                                                                             0xC73F
#define PC7_40_VSC0                                                                                                     0xC740
#define PC7_41_VSC1                                                                                                     0xC741
#define PC7_42_VSC2                                                                                                     0xC742
#define PC7_43_VSC3                                                                                                     0xC743
#define PC7_44_VSC4                                                                                                     0xC744
#define PC7_45_VSC5                                                                                                     0xC745
#define PC7_46_VSC6                                                                                                     0xC746
#define PC7_47_VSC7                                                                                                     0xC747
#define PC7_48_VSC8                                                                                                     0xC748
#define PC7_49_VSC9                                                                                                     0xC749
#define PC7_4A_DUMMY_4A                                                                                                 0xC74A
#define PC7_4B_DUMMY_4B                                                                                                 0xC74B
#define PC7_4C_DP_SDP_ADP_SYNC_DAT                                                                                      0xC74C
#define PC7_4D_DP_LR_SEL                                                                                                0xC74D
#define PC7_4E_SRAM_BIST_0                                                                                              0xC74E
#define PC7_4F_SRAM_BIST_1                                                                                              0xC74F
#define PC7_5C_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0xC75C
#define PC7_5D_DP_SDP_ADP_SYNC_HB2                                                                                      0xC75D
#define PC7_5E_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0xC75E
#define PC7_5F_DP_SDP_ADP_SYNC_HB3                                                                                      0xC75F
#define PC7_60_DP_SDP_ADP_SYNC_CTRL                                                                                     0xC760
#define PC7_6F_DUMMY_6F                                                                                                 0xC76F
#define PC7_7F_DUMMY_7F                                                                                                 0xC77F
#define PC7_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0xC7E7
#define PC7_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0xC7E8
#define PC7_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0xC7E9
#define PC7_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0xC7EA
#define PC7_EB_DP_MAC_PPS_HB0                                                                                           0xC7EB
#define PC7_EC_DP_MAC_PPS_HB2                                                                                           0xC7EC
#define PC7_ED_DP_MAC_PPS_HB3                                                                                           0xC7ED
#define PC7_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0xC7EE
#define PC7_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0xC7EF
#define PC7_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0xC7F0
#define PC7_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0xC7F1
#define PC7_F2_DP_SDP_RSV0_HB3                                                                                          0xC7F2
#define PC7_F3_DP_SDP_RSV0_CTRL                                                                                         0xC7F3
#define PC7_F4_DP_SDP_RSV0_ADR                                                                                          0xC7F4
#define PC7_F5_DP_SDP_RSV0_DAT                                                                                          0xC7F5
#define PC7_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0xC7F6
#define PC7_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0xC7F7
#define PC7_F8_DP_SDP_RSV1_HB3                                                                                          0xC7F8
#define PC7_F9_DP_SDP_RSV1_CTRL                                                                                         0xC7F9
#define PC7_FA_DP_SDP_RSV1_ADR                                                                                          0xC7FA
#define PC7_FB_DP_SDP_RSV1_DAT                                                                                          0xC7FB
#define PC7_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0xC7FC
#define PC7_FD_DUMMY_1                                                                                                  0xC7FD
#define PC7_FE_DUMMY_2                                                                                                  0xC7FE
#define PC7_FF_DUMMY_3                                                                                                  0xC7FF


//--------------------------------------------------
// DP 1.4 Rx2 Audio SEC Data Part1 (Page C7)
//--------------------------------------------------
#define PC7_50_AUD_FREQUENY_DET_0                                                                                       0xC750
#define PC7_51_AUD_FREQUENY_DET_1                                                                                       0xC751
#define PC7_52_AUD_FREQUENY_TH_0                                                                                        0xC752
#define PC7_53_AUD_FREQUENY_TH_1                                                                                        0xC753
#define PC7_54_AUD_FREQUENY_TH_2                                                                                        0xC754
#define PC7_55_AUD_FREQUENY_TH_3                                                                                        0xC755
#define PC7_56_AUD_FREQUENY_TH_4                                                                                        0xC756
#define PC7_57_AUD_FREQUENY_TH_5                                                                                        0xC757
#define PC7_58_SCODE_0                                                                                                  0xC758
#define PC7_59_SCODE_1                                                                                                  0xC759
#define PC7_5A_SCODE_2                                                                                                  0xC75A
#define PC7_5B_AUD_BURST_IN_CTR                                                                                         0xC75B
#define PC7_61_AUD_SAMPLE_CNT_0                                                                                         0xC761
#define PC7_62_AUD_SAMPLE_CNT_1                                                                                         0xC762
#define PC7_63_N_F_CODE_0                                                                                               0xC763
#define PC7_64_N_F_CODE_1                                                                                               0xC764
#define PC7_65_N_F_CODE_2                                                                                               0xC765
#define PC7_66_N_F_CODE_3                                                                                               0xC766
#define PC7_67_N_F_CODE_4                                                                                               0xC767
#define PC7_68_N_F_CODE_5                                                                                               0xC768
#define PC7_69_N_F_CODE_6                                                                                               0xC769
#define PC7_6A_N_F_CODE_7                                                                                               0xC76A
#define PC7_6B_N_F_CODE_8                                                                                               0xC76B
#define PC7_6C_DUMMY_6C                                                                                                 0xC76C
#define PC7_6D_DUMMY_6D                                                                                                 0xC76D
#define PC7_6E_AUD_DEPTH_IGAIN_1                                                                                        0xC76E
#define PC7_70_AUD_BUFFER_CTRL_0                                                                                        0xC770
#define PC7_71_AUD_BUFFER_CTRL_1                                                                                        0xC771
#define PC7_72_AUD_BUFFER_CTRL_2                                                                                        0xC772
#define PC7_73_AUD_BUFFER_CTRL_3                                                                                        0xC773
#define PC7_74_AUD_FSM_CTRL_0                                                                                           0xC774
#define PC7_75_AUD_MAN_FSM_CTRL_1                                                                                       0xC775
#define PC7_76_DVC_CTRL                                                                                                 0xC776
#define PC7_77_DVC_VA                                                                                                   0xC777
#define PC7_78_DVC_WINDOW_CONTROL_0                                                                                     0xC778
#define PC7_79_DVC_WINDOW_CONTROL_1                                                                                     0xC779
#define PC7_7A_DVC_GAIN_READ_MSB                                                                                        0xC77A
#define PC7_7B_DVC_GAIN_READ_LSB                                                                                        0xC77B
#define PC7_7C_AUD_FSM_CTRL_1                                                                                           0xC77C
#define PC7_7D_AUD_FSM_CTRL_2                                                                                           0xC77D
#define PC7_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0xC77E
#define PC7_A9_SPDIF_TX_0                                                                                               0xC7A9
#define PC7_AA_SPDIF_TX_1                                                                                               0xC7AA
#define PC7_AB_CS_ADDR                                                                                                  0xC7AB
#define PC7_AC_CS_DATA                                                                                                  0xC7AC
#define PC7_AD_SPDIF_CS_2                                                                                               0xC7AD
#define PC7_AE_SPDIF_CS_3                                                                                               0xC7AE
#define PC7_AF_SPDIF_CS_4                                                                                               0xC7AF
#define PC7_B0_DP_AUD_CTRL                                                                                              0xC7B0
#define PC7_B1_DP_AUD_ID                                                                                                0xC7B1
#define PC7_B2_DP_AUD_ID_DETECT                                                                                         0xC7B2
#define PC7_B3_DP_SEC_MISC_1                                                                                            0xC7B3
#define PC7_B4_DP_SEC_MISC_2                                                                                            0xC7B4
#define PC7_B5_DP_AUD_CRC                                                                                               0xC7B5
#define PC7_B6_DP_AUD_CRC_1                                                                                             0xC7B6
#define PC7_B7_TEST_PIN                                                                                                 0xC7B7
#define PC7_B8_DP_I2S_CTRL                                                                                              0xC7B8
#define PC7_B9_AUD_I2S_CRC_HB                                                                                           0xC7B9
#define PC7_BA_AUD_I2S_CRC_LB                                                                                           0xC7BA
#define PC7_BB_TO_DAC_CH_SEL                                                                                            0xC7BB
#define PC7_BC_AUD_CH_LO_SEL                                                                                            0xC7BC
#define PC7_BD_AUD_VALID_STATUS                                                                                         0xC7BD
#define PC7_BE_DP_CHANNEL_EN_1                                                                                          0xC7BE
#define PC7_BF_DP_CHANNEL_EN_2                                                                                          0xC7BF
#define PC7_C4_SPDIFTX_CHST_CTRL                                                                                        0xC7C4
#define PC7_C5_AUD_LAYOUT_CTRL                                                                                          0xC7C5
#define PC7_C6_SPDIFTX_FRAME_0                                                                                          0xC7C6
#define PC7_C7_SPDIFTX_FRAME_1                                                                                          0xC7C7
#define PC7_C8_ATYPE_0                                                                                                  0xC7C8
#define PC7_C9_ATYPE_1                                                                                                  0xC7C9
#define PC7_CA_SPDIFTX_FRAME_2                                                                                          0xC7CA
#define PC7_CB_SPDIFTX_FRAME_3                                                                                          0xC7CB
#define PC7_CC_SPDIFTX_FRAME_4                                                                                          0xC7CC
#define PC7_CD_SPDIFTX_FRAME_5                                                                                          0xC7CD
#define PC7_CE_SDP_AUD_STR_HB2                                                                                          0xC7CE
#define PC7_CF_SDP_AUD_STR_HB3                                                                                          0xC7CF
#define PC7_E0_SDP_ACM_ISRC_INT                                                                                         0xC7E0
#define PC7_E1_SDP_ACM_0                                                                                                0xC7E1
#define PC7_E2_SDP_ACM_1                                                                                                0xC7E2
#define PC7_E3_SDP_ISRC_0                                                                                               0xC7E3
#define PC7_E4_SDP_ISRC_ADR                                                                                             0xC7E4
#define PC7_E5_SDP_ISRC_DATA                                                                                            0xC7E5
#define PC7_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0xC7E6


//--------------------------------------------------
// DP Rx2 Audio Tracking (Page C7)
//--------------------------------------------------
#define PC7_80_AUD_PS_CTRL_0                                                                                            0xC780
#define PC7_81_MN_TRACKING_DIVS                                                                                         0xC781
#define PC7_82_AUD_BDRY_0                                                                                               0xC782
#define PC7_83_AUD_BDRY_1                                                                                               0xC783
#define PC7_84_AUD_BDRY_2                                                                                               0xC784
#define PC7_85_AUD_BDRY_3                                                                                               0xC785
#define PC7_86_AUD_BDRY_4                                                                                               0xC786
#define PC7_87_AUD_BDRY_5                                                                                               0xC787
#define PC7_88_AUD_BDRY_6                                                                                               0xC788
#define PC7_89_AUD_BDRY_7                                                                                               0xC789
#define PC7_8A_AUD_BDRY_8                                                                                               0xC78A
#define PC7_8B_AUD_BDRY_9                                                                                               0xC78B
#define PC7_8C_AUD_TRND_0                                                                                               0xC78C
#define PC7_8D_AUD_TRND_1                                                                                               0xC78D
#define PC7_8E_AUD_TRND_2                                                                                               0xC78E
#define PC7_8F_AUD_TRND_3                                                                                               0xC78F
#define PC7_90_AUD_TRND_4                                                                                               0xC790
#define PC7_91_AUD_TRND_5                                                                                               0xC791
#define PC7_92_AUD_TRND_6                                                                                               0xC792
#define PC7_93_AUD_TRND_7                                                                                               0xC793
#define PC7_94_AUD_TRND_8                                                                                               0xC794
#define PC7_95_AUD_TRND_9                                                                                               0xC795
#define PC7_96_AUD_TRND_10                                                                                              0xC796
#define PC7_97_AUD_TRND_11                                                                                              0xC797
#define PC7_98_AUD_TRND_12                                                                                              0xC798
#define PC7_99_P_CODE_SPREAD_0                                                                                          0xC799
#define PC7_9A_P_CODE_SPREAD_1                                                                                          0xC79A
#define PC7_9B_P_CODE_SPREAD_2                                                                                          0xC79B
#define PC7_9C_P_CODE_SPREAD_3                                                                                          0xC79C
#define PC7_9D_DUMMY_9D                                                                                                 0xC79D
#define PC7_A0_AUD_N_F_CODE_0                                                                                           0xC7A0
#define PC7_A4_N_F_MAX                                                                                                  0xC7A4
#define PC7_A5_N_F_MIN                                                                                                  0xC7A5
#define PC7_A6_N_F_REPORT0                                                                                              0xC7A6
#define PC7_A7_N_F_REPORT1                                                                                              0xC7A7
#define PC7_A8_N_F_REPORT2                                                                                              0xC7A8
#define PC7_C0_AUD_BDRY_NEW_MODE_0                                                                                      0xC7C0
#define PC7_C1_AUD_BDRY_NEW_MODE_1                                                                                      0xC7C1
#define PC7_C2_AUD_BDRY_NEW_MODE_2                                                                                      0xC7C2
#define PC7_C3_AUD_BDRY_NEW_MODE_3                                                                                      0xC7C3
#define PC7_D0_PLL_WD_0                                                                                                 0xC7D0
#define PC7_D1_PLL_WD_1                                                                                                 0xC7D1
#define PC7_D3_PLL_IN_CONTROL                                                                                           0xC7D3
#define PC7_DC_AUD_BDRY_10                                                                                              0xC7DC
#define PC7_DE_AUD_BDRY_11                                                                                              0xC7DE
#define PC7_DF_AUD_TEST_OUT_0                                                                                           0xC7DF


//--------------------------------------------------
// DP Rx2 Audio PLL (Page C7)
//--------------------------------------------------
#define PC7_A1_AUD_N_F_CODE_1                                                                                           0xC7A1
#define PC7_A2_AUD_N_F_CODE_2                                                                                           0xC7A2
#define PC7_A3_AUD_N_F_CODE_3                                                                                           0xC7A3
#define PC7_D2_PLL_OUT_CONTROL                                                                                          0xC7D2
#define PC7_D4_AUDIO_PLL_DIVIDER0                                                                                       0xC7D4
#define PC7_D5_AUDIO_PLL_DIVIDER1                                                                                       0xC7D5
#define PC7_D6_AUDIO_PLL_0                                                                                              0xC7D6
#define PC7_D7_AUDIO_PLL_1                                                                                              0xC7D7
#define PC7_D8_AUDIO_PLL_CONTROL                                                                                        0xC7D8
#define PC7_D9_AUDIO_PLL_LDO                                                                                            0xC7D9
#define PC7_DA_AUDIO_PLL_DUMMY                                                                                          0xC7DA
#define PC7_DB_AUDIO_PLL_TEST                                                                                           0xC7DB


//--------------------------------------------------
// DFP USB3 DPHY (Page C8)
//--------------------------------------------------
#define PC8_00_DPHY_00                                                                                                  0xC800
#define PC8_01_DPHY_01                                                                                                  0xC801
#define PC8_02_DPHY_02                                                                                                  0xC802
#define PC8_03_DPHY_03                                                                                                  0xC803
#define PC8_04_DPHY_04                                                                                                  0xC804
#define PC8_05_DPHY_05                                                                                                  0xC805
#define PC8_06_SSC_RX_00                                                                                                0xC806
#define PC8_07_SSC_RX_01                                                                                                0xC807
#define PC8_08_SSC_RX_02                                                                                                0xC808
#define PC8_09_SSC_RX_03                                                                                                0xC809
#define PC8_0A_SSC_RX_04                                                                                                0xC80A
#define PC8_0B_SSC_RX_05                                                                                                0xC80B
#define PC8_0C_SSC_RX_06                                                                                                0xC80C
#define PC8_0D_SSC_RX_07                                                                                                0xC80D
#define PC8_0E_SSC_RX_08                                                                                                0xC80E
#define PC8_0F_SSC_RX_09                                                                                                0xC80F
#define PC8_10_SSC_TX_00                                                                                                0xC810
#define PC8_11_SSC_TX_01                                                                                                0xC811
#define PC8_12_SSC_TX_02                                                                                                0xC812
#define PC8_13_SSC_TX_03                                                                                                0xC813
#define PC8_14_SSC_TX_04                                                                                                0xC814
#define PC8_15_SSC_TX_05                                                                                                0xC815
#define PC8_16_SSC_TX_06                                                                                                0xC816
#define PC8_17_SSC_TX_07                                                                                                0xC817
#define PC8_18_SSC_TX_08                                                                                                0xC818
#define PC8_19_SSC_TX_09                                                                                                0xC819
#define PC8_1A_WD_RX_00                                                                                                 0xC81A
#define PC8_1B_WD_RX_01                                                                                                 0xC81B
#define PC8_1C_WD_TX_00                                                                                                 0xC81C
#define PC8_1D_WD_TX_01                                                                                                 0xC81D
#define PC8_1E_FLD_RX_0                                                                                                 0xC81E
#define PC8_1F_FLD_RX_1                                                                                                 0xC81F
#define PC8_20_FLD_RX_2                                                                                                 0xC820
#define PC8_21_FLD_RX_3                                                                                                 0xC821
#define PC8_22_FLD_RX_4                                                                                                 0xC822
#define PC8_23_FLD_RX_5                                                                                                 0xC823
#define PC8_24_FLD_RX_6                                                                                                 0xC824
#define PC8_25_FLD_RX_7                                                                                                 0xC825
#define PC8_26_FLD_RX_8                                                                                                 0xC826
#define PC8_27_FLD_RX_9                                                                                                 0xC827
#define PC8_28_FLD_RX_10                                                                                                0xC828
#define PC8_29_FLD_RX_11                                                                                                0xC829
#define PC8_2A_FLD_RX_12                                                                                                0xC82A
#define PC8_2B_FLD_RX_13                                                                                                0xC82B
#define PC8_2C_FLD_RX_14                                                                                                0xC82C
#define PC8_2D_FLD_RX_15                                                                                                0xC82D
#define PC8_2E_FLD_RX_16                                                                                                0xC82E
#define PC8_2F_FLD_RX_17                                                                                                0xC82F
#define PC8_30_FLD_RX_18                                                                                                0xC830
#define PC8_31_FLD_RX_19                                                                                                0xC831
#define PC8_32_FLD_RX_20                                                                                                0xC832
#define PC8_33_FLD_RX_21                                                                                                0xC833
#define PC8_34_FLD_RX_22                                                                                                0xC834
#define PC8_35_FLD_RX_23                                                                                                0xC835
#define PC8_36_FLD_RX_24                                                                                                0xC836
#define PC8_37_FLD_RX_25                                                                                                0xC837
#define PC8_38_FLD_RX_26                                                                                                0xC838
#define PC8_39_FLD_TX_0                                                                                                 0xC839
#define PC8_3A_FLD_TX_1                                                                                                 0xC83A
#define PC8_3B_FLD_TX_2                                                                                                 0xC83B
#define PC8_3C_FLD_TX_3                                                                                                 0xC83C
#define PC8_3D_FLD_TX_4                                                                                                 0xC83D
#define PC8_3E_FLD_TX_5                                                                                                 0xC83E
#define PC8_3F_FLD_TX_6                                                                                                 0xC83F
#define PC8_40_FLD_TX_7                                                                                                 0xC840
#define PC8_41_FLD_TX_8                                                                                                 0xC841
#define PC8_42_FLD_TX_9                                                                                                 0xC842
#define PC8_43_FLD_TX_10                                                                                                0xC843
#define PC8_44_FLD_TX_11                                                                                                0xC844
#define PC8_45_FLD_TX_12                                                                                                0xC845
#define PC8_46_FLD_TX_13                                                                                                0xC846
#define PC8_47_FLD_TX_14                                                                                                0xC847
#define PC8_48_FLD_TX_15                                                                                                0xC848
#define PC8_49_FLD_TX_16                                                                                                0xC849
#define PC8_4A_FLD_TX_17                                                                                                0xC84A
#define PC8_4B_FLD_TX_18                                                                                                0xC84B
#define PC8_4C_FLD_TX_19                                                                                                0xC84C
#define PC8_4D_FLD_TX_20                                                                                                0xC84D
#define PC8_4E_FLD_TX_21                                                                                                0xC84E
#define PC8_4F_FLD_TX_22                                                                                                0xC84F
#define PC8_50_FLD_TX_23                                                                                                0xC850
#define PC8_51_FLD_TX_24                                                                                                0xC851
#define PC8_52_FLD_TX_25                                                                                                0xC852
#define PC8_53_FLD_TX_26                                                                                                0xC853
#define PC8_54_SPPHY_00                                                                                                 0xC854
#define PC8_55_SPPHY_01                                                                                                 0xC855
#define PC8_56_SPPHY_02                                                                                                 0xC856
#define PC8_57_SPPHY_03                                                                                                 0xC857
#define PC8_58_SPPHY_04                                                                                                 0xC858
#define PC8_59_SPPHY_05                                                                                                 0xC859
#define PC8_5A_SPPHY_06                                                                                                 0xC85A
#define PC8_5B_SPPHY_07                                                                                                 0xC85B
#define PC8_5C_SPPHY_08                                                                                                 0xC85C
#define PC8_5D_SPPHY_09                                                                                                 0xC85D
#define PC8_5E_SPPHY_10                                                                                                 0xC85E
#define PC8_5F_SPPHY_11                                                                                                 0xC85F
#define PC8_60_SPPHY_12                                                                                                 0xC860
#define PC8_61_SPPHY_13                                                                                                 0xC861
#define PC8_62_SPPHY_14                                                                                                 0xC862
#define PC8_63_SPPHY_15                                                                                                 0xC863
#define PC8_64_SPPHY_16                                                                                                 0xC864
#define PC8_65_SPPHY_17                                                                                                 0xC865
#define PC8_66_SPPHY_18                                                                                                 0xC866
#define PC8_67_SPPHY_19                                                                                                 0xC867
#define PC8_68_SPPHY_20                                                                                                 0xC868
#define PC8_69_SPPHY_21                                                                                                 0xC869
#define PC8_6A_SPPHY_22                                                                                                 0xC86A
#define PC8_6B_SPPHY_23                                                                                                 0xC86B
#define PC8_6C_SPPHY_24                                                                                                 0xC86C
#define PC8_6D_SPPHY_25                                                                                                 0xC86D
#define PC8_6E_SPPHY_26                                                                                                 0xC86E
#define PC8_6F_SPPHY_27                                                                                                 0xC86F
#define PC8_70_SPPHY_28                                                                                                 0xC870
#define PC8_71_SPPHY_29                                                                                                 0xC871
#define PC8_72_SPPHY_30                                                                                                 0xC872
#define PC8_73_SPPHY_31                                                                                                 0xC873
#define PC8_74_SPPHY_32                                                                                                 0xC874
#define PC8_75_SPPHY_33                                                                                                 0xC875
#define PC8_76_SPPHY_34                                                                                                 0xC876
#define PC8_77_SPPHY_35                                                                                                 0xC877
#define PC8_78_SPPHY_36                                                                                                 0xC878
#define PC8_79_SPPHY_37                                                                                                 0xC879
#define PC8_7A_SPPHY_38                                                                                                 0xC87A
#define PC8_7B_SPPHY_39                                                                                                 0xC87B
#define PC8_7C_SPPHY_40                                                                                                 0xC87C
#define PC8_7D_SPPHY_41                                                                                                 0xC87D
#define PC8_7E_SPPHY_42                                                                                                 0xC87E
#define PC8_7F_SPPHY_43                                                                                                 0xC87F
#define PC8_80_SPPHY_44                                                                                                 0xC880
#define PC8_81_SPPHY_45                                                                                                 0xC881
#define PC8_82_SPPHY_46                                                                                                 0xC882
#define PC8_83_SPPHY_47                                                                                                 0xC883
#define PC8_84_SPPHY_48                                                                                                 0xC884
#define PC8_85_SPPHY_49                                                                                                 0xC885
#define PC8_86_SPPHY_50                                                                                                 0xC886
#define PC8_87_SPPHY_51                                                                                                 0xC887
#define PC8_88_APHY_SIG_00                                                                                              0xC888
#define PC8_89_APHY_SIG_01                                                                                              0xC889
#define PC8_8A_APHY_SIG_02                                                                                              0xC88A
#define PC8_8B_APHY_SIG_03                                                                                              0xC88B
#define PC8_8C_APHY_SIG_04                                                                                              0xC88C
#define PC8_8D_APHY_SIG_05                                                                                              0xC88D
#define PC8_8E_APHY_SIG_06                                                                                              0xC88E
#define PC8_8F_APHY_SIG_07                                                                                              0xC88F
#define PC8_90_APHY_SIG_08                                                                                              0xC890
#define PC8_91_APHY_SIG_09                                                                                              0xC891
#define PC8_92_APHY_SIG_10                                                                                              0xC892
#define PC8_94_APHY_SIG_12                                                                                              0xC894
#define PC8_95_APHY_SIG_13                                                                                              0xC895
#define PC8_96_APHY_SIG_14                                                                                              0xC896
#define PC8_97_APHY_SIG_15                                                                                              0xC897
#define PC8_9A_APHY_RX_5G_00                                                                                            0xC89A
#define PC8_9B_APHY_RX_5G_01                                                                                            0xC89B
#define PC8_9C_APHY_TX_5G_00                                                                                            0xC89C
#define PC8_A0_APHY_TX_5G_02                                                                                            0xC8A0
#define PC8_A2_APHY_TX_5G_04                                                                                            0xC8A2
#define PC8_A3_APHY_TX_5G_05                                                                                            0xC8A3
#define PC8_A4_APHY_TX_5G_06                                                                                            0xC8A4
#define PC8_A5_APHY_TX_5G_07                                                                                            0xC8A5
#define PC8_A6_APHY_TX_5G_08                                                                                            0xC8A6
#define PC8_A8_APHY_TX_5G_10                                                                                            0xC8A8
#define PC8_AA_APHY_RX_10G_00                                                                                           0xC8AA
#define PC8_AB_APHY_RX_10G_01                                                                                           0xC8AB
#define PC8_AC_APHY_TX_10G_00                                                                                           0xC8AC
#define PC8_AE_APHY_TX_10G_02                                                                                           0xC8AE
#define PC8_B0_APHY_TX_10G_04                                                                                           0xC8B0
#define PC8_B1_APHY_TX_10G_05                                                                                           0xC8B1
#define PC8_B2_APHY_TX_10G_06                                                                                           0xC8B2
#define PC8_B3_APHY_TX_10G_07                                                                                           0xC8B3
#define PC8_B4_APHY_TX_10G_08                                                                                           0xC8B4
#define PC8_B6_APHY_TX_10G_10                                                                                           0xC8B6
#define PC8_B8_DPHY_DEBUG_00                                                                                            0xC8B8
#define PC8_B9_DPHY_DEBUG_01                                                                                            0xC8B9
#define PC8_BA_DPHY_DEBUG_02                                                                                            0xC8BA
#define PC8_BB_DPHY_DEBUG_03                                                                                            0xC8BB
#define PC8_BC_DPHY_DEBUG_04                                                                                            0xC8BC
#define PC8_BD_RESERVED_DPHY_00                                                                                         0xC8BD
#define PC8_BE_RESERVED_DPHY_01                                                                                         0xC8BE
#define PC8_BF_RESERVED_DPHY_02                                                                                         0xC8BF
#define PC8_C0_RESERVED_DPHY_03                                                                                         0xC8C0
#define PC8_C1_JCDR_00                                                                                                  0xC8C1
#define PC8_C2_JCDR_01                                                                                                  0xC8C2
#define PC8_C3_JCDR_02                                                                                                  0xC8C3
#define PC8_C4_JCDR_03                                                                                                  0xC8C4
#define PC8_C5_JCDR_04                                                                                                  0xC8C5
#define PC8_C6_JCDR_05                                                                                                  0xC8C6
#define PC8_C7_JCDR_06                                                                                                  0xC8C7
#define PC8_C8_JCDR_07                                                                                                  0xC8C8
#define PC8_C9_JCDR_08                                                                                                  0xC8C9
#define PC8_CA_JCDR_09                                                                                                  0xC8CA
#define PC8_CB_JCDR_10                                                                                                  0xC8CB
#define PC8_CC_JCDR_11                                                                                                  0xC8CC
#define PC8_CD_JCDR_12                                                                                                  0xC8CD
#define PC8_CE_JCDR_13                                                                                                  0xC8CE
#define PC8_CF_JCDR_14                                                                                                  0xC8CF
#define PC8_D0_JCDR_15                                                                                                  0xC8D0
#define PC8_D1_JCDR_16                                                                                                  0xC8D1
#define PC8_D2_JCDR_17                                                                                                  0xC8D2
#define PC8_D3_JCDR_18                                                                                                  0xC8D3
#define PC8_D4_JCDR_19                                                                                                  0xC8D4
#define PC8_D5_JCDR_20                                                                                                  0xC8D5
#define PC8_D6_JCDR_21                                                                                                  0xC8D6
#define PC8_D7_JCDR_22                                                                                                  0xC8D7
#define PC8_D8_JCDR_23                                                                                                  0xC8D8
#define PC8_D9_JCDR_24                                                                                                  0xC8D9
#define PC8_DA_JCDR_25                                                                                                  0xC8DA
#define PC8_DB_JCDR_26                                                                                                  0xC8DB
#define PC8_DC_JCDR_27                                                                                                  0xC8DC
#define PC8_DD_JCDR_28                                                                                                  0xC8DD
#define PC8_DE_JCDR_29                                                                                                  0xC8DE
#define PC8_DF_JCDR_30                                                                                                  0xC8DF
#define PC8_E0_JCDR_31                                                                                                  0xC8E0
#define PC8_E1_JCDR_32                                                                                                  0xC8E1
#define PC8_E2_JCDR_33                                                                                                  0xC8E2
#define PC8_E3_JCDR_34                                                                                                  0xC8E3
#define PC8_E4_JCDR_35                                                                                                  0xC8E4
#define PC8_E5_JCDR_36                                                                                                  0xC8E5
#define PC8_E6_JCDR_37                                                                                                  0xC8E6
#define PC8_E7_JCDR_38                                                                                                  0xC8E7
#define PC8_E8_JCDR_39                                                                                                  0xC8E8
#define PC8_E9_JCDR_40                                                                                                  0xC8E9
#define PC8_EA_JCDR_41                                                                                                  0xC8EA
#define PC8_EB_JCDR_42                                                                                                  0xC8EB
#define PC8_EC_JCDR_43                                                                                                  0xC8EC
#define PC8_ED_JCDR_44                                                                                                  0xC8ED
#define PC8_EE_JCDR_45                                                                                                  0xC8EE
#define PC8_EF_JCDR_46                                                                                                  0xC8EF
#define PC8_F0_JCDR_47                                                                                                  0xC8F0
#define PC8_F1_JCDR_48                                                                                                  0xC8F1
#define PC8_F2_JCDR_49                                                                                                  0xC8F2
#define PC8_F3_JCDR_50                                                                                                  0xC8F3
#define PC8_F4_JCDR_51                                                                                                  0xC8F4
#define PC8_F5_JCDR_52                                                                                                  0xC8F5
#define PC8_F6_JCDR_53                                                                                                  0xC8F6
#define PC8_F7_JCDR_54                                                                                                  0xC8F7
#define PC8_FA_APHY_POWER_SIG_00                                                                                        0xC8FA
#define PC8_FB_JFM_DELAY                                                                                                0xC8FB


//--------------------------------------------------
// D1 UFP DP2.0 Combo U3 DPHY SSC (Page C9)
//--------------------------------------------------
#define PC9_40_SSC_TX_00                                                                                                0xC940
#define PC9_41_SSC_TX_01                                                                                                0xC941
#define PC9_42_SSC_TX_02                                                                                                0xC942
#define PC9_43_SSC_TX_03                                                                                                0xC943
#define PC9_44_SSC_TX_04                                                                                                0xC944
#define PC9_45_SSC_TX_05                                                                                                0xC945
#define PC9_46_SSC_TX_06                                                                                                0xC946
#define PC9_47_SSC_TX_07                                                                                                0xC947
#define PC9_48_SSC_TX_08                                                                                                0xC948
#define PC9_49_SSC_TX_09                                                                                                0xC949
#define PC9_4A_DCDR_00                                                                                                  0xC94A
#define PC9_4B_DCDR_01                                                                                                  0xC94B
#define PC9_4C_DCDR_02                                                                                                  0xC94C
#define PC9_4D_DCDR_03                                                                                                  0xC94D
#define PC9_4E_DCDR_04                                                                                                  0xC94E
#define PC9_50_ALPM_00                                                                                                  0xC950
#define PC9_51_ALPM_01                                                                                                  0xC951
#define PC9_52_ALPM_02                                                                                                  0xC952
#define PC9_53_ALPM_03                                                                                                  0xC953
#define PC9_5A_ALPM_10                                                                                                  0xC95A
#define PC9_5B_ALPM_11                                                                                                  0xC95B
#define PC9_5C_ALPM_12                                                                                                  0xC95C
#define PC9_5D_ALPM_13                                                                                                  0xC95D
#define PC9_5E_ALPM_14                                                                                                  0xC95E
#define PC9_5F_ALPM_15                                                                                                  0xC95F
#define PC9_60_ALPM_16                                                                                                  0xC960
#define PC9_61_ALPM_17                                                                                                  0xC961
#define PC9_62_ALPM_18                                                                                                  0xC962
#define PC9_63_ALPM_19                                                                                                  0xC963
#define PC9_64_ALPM_20                                                                                                  0xC964
#define PC9_65_ALPM_21                                                                                                  0xC965
#define PC9_66_ALPM_22                                                                                                  0xC966
#define PC9_67_ALPM_23                                                                                                  0xC967
#define PC9_68_ALPM_24                                                                                                  0xC968
#define PC9_69_ALPM_25                                                                                                  0xC969
#define PC9_6E_RESERVE_00                                                                                               0xC96E
#define PC9_6F_RESERVE_01                                                                                               0xC96F
#define PC9_70_SPPHY_00                                                                                                 0xC970
#define PC9_71_SPPHY_01                                                                                                 0xC971
#define PC9_72_SPPHY_02                                                                                                 0xC972
#define PC9_73_SPPHY_03                                                                                                 0xC973
#define PC9_74_SPPHY_04                                                                                                 0xC974
#define PC9_75_SPPHY_05                                                                                                 0xC975
#define PC9_76_SPPHY_06                                                                                                 0xC976
#define PC9_77_SPPHY_07                                                                                                 0xC977
#define PC9_78_SPPHY_08                                                                                                 0xC978
#define PC9_79_SPPHY_09                                                                                                 0xC979
#define PC9_7A_SPPHY_10                                                                                                 0xC97A
#define PC9_7B_SPPHY_11                                                                                                 0xC97B
#define PC9_7C_SPPHY_12                                                                                                 0xC97C
#define PC9_7D_SPPHY_13                                                                                                 0xC97D
#define PC9_7E_SPPHY_14                                                                                                 0xC97E
#define PC9_7F_SPPHY_15                                                                                                 0xC97F
#define PC9_80_SPPHY_16                                                                                                 0xC980
#define PC9_82_SPPHY_18                                                                                                 0xC982
#define PC9_83_SPPHY_19                                                                                                 0xC983
#define PC9_84_SPPHY_20                                                                                                 0xC984
#define PC9_85_SPPHY_21                                                                                                 0xC985
#define PC9_86_SPPHY_22                                                                                                 0xC986
#define PC9_87_SPPHY_23                                                                                                 0xC987
#define PC9_88_SPPHY_24                                                                                                 0xC988
#define PC9_89_SPPHY_25                                                                                                 0xC989
#define PC9_8A_SPPHY_26                                                                                                 0xC98A
#define PC9_8B_SPPHY_27                                                                                                 0xC98B
#define PC9_8C_SPPHY_28                                                                                                 0xC98C
#define PC9_8D_SPPHY_29                                                                                                 0xC98D
#define PC9_8E_SPPHY_30                                                                                                 0xC98E
#define PC9_8F_SPPHY_31                                                                                                 0xC98F
#define PC9_A0_SPPHY_32                                                                                                 0xC9A0
#define PC9_A1_SPPHY_33                                                                                                 0xC9A1
#define PC9_A2_SPPHY_34                                                                                                 0xC9A2
#define PC9_A3_SPPHY_35                                                                                                 0xC9A3
#define PC9_A4_SPPHY_36                                                                                                 0xC9A4
#define PC9_A5_SPPHY_37                                                                                                 0xC9A5
#define PC9_A6_SPPHY_38                                                                                                 0xC9A6
#define PC9_A7_SPPHY_39                                                                                                 0xC9A7
#define PC9_A8_SPPHY_40                                                                                                 0xC9A8
#define PC9_A9_SPPHY_41                                                                                                 0xC9A9
#define PC9_AA_SPPHY_42                                                                                                 0xC9AA
#define PC9_AB_SPPHY_43                                                                                                 0xC9AB
#define PC9_AC_SPPHY_44                                                                                                 0xC9AC
#define PC9_AD_SPPHY_45                                                                                                 0xC9AD
#define PC9_AE_SPPHY_46                                                                                                 0xC9AE
#define PC9_AF_SPPHY_47                                                                                                 0xC9AF
#define PC9_B0_SPPHY_48                                                                                                 0xC9B0
#define PC9_B1_SPPHY_49                                                                                                 0xC9B1
#define PC9_B2_SPPHY_50                                                                                                 0xC9B2
#define PC9_B3_SPPHY_51                                                                                                 0xC9B3
#define PC9_B4_SPPHY_52                                                                                                 0xC9B4
#define PC9_C0_SPPHY_53                                                                                                 0xC9C0
#define PC9_C1_SPPHY_54                                                                                                 0xC9C1
#define PC9_C2_SPPHY_55                                                                                                 0xC9C2
#define PC9_C3_SPPHY_56                                                                                                 0xC9C3
#define PC9_C4_SPPHY_57                                                                                                 0xC9C4
#define PC9_C5_SPPHY_58                                                                                                 0xC9C5
#define PC9_C6_LFPS_EQEN_0                                                                                              0xC9C6
#define PC9_C7_LFPS_EQEN_1                                                                                              0xC9C7
#define PC9_C8_LFPS_EQEN_2                                                                                              0xC9C8
#define PC9_C9_LFPS_EQEN_3                                                                                              0xC9C9
#define PC9_CA_LFPS_EQEN_4                                                                                              0xC9CA
#define PC9_CB_LFPS_EQEN_5                                                                                              0xC9CB
#define PC9_CC_LFPS_EQEN_6                                                                                              0xC9CC
#define PC9_CD_LFPS_EQEN_7                                                                                              0xC9CD
#define PC9_CE_LFPS_EQEN_8                                                                                              0xC9CE
#define PC9_CF_LFPS_EQEN_9                                                                                              0xC9CF
#define PC9_D0_LFPS_EQEN_10                                                                                             0xC9D0
#define PC9_D1_LFPS_EQEN_11                                                                                             0xC9D1
#define PC9_D2_LFPS_EQEN_12                                                                                             0xC9D2
#define PC9_D3_LFPS_DET_DELAY_00                                                                                        0xC9D3
#define PC9_D4_RX_K_OOBS_00                                                                                             0xC9D4
#define PC9_D5_RX_K_OOBS_01                                                                                             0xC9D5
#define PC9_D6_RX_K_OOBS_02                                                                                             0xC9D6
#define PC9_D7_RX_K_OOBS_03                                                                                             0xC9D7
#define PC9_D8_RX_K_OOBS_04                                                                                             0xC9D8
#define PC9_D9_RX_K_OOBS_05                                                                                             0xC9D9
#define PC9_DA_RX_K_OOBS_06                                                                                             0xC9DA
#define PC9_DB_RX_K_OOBS_07                                                                                             0xC9DB
#define PC9_DC_RX_K_OOBS_08                                                                                             0xC9DC
#define PC9_DD_RX_K_OOBS_09                                                                                             0xC9DD
#define PC9_DE_RX_K_OOBS_10                                                                                             0xC9DE
#define PC9_DF_LFPS_DET_DELAY_01                                                                                        0xC9DF
#define PC9_E0_TX_MAIN_DAT_00                                                                                           0xC9E0
#define PC9_E1_TX_MAIN_DAT_01                                                                                           0xC9E1
#define PC9_E3_TX_POST_DAT_00                                                                                           0xC9E3
#define PC9_E4_TX_POST_DAT_01                                                                                           0xC9E4
#define PC9_E5_TX_PRE_DAT_00                                                                                            0xC9E5
#define PC9_E6_TX_PRE_DAT_01                                                                                            0xC9E6
#define PC9_E7_TX_POST_DAT_G1_00                                                                                        0xC9E7
#define PC9_E8_TX_POST_DAT_G1_01                                                                                        0xC9E8
#define PC9_E9_TX_POST_DAT_G1_02                                                                                        0xC9E9
#define PC9_EA_TX_POST_DAT_G1_03                                                                                        0xC9EA
#define PC9_EB_TX_POST_DAT_G1_04                                                                                        0xC9EB
#define PC9_EC_TX_POST_DAT_G1_05                                                                                        0xC9EC
#define PC9_ED_RX_OOBS_RXIDLE_00                                                                                        0xC9ED
#define PC9_F8_WD_TX_00                                                                                                 0xC9F8
#define PC9_F9_WD_TX_01                                                                                                 0xC9F9
#define PC9_FA_OOBS_00                                                                                                  0xC9FA
#define PC9_FB_OOBS_01                                                                                                  0xC9FB
#define PC9_FC_OOBS_02                                                                                                  0xC9FC
#define PC9_FD_OOBS_03                                                                                                  0xC9FD
#define PC9_FE_OOBS_04                                                                                                  0xC9FE


//--------------------------------------------------
// DP 1.4 Rx2 Audio SEC Data Part2 (Page D1)
//--------------------------------------------------
#define PD1_10_AUD_PG_SET                                                                                               0xD110
#define PD1_11_AUD_PG_SINEWAVE_PARAMETER1                                                                               0xD111
#define PD1_12_AUD_PG_SINEWAVE_PARAMETER2                                                                               0xD112
#define PD1_13_AUD_PG_SINEWAVE_PARAMETER3                                                                               0xD113
#define PD1_14_AUD_PG_SINEWAVE_PARAMETER4                                                                               0xD114
#define PD1_15_AUD_PG_SINEWAVE_PARAMETER5                                                                               0xD115
#define PD1_16_AUD_PG_SINEWAVE_PARAMETER6                                                                               0xD116
#define PD1_17_AUD_PG_SINEWAVE_PARAMETER7                                                                               0xD117
#define PD1_18_AUD_PG_SINEWAVE_PARAMETER8                                                                               0xD118
#define PD1_19_AUD_PG_SINEWAVE_PARAMETER9                                                                               0xD119
#define PD1_1A_AUD_PG_SINEWAVE_PARAMETER10                                                                              0xD11A
#define PD1_1B_AUD_PG_OFFSET1                                                                                           0xD11B
#define PD1_1C_AUD_PG_OFFSET2                                                                                           0xD11C
#define PD1_30_MAUD_ACC_EN                                                                                              0xD130
#define PD1_31_MAUD_1ST_RECORD_H                                                                                        0xD131
#define PD1_32_MAUD_1ST_RECORD_M                                                                                        0xD132
#define PD1_33_MAUD_ACC_RESULT_1ST_BYTE                                                                                 0xD133
#define PD1_34_MAUD_ACC_RESULT_2ND_BYTE                                                                                 0xD134
#define PD1_35_MAUD_ACC_RESULT_3RD_BYTE                                                                                 0xD135
#define PD1_36_MVID_ACC_EN                                                                                              0xD136
#define PD1_37_MVID_1ST_RECORD_H                                                                                        0xD137
#define PD1_38_MVID_1ST_RECORD_M                                                                                        0xD138
#define PD1_39_MVID_ACC_RESULT_1ST_BYTE                                                                                 0xD139
#define PD1_3A_MVID_ACC_RESULT_2ND_BYTE                                                                                 0xD13A
#define PD1_3B_MVID_ACC_RESULT_3RD_BYTE                                                                                 0xD13B
#define PD1_40_FS_FREQ_MEAS_CTRL0                                                                                       0xD140
#define PD1_41_FS_FREQ_MEAS_CTRL1                                                                                       0xD141
#define PD1_42_FS_FREQ_MEAS_RESULT_H                                                                                    0xD142
#define PD1_43_FS_FREQ_MEAS_RESULT_M                                                                                    0xD143
#define PD1_44_FS_FREQ_MEAS_RESULT_L                                                                                    0xD144


//--------------------------------------------------
// DP 1.4 Rx2 Video SEC Data Part2 (Page D1)
//--------------------------------------------------
#define PD1_80_DP_SDP_RSV2_MAT_HB1                                                                                      0xD180
#define PD1_81_DP_SDP_RSV2_MAT_HB3                                                                                      0xD181
#define PD1_82_DP_SDP_RSV2_HB3                                                                                          0xD182
#define PD1_83_DP_SDP_RSV2_CTRL                                                                                         0xD183
#define PD1_84_DP_SDP_RSV2_ADR                                                                                          0xD184
#define PD1_85_DP_SDP_RSV2_DAT                                                                                          0xD185
#define PD1_86_DP_SDP_RSV3_MAT_HB1                                                                                      0xD186
#define PD1_87_DP_SDP_RSV3_MAT_HB3                                                                                      0xD187
#define PD1_88_DP_SDP_RSV3_HB3                                                                                          0xD188
#define PD1_89_DP_SDP_RSV3_CTRL                                                                                         0xD189
#define PD1_8A_DP_SDP_RSV3_ADR                                                                                          0xD18A
#define PD1_8B_DP_SDP_RSV3_DAT                                                                                          0xD18B
#define PD1_8C_DP_SDP_DUMMY_3                                                                                           0xD18C
#define PD1_8D_DP_SDP_DUMMY_4                                                                                           0xD18D
#define PD1_8E_DP_SDP_DUMMY_5                                                                                           0xD18E
#define PD1_8F_DP_SDP_DUMMY_6                                                                                           0xD18F
#define PD1_90_DP_SDP_RSV4_MAT_HB1                                                                                      0xD190
#define PD1_91_DP_SDP_RSV4_MAT_HB3                                                                                      0xD191
#define PD1_92_DP_SDP_RSV4_HB3                                                                                          0xD192
#define PD1_93_DP_SDP_RSV4_CTRL                                                                                         0xD193
#define PD1_94_DP_SDP_RSV4_ADR                                                                                          0xD194
#define PD1_95_DP_SDP_RSV4_DAT                                                                                          0xD195
#define PD1_96_DP_MSA_COLOR_CTRL1                                                                                       0xD196
#define PD1_97_DP_MSA_COLOR_CTRL2                                                                                       0xD197
#define PD1_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0xD1AC
#define PD1_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0xD1AD
#define PD1_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0xD1AE
#define PD1_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0xD1AF
#define PD1_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0xD1B0
#define PD1_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0xD1B1
#define PD1_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0xD1B2
#define PD1_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0xD1B3
#define PD1_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0xD1B4
#define PD1_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0xD1B5
#define PD1_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0xD1B6
#define PD1_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0xD1B7
#define PD1_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0xD1B8
#define PD1_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0xD1B9
#define PD1_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0xD1BA
#define PD1_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0xD1BB
#define PD1_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0xD1BC
#define PD1_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0xD1BD
#define PD1_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0xD1BE
#define PD1_BF_DP_PPS_RO_CTRL                                                                                           0xD1BF


//--------------------------------------------------
// DP 1.4 Rx2 Video SEC Data Part2 Meta Sram Control (Page D1)
//--------------------------------------------------
#define PD1_D0_META_SDP0_TYPE                                                                                           0xD1D0
#define PD1_D1_META_SDP1_TYPE                                                                                           0xD1D1
#define PD1_D2_META_SDP2_TYPE                                                                                           0xD1D2
#define PD1_D3_META_SDP3_TYPE                                                                                           0xD1D3
#define PD1_D4_META_SDP4_TYPE                                                                                           0xD1D4
#define PD1_D5_META_SDP0_CTRL1                                                                                          0xD1D5
#define PD1_D6_META_SDP1_CTRL1                                                                                          0xD1D6
#define PD1_D7_META_SDP2_CTRL1                                                                                          0xD1D7
#define PD1_D8_META_SDP3_CTRL1                                                                                          0xD1D8
#define PD1_D9_META_SDP4_CTRL1                                                                                          0xD1D9
#define PD1_DA_META_SDP0_CTRL2                                                                                          0xD1DA
#define PD1_DB_META_SDP1_CTRL2                                                                                          0xD1DB
#define PD1_DC_META_SDP2_CTRL2                                                                                          0xD1DC
#define PD1_DD_META_SDP3_CTRL2                                                                                          0xD1DD
#define PD1_DE_META_SDP4_CTRL2                                                                                          0xD1DE
#define PD1_DF_META_SRAM_LEVEL                                                                                          0xD1DF
#define PD1_E0_META_SRAM_CTRL                                                                                           0xD1E0


//--------------------------------------------------
// DP Rx2 Video SEC Data Part2 Meta Sram Port Access (Page D1)
//--------------------------------------------------
#define PD1_E1_META_SRAM_PORT_ADDR                                                                                      0xD1E1
#define PD1_E2_META_SRAM_PORT_DATA                                                                                      0xD1E2
#define PD1_E3_META_SRAM_RADDR                                                                                          0xD1E3
#define PD1_E4_META_SRAM_RDATA                                                                                          0xD1E4
#define PD1_E5_SRAM_BIST_0                                                                                              0xD1E5
#define PD1_E6_SRAM_BIST_1                                                                                              0xD1E6
#define PD1_E7_SRAM_BIST_2                                                                                              0xD1E7
#define PD1_E8_META_SRAM_STATUS                                                                                         0xD1E8


//--------------------------------------------------
// DP 2.0 Rx2 HDCP 2.2 (Page D2)
//--------------------------------------------------
#define PD2_00_DP_HDCP_CONTROL                                                                                          0xD200
#define PD2_01_HDCP_IRQ                                                                                                 0xD201
#define PD2_02_HDCP_INTGT_VRF                                                                                           0xD202
#define PD2_03_HDCP_INTGT_VRF_PAT_MSB                                                                                   0xD203
#define PD2_04_HDCP_INTGT_VRF_PAT_LSB                                                                                   0xD204
#define PD2_05_HDCP_INTGT_VRF_ANS_MSB                                                                                   0xD205
#define PD2_06_HDCP_INTGT_VRF_ANS_LSB                                                                                   0xD206
#define PD2_07_HDCP_DEBUG                                                                                               0xD207
#define PD2_08_RIV0                                                                                                     0xD208
#define PD2_09_RIV1                                                                                                     0xD209
#define PD2_0A_RIV2                                                                                                     0xD20A
#define PD2_0B_RIV3                                                                                                     0xD20B
#define PD2_0C_RIV4                                                                                                     0xD20C
#define PD2_0D_RIV5                                                                                                     0xD20D
#define PD2_0E_RIV6                                                                                                     0xD20E
#define PD2_0F_RIV7                                                                                                     0xD20F
#define PD2_10_HDCP_ENC_CTRL0                                                                                           0xD210
#define PD2_11_HDCP_ENC_CTRL1                                                                                           0xD211
#define PD2_12_HDCP_ENC_CTRL2                                                                                           0xD212
#define PD2_13_HDCP_ENC_CTRL3                                                                                           0xD213
#define PD2_14_HDCP_ENC_CTRL4                                                                                           0xD214
#define PD2_15_HDCP_ENC_CTRL5                                                                                           0xD215
#define PD2_16_HDCP_ENC_CTRL6                                                                                           0xD216
#define PD2_17_HDCP_ENC_CTRL7                                                                                           0xD217
#define PD2_18_HDCP_AES_CIPHER_KEY_15                                                                                   0xD218
#define PD2_19_HDCP_AES_CIPHER_KEY_14                                                                                   0xD219
#define PD2_1A_HDCP_AES_CIPHER_KEY_13                                                                                   0xD21A
#define PD2_1B_HDCP_AES_CIPHER_KEY_12                                                                                   0xD21B
#define PD2_1C_HDCP_AES_CIPHER_KEY_11                                                                                   0xD21C
#define PD2_1D_HDCP_AES_CIPHER_KEY_10                                                                                   0xD21D
#define PD2_1E_HDCP_AES_CIPHER_KEY_9                                                                                    0xD21E
#define PD2_1F_HDCP_AES_CIPHER_KEY_8                                                                                    0xD21F
#define PD2_20_HDCP_AES_CIPHER_KEY_7                                                                                    0xD220
#define PD2_21_HDCP_AES_CIPHER_KEY_6                                                                                    0xD221
#define PD2_22_HDCP_AES_CIPHER_KEY_5                                                                                    0xD222
#define PD2_23_HDCP_AES_CIPHER_KEY_4                                                                                    0xD223
#define PD2_24_HDCP_AES_CIPHER_KEY_3                                                                                    0xD224
#define PD2_25_HDCP_AES_CIPHER_KEY_2                                                                                    0xD225
#define PD2_26_HDCP_AES_CIPHER_KEY_1                                                                                    0xD226
#define PD2_27_HDCP_AES_CIPHER_KEY_0                                                                                    0xD227
#define PD2_28_HDCP_TYPE_AES_0                                                                                          0xD228
#define PD2_29_HDCP_TYPE_AES_1                                                                                          0xD229
#define PD2_2A_HDCP_TYPE_AES_2                                                                                          0xD22A
#define PD2_2B_HDCP_ST_TYPE_0                                                                                           0xD22B
#define PD2_2C_HDCP_ST_TYPE_1                                                                                           0xD22C
#define PD2_2D_HDCP_RELATED                                                                                             0xD22D


//--------------------------------------------------
// DP 2.0 Rx2 FEC (Page D2)
//--------------------------------------------------
#define PD2_80_FEC_DECODE_CTL                                                                                           0xD280
#define PD2_81_FEC_DECODE_FIFO_SET                                                                                      0xD281
#define PD2_82_FEC_ERROR_DETECT                                                                                         0xD282
#define PD2_83_FEC_ERROR_ADDR1                                                                                          0xD283
#define PD2_84_FEC_ERROR_ADDR2                                                                                          0xD284
#define PD2_85_FEC_ERROR_ADDR_COMP                                                                                      0xD285
#define PD2_86_FEC_ERROR_CNT_H                                                                                          0xD286
#define PD2_87_FEC_ERROR_CNT_L                                                                                          0xD287
#define PD2_88_FEC_TST_SIG                                                                                              0xD288
#define PD2_89_FEC_SRAM_BIST_0                                                                                          0xD289
#define PD2_8A_FEC_SRAM_BIST_1                                                                                          0xD28A
#define PD2_8B_FEC_MERGE_PARITY_ERROR_CNT_CTRL                                                                          0xD28B
#define PD2_8C_FEC_SRAM_MARGIN_CTRL_0                                                                                   0xD28C
#define PD2_8D_FEC_SRAM_MARGIN_CTRL_1                                                                                   0xD28D
#define PD2_8E_DUMMY                                                                                                    0xD28E
#define PD2_8F_FEC_ACCUM_ERR_CTRL_0                                                                                     0xD28F
#define PD2_90_FEC_ACCUM_ERR_CTRL_1                                                                                     0xD290
#define PD2_91_FEC_ACCUM_ERR_CTRL_2                                                                                     0xD291
#define PD2_92_FEC_ACCUM_ERR_CTRL_3                                                                                     0xD292
#define PD2_93_FEC_ACCUM_ERR_CTRL_4                                                                                     0xD293
#define PD2_94_FEC_ACCUM_ERR_CTRL_5                                                                                     0xD294
#define PD2_95_FEC_ACCUM_ERR_CTRL_6                                                                                     0xD295
#define PD2_96_FEC_ACCUM_ERR_CTRL_7                                                                                     0xD296


//--------------------------------------------------
// DP 2.0 Rx2 Digital PHY (Page D2)
//--------------------------------------------------
#define PD2_A1_PHY_DIG_RESET_CTRL_DP20                                                                                  0xD2A1
#define PD2_A2_PHY_DIG_RESET_CTRL2_DP20                                                                                 0xD2A2
#define PD2_A3_LANE_MUX_DP20                                                                                            0xD2A3
#define PD2_A4_LANE_NUM_DP20_1                                                                                          0xD2A4
#define PD2_A5_LANE_NUM_DP20_2                                                                                          0xD2A5
#define PD2_A6_DECODE_10B8B_ERROR_DP20                                                                                  0xD2A6
#define PD2_A7_SCRAMBLE_CTRL_DP20                                                                                       0xD2A7
#define PD2_A8_BIST_PATTERN_SEL_DP20                                                                                    0xD2A8
#define PD2_A9_BIST_PATTERN_DP_20_1                                                                                     0xD2A9
#define PD2_AA_BIST_PATTERN_DP_20_2                                                                                     0xD2AA
#define PD2_AB_BIST_PATTERN_DP_20_3                                                                                     0xD2AB
#define PD2_AC_BIST_PATTERN_DP_20_4                                                                                     0xD2AC
#define PD2_AD_LANE_SWAP_DEBOUNCE_STATE_DP20                                                                            0xD2AD
#define PD2_AE_LANE_SWAP_DEBOUNCE_CTRL_DP20                                                                             0xD2AE
#define PD2_AF_PHY_CH_FIFO_LEVEL_DP20                                                                                   0xD2AF
#define PD2_B0_PHY_CH_FIFO_SYNC_DP20_0                                                                                  0xD2B0
#define PD2_B1_PHY_CH_FIFO_SYNC_DP20_1                                                                                  0xD2B1
#define PD2_B3_ERROR_COUNT_CTRL_DP20                                                                                    0xD2B3
#define PD2_B4_TP1_DETECT_DP20_1                                                                                        0xD2B4
#define PD2_B5_TP1_DETECT_DP20_2                                                                                        0xD2B5
#define PD2_B6_TP1_DETECT_DP20_3                                                                                        0xD2B6
#define PD2_B7_TP2_DETECT_DP20_1                                                                                        0xD2B7
#define PD2_B8_TP2_DETECT_DP20_2                                                                                        0xD2B8
#define PD2_B9_REG_DUMMY_1                                                                                              0xD2B9
#define PD2_BA_REG_DUMMY_2                                                                                              0xD2BA
#define PD2_C0_SCRAMBLE_SEED_DP20_1                                                                                     0xD2C0
#define PD2_C1_SCRAMBLE_SEED_DP20_2                                                                                     0xD2C1
#define PD2_C2_SCRAMBLE_SEED_DP20_3                                                                                     0xD2C2
#define PD2_C3_SCRAMBLE_SEED_DP20_4                                                                                     0xD2C3
#define PD2_C4_SCRAMBLE_SEED_DP20_5                                                                                     0xD2C4
#define PD2_C5_SCRAMBLE_SEED_DP20_6                                                                                     0xD2C5
#define PD2_C6_SCRAMBLE_SEED_DP20_7                                                                                     0xD2C6
#define PD2_C7_SCRAMBLE_SEED_DP20_8                                                                                     0xD2C7
#define PD2_C8_SCRAMBLE_SEED_DP20_9                                                                                     0xD2C8
#define PD2_C9_SCRAMBLE_SEED_DP20_10                                                                                    0xD2C9
#define PD2_CA_SCRAMBLE_SEED_DP20_11                                                                                    0xD2CA
#define PD2_CB_SCRAMBLE_SEED_DP20_12                                                                                    0xD2CB
#define PD2_CE_CDI_REMOVAL_DP20_1                                                                                       0xD2CE
#define PD2_CF_CDI_REMOVAL_DP20_2                                                                                       0xD2CF
#define PD2_D0_FRAME_DETECT_DP20_1                                                                                      0xD2D0
#define PD2_D1_FRAME_DETECT_DP20_2                                                                                      0xD2D1
#define PD2_D2_FRAME_DETECT_DP20_3                                                                                      0xD2D2
#define PD2_D3_CTRL_ERROR_WATCH_DOG                                                                                     0xD2D3
#define PD2_D4_DP20_VOTE_CTRL                                                                                           0xD2D4
#define PD2_D5_FRAME_DETECT_ALPM_DP20_1                                                                                 0xD2D5
#define PD2_D6_LLCP_DETECT_DP20_0                                                                                       0xD2D6
#define PD2_D7_FRAME_DETECT_ALPM_DP20_2                                                                                 0xD2D7
#define PD2_D8_FRAME_DETECT_ALPM_DP20_3                                                                                 0xD2D8
#define PD2_D9_FRAME_DETECT_ALPM_DP20_4                                                                                 0xD2D9
#define PD2_DA_FRAME_DETECT_ALPM_DP20_5                                                                                 0xD2DA
#define PD2_DB_LLCP_DETECT_DP20_1                                                                                       0xD2DB
#define PD2_DC_ALPM_DETECT_DP20                                                                                         0xD2DC
#define PD2_DD_FRAME_DETECT_DP20_6                                                                                      0xD2DD
#define PD2_F0_DP_SIG_DET_DP20_0                                                                                        0xD2F0
#define PD2_F1_DP_SIG_DET_DP20_1                                                                                        0xD2F1
#define PD2_F2_DP_SIG_DET_DP20_2                                                                                        0xD2F2
#define PD2_F3_DP_SIG_DET_DP20_3                                                                                        0xD2F3
#define PD2_F4_DP_SIG_DET_DP20_4                                                                                        0xD2F4
#define PD2_F5_FRAME_DETECT_DP20_4                                                                                      0xD2F5
#define PD2_F6_FRAME_DETECT_DP20_5                                                                                      0xD2F6
#define PD2_F7_DESKEW_PHY                                                                                               0xD2F7
#define PD2_F8_DESKEW_PHY1                                                                                              0xD2F8
#define PD2_F9_SS_SHIFT_0                                                                                               0xD2F9
#define PD2_FA_LANE_COUNT_CONV_0                                                                                        0xD2FA
#define PD2_FB_DPRX20_TEST_PIN                                                                                          0xD2FB
#define PD2_FC_DPRX20_CHFIFO_CTL                                                                                        0xD2FC
#define PD2_FD_DESKEW_PHY2                                                                                              0xD2FD


//--------------------------------------------------
// DP 2.0 Rx2 Digital MAC (Page D3)
//--------------------------------------------------
#define PD3_00_DPF_CTRL_0                                                                                               0xD300
#define PD3_01_DPF_CTRL_1                                                                                               0xD301
#define PD3_02_DPF_CTRL_2                                                                                               0xD302
#define PD3_03_DPF_CTRL_3                                                                                               0xD303
#define PD3_04_DPF_CTRL_4                                                                                               0xD304
#define PD3_05_DP20MAC_RESET                                                                                            0xD305
#define PD3_06_INTERLACE_CTRL_0                                                                                         0xD306
#define PD3_07_INTERLACE_CTRL_1                                                                                         0xD307
#define PD3_08_INTERLACE_CTRL_2                                                                                         0xD308
#define PD3_09_DUMMY_09                                                                                                 0xD309
#define PD3_0A_IF_PG                                                                                                    0xD30A
#define PD3_0B_TEST0                                                                                                    0xD30B
#define PD3_0C_TEST1                                                                                                    0xD30C
#define PD3_0D_SRAM_BIST0                                                                                               0xD30D
#define PD3_0E_SRAM_BIST1                                                                                               0xD30E
#define PD3_0F_SRAM_MARGIN1                                                                                             0xD30F
#define PD3_10_MN_DPF_HTT_M                                                                                             0xD310
#define PD3_11_MN_DPF_HTT_L                                                                                             0xD311
#define PD3_12_MN_DPF_HST_M                                                                                             0xD312
#define PD3_13_MN_DPF_HST_L                                                                                             0xD313
#define PD3_14_MN_DPF_HWD_M                                                                                             0xD314
#define PD3_15_MN_DPF_HWD_L                                                                                             0xD315
#define PD3_16_MN_DPF_HSW_M                                                                                             0xD316
#define PD3_17_MN_DPF_HSW_L                                                                                             0xD317
#define PD3_18_MN_DPF_VTT_M                                                                                             0xD318
#define PD3_19_MN_DPF_VTT_L                                                                                             0xD319
#define PD3_1A_MN_DPF_VST_M                                                                                             0xD31A
#define PD3_1B_MN_DPF_VST_L                                                                                             0xD31B
#define PD3_1C_MN_DPF_VHT_M                                                                                             0xD31C
#define PD3_1D_MN_DPF_VHT_L                                                                                             0xD31D
#define PD3_1E_MN_DPF_VSW_M                                                                                             0xD31E
#define PD3_1F_MN_DPF_VSW_L                                                                                             0xD31F
#define PD3_20_PG_CTRL_0                                                                                                0xD320
#define PD3_21_PG_CTRL_1                                                                                                0xD321
#define PD3_22_PG_CTRL_2                                                                                                0xD322
#define PD3_23_PG_CTRL_3                                                                                                0xD323
#define PD3_24_FIFO_STATUS_CNT                                                                                          0xD324
#define PD3_25_DSC_CTRL_0                                                                                               0xD325
#define PD3_26_DSC_CTRL_1                                                                                               0xD326
#define PD3_27_DSC_CTRL_2                                                                                               0xD327
#define PD3_28_DUMMY_28                                                                                                 0xD328
#define PD3_29_RANDOM_PG                                                                                                0xD329
#define PD3_2A_MN_DPF_BG_RED_M                                                                                          0xD32A
#define PD3_2B_MN_DPF_BG_RED_L                                                                                          0xD32B
#define PD3_2C_MN_DPF_BG_GRN_M                                                                                          0xD32C
#define PD3_2D_MN_DPF_BG_GRN_L                                                                                          0xD32D
#define PD3_2E_MN_DPF_BG_BLU_M                                                                                          0xD32E
#define PD3_2F_MN_DPF_BG_BLU_L                                                                                          0xD32F
#define PD3_30_EVBLK2VS_H                                                                                               0xD330
#define PD3_31_EVBLK2VS_M                                                                                               0xD331
#define PD3_32_EVBLK2VS_L                                                                                               0xD332
#define PD3_33_OVBLK2VS_H                                                                                               0xD333
#define PD3_34_OVBLK2VS_M                                                                                               0xD334
#define PD3_35_OVBLK2VS_L                                                                                               0xD335
#define PD3_36_BS2HS_0                                                                                                  0xD336
#define PD3_37_BS2HS_1                                                                                                  0xD337
#define PD3_38_VS_FRONT_PORCH_0                                                                                         0xD338
#define PD3_39_VS_FRONT_PORCH_1                                                                                         0xD339
#define PD3_3A_DUMMY_3A                                                                                                 0xD33A
#define PD3_3B_DP_HTT_DEONLY_MINUS                                                                                      0xD33B
#define PD3_3C_ALPM_T1_H                                                                                                0xD33C
#define PD3_3D_ALPM_T1_L                                                                                                0xD33D
#define PD3_3E_DUMMY_3E                                                                                                 0xD33E
#define PD3_3F_DUMMY_3F                                                                                                 0xD33F
#define PD3_40_MN_MEAS_CTRL                                                                                             0xD340
#define PD3_41_MN_MEAS_VLN_H                                                                                            0xD341
#define PD3_42_MN_MEAS_VLN_M                                                                                            0xD342
#define PD3_43_MN_MEAS_VLN_L                                                                                            0xD343
#define PD3_44_MN_MEAS_HLN_M                                                                                            0xD344
#define PD3_45_MN_MEAS_HLN_L                                                                                            0xD345
#define PD3_46_VHEIGHT_MSB                                                                                              0xD346
#define PD3_47_VHEIGHT_LSB                                                                                              0xD347
#define PD3_48_VBLANK_MSB                                                                                               0xD348
#define PD3_49_VBLANK_LSB                                                                                               0xD349
#define PD3_4A_HBLANK_MSB                                                                                               0xD34A
#define PD3_4B_HBLANK_LSB                                                                                               0xD34B
#define PD3_4C_VIDEO_EN_CNT_0                                                                                           0xD34C
#define PD3_4D_VIDEO_EN_CNT_1                                                                                           0xD34D
#define PD3_4E_VIDEO_EN_CNT_2                                                                                           0xD34E
#define PD3_4F_DUMMY_4F                                                                                                 0xD34F
#define PD3_50_DP_CRC_CTRL                                                                                              0xD350
#define PD3_51_DP_CRC_R_M                                                                                               0xD351
#define PD3_52_DP_CRC_R_L                                                                                               0xD352
#define PD3_53_DP_CRC_G_M                                                                                               0xD353
#define PD3_54_DP_CRC_G_L                                                                                               0xD354
#define PD3_55_DP_CRC_B_M                                                                                               0xD355
#define PD3_56_DP_CRC_B_L                                                                                               0xD356
#define PD3_57_DP_ALPM0                                                                                                 0xD357
#define PD3_58_DP_ALPM1                                                                                                 0xD358
#define PD3_59_DP_ALPM2                                                                                                 0xD359
#define PD3_5A_DP_ALPM3                                                                                                 0xD35A
#define PD3_5B_DUMMY_5B                                                                                                 0xD35B


//--------------------------------------------------
// DP 2.0 Rx2 Video SEC Data Part1 (Page D4)
//--------------------------------------------------
#define PD4_00_MN_STRM_ATTR_CTRL                                                                                        0xD400
#define PD4_01_DP_VBID                                                                                                  0xD401
#define PD4_02_MN_STRM_ATTR_MISC                                                                                        0xD402
#define PD4_03_MN_STRM_ATTR_MISC1                                                                                       0xD403
#define PD4_04_MSA_VFREQ_0                                                                                              0xD404
#define PD4_05_MSA_VFREQ_1                                                                                              0xD405
#define PD4_06_MSA_VFREQ_2                                                                                              0xD406
#define PD4_07_MSA_VFREQ_3                                                                                              0xD407
#define PD4_08_MSA_VFREQ_4                                                                                              0xD408
#define PD4_09_MSA_VFREQ_5                                                                                              0xD409
#define PD4_0A_MSA_AFREQ_0                                                                                              0xD40A
#define PD4_0B_MSA_AFREQ_1                                                                                              0xD40B
#define PD4_0C_MSA_AFREQ_2                                                                                              0xD40C
#define PD4_0D_MSA_AFREQ_3                                                                                              0xD40D
#define PD4_0E_MSA_AFREQ_4                                                                                              0xD40E
#define PD4_0F_MSA_AFREQ_5                                                                                              0xD40F
#define PD4_10_MSA_HTT_0                                                                                                0xD410
#define PD4_11_MSA_HTT_1                                                                                                0xD411
#define PD4_12_MSA_HST_0                                                                                                0xD412
#define PD4_13_MSA_HST_1                                                                                                0xD413
#define PD4_14_MSA_HWD_0                                                                                                0xD414
#define PD4_15_MSA_HWD_1                                                                                                0xD415
#define PD4_16_MSA_HSW_0                                                                                                0xD416
#define PD4_17_MSA_HSW_1                                                                                                0xD417
#define PD4_18_MSA_VTT_0                                                                                                0xD418
#define PD4_19_MSA_VTT_1                                                                                                0xD419
#define PD4_1A_MSA_VST_0                                                                                                0xD41A
#define PD4_1B_MSA_VST_1                                                                                                0xD41B
#define PD4_1C_MSA_VHT_0                                                                                                0xD41C
#define PD4_1D_MSA_VHT_1                                                                                                0xD41D
#define PD4_1E_MSA_VSW_0                                                                                                0xD41E
#define PD4_1F_MSA_VSW_1                                                                                                0xD41F
#define PD4_20_DP_SDP_ADP_SYNC_MAT_HB1                                                                                  0xD420
#define PD4_21_DP_SDP_ADP_SYNC_HB2                                                                                      0xD421
#define PD4_22_DP_SDP_ADP_SYNC_MAT_HB3                                                                                  0xD422
#define PD4_23_DP_SDP_ADP_SYNC_HB3                                                                                      0xD423
#define PD4_24_DP_SDP_ADP_SYNC_CTRL_0                                                                                   0xD424
#define PD4_25_DP_SDP_ADP_SYNC_CTRL_1                                                                                   0xD425
#define PD4_26_DP_SDP_ADP_SYNC_ADDR                                                                                     0xD426
#define PD4_27_DP_SDP_ADP_SYNC_DAT                                                                                      0xD427
#define PD4_28_DP_SDP_SPD_MAT_HB1                                                                                       0xD428
#define PD4_29_DP_SDP_SPD_MAT_HB3                                                                                       0xD429
#define PD4_2A_DP_SDP_SPD_HB3                                                                                           0xD42A
#define PD4_2B_DP_SDP_SPD_CTRL                                                                                          0xD42B
#define PD4_2C_DP_SDP_SPD_CHG_MNT                                                                                       0xD42C
#define PD4_2D_DP_SDP_SPD_CHG                                                                                           0xD42D
#define PD4_2E_DP_SDP_SPD_ADR                                                                                           0xD42E
#define PD4_2F_DP_SDP_SPD_DAT                                                                                           0xD42F
#define PD4_30_DP_SDP_HDR_INFO_MAT_HB1                                                                                  0xD430
#define PD4_31_DP_SDP_HDR_INFO_MAT_HB3                                                                                  0xD431
#define PD4_32_DP_SDP_HDR_INFO_HB3                                                                                      0xD432
#define PD4_33_DP_SDP_HDR_INFO_CTRL                                                                                     0xD433
#define PD4_34_DP_SDP_HDR_INFO_MNT                                                                                      0xD434
#define PD4_35_DP_SDP_HDR_INFO_ADR                                                                                      0xD435
#define PD4_36_DP_SDP_HDR_INFO_DAT                                                                                      0xD436
#define PD4_37_DP_GLB_STATUS                                                                                            0xD437
#define PD4_38_DP_WD_CTRL_0                                                                                             0xD438
#define PD4_39_DP_WD_CTRL_1                                                                                             0xD439
#define PD4_3A_DP_IRQ_CTRL0                                                                                             0xD43A
#define PD4_3B_DP_IRQ_CTRL1                                                                                             0xD43B
#define PD4_3C_DUMMY_3C                                                                                                 0xD43C
#define PD4_3D_DUMMY_3D                                                                                                 0xD43D
#define PD4_3E_DUMMY_3E                                                                                                 0xD43E
#define PD4_3F_DUMMY_3F                                                                                                 0xD43F
#define PD4_40_VSC0                                                                                                     0xD440
#define PD4_41_VSC1                                                                                                     0xD441
#define PD4_42_VSC2                                                                                                     0xD442
#define PD4_43_VSC3                                                                                                     0xD443
#define PD4_44_VSC4                                                                                                     0xD444
#define PD4_45_VSC5                                                                                                     0xD445
#define PD4_46_VSC6                                                                                                     0xD446
#define PD4_47_VSC7                                                                                                     0xD447
#define PD4_48_VSC8                                                                                                     0xD448
#define PD4_49_VSC9                                                                                                     0xD449
#define PD4_4A_VSC10                                                                                                    0xD44A
#define PD4_4B_VSC11                                                                                                    0xD44B
#define PD4_4C_SEC_INFO_DSC_BPP_H                                                                                       0xD44C
#define PD4_4D_SEC_INFO_DSC_BPP_L                                                                                       0xD44D
#define PD4_4E_SRAM_BIST_0                                                                                              0xD44E
#define PD4_4F_SRAM_BIST_1                                                                                              0xD44F
#define PD4_E7_DP_MAC_PPS_DYN_MDATA_CTRL                                                                                0xD4E7
#define PD4_E8_DP_MAC_DYN_MDATA_HB1                                                                                     0xD4E8
#define PD4_E9_DP_MAC_DYN_MDATA_HB2                                                                                     0xD4E9
#define PD4_EA_DP_MAC_DYN_MDATA_HB3                                                                                     0xD4EA
#define PD4_EB_DP_MAC_PPS_HB0                                                                                           0xD4EB
#define PD4_EC_DP_MAC_PPS_HB2                                                                                           0xD4EC
#define PD4_ED_DP_MAC_PPS_HB3                                                                                           0xD4ED
#define PD4_EE_DP_MAC_PPS_ACCESS_ADR                                                                                    0xD4EE
#define PD4_EF_DP_MAC_PPS_ACCESS_DAT                                                                                    0xD4EF
#define PD4_F0_DP_SDP_RSV0_MAT_HB1                                                                                      0xD4F0
#define PD4_F1_DP_SDP_RSV0_MAT_HB3                                                                                      0xD4F1
#define PD4_F2_DP_SDP_RSV0_HB3                                                                                          0xD4F2
#define PD4_F3_DP_SDP_RSV0_CTRL                                                                                         0xD4F3
#define PD4_F4_DP_SDP_RSV0_ADR                                                                                          0xD4F4
#define PD4_F5_DP_SDP_RSV0_DAT                                                                                          0xD4F5
#define PD4_F6_DP_SDP_RSV1_MAT_HB1                                                                                      0xD4F6
#define PD4_F7_DP_SDP_RSV1_MAT_HB3                                                                                      0xD4F7
#define PD4_F8_DP_SDP_RSV1_HB3                                                                                          0xD4F8
#define PD4_F9_DP_SDP_RSV1_CTRL                                                                                         0xD4F9
#define PD4_FA_DP_SDP_RSV1_ADR                                                                                          0xD4FA
#define PD4_FB_DP_SDP_RSV1_DAT                                                                                          0xD4FB
#define PD4_FC_DP_MAC_DYN_MDATA_HB0                                                                                     0xD4FC
#define PD4_FD_DUMMY_1                                                                                                  0xD4FD
#define PD4_FE_DUMMY_2                                                                                                  0xD4FE
#define PD4_FF_DUMMY_3                                                                                                  0xD4FF


//--------------------------------------------------
// DP 2.0 Rx2 Audio SEC Data Part1 (Page D4)
//--------------------------------------------------
#define PD4_50_AUD_FREQUENY_DET_0                                                                                       0xD450
#define PD4_51_AUD_FREQUENY_DET_1                                                                                       0xD451
#define PD4_52_AUD_SAMPLE_CNT_0                                                                                         0xD452
#define PD4_53_AUD_SAMPLE_CNT_1                                                                                         0xD453
#define PD4_54_AUD_FREQUENY_TH_0                                                                                        0xD454
#define PD4_55_AUD_FREQUENY_TH_1                                                                                        0xD455
#define PD4_56_AUD_FREQUENY_TH_2                                                                                        0xD456
#define PD4_57_AUD_FREQUENY_TH_3                                                                                        0xD457
#define PD4_58_AUD_FREQUENY_TH_4                                                                                        0xD458
#define PD4_59_AUD_FREQUENY_TH_5                                                                                        0xD459
#define PD4_5A_SCODE_0                                                                                                  0xD45A
#define PD4_5B_SCODE_1                                                                                                  0xD45B
#define PD4_5C_SCODE_2                                                                                                  0xD45C
#define PD4_5D_AUD_BURST_IN_CTR                                                                                         0xD45D
#define PD4_5E_SDP_AUD_STR_HB2                                                                                          0xD45E
#define PD4_5F_SDP_AUD_STR_HB3                                                                                          0xD45F
#define PD4_60_N_F_CODE_0                                                                                               0xD460
#define PD4_61_N_F_CODE_1                                                                                               0xD461
#define PD4_62_N_F_CODE_2                                                                                               0xD462
#define PD4_63_N_F_CODE_3                                                                                               0xD463
#define PD4_64_N_F_CODE_4                                                                                               0xD464
#define PD4_65_N_F_CODE_5                                                                                               0xD465
#define PD4_66_N_F_CODE_6                                                                                               0xD466
#define PD4_67_N_F_CODE_7                                                                                               0xD467
#define PD4_68_N_F_CODE_8                                                                                               0xD468
#define PD4_69_DUMMY_69                                                                                                 0xD469
#define PD4_6A_DUMMY_6A                                                                                                 0xD46A
#define PD4_6B_DUMMY_6B                                                                                                 0xD46B
#define PD4_6C_DUMMY_6C                                                                                                 0xD46C
#define PD4_6D_DUMMY_6D                                                                                                 0xD46D
#define PD4_6E_DUMMY_6E                                                                                                 0xD46E
#define PD4_6F_DUMMY_6F                                                                                                 0xD46F
#define PD4_70_AUD_BUFFER_CTRL_0                                                                                        0xD470
#define PD4_71_AUD_BUFFER_CTRL_1                                                                                        0xD471
#define PD4_72_AUD_BUFFER_CTRL_2                                                                                        0xD472
#define PD4_73_AUD_BUFFER_CTRL_3                                                                                        0xD473
#define PD4_74_AUD_FSM_CTRL_0                                                                                           0xD474
#define PD4_75_AUD_MAN_FSM_CTRL_1                                                                                       0xD475
#define PD4_76_DVC_CTRL                                                                                                 0xD476
#define PD4_77_DVC_VA                                                                                                   0xD477
#define PD4_78_DVC_WINDOW_CONTROL_0                                                                                     0xD478
#define PD4_79_DVC_WINDOW_CONTROL_1                                                                                     0xD479
#define PD4_7A_DVC_GAIN_READ_MSB                                                                                        0xD47A
#define PD4_7B_DVC_GAIN_READ_LSB                                                                                        0xD47B
#define PD4_7C_AUD_FSM_CTRL_1                                                                                           0xD47C
#define PD4_7D_AUD_FSM_CTRL_2                                                                                           0xD47D
#define PD4_7E_DVC_WINDOW_CONTROL_FAN_OUT                                                                               0xD47E
#define PD4_7F_TEST_PIN                                                                                                 0xD47F
#define PD4_A9_SPDIF_TX_0                                                                                               0xD4A9
#define PD4_AA_SPDIF_TX_1                                                                                               0xD4AA
#define PD4_AB_CS_ADDR                                                                                                  0xD4AB
#define PD4_AC_CS_DATA                                                                                                  0xD4AC
#define PD4_AD_SPDIF_CS_2                                                                                               0xD4AD
#define PD4_AE_SPDIF_CS_3                                                                                               0xD4AE
#define PD4_AF_SPDIF_CS_4                                                                                               0xD4AF
#define PD4_B0_DP_AUD_CH_STATUS0                                                                                        0xD4B0
#define PD4_B1_DP_AUD_CH_STATUS1                                                                                        0xD4B1
#define PD4_B2_DP_AUD_CH_STATUS2                                                                                        0xD4B2
#define PD4_B3_DP_AUD_CH_STATUS3                                                                                        0xD4B3
#define PD4_B4_DP_AUD_CH_STATUS4                                                                                        0xD4B4
#define PD4_B5_DP_AUD_CRC_0                                                                                             0xD4B5
#define PD4_B6_DP_AUD_CRC_1                                                                                             0xD4B6
#define PD4_B7_DP_AUD_CRC_2                                                                                             0xD4B7
#define PD4_B8_DP_I2S_CTRL                                                                                              0xD4B8
#define PD4_B9_AUD_I2S_CRC_HB                                                                                           0xD4B9
#define PD4_BA_AUD_I2S_CRC_LB                                                                                           0xD4BA
#define PD4_BB_TO_DAC_CH_SEL                                                                                            0xD4BB
#define PD4_BC_AUD_CH_LO_SEL                                                                                            0xD4BC
#define PD4_BD_AUD_VALID_STATUS                                                                                         0xD4BD
#define PD4_BE_DP_CHANNEL_EN_1                                                                                          0xD4BE
#define PD4_BF_DP_CHANNEL_EN_2                                                                                          0xD4BF
#define PD4_C0_SPDIFTX_FRAME_0                                                                                          0xD4C0
#define PD4_C1_SPDIFTX_FRAME_1                                                                                          0xD4C1
#define PD4_C2_SPDIFTX_FRAME_2                                                                                          0xD4C2
#define PD4_C3_SPDIFTX_FRAME_3                                                                                          0xD4C3
#define PD4_C4_SPDIFTX_FRAME_4                                                                                          0xD4C4
#define PD4_C5_SPDIFTX_FRAME_5                                                                                          0xD4C5
#define PD4_C6_SPDIFTX_CHST_CTRL                                                                                        0xD4C6
#define PD4_C7_AUD_LAYOUT_CTRL                                                                                          0xD4C7
#define PD4_C8_DP_AUD_CTRL                                                                                              0xD4C8
#define PD4_C9_DP_AUD_ID                                                                                                0xD4C9
#define PD4_CA_DP_AUD_ID_DETECT                                                                                         0xD4CA
#define PD4_CB_DP_SEC_MISC_1                                                                                            0xD4CB
#define PD4_CD_DUMMY_CD                                                                                                 0xD4CD
#define PD4_CE_DUMMY_CE                                                                                                 0xD4CE
#define PD4_CF_DUMMY_CF                                                                                                 0xD4CF
#define PD4_E0_SDP_ACM_ISRC_INT                                                                                         0xD4E0
#define PD4_E1_SDP_ACM_0                                                                                                0xD4E1
#define PD4_E2_SDP_ACM_1                                                                                                0xD4E2
#define PD4_E3_SDP_ISRC_0                                                                                               0xD4E3
#define PD4_E4_SDP_ISRC_ADR                                                                                             0xD4E4
#define PD4_E5_SDP_ISRC_DATA                                                                                            0xD4E5
#define PD4_E6_DP_SDP_ISRC_MAT_HB1                                                                                      0xD4E6


//--------------------------------------------------
// DP 2.0 Rx2 Audio SEC Data Part2 (Page D5)
//--------------------------------------------------
#define PD5_40_FS_FREQ_MEAS_CTRL0                                                                                       0xD540
#define PD5_41_FS_FREQ_MEAS_CTRL1                                                                                       0xD541
#define PD5_42_FS_FREQ_MEAS_RESULT_H                                                                                    0xD542
#define PD5_43_FS_FREQ_MEAS_RESULT_M                                                                                    0xD543
#define PD5_44_FS_FREQ_MEAS_RESULT_L                                                                                    0xD544


//--------------------------------------------------
// DP 2.0 Rx2 Video SEC Data Part2 (Page D5)
//--------------------------------------------------
#define PD5_80_DP_SDP_RSV2_MAT_HB1                                                                                      0xD580
#define PD5_81_DP_SDP_RSV2_MAT_HB3                                                                                      0xD581
#define PD5_82_DP_SDP_RSV2_HB3                                                                                          0xD582
#define PD5_83_DP_SDP_RSV2_CTRL                                                                                         0xD583
#define PD5_84_DP_SDP_RSV2_ADR                                                                                          0xD584
#define PD5_85_DP_SDP_RSV2_DAT                                                                                          0xD585
#define PD5_86_DP_SDP_RSV3_MAT_HB1                                                                                      0xD586
#define PD5_87_DP_SDP_RSV3_MAT_HB3                                                                                      0xD587
#define PD5_88_DP_SDP_RSV3_HB3                                                                                          0xD588
#define PD5_89_DP_SDP_RSV3_CTRL                                                                                         0xD589
#define PD5_8A_DP_SDP_RSV3_ADR                                                                                          0xD58A
#define PD5_8B_DP_SDP_RSV3_DAT                                                                                          0xD58B
#define PD5_8C_DP_SDP_DUMMY_3                                                                                           0xD58C
#define PD5_8D_DP_SDP_DUMMY_4                                                                                           0xD58D
#define PD5_8E_DP_SDP_DUMMY_5                                                                                           0xD58E
#define PD5_8F_DP_SDP_DUMMY_6                                                                                           0xD58F
#define PD5_90_DP_SDP_RSV4_MAT_HB1                                                                                      0xD590
#define PD5_91_DP_SDP_RSV4_MAT_HB3                                                                                      0xD591
#define PD5_92_DP_SDP_RSV4_HB3                                                                                          0xD592
#define PD5_93_DP_SDP_RSV4_CTRL                                                                                         0xD593
#define PD5_94_DP_SDP_RSV4_ADR                                                                                          0xD594
#define PD5_95_DP_SDP_RSV4_DAT                                                                                          0xD595
#define PD5_96_DP_MSA_COLOR_CTRL1                                                                                       0xD596
#define PD5_97_DP_MSA_COLOR_CTRL2                                                                                       0xD597
#define PD5_A0_DP_SDP_CRC_CHECK_0                                                                                       0xD5A0
#define PD5_A1_DP_SDP_CRC_CHECK_1                                                                                       0xD5A1
#define PD5_A2_DP_SDP_CRC_CHECK_2                                                                                       0xD5A2
#define PD5_A3_DP_SDP_CRC_CHECK_3                                                                                       0xD5A3
#define PD5_A4_DP_SDP_CRC_CHECK_INT_FLAG_0                                                                              0xD5A4
#define PD5_AC_DP_PPS_RO_CONFIG_ADDR_0                                                                                  0xD5AC
#define PD5_AD_DP_PPS_RO_CONFIG_ADDR_1                                                                                  0xD5AD
#define PD5_AE_DP_PPS_RO_CONFIG_ADDR_2                                                                                  0xD5AE
#define PD5_AF_DP_PPS_RO_CONFIG_ADDR_3                                                                                  0xD5AF
#define PD5_B0_DP_PPS_RO_CONFIG_DATA_0                                                                                  0xD5B0
#define PD5_B1_DP_PPS_RO_CONFIG_DATA_1                                                                                  0xD5B1
#define PD5_B2_DP_PPS_RO_CONFIG_DATA_2                                                                                  0xD5B2
#define PD5_B3_DP_PPS_RO_CONFIG_DATA_3                                                                                  0xD5B3
#define PD5_B4_DP_PPS_RO_DATA_BYTE_3                                                                                    0xD5B4
#define PD5_B5_DP_PPS_RO_DATA_BYTE_4                                                                                    0xD5B5
#define PD5_B6_DP_PPS_RO_DATA_BYTE_6                                                                                    0xD5B6
#define PD5_B7_DP_PPS_RO_DATA_BYTE_7                                                                                    0xD5B7
#define PD5_B8_DP_PPS_RO_DATA_BYTE_8                                                                                    0xD5B8
#define PD5_B9_DP_PPS_RO_DATA_BYTE_9                                                                                    0xD5B9
#define PD5_BA_DP_PPS_RO_DATA_BYTE_10                                                                                   0xD5BA
#define PD5_BB_DP_PPS_RO_DATA_BYTE_11                                                                                   0xD5BB
#define PD5_BC_DP_PPS_RO_DATA_BYTE_12                                                                                   0xD5BC
#define PD5_BD_DP_PPS_RO_DATA_BYTE_13                                                                                   0xD5BD
#define PD5_BE_DP_PPS_RO_DATA_BYTE_88                                                                                   0xD5BE
#define PD5_BF_DP_PPS_RO_CTRL                                                                                           0xD5BF


//--------------------------------------------------
// DP 2.0 Rx2 Video SEC Data Part2 Meta Sram Control (Page D5)
//--------------------------------------------------
#define PD5_D0_META_SDP0_TYPE                                                                                           0xD5D0
#define PD5_D1_META_SDP1_TYPE                                                                                           0xD5D1
#define PD5_D2_META_SDP2_TYPE                                                                                           0xD5D2
#define PD5_D3_META_SDP3_TYPE                                                                                           0xD5D3
#define PD5_D4_META_SDP4_TYPE                                                                                           0xD5D4
#define PD5_D5_META_SDP0_CTRL1                                                                                          0xD5D5
#define PD5_D6_META_SDP1_CTRL1                                                                                          0xD5D6
#define PD5_D7_META_SDP2_CTRL1                                                                                          0xD5D7
#define PD5_D8_META_SDP3_CTRL1                                                                                          0xD5D8
#define PD5_D9_META_SDP4_CTRL1                                                                                          0xD5D9
#define PD5_DA_META_SDP0_CTRL2                                                                                          0xD5DA
#define PD5_DB_META_SDP1_CTRL2                                                                                          0xD5DB
#define PD5_DC_META_SDP2_CTRL2                                                                                          0xD5DC
#define PD5_DD_META_SDP3_CTRL2                                                                                          0xD5DD
#define PD5_DE_META_SDP4_CTRL2                                                                                          0xD5DE
#define PD5_DF_META_SRAM_LEVEL                                                                                          0xD5DF
#define PD5_E0_META_SRAM_CTRL                                                                                           0xD5E0


//--------------------------------------------------
// FRC Channel1 (Page D7)
//--------------------------------------------------
#define PD7_00_M_CAP_BLOCK_CTRL                                                                                         0xD700
#define PD7_01_M_CAP_CLIENT_SEL                                                                                         0xD701
#define PD7_02_M_CAP_BLOCK_POR                                                                                          0xD702
#define PD7_03_M_CAP_BLOCK_SEL                                                                                          0xD703
#define PD7_04_M_CAP_CTRL_2                                                                                             0xD704
#define PD7_05_M_CAP_DB_SEL                                                                                             0xD705
#define PD7_80_M_DISP_BLOCK_CTRL                                                                                        0xD780
#define PD7_81_M_DISP_CLIENT_SEL                                                                                        0xD781
#define PD7_82_M_DISP_BLOCK_SEL                                                                                         0xD782
#define PD7_83_M_DISP_CTRL                                                                                              0xD783
#define PD7_84_M_DISP_CTRL_2                                                                                            0xD784
#define PD7_85_M_DISP_BOT_CH                                                                                            0xD785
#define PD7_86_M_DISP_DB_SEL                                                                                            0xD786
#define PD7_F0_M_OD_FREEZE                                                                                              0xD7F0
#define PD7_F1_M_MISC                                                                                                   0xD7F1


//--------------------------------------------------
// IMD Domain Double Buffer Channel1 (Page D7)
//--------------------------------------------------
#define PD7_D0_I_DB_CTRL                                                                                                0xD7D0
#define PD7_D1_IMD_DB_STATUS                                                                                            0xD7D1


//--------------------------------------------------
// USB 2.0 Host Controller (Page DF)
//--------------------------------------------------
#define PDF_00_USB_CTR0_REG_1                                                                                           0xDF00
#define PDF_01_USB_DIVIDER                                                                                              0xDF01
#define PDF_02_USB_REGIF_CTRL                                                                                           0xDF02
#define PDF_03_USB_REG_ADDR                                                                                             0xDF03
#define PDF_04_USB_REG_DATA0                                                                                            0xDF04
#define PDF_05_USB_REG_DATA1                                                                                            0xDF05
#define PDF_06_USB_REG_DATA2                                                                                            0xDF06
#define PDF_07_USB_REG_DATA3                                                                                            0xDF07
#define PDF_11_USB_BUF_CTRL                                                                                             0xDF11
#define PDF_12_USB_BUF_ADR_MSB                                                                                          0xDF12
#define PDF_13_USB_BUF_ADR_LSB                                                                                          0xDF13
#define PDF_14_USB_BUF_DATA0                                                                                            0xDF14
#define PDF_15_USB_BUF_DATA1                                                                                            0xDF15
#define PDF_16_USB_BUF_DATA2                                                                                            0xDF16
#define PDF_17_USB_BUF_DATA3                                                                                            0xDF17
#define PDF_18_USB_BIST_CTRL                                                                                            0xDF18
#define PDF_19_USB_BIST_CTRL1                                                                                           0xDF19
#define PDF_20_USB_ADDR_MAP_CTRL0                                                                                       0xDF20
#define PDF_21_USB_ADDR_MAP_ADDR0                                                                                       0xDF21
#define PDF_22_USB_ADDR_DEST_MSB0                                                                                       0xDF22
#define PDF_23_USB_ADDR_DEST_LSB0                                                                                       0xDF23
#define PDF_24_USB_ADDR_MAP_CTRL1                                                                                       0xDF24
#define PDF_25_USB_ADDR_MAP_ADDR1                                                                                       0xDF25
#define PDF_26_USB_ADDR_DEST_MSB1                                                                                       0xDF26
#define PDF_27_USB_ADDR_DEST_LSB1                                                                                       0xDF27
#define PDF_28_USB_ADDR_MAP_CTRL2                                                                                       0xDF28
#define PDF_29_USB_ADDR_MAP_ADDR2                                                                                       0xDF29
#define PDF_2A_USB_ADDR_DEST_MSB2                                                                                       0xDF2A
#define PDF_2B_USB_ADDR_DEST_LSB2                                                                                       0xDF2B
#define PDF_2C_USB_ADDR_DEST_ELSE_MSB                                                                                   0xDF2C
#define PDF_2D_USB_ADDR_DEST_ELSE_LSB0                                                                                  0xDF2D
#define PDF_60_USB_WRAPP_REG_0                                                                                          0xDF60
#define PDF_61_USB_WRAPP_REG_1                                                                                          0xDF61
#define PDF_62_USB_VSTATUS_REG                                                                                          0xDF62
#define PDF_63_USB_SYS_INT_REG                                                                                          0xDF63
#define PDF_64_USB_EHCI_POWMANAGE_REG                                                                                   0xDF64
#define PDF_65_USB_EHCI_STRAP_SIG_REG_0                                                                                 0xDF65
#define PDF_66_USB_EHCI_STRAP_SIG_REG_1                                                                                 0xDF66
#define PDF_67_USB_UTMI_STRAP_SIG_REG                                                                                   0xDF67
#define PDF_68_USB_OHCI_SIG_REG                                                                                         0xDF68
#define PDF_69_USB_OHCI_LEG_SIG_REG                                                                                     0xDF69
#define PDF_6A_USB_MUX_SIG_REG                                                                                          0xDF6A
#define PDF_6B_USB_RESET_UTMI_REG                                                                                       0xDF6B
#define PDF_6C_USB_SELF_LOOP_BACK_REG_0                                                                                 0xDF6C
#define PDF_6D_USB_SELF_LOOP_BACK_REG_1                                                                                 0xDF6D
#define PDF_6E_USB_PHY_SLB0_REG                                                                                         0xDF6E
#define PDF_6F_USB_CTR0_REG_0                                                                                           0xDF6F
#define PDF_70_USB_PHY_SLB0_REG0                                                                                        0xDF70
#define PDF_71_USB_PHY_SLB0_REG1                                                                                        0xDF71
#define PDF_72_USB_PHY_PLL                                                                                              0xDF72
#define PDF_73_USB_PHY_LDO                                                                                              0xDF73


//--------------------------------------------------
// D2 OOBS Offset Calibration (Page E3)
//--------------------------------------------------
#define PE3_00_RX_K_OOBS_L0_00                                                                                          0xE300
#define PE3_01_RX_K_OOBS_L0_01                                                                                          0xE301
#define PE3_02_RX_K_OOBS_L0_02                                                                                          0xE302
#define PE3_03_RX_K_OOBS_L0_03                                                                                          0xE303
#define PE3_04_RX_K_OOBS_L0_04                                                                                          0xE304
#define PE3_05_RX_K_OOBS_L0_05                                                                                          0xE305
#define PE3_06_RX_K_OOBS_L0_06                                                                                          0xE306
#define PE3_07_RX_K_OOBS_L0_07                                                                                          0xE307
#define PE3_08_RX_K_OOBS_L1_00                                                                                          0xE308
#define PE3_09_RX_K_OOBS_L1_01                                                                                          0xE309
#define PE3_0A_RX_K_OOBS_L1_02                                                                                          0xE30A
#define PE3_0B_RX_K_OOBS_L1_03                                                                                          0xE30B
#define PE3_0C_RX_K_OOBS_L1_04                                                                                          0xE30C
#define PE3_0D_RX_K_OOBS_L1_05                                                                                          0xE30D
#define PE3_0E_RX_K_OOBS_L1_06                                                                                          0xE30E
#define PE3_0F_RX_K_OOBS_L1_07                                                                                          0xE30F
#define PE3_10_RX_K_OOBS_L2_00                                                                                          0xE310
#define PE3_11_RX_K_OOBS_L2_01                                                                                          0xE311
#define PE3_12_RX_K_OOBS_L2_02                                                                                          0xE312
#define PE3_13_RX_K_OOBS_L2_03                                                                                          0xE313
#define PE3_14_RX_K_OOBS_L2_04                                                                                          0xE314
#define PE3_15_RX_K_OOBS_L2_05                                                                                          0xE315
#define PE3_16_RX_K_OOBS_L2_06                                                                                          0xE316
#define PE3_17_RX_K_OOBS_L2_07                                                                                          0xE317
#define PE3_18_RX_K_OOBS_L3_00                                                                                          0xE318
#define PE3_19_RX_K_OOBS_L3_01                                                                                          0xE319
#define PE3_1A_RX_K_OOBS_L3_02                                                                                          0xE31A
#define PE3_1B_RX_K_OOBS_L3_03                                                                                          0xE31B
#define PE3_1C_RX_K_OOBS_L3_04                                                                                          0xE31C
#define PE3_1D_RX_K_OOBS_L3_05                                                                                          0xE31D
#define PE3_1E_RX_K_OOBS_L3_06                                                                                          0xE31E
#define PE3_1F_RX_K_OOBS_L3_07                                                                                          0xE31F
#define PE3_20_LFPS_DETECT_00                                                                                           0xE320
#define PE3_21_LFPS_DETECT_01                                                                                           0xE321
#define PE3_22_LFPS_DETECT_02                                                                                           0xE322
#define PE3_23_LFPS_DETECT_03                                                                                           0xE323
#define PE3_24_LFPS_DETECT_04                                                                                           0xE324
#define PE3_25_LFPS_DETECT_05                                                                                           0xE325
#define PE3_26_LFPS_DETECT_06                                                                                           0xE326
#define PE3_27_LFPS_DETECT_07                                                                                           0xE327
#define PE3_28_LFPS_DETECT_08                                                                                           0xE328
#define PE3_29_LFPS_DETECT_09                                                                                           0xE329
#define PE3_2A_RESERVED                                                                                                 0xE32A
#define PE3_2B_RESERVED                                                                                                 0xE32B
#define PE3_30_LFPS_DETECT_10                                                                                           0xE330
#define PE3_31_LFPS_DETECT_11                                                                                           0xE331
#define PE3_32_LFPS_DETECT_12                                                                                           0xE332
#define PE3_33_LFPS_DETECT_13                                                                                           0xE333
#define PE3_34_LFPS_DETECT_14                                                                                           0xE334
#define PE3_35_LFPS_DETECT_15                                                                                           0xE335
#define PE3_36_LFPS_DETECT_16                                                                                           0xE336
#define PE3_37_LFPS_DETECT_17                                                                                           0xE337
#define PE3_38_LFPS_DETECT_18                                                                                           0xE338
#define PE3_39_LFPS_DETECT_19                                                                                           0xE339
#define PE3_3A_RESERVED                                                                                                 0xE33A
#define PE3_3B_RESERVED                                                                                                 0xE33B
#define PE3_40_LFPS_DETECT_20                                                                                           0xE340
#define PE3_41_LFPS_DETECT_21                                                                                           0xE341
#define PE3_42_LFPS_DETECT_22                                                                                           0xE342
#define PE3_43_LFPS_DETECT_23                                                                                           0xE343
#define PE3_44_LFPS_DETECT_24                                                                                           0xE344
#define PE3_45_LFPS_DETECT_25                                                                                           0xE345
#define PE3_46_RESERVED                                                                                                 0xE346
#define PE3_47_RESERVED                                                                                                 0xE347
#define PE3_4C_ALPM_DEBUG_00                                                                                            0xE34C
#define PE3_4D_ALPM_DEBUG_01                                                                                            0xE34D
#define PE3_4E_ALPM_DEBUG_02                                                                                            0xE34E
#define PE3_4F_ALPM_00                                                                                                  0xE34F
#define PE3_50_ALPM_01                                                                                                  0xE350
#define PE3_51_ALPM_02                                                                                                  0xE351
#define PE3_52_ALPM_03                                                                                                  0xE352
#define PE3_53_ALPM_04                                                                                                  0xE353
#define PE3_54_ALPM_05                                                                                                  0xE354
#define PE3_55_ALPM_06                                                                                                  0xE355
#define PE3_56_ALPM_07                                                                                                  0xE356
#define PE3_57_ALPM_08                                                                                                  0xE357
#define PE3_58_ALPM_09                                                                                                  0xE358
#define PE3_59_ALPM_10                                                                                                  0xE359
#define PE3_5A_ALPM_11                                                                                                  0xE35A
#define PE3_5B_ALPM_12                                                                                                  0xE35B
#define PE3_5C_ALPM_13                                                                                                  0xE35C
#define PE3_5D_ALPM_14                                                                                                  0xE35D
#define PE3_5E_ALPM_15                                                                                                  0xE35E
#define PE3_5F_ALPM_16                                                                                                  0xE35F
#define PE3_60_ALPM_17                                                                                                  0xE360
#define PE3_61_ALPM_18                                                                                                  0xE361
#define PE3_62_ALPM_19                                                                                                  0xE362
#define PE3_63_ALPM_20                                                                                                  0xE363
#define PE3_64_ALPM_21                                                                                                  0xE364
#define PE3_65_ALPM_22                                                                                                  0xE365
#define PE3_66_ALPM_23                                                                                                  0xE366
#define PE3_67_ALPM_24                                                                                                  0xE367
#define PE3_68_ALPM_25                                                                                                  0xE368
#define PE3_69_ALPM_26                                                                                                  0xE369
#define PE3_6A_ALPM_27                                                                                                  0xE36A
#define PE3_6B_ALPM_28                                                                                                  0xE36B
#define PE3_6C_ALPM_29                                                                                                  0xE36C
#define PE3_6D_ALPM_30                                                                                                  0xE36D
#define PE3_6E_ALPM_31                                                                                                  0xE36E
#define PE3_6F_ALPM_32                                                                                                  0xE36F
#define PE3_70_ALPM_33                                                                                                  0xE370
#define PE3_71_ALPM_34                                                                                                  0xE371
#define PE3_72_ALPM_35                                                                                                  0xE372
#define PE3_73_ALPM_36                                                                                                  0xE373
#define PE3_74_ALPM_37                                                                                                  0xE374
#define PE3_75_ALPM_38                                                                                                  0xE375
#define PE3_76_ALPM_39                                                                                                  0xE376
#define PE3_77_ALPM_40                                                                                                  0xE377


//--------------------------------------------------
// DP 2.0 Rx2 MST Stream Handle Control (Page E4)
//--------------------------------------------------
#define PE4_00_STHD_CTRL_0                                                                                              0xE400
#define PE4_01_STHD_CTRL_1                                                                                              0xE401
#define PE4_02_STHD_CTRL_2                                                                                              0xE402
#define PE4_03_STHD_CTRL_3                                                                                              0xE403
#define PE4_04_STHD_CTRL_4                                                                                              0xE404
#define PE4_05_STHD_CTRL_5                                                                                              0xE405
#define PE4_06_STHD_CTRL_6                                                                                              0xE406
#define PE4_07_STHD_CTRL_7                                                                                              0xE407
#define PE4_08_STHD_CTRL_8                                                                                              0xE408
#define PE4_09_STHD_CTRL_9                                                                                              0xE409
#define PE4_0A_STHD_CTRL_10                                                                                             0xE40A
#define PE4_0B_STHD_CTRL_11                                                                                             0xE40B
#define PE4_0C_STHD_CTRL_12                                                                                             0xE40C
#define PE4_0D_STHD_CTRL_13                                                                                             0xE40D
#define PE4_12_SOURCE_SEL_0                                                                                             0xE412
#define PE4_13_SOURCE_SEL_1                                                                                             0xE413
#define PE4_14_SOURCE_SEL_2                                                                                             0xE414


//--------------------------------------------------
// eARC ARC Tx MAC (Page E5)
//--------------------------------------------------
#define PE5_00_EARC_TX_CKGEN_CTRL_0                                                                                     0xE500
#define PE5_01_EARC_TX_CKGEN_CTRL_1                                                                                     0xE501
#define PE5_02_EARC_TX_CKGEN_CTRL_2                                                                                     0xE502
#define PE5_03_DUMMY_BYTE_0                                                                                             0xE503
#define PE5_04_DUMMY_BYTE_1                                                                                             0xE504
#define PE5_05_SPDIF_CONVERT_CTRL_0                                                                                     0xE505
#define PE5_06_SPDIF_CONVERT_CTRL_1                                                                                     0xE506
#define PE5_07_SPDIF_IN_BMC_DEC                                                                                         0xE507
#define PE5_08_DUMMY_BYTE_2                                                                                             0xE508
#define PE5_09_SPDIF_IN_CH_SWAP                                                                                         0xE509
#define PE5_0A_SPDIF_IN_LR_SWAP                                                                                         0xE50A
#define PE5_0B_SPDIF_OUT_CH_CTRL                                                                                        0xE50B
#define PE5_0C_DUMMY_BYTE_3                                                                                             0xE50C
#define PE5_0D_SPDIF_IN_ANALY_SRC_MUX                                                                                   0xE50D
#define PE5_0E_SPDIF_IN_VALID_FLAG                                                                                      0xE50E
#define PE5_0F_DUMMY_BYTE_4                                                                                             0xE50F
#define PE5_10_SPDIF_IN_CH_STATUS_CTRL_0                                                                                0xE510
#define PE5_11_SPDIF_IN_CH_STATUS_TABLE_ADDR                                                                            0xE511
#define PE5_12_SPDIF_IN_CH_STATUS_TABLE_DATA                                                                            0xE512
#define PE5_13_SPDIF_IN_CH_STATUS_CTRL_1                                                                                0xE513
#define PE5_14_SPDIF_IN_AUD_FORMAT_DET_CTRL_0                                                                           0xE514
#define PE5_15_SPDIF_IN_AUD_FORMAT_DET_CTRL_1                                                                           0xE515
#define PE5_16_SPDIF_IN_AUD_FORMAT_DET_CTRL_2                                                                           0xE516
#define PE5_17_SPDIF_IN_AUD_FORMAT_DET_CTRL_3                                                                           0xE517
#define PE5_18_SPDIF_IN_AUD_FORMAT_DET_CTRL_4                                                                           0xE518
#define PE5_19_SPDIF_IN_AUD_FORMAT_DET_CTRL_5                                                                           0xE519
#define PE5_1A_SPDIF_IN_AUD_FORMAT_DET_CTRL_6                                                                           0xE51A
#define PE5_1B_SPDIF_IN_AUD_FORMAT_DET_CTRL_7                                                                           0xE51B
#define PE5_1C_SPDIF_IN_AUD_FORMAT_DET_CTRL_8                                                                           0xE51C
#define PE5_1D_SPDIF_IN_AUD_FORMAT_DET_CTRL_9                                                                           0xE51D
#define PE5_1E_SPDIF_IN_AUD_FORMAT_DET_CTRL_10                                                                          0xE51E
#define PE5_1F_SPDIF_IN_AUD_FORMAT_DET_CTRL_11                                                                          0xE51F
#define PE5_20_SPDIF_IN_AUD_FORMAT_DET_CTRL_12                                                                          0xE520
#define PE5_21_SPDIF_IN_AUD_FORMAT_DET_CTRL_13                                                                          0xE521
#define PE5_22_SPDIF_IN_AUD_FORMAT_DET_CTRL_14                                                                          0xE522
#define PE5_23_SPDIF_IN_AUD_FORMAT_DET_CTRL_15                                                                          0xE523
#define PE5_24_DUMMY_BYTE_5                                                                                             0xE524
#define PE5_25_DUMMY_BYTE_6                                                                                             0xE525
#define PE5_26_CH_STATUS_REGEN_TABLE_ADDR                                                                               0xE526
#define PE5_27_CH_STATUS_REGEN_TABLE_DATA                                                                               0xE527
#define PE5_28_CH_STATUS_REGEN_TABLE_CTRL                                                                               0xE528
#define PE5_29_U_MSG_REGEN_TABLE_CTRL                                                                                   0xE529
#define PE5_2A_U_MSG_REGEN_TABLE_0_ADDR                                                                                 0xE52A
#define PE5_2B_U_MSG_REGEN_TABLE_0_DATA                                                                                 0xE52B
#define PE5_2C_U_MSG_REGEN_TABLE_1_ADDR                                                                                 0xE52C
#define PE5_2D_U_MSG_REGEN_TABLE_1_DATA                                                                                 0xE52D
#define PE5_2E_U_MSG_REGEN_TABLE_2_ADDR                                                                                 0xE52E
#define PE5_2F_U_MSG_REGEN_TABLE_2_DATA                                                                                 0xE52F
#define PE5_30_AUDIDO_DATA_OUT_SRC_MUX                                                                                  0xE530
#define PE5_31_PREAMBLE_B_REGEN_CTRL_0                                                                                  0xE531
#define PE5_32_PREAMBLE_B_REGEN_CTRL_1                                                                                  0xE532
#define PE5_33_PREAMBLE_B_REGEN_CTRL_2                                                                                  0xE533
#define PE5_34_PREAMBLE_B_REGEN_CTRL_3                                                                                  0xE534
#define PE5_35_PREAMBLE_B_REGEN_CTRL_4                                                                                  0xE535
#define PE5_36_PREAMBLE_B_REGEN_CTRL_5                                                                                  0xE536
#define PE5_37_PREAMBLE_B_REGEN_CTRL_6                                                                                  0xE537
#define PE5_38_VUC_INSERT_CTRL_0                                                                                        0xE538
#define PE5_39_VUC_INSERT_CTRL_1                                                                                        0xE539
#define PE5_3A_VUC_INSERT_CTRL_2                                                                                        0xE53A
#define PE5_3B_VUC_INSERT_CTRL_3                                                                                        0xE53B
#define PE5_3C_VUC_INSERT_CTRL_4                                                                                        0xE53C
#define PE5_3D_VUC_INSERT_CTRL_5                                                                                        0xE53D
#define PE5_3E_VUC_INSERT_CTRL_6                                                                                        0xE53E
#define PE5_3F_DUMMY_BYTE_7                                                                                             0xE53F
#define PE5_40_AUD_LATENCY_CTRL_0                                                                                       0xE540
#define PE5_41_AUD_LATENCY_CTRL_1                                                                                       0xE541
#define PE5_42_AUD_LATENCY_CTRL_2                                                                                       0xE542
#define PE5_43_AUD_LATENCY_CTRL_3                                                                                       0xE543
#define PE5_44_AUD_LATENCY_CTRL_4                                                                                       0xE544
#define PE5_45_AUD_LATENCY_CTRL_5                                                                                       0xE545
#define PE5_46_DDR_RW_FIFO_CTRL_0                                                                                       0xE546
#define PE5_47_DDR_RW_FIFO_CTRL_1                                                                                       0xE547
#define PE5_48_DDR_FIFO_WTLVL_W                                                                                         0xE548
#define PE5_49_DDR_FIFO_WTLVL_R                                                                                         0xE549
#define PE5_4A_DDR_FIFO_W_LEN                                                                                           0xE54A
#define PE5_4B_DDR_FIFO_R_LEN                                                                                           0xE54B
#define PE5_4C_DDR_START_ADDR_MSB                                                                                       0xE54C
#define PE5_4D_DDR_START_ADDR_H                                                                                         0xE54D
#define PE5_4E_DDR_START_ADDR_M                                                                                         0xE54E
#define PE5_4F_DDR_START_ADDR_L                                                                                         0xE54F
#define PE5_50_DDR_END_ADDR_MSB                                                                                         0xE550
#define PE5_51_DDR_END_ADDR_H                                                                                           0xE551
#define PE5_52_DDR_END_ADDR_M                                                                                           0xE552
#define PE5_53_DDR_END_ADDR_L                                                                                           0xE553
#define PE5_54_DDR_RW_OVERLAP                                                                                           0xE554
#define PE5_55_DUMMY_BYTE_8                                                                                             0xE555
#define PE5_56_DUMMY_BYTE_9                                                                                             0xE556
#define PE5_57_DDR_RW_FIFO_BIST_CTRL_0                                                                                  0xE557
#define PE5_58_DDR_RW_FIFO_BIST_CTRL_1                                                                                  0xE558
#define PE5_59_DDR_RW_FIFO_BIST_CTRL_2                                                                                  0xE559
#define PE5_5A_DDR_RW_FIFO_BIST_CTRL_3                                                                                  0xE55A
#define PE5_5B_DUMMY_BYTE_10                                                                                            0xE55B
#define PE5_5C_DUMMY_BYTE_11                                                                                            0xE55C
#define PE5_5D_DUMMY_BYTE_12                                                                                            0xE55D
#define PE5_5E_AUDIO_TX_FIFO_CTRL_NEW_0                                                                                 0xE55E
#define PE5_5F_AUDIO_TX_FIFO_CTRL_NEW_1                                                                                 0xE55F
#define PE5_60_AUDIO_TX_FIFO_CTRL_0                                                                                     0xE560
#define PE5_61_AUDIO_TX_FIFO_CTRL_1                                                                                     0xE561
#define PE5_62_AUDIO_TX_FIFO_CTRL_2                                                                                     0xE562
#define PE5_63_AUDIO_TX_FIFO_CTRL_3                                                                                     0xE563
#define PE5_64_AUDIO_TX_FIFO_CTRL_4                                                                                     0xE564
#define PE5_65_AUDIO_TX_FIFO_CTRL_5                                                                                     0xE565
#define PE5_66_AUDIO_TX_FIFO_CTRL_6                                                                                     0xE566
#define PE5_67_AUDIO_TX_FIFO_CTRL_7                                                                                     0xE567
#define PE5_68_AUDIO_TX_FIFO_CTRL_8                                                                                     0xE568
#define PE5_69_AUDIO_TX_FIFO_CTRL_9                                                                                     0xE569
#define PE5_6A_AUDIO_TX_FIFO_CTRL_10                                                                                    0xE56A
#define PE5_6B_AUDIO_TX_FIFO_CTRL_11                                                                                    0xE56B
#define PE5_6C_AUDIO_TX_FIFO_CTRL_12                                                                                    0xE56C
#define PE5_6D_AUDIO_TX_FIFO_BIST_FUNC_0                                                                                0xE56D
#define PE5_6E_AUDIO_TX_FIFO_BIST_FUNC_1                                                                                0xE56E
#define PE5_6F_AUDIO_TX_FIFO_BIST_FUNC_2                                                                                0xE56F
#define PE5_70_AUDIO_NF_PLL_SDM                                                                                         0xE570
#define PE5_71_AUDIO_NF_PLL_CLK_TK_CRTL_0                                                                               0xE571
#define PE5_72_AUDIO_NF_PLL_CLK_TK_CRTL_1                                                                               0xE572
#define PE5_73_AUDIO_MN_TRACK_CTRL_0                                                                                    0xE573
#define PE5_74_AUDIO_MN_TRACK_CTRL_1                                                                                    0xE574
#define PE5_75_AUDIO_MN_TRACK_CTRL_2                                                                                    0xE575
#define PE5_76_AUDIO_MN_TRACK_CTRL_3                                                                                    0xE576
#define PE5_77_AUDIO_MN_TRACK_CTRL_4                                                                                    0xE577
#define PE5_78_AUDIO_MN_TRACK_CTRL_5                                                                                    0xE578
#define PE5_79_AUDIO_MN_TRACK_CTRL_6                                                                                    0xE579
#define PE5_7A_AUDIO_MN_TRACK_CTRL_7                                                                                    0xE57A
#define PE5_7B_AUDIO_MN_TRACK_CTRL_8                                                                                    0xE57B
#define PE5_7C_AUDIO_MN_TRACK_CTRL_9                                                                                    0xE57C
#define PE5_7D_AUDIO_MN_TRACK_CTRL_10                                                                                   0xE57D
#define PE5_7E_AUDIO_MN_TRACK_CTRL_11                                                                                   0xE57E
#define PE5_7F_AUDIO_MN_TRACK_CTRL_12                                                                                   0xE57F
#define PE5_80_AUDIO_MN_TRACK_CTRL_13                                                                                   0xE580
#define PE5_81_AUDIO_MN_TRACK_CTRL_14                                                                                   0xE581
#define PE5_82_AUDIO_MN_TRACK_CTRL_15                                                                                   0xE582
#define PE5_83_AUDIO_MN_TRACK_CTRL_16                                                                                   0xE583
#define PE5_84_AUDIO_TREND_TRACK_CRTL_0                                                                                 0xE584
#define PE5_85_AUDIO_TREND_TRACK_CRTL_1                                                                                 0xE585
#define PE5_86_AUDIO_TREND_TRACK_CRTL_2                                                                                 0xE586
#define PE5_87_AUDIO_TREND_TRACK_CRTL_3                                                                                 0xE587
#define PE5_88_AUDIO_TREND_TRACK_CRTL_4                                                                                 0xE588
#define PE5_89_AUDIO_TREND_TRACK_CRTL_5                                                                                 0xE589
#define PE5_8A_AUDIO_TREND_TRACK_CRTL_6                                                                                 0xE58A
#define PE5_8B_AUDIO_TREND_TRACK_CRTL_7                                                                                 0xE58B
#define PE5_8C_AUDIO_TREND_TRACK_CRTL_8                                                                                 0xE58C
#define PE5_8D_AUDIO_TREND_TRACK_CRTL_9                                                                                 0xE58D
#define PE5_8E_AUDIO_TREND_TRACK_CRTL_10                                                                                0xE58E
#define PE5_8F_AUDIO_TREND_TRACK_CRTL_11                                                                                0xE58F
#define PE5_90_P_I_CODE_CLAMPER_0                                                                                       0xE590
#define PE5_91_P_I_CODE_CLAMPER_1                                                                                       0xE591
#define PE5_92_P_I_CODE_CLAMPER_2                                                                                       0xE592
#define PE5_93_P_I_CODE_CLAMPER_3                                                                                       0xE593
#define PE5_94_P_I_CODE_CLAMPER_4                                                                                       0xE594
#define PE5_95_P_I_CODE_CLAMPER_5                                                                                       0xE595
#define PE5_96_P_I_CODE_CLAMPER_6                                                                                       0xE596
#define PE5_97_P_I_CODE_CLAMPER_7                                                                                       0xE597
#define PE5_98_P_I_CODE_SPREAD_0                                                                                        0xE598
#define PE5_99_P_I_CODE_SPREAD_1                                                                                        0xE599
#define PE5_9A_P_I_CODE_SPREAD_2                                                                                        0xE59A
#define PE5_9B_P_I_CODE_SPREAD_3                                                                                        0xE59B
#define PE5_9C_DUMMY_BYTE_13                                                                                            0xE59C
#define PE5_9D_DUMMY_BYTE_14                                                                                            0xE59D
#define PE5_A0_NF_CODE_CTRL_0                                                                                           0xE5A0
#define PE5_A1_NF_CODE_CTRL_1                                                                                           0xE5A1
#define PE5_A2_NF_CODE_CTRL_2                                                                                           0xE5A2
#define PE5_A3_NF_CODE_CTRL_3                                                                                           0xE5A3
#define PE5_A4_NF_CODE_CTRL_4                                                                                           0xE5A4
#define PE5_A5_NF_CODE_MAX                                                                                              0xE5A5
#define PE5_A6_NF_CODE_MIN                                                                                              0xE5A6
#define PE5_A7_DUMMY_BYTE_15                                                                                            0xE5A7
#define PE5_A8_NF_CODE_FINAL_0                                                                                          0xE5A8
#define PE5_A9_NF_CODE_FINAL_1                                                                                          0xE5A9
#define PE5_AA_NF_CODE_FINAL_2                                                                                          0xE5AA
#define PE5_AB_NF_CODE_FINAL_3                                                                                          0xE5AB
#define PE5_AC_EARC_NF_PLL_WD_0                                                                                         0xE5AC
#define PE5_AD_EARC_NF_PLL_WD_1                                                                                         0xE5AD
#define PE5_AE_DEAD_LOCK_ELIMINATE_EN                                                                                   0xE5AE
#define PE5_AF_DUMMY_BYTE_16                                                                                            0xE5AF
#define PE5_B0_EARC_TX_DMAC_ECC_CTRL_0                                                                                  0xE5B0
#define PE5_B1_DUMMY_BYTE_17                                                                                            0xE5B1
#define PE5_B2_EARC_TX_DMAC_FRAME_ENC_0                                                                                 0xE5B2
#define PE5_B3_DUMMY_BYTE_18                                                                                            0xE5B3
#define PE5_B4_EARC_TX_CMDC_DISC_CTRL_0                                                                                 0xE5B4
#define PE5_B5_EARC_TX_CMDC_DISC_CTRL_1                                                                                 0xE5B5
#define PE5_B6_EARC_TX_CMDC_DISC_CTRL_2                                                                                 0xE5B6
#define PE5_B7_EARC_TX_CMDC_DISC_CTRL_3                                                                                 0xE5B7
#define PE5_B8_EARC_TX_CMDC_DISC_CTRL_4                                                                                 0xE5B8
#define PE5_B9_EARC_TX_CMDC_DISC_CTRL_5                                                                                 0xE5B9
#define PE5_BA_EARC_TX_CMDC_DISC_CTRL_6                                                                                 0xE5BA
#define PE5_BB_EARC_TX_CMDC_DISC_CTRL_7                                                                                 0xE5BB
#define PE5_BC_EARC_TX_CMDC_DISC_CTRL_8                                                                                 0xE5BC
#define PE5_BD_EARC_TX_CMDC_DISC_CTRL_9                                                                                 0xE5BD
#define PE5_BE_EARC_TX_CMDC_DISC_CTRL_10                                                                                0xE5BE
#define PE5_BF_EARC_TX_CMDC_DISC_CTRL_11                                                                                0xE5BF
#define PE5_C0_EARC_TX_CMDC_DISC_CTRL_12                                                                                0xE5C0
#define PE5_C1_EARC_TX_CMDC_DISC_CTRL_13                                                                                0xE5C1
#define PE5_C2_EARC_TX_CMDC_DISC_CTRL_14                                                                                0xE5C2
#define PE5_C3_EARC_TX_CMDC_DISC_CTRL_15                                                                                0xE5C3
#define PE5_C4_EARC_TX_CMDC_DISC_CTRL_16                                                                                0xE5C4
#define PE5_C5_EARC_TX_HEARTBEAT_CTRL_0                                                                                 0xE5C5
#define PE5_C6_EARC_TX_HEARTBEAT_CTRL_1                                                                                 0xE5C6
#define PE5_C7_EARC_TX_HEARTBEAT_CTRL_2                                                                                 0xE5C7
#define PE5_C8_EARC_TX_HEARTBEAT_CTRL_3                                                                                 0xE5C8
#define PE5_C9_EARC_TX_HEARTBEAT_CTRL_4                                                                                 0xE5C9
#define PE5_CA_EARC_TX_HEARTBEAT_CTRL_5                                                                                 0xE5CA
#define PE5_CB_EARC_TX_HEARTBEAT_CTRL_6                                                                                 0xE5CB
#define PE5_CC_EARC_TX_HEARTBEAT_CTRL_7                                                                                 0xE5CC
#define PE5_CD_EARC_TX_HEARTBEAT_CTRL_8                                                                                 0xE5CD
#define PE5_CE_EARC_TX_HEARTBEAT_CTRL_9                                                                                 0xE5CE
#define PE5_CF_EARC_TX_HEARTBEAT_CTRL_10                                                                                0xE5CF
#define PE5_D0_EARC_TX_CM_MASTER_CTRL_0                                                                                 0xE5D0
#define PE5_D1_EARC_TX_CM_MASTER_CTRL_1                                                                                 0xE5D1
#define PE5_D2_EARC_TX_CM_MASTER_CTRL_2                                                                                 0xE5D2
#define PE5_D3_EARC_TX_CM_MASTER_CTRL_3                                                                                 0xE5D3
#define PE5_D4_EARC_TX_CM_MASTER_CTRL_4                                                                                 0xE5D4
#define PE5_D5_EARC_TX_CM_MASTER_CTRL_5                                                                                 0xE5D5
#define PE5_D6_EARC_TX_CM_MASTER_CTRL_6                                                                                 0xE5D6
#define PE5_D7_EARC_TX_CM_MASTER_CTRL_7                                                                                 0xE5D7
#define PE5_D8_EARC_TX_CM_MASTER_CTRL_8                                                                                 0xE5D8
#define PE5_D9_EARC_TX_CM_MASTER_CTRL_9                                                                                 0xE5D9
#define PE5_DA_EARC_TX_CM_MASTER_CTRL_10                                                                                0xE5DA
#define PE5_DB_EARC_TX_CM_MASTER_CTRL_11                                                                                0xE5DB
#define PE5_DC_EARC_TX_CM_MASTER_CTRL_12                                                                                0xE5DC
#define PE5_DD_EARC_TX_CM_MASTER_CTRL_13                                                                                0xE5DD
#define PE5_DE_EARC_TX_CM_MASTER_CTRL_14                                                                                0xE5DE
#define PE5_DF_EARC_TX_CM_MASTER_CTRL_15                                                                                0xE5DF
#define PE5_E0_EARC_TX_CM_MASTER_CTRL_16                                                                                0xE5E0
#define PE5_E1_EARC_TX_CM_MASTER_CTRL_17                                                                                0xE5E1
#define PE5_E2_EARC_TX_CM_MASTER_CTRL_18                                                                                0xE5E2
#define PE5_E3_DUMMY_BYTE_19                                                                                            0xE5E3
#define PE5_E4_EARC_TX_CM_PKT_DEC_ENC_0                                                                                 0xE5E4
#define PE5_E5_EARC_TX_CM_PKT_DEC_ENC_1                                                                                 0xE5E5
#define PE5_E6_EARC_TX_CM_TRANS_IO_CTRL_0                                                                               0xE5E6
#define PE5_E7_EARC_TX_CM_TRANS_IO_CTRL_1                                                                               0xE5E7
#define PE5_E8_EARC_TX_CM_TRANS_IO_CTRL_2                                                                               0xE5E8
#define PE5_E9_EARC_TX_CM_TRANS_IO_CTRL_3                                                                               0xE5E9
#define PE5_EA_EARC_TX_CM_TRANS_IO_CTRL_4                                                                               0xE5EA
#define PE5_EB_EARC_TX_CM_TRANS_IO_CTRL_5                                                                               0xE5EB
#define PE5_EC_EARC_TX_CM_TRANS_IO_CTRL_6                                                                               0xE5EC
#define PE5_ED_EARC_TX_CM_TRANS_IO_CTRL_7                                                                               0xE5ED
#define PE5_EE_DUMMY_BYTE_20                                                                                            0xE5EE
#define PE5_EF_DUMMY_BYTE_21                                                                                            0xE5EF
#define PE5_F0_EARC_TX_DPHY_CM_BMC_DEC_ENC_0                                                                            0xE5F0
#define PE5_F1_EARC_TX_DPHY_CM_BMC_DEC_ENC_1                                                                            0xE5F1
#define PE5_F2_EARC_TX_DPHY_CM_BMC_DEC_ENC_2                                                                            0xE5F2
#define PE5_F3_EARC_TX_DPHY_CM_BMC_DEC_ENC_3                                                                            0xE5F3
#define PE5_F4_EARC_TX_DPHY_CM_BMC_DEC_ENC_4                                                                            0xE5F4
#define PE5_F5_DUMMY_BYTE_22                                                                                            0xE5F5
#define PE5_F6_EARC_TX_DPHY_PRBS_CTRL_0                                                                                 0xE5F6
#define PE5_F7_EARC_TX_DPHY_PRBS_CTRL_1                                                                                 0xE5F7
#define PE5_F8_DUMMY_BYTE_23                                                                                            0xE5F8
#define PE5_F9_DUMMY_BYTE_24                                                                                            0xE5F9
#define PE5_FA_EARC_TX_DF_BMC_ENC                                                                                       0xE5FA
#define PE5_FB_DUMMY_BYTE_25                                                                                            0xE5FB
#define PE5_FC_EARC_TX_DF_FIFO                                                                                          0xE5FC
#define PE5_FD_DUMMY_BYTE_26                                                                                            0xE5FD
#define PE5_FE_EARC_TX_DEBUG_FUNC_CTRL                                                                                  0xE5FE
#define PE5_FF_DUMMY_BYTE_27                                                                                            0xE5FF


//--------------------------------------------------
// eARC ARC Tx APHY (Page E6)
//--------------------------------------------------
#define PE6_00_EARC_ARC_TX_APHY_CTRL_0                                                                                  0xE600
#define PE6_01_EARC_ARC_TX_APHY_CTRL_1                                                                                  0xE601
#define PE6_02_DUMMY_BYTE_0                                                                                             0xE602
#define PE6_03_EARC_ARC_TX_VOL_CTRL                                                                                     0xE603
#define PE6_04_EARC_ARC_TX_CM_CTRL_0                                                                                    0xE604
#define PE6_05_EARC_ARC_TX_CM_CTRL_1                                                                                    0xE605
#define PE6_06_DUMMY_BYTE_1                                                                                             0xE606
#define PE6_07_EARC_ARC_TX_DM_CTRL_0                                                                                    0xE607
#define PE6_08_EARC_ARC_TX_DM_CTRL_1                                                                                    0xE608
#define PE6_09_EARC_ARC_TX_DM_CTRL_2                                                                                    0xE609
#define PE6_0A_DUMMY_BYTE_2                                                                                             0xE60A
#define PE6_0B_EARC_ARC_TX_IMPEDANCE_0                                                                                  0xE60B
#define PE6_0C_EARC_ARC_TX_IMPEDANCE_1                                                                                  0xE60C
#define PE6_0D_EARC_ARC_TX_IMPEDANCE_2                                                                                  0xE60D
#define PE6_0E_EARC_ARC_TX_CP_TEST_MODE                                                                                 0xE60E
#define PE6_0F_DUMMY_BYTE_3                                                                                             0xE60F
#define PE6_10_EARC_ARC_TX_NF_PLL_CTRL_0                                                                                0xE610
#define PE6_11_EARC_ARC_TX_NF_PLL_CTRL_1                                                                                0xE611
#define PE6_12_EARC_ARC_TX_NF_PLL_CTRL_2                                                                                0xE612
#define PE6_13_EARC_ARC_TX_NF_PLL_CTRL_3                                                                                0xE613
#define PE6_14_EARC_ARC_TX_NF_PLL_CTRL_4                                                                                0xE614
#define PE6_15_EARC_ARC_TX_NF_PLL_CTRL_5                                                                                0xE615
#define PE6_16_DUMMY_BYTE_4                                                                                             0xE616
#define PE6_17_DUMMY_BYTE_5                                                                                             0xE617
#define PE6_18_EARC_ARC_TX_RESERVED_REG_0                                                                               0xE618
#define PE6_19_EARC_ARC_TX_RESERVED_REG_1                                                                               0xE619
#define PE6_1A_EARC_ARC_TX_DEBUG_FUNC                                                                                   0xE61A
#define PE6_1B_DUMMY_BYTE_6                                                                                             0xE61B
#define PE6_1C_DUMMY_BYTE_7                                                                                             0xE61C
#define PE6_1D_DUMMY_BYTE_8                                                                                             0xE61D
#define PE6_1E_DUMMY_BYTE_9                                                                                             0xE61E
#define PE6_1F_DUMMY_BYTE_10                                                                                            0xE61F


//--------------------------------------------------
// eARC ARC Tx MAC New (Page E6)
//--------------------------------------------------
#define PE6_20_EARC_DISCOVERY_DEBUG_0                                                                                   0xE620
#define PE6_21_EARC_DISCOVERY_DEBUG_1                                                                                   0xE621
#define PE6_22_EARC_DISCOVERY_DEBUG_2                                                                                   0xE622
#define PE6_23_EARC_DISCOVERY_DEBUG_3                                                                                   0xE623
#define PE6_24_EARC_DISCOVERY_DEBUG_4                                                                                   0xE624
#define PE6_25_EARC_DISCOVERY_DEBUG_5                                                                                   0xE625
#define PE6_26_DUMMY_BYTE_0                                                                                             0xE626
#define PE6_27_DUMMY_BYTE_1                                                                                             0xE627
#define PE6_28_DUMMY_BYTE_2                                                                                             0xE628
#define PE6_29_DUMMY_BYTE_3                                                                                             0xE629
#define PE6_2A_DUMMY_BYTE_4                                                                                             0xE62A
#define PE6_2B_DUMMY_BYTE_5                                                                                             0xE62B
#define PE6_2C_DUMMY_BYTE_6                                                                                             0xE62C
#define PE6_2D_DUMMY_BYTE_7                                                                                             0xE62D
#define PE6_2E_DUMMY_BYTE_8                                                                                             0xE62E
#define PE6_2F_DUMMY_BYTE_9                                                                                             0xE62F
#define PE6_30_AUDIO_PEAK_DET_CONFIG0                                                                                   0xE630
#define PE6_31_AUDIO_PEAK_DET_CONFIG1                                                                                   0xE631
#define PE6_32_AUDIO_PEAK_DET_CONFIG2                                                                                   0xE632
#define PE6_33_AUDIO_PEAK_DET_CONFIG3                                                                                   0xE633
#define PE6_34_AUDIO_PEAK_DET_CONFIG4                                                                                   0xE634
#define PE6_35_AUDIO_PEAK_DET_CONFIG5                                                                                   0xE635
#define PE6_36_AUDIO_PEAK_DET_CONFIG6                                                                                   0xE636
#define PE6_37_AUDIO_PEAK_DET_CONFIG7                                                                                   0xE637
#define PE6_38_AUDIO_PEAK_DET_CONFIG8                                                                                   0xE638
#define PE6_39_AUDIO_PEAK_DET_CONFIG9                                                                                   0xE639
#define PE6_3A_AUDIO_PEAK_DET_CONFIG10                                                                                  0xE63A
#define PE6_3B_DUMMY_BYTE_10                                                                                            0xE63B
#define PE6_3C_DUMMY_BYTE_11                                                                                            0xE63C
#define PE6_3D_DUMMY_BYTE_12                                                                                            0xE63D
#define PE6_3E_DUMMY_BYTE_13                                                                                            0xE63E
#define PE6_3F_DUMMY_BYTE_14                                                                                            0xE63F


//--------------------------------------------------
// D2 DP 2.0 Rx DPHY (Page E7)
//--------------------------------------------------
#define PE7_00_DCDR_TEST_00                                                                                             0xE700
#define PE7_01_DCDR_TEST_01                                                                                             0xE701
#define PE7_02_DCDR_TEST_02                                                                                             0xE702
#define PE7_03_DCDR_TEST_03                                                                                             0xE703
#define PE7_04_DCDR_TEST_04                                                                                             0xE704
#define PE7_05_DCDR_TEST_05                                                                                             0xE705
#define PE7_06_DCDR_TEST_06                                                                                             0xE706
#define PE7_07_DCDR_TEST_07                                                                                             0xE707
#define PE7_08_DCDR_TEST_08                                                                                             0xE708
#define PE7_09_DCDR_TEST_09                                                                                             0xE709
#define PE7_0A_DCDR_TEST_10                                                                                             0xE70A
#define PE7_0B_DCDR_TEST_11                                                                                             0xE70B
#define PE7_0C_DCDR_TEST_12                                                                                             0xE70C
#define PE7_0D_DCDR_TEST_13                                                                                             0xE70D
#define PE7_0E_DCDR_TEST_14                                                                                             0xE70E
#define PE7_0F_DCDR_TEST_15                                                                                             0xE70F
#define PE7_10_DPHY_SETUP                                                                                               0xE710
#define PE7_11_DPHY_DEBUG                                                                                               0xE711
#define PE7_12_RESV_00                                                                                                  0xE712
#define PE7_13_RESV_01                                                                                                  0xE713
#define PE7_14_RESV_02                                                                                                  0xE714
#define PE7_15_RESV_03                                                                                                  0xE715
#define PE7_16_FW_RESERVED_0                                                                                            0xE716
#define PE7_17_FW_RESERVED_1                                                                                            0xE717
#define PE7_18_FW_RESERVED_2                                                                                            0xE718
#define PE7_19_ANA_CDR_00                                                                                               0xE719
#define PE7_1A_ANA_CDR_01                                                                                               0xE71A
#define PE7_1B_ANA_CDR_02                                                                                               0xE71B
#define PE7_1C_ANA_CDR_03                                                                                               0xE71C
#define PE7_1D_ANA_CDR_04                                                                                               0xE71D
#define PE7_1E_ANA_CDR_05                                                                                               0xE71E
#define PE7_1F_DCDR_00                                                                                                  0xE71F
#define PE7_20_DCDR_01                                                                                                  0xE720
#define PE7_21_DCDR_02                                                                                                  0xE721
#define PE7_22_DCDR_03                                                                                                  0xE722
#define PE7_23_ADJR_00                                                                                                  0xE723
#define PE7_24_ADJR_01                                                                                                  0xE724
#define PE7_25_ADJR_02                                                                                                  0xE725
#define PE7_26_ADJR_03                                                                                                  0xE726
#define PE7_27_ADJR_04                                                                                                  0xE727
#define PE7_28_ADJR_DATA_ODD_L0                                                                                         0xE728
#define PE7_29_ADJR_DATA_ODD_L1                                                                                         0xE729
#define PE7_2A_ADJR_DATA_ODD_L2                                                                                         0xE72A
#define PE7_2B_ADJR_DATA_ODD_L3                                                                                         0xE72B
#define PE7_2C_ADJR_DATA_EVEN_L0                                                                                        0xE72C
#define PE7_2D_ADJR_DATA_EVEN_L1                                                                                        0xE72D
#define PE7_2E_ADJR_DATA_EVEN_L2                                                                                        0xE72E
#define PE7_2F_ADJR_DATA_EVEN_L3                                                                                        0xE72F
#define PE7_30_ADJR_EDGE_ODD_L0                                                                                         0xE730
#define PE7_31_ADJR_EDGE_ODD_L1                                                                                         0xE731
#define PE7_32_ADJR_EDGE_ODD_L2                                                                                         0xE732
#define PE7_33_ADJR_EDGE_ODD_L3                                                                                         0xE733
#define PE7_34_ADJR_EDGE_EVEN_L0                                                                                        0xE734
#define PE7_35_ADJR_EDGE_EVEN_L1                                                                                        0xE735
#define PE7_36_ADJR_EDGE_EVEN_L2                                                                                        0xE736
#define PE7_37_ADJR_EDGE_EVEN_L3                                                                                        0xE737
#define PE7_38_ADJR_OFF_ODD_L0                                                                                          0xE738
#define PE7_39_ADJR_OFF_ODD_L1                                                                                          0xE739
#define PE7_3A_ADJR_OFF_ODD_L2                                                                                          0xE73A
#define PE7_3B_ADJR_OFF_ODD_L3                                                                                          0xE73B
#define PE7_3C_ADJR_OFF_EVEN_L0                                                                                         0xE73C
#define PE7_3D_ADJR_OFF_EVEN_L1                                                                                         0xE73D
#define PE7_3E_ADJR_OFF_EVEN_L2                                                                                         0xE73E
#define PE7_3F_ADJR_OFF_EVEN_L3                                                                                         0xE73F
#define PE7_40_FORE_OFF_TST_L0                                                                                          0xE740
#define PE7_41_FORE_OFF_TST_L1                                                                                          0xE741
#define PE7_42_FORE_OFF_TST_L2                                                                                          0xE742
#define PE7_43_FORE_OFF_TST_L3                                                                                          0xE743
#define PE7_44_CMU_SSC_0                                                                                                0xE744
#define PE7_45_CMU_SSC_1                                                                                                0xE745
#define PE7_46_CMU_SSC_2                                                                                                0xE746
#define PE7_47_CMU_SSC_3                                                                                                0xE747
#define PE7_48_CMU_SSC_4                                                                                                0xE748
#define PE7_49_CMU_SSC_5                                                                                                0xE749
#define PE7_4A_CMU_SSC_6                                                                                                0xE74A
#define PE7_4B_CMU_SSC_7                                                                                                0xE74B
#define PE7_4C_CMU_SSC_8                                                                                                0xE74C
#define PE7_4D_CMU_SSC_9                                                                                                0xE74D
#define PE7_4E_CMU_SSC_10                                                                                               0xE74E
#define PE7_4F_CMU_SSC_11                                                                                               0xE74F
#define PE7_50_CMU_SSC_12                                                                                               0xE750
#define PE7_51_CMU_SSC_13                                                                                               0xE751
#define PE7_52_RESERVED                                                                                                 0xE752
#define PE7_53_RESERVED                                                                                                 0xE753
#define PE7_54_CMU_SSC_14                                                                                               0xE754
#define PE7_55_CMU_SSC_15                                                                                               0xE755
#define PE7_56_CMU_SSC_16                                                                                               0xE756
#define PE7_57_CMU_SSC_17                                                                                               0xE757
#define PE7_58_CMU_SSC_18                                                                                               0xE758
#define PE7_59_CMU_SSC_19                                                                                               0xE759
#define PE7_5A_CMU_SSC_20                                                                                               0xE75A
#define PE7_5B_CMU_SSC_21                                                                                               0xE75B
#define PE7_5C_CMU_SSC_22                                                                                               0xE75C
#define PE7_5D_CMU_SSC_23                                                                                               0xE75D
#define PE7_5E_CMU_SSC_24                                                                                               0xE75E
#define PE7_5F_CMU_SSC_25                                                                                               0xE75F
#define PE7_60_CMU_SSC_26                                                                                               0xE760
#define PE7_61_CMU_SSC_27                                                                                               0xE761
#define PE7_62_RESERVED                                                                                                 0xE762
#define PE7_63_RESERVED                                                                                                 0xE763
#define PE7_64_CMU_WATCHDOG_0                                                                                           0xE764
#define PE7_65_CMU_WATCHDOG_1                                                                                           0xE765
#define PE7_66_CMU_WATCHDOG_2                                                                                           0xE766
#define PE7_67_CMU_WATCHDOG_3                                                                                           0xE767
#define PE7_68_CMU_WATCHDOG_4                                                                                           0xE768
#define PE7_69_CMU_WATCHDOG_5                                                                                           0xE769
#define PE7_6A_CMU_WATCHDOG_6                                                                                           0xE76A
#define PE7_6B_CMU_WATCHDOG_7                                                                                           0xE76B
#define PE7_70_DP_FLD_0                                                                                                 0xE770
#define PE7_71_DP_FLD_1                                                                                                 0xE771
#define PE7_72_DP_FLD_2                                                                                                 0xE772
#define PE7_73_DP_FLD_3                                                                                                 0xE773
#define PE7_74_DP_FLD_4                                                                                                 0xE774
#define PE7_75_DP_FLD_5                                                                                                 0xE775
#define PE7_76_DP_FLD_6                                                                                                 0xE776
#define PE7_77_DP_FLD_7                                                                                                 0xE777
#define PE7_78_DP_FLD_8                                                                                                 0xE778
#define PE7_79_DP_FLD_9                                                                                                 0xE779
#define PE7_7A_DP_FLD_10                                                                                                0xE77A
#define PE7_7B_DP_FLD_11                                                                                                0xE77B
#define PE7_7C_DP_FLD_12                                                                                                0xE77C
#define PE7_7D_DP_FLD_13                                                                                                0xE77D
#define PE7_7E_DP_FLD_14                                                                                                0xE77E
#define PE7_7F_DP_FLD_15                                                                                                0xE77F
#define PE7_80_DP_FLD_16                                                                                                0xE780
#define PE7_81_DP_FLD_17                                                                                                0xE781
#define PE7_82_DP_FLD_18                                                                                                0xE782
#define PE7_83_DP_FLD_19                                                                                                0xE783
#define PE7_84_DP_FLD_20                                                                                                0xE784
#define PE7_85_DP_FLD_21                                                                                                0xE785
#define PE7_86_DP_FLD_22                                                                                                0xE786
#define PE7_87_DP_FLD_23                                                                                                0xE787
#define PE7_88_DP_FLD_24                                                                                                0xE788
#define PE7_89_DP_FLD_25                                                                                                0xE789
#define PE7_8A_DP_FLD_26                                                                                                0xE78A
#define PE7_8B_DP_FLD_27                                                                                                0xE78B
#define PE7_8C_DP_FLD_28                                                                                                0xE78C
#define PE7_8D_DP_FLD_29                                                                                                0xE78D
#define PE7_8E_DP_FLD_30                                                                                                0xE78E
#define PE7_8F_RESERVED                                                                                                 0xE78F
#define PE7_90_DP_FLD_31                                                                                                0xE790
#define PE7_91_DP_FLD_32                                                                                                0xE791
#define PE7_92_DP_FLD_33                                                                                                0xE792
#define PE7_93_DP_FLD_34                                                                                                0xE793
#define PE7_94_DP_FLD_35                                                                                                0xE794
#define PE7_95_DP_FLD_36                                                                                                0xE795
#define PE7_96_DP_FLD_37                                                                                                0xE796
#define PE7_97_DP_FLD_38                                                                                                0xE797
#define PE7_98_DP_FLD_39                                                                                                0xE798
#define PE7_99_DP_FLD_40                                                                                                0xE799
#define PE7_9A_DP_FLD_RES_00                                                                                            0xE79A
#define PE7_9B_DP_FLD_RES_01                                                                                            0xE79B
#define PE7_9C_DP_FLD_RES_02                                                                                            0xE79C
#define PE7_9D_DP_FLD_RES_03                                                                                            0xE79D
#define PE7_A0_FLD_KICO_L0_A00                                                                                          0xE7A0
#define PE7_A1_FLD_KICO_L0_A01                                                                                          0xE7A1
#define PE7_A2_FLD_KICO_L0_A02                                                                                          0xE7A2
#define PE7_A3_FLD_KICO_L0_A03                                                                                          0xE7A3
#define PE7_A4_FLD_KICO_L0_A04                                                                                          0xE7A4
#define PE7_A5_FLD_KICO_L0_A05                                                                                          0xE7A5
#define PE7_A6_FLD_KICO_L0_A06                                                                                          0xE7A6
#define PE7_A7_RESERVED                                                                                                 0xE7A7
#define PE7_A8_FLD_KICO_L1_A00                                                                                          0xE7A8
#define PE7_A9_FLD_KICO_L1_A01                                                                                          0xE7A9
#define PE7_AA_FLD_KICO_L1_A02                                                                                          0xE7AA
#define PE7_AB_FLD_KICO_L1_A03                                                                                          0xE7AB
#define PE7_AC_FLD_KICO_L1_A04                                                                                          0xE7AC
#define PE7_AD_FLD_KICO_L1_A05                                                                                          0xE7AD
#define PE7_AE_FLD_KICO_L1_A06                                                                                          0xE7AE
#define PE7_AF_RESERVED                                                                                                 0xE7AF
#define PE7_B0_FLD_KICO_L2_A00                                                                                          0xE7B0
#define PE7_B1_FLD_KICO_L2_A01                                                                                          0xE7B1
#define PE7_B2_FLD_KICO_L2_A02                                                                                          0xE7B2
#define PE7_B3_FLD_KICO_L2_A03                                                                                          0xE7B3
#define PE7_B4_FLD_KICO_L2_A04                                                                                          0xE7B4
#define PE7_B5_FLD_KICO_L2_A05                                                                                          0xE7B5
#define PE7_B6_FLD_KICO_L2_A06                                                                                          0xE7B6
#define PE7_B7_RESERVED                                                                                                 0xE7B7
#define PE7_B8_FLD_KICO_L3_A00                                                                                          0xE7B8
#define PE7_B9_FLD_KICO_L3_A01                                                                                          0xE7B9
#define PE7_BA_FLD_KICO_L3_A02                                                                                          0xE7BA
#define PE7_BB_FLD_KICO_L3_A03                                                                                          0xE7BB
#define PE7_BC_FLD_KICO_L3_A04                                                                                          0xE7BC
#define PE7_BD_FLD_KICO_L3_A05                                                                                          0xE7BD
#define PE7_BE_FLD_KICO_L3_A06                                                                                          0xE7BE
#define PE7_BF_RESERVED                                                                                                 0xE7BF
#define PE7_C0_FLD_KICO_B00                                                                                             0xE7C0
#define PE7_C1_FLD_KICO_B01                                                                                             0xE7C1
#define PE7_C2_FLD_KICO_B02                                                                                             0xE7C2
#define PE7_C3_FLD_KICO_B03                                                                                             0xE7C3
#define PE7_C4_FLD_KICO_B04                                                                                             0xE7C4
#define PE7_C5_FLD_KICO_B05                                                                                             0xE7C5
#define PE7_C6_FLD_KICO_B06                                                                                             0xE7C6
#define PE7_C7_FLD_KICO_B07                                                                                             0xE7C7
#define PE7_C8_FLD_KICO_B08                                                                                             0xE7C8
#define PE7_C9_FLD_KICO_B09                                                                                             0xE7C9
#define PE7_CA_FLD_KICO_B10                                                                                             0xE7CA
#define PE7_CB_FLD_KICO_B11                                                                                             0xE7CB
#define PE7_CC_FLD_KICO_B12                                                                                             0xE7CC
#define PE7_CD_FLD_KICO_B13                                                                                             0xE7CD
#define PE7_CE_FLD_KICO_B14                                                                                             0xE7CE
#define PE7_CF_FLD_KICO_B15                                                                                             0xE7CF
#define PE7_D0_REG_ICP_K_RO_00                                                                                          0xE7D0
#define PE7_D1_REG_ICP_K_RO_01                                                                                          0xE7D1
#define PE7_D2_CALIBRATION_ADJUST                                                                                       0xE7D2
#define PE7_D3_DATA_PATH_RESV_01                                                                                        0xE7D3
#define PE7_EC_DATA_PATH_00                                                                                             0xE7EC
#define PE7_ED_DATA_PATH_01                                                                                             0xE7ED
#define PE7_EE_DATA_PATH_02                                                                                             0xE7EE
#define PE7_EF_DATA_PATH_03                                                                                             0xE7EF
#define PE7_F0_DATA_PATH_04                                                                                             0xE7F0
#define PE7_F1_DATA_PATH_05                                                                                             0xE7F1
#define PE7_F2_DATA_PATH_06                                                                                             0xE7F2
#define PE7_F3_DATA_PATH_07                                                                                             0xE7F3
#define PE7_F4_DATA_PATH_08                                                                                             0xE7F4
#define PE7_F5_DATA_PATH_09                                                                                             0xE7F5
#define PE7_F6_DATA_PATH_10                                                                                             0xE7F6
#define PE7_F7_DATA_PATH_11                                                                                             0xE7F7
#define PE7_F8_DATA_PATH_12                                                                                             0xE7F8
#define PE7_F9_DATA_PATH_13                                                                                             0xE7F9
#define PE7_FA_DATA_PATH_14                                                                                             0xE7FA
#define PE7_FB_DATA_PATH_15                                                                                             0xE7FB
#define PE7_FC_JFM_00                                                                                                   0xE7FC
#define PE7_FD_FLD_KICO_B16                                                                                             0xE7FD
#define PE7_FE_FLD_KICO_B17                                                                                             0xE7FE
#define PE7_FF_FLD_KICO_B18                                                                                             0xE7FF


//--------------------------------------------------
// D2 DP 2.0 Rx APHY (Page E8)
//--------------------------------------------------
#define PE8_00_LDO_1                                                                                                    0xE800
#define PE8_01_LDO_2                                                                                                    0xE801
#define PE8_02_SIGNAL_DETECTION_1                                                                                       0xE802
#define PE8_03_RX_VCOMM_1                                                                                               0xE803
#define PE8_04_RX_VCOMM_2                                                                                               0xE804
#define PE8_06_Z0_1                                                                                                     0xE806
#define PE8_07_Z0_2                                                                                                     0xE807
#define PE8_08_Z0_3                                                                                                     0xE808
#define PE8_09_Z0_4                                                                                                     0xE809
#define PE8_0A_Z0_5                                                                                                     0xE80A
#define PE8_0B_RX_ENABLE                                                                                                0xE80B
#define PE8_0C_SYNC                                                                                                     0xE80C
#define PE8_0D_EYE_MONITOR                                                                                              0xE80D
#define PE8_0E_FW_RESERVE_1                                                                                             0xE80E
#define PE8_0F_FW_RESERVE_2                                                                                             0xE80F
#define PE8_10_OFFSET_RANGE_1                                                                                           0xE810
#define PE8_11_OFFSET_RANGE_2                                                                                           0xE811
#define PE8_12_OFFSET_ENABLE                                                                                            0xE812
#define PE8_15_CLOCK_DIV_1                                                                                              0xE815
#define PE8_16_CLOCK_DIV_2                                                                                              0xE816
#define PE8_17_CLOCK_DIV_3                                                                                              0xE817
#define PE8_18_CLOCK_DIV_4                                                                                              0xE818
#define PE8_19_BBPD_SEL_1                                                                                               0xE819
#define PE8_1A_BBPD_SEL_2                                                                                               0xE81A
#define PE8_1C_BBPD_SEL_3                                                                                               0xE81C
#define PE8_1D_VCO_LPF_1                                                                                                0xE81D
#define PE8_1E_VCO_LPF_2                                                                                                0xE81E
#define PE8_20_KVCO_1                                                                                                   0xE820
#define PE8_21_KVCO_2                                                                                                   0xE821
#define PE8_22_CMU_1                                                                                                    0xE822
#define PE8_23_CMU_2                                                                                                    0xE823
#define PE8_24_CMU_3                                                                                                    0xE824
#define PE8_25_KP_PATH_1                                                                                                0xE825
#define PE8_26_KP_PATH_2                                                                                                0xE826
#define PE8_27_KP_PATH_3                                                                                                0xE827
#define PE8_28_KP_PATH_4                                                                                                0xE828
#define PE8_29_IPTAT_1                                                                                                  0xE829
#define PE8_2A_IPTAT_2                                                                                                  0xE82A
#define PE8_2C_PI_1                                                                                                     0xE82C
#define PE8_2D_PI_2                                                                                                     0xE82D
#define PE8_2E_DUAL_LOOP_1                                                                                              0xE82E
#define PE8_2F_DUAL_LOOP_2                                                                                              0xE82F
#define PE8_34_LE_PEAKING                                                                                               0xE834
#define PE8_35_LE_MODE_1                                                                                                0xE835
#define PE8_36_LE_MODE_2                                                                                                0xE836
#define PE8_37_LE_MODE_3                                                                                                0xE837
#define PE8_38_LE_MODE_4                                                                                                0xE838
#define PE8_39_LE_MODE_5                                                                                                0xE839
#define PE8_40_SUMAMP_1                                                                                                 0xE840
#define PE8_41_SUMAMP_2                                                                                                 0xE841
#define PE8_46_DFE_ENABLE_1                                                                                             0xE846
#define PE8_47_DFE_ENABLE_2                                                                                             0xE847
#define PE8_50_ALPM_1                                                                                                   0xE850
#define PE8_51_ALPM_2                                                                                                   0xE851
#define PE8_52_ALPM_3                                                                                                   0xE852
#define PE8_53_ALPM_4                                                                                                   0xE853
#define PE8_54_ALPM_5                                                                                                   0xE854
#define PE8_55_PLL_1                                                                                                    0xE855
#define PE8_56_PLL_2                                                                                                    0xE856
#define PE8_57_PLL_3                                                                                                    0xE857
#define PE8_58_PLL_4                                                                                                    0xE858
#define PE8_59_PLL_5                                                                                                    0xE859
#define PE8_5A_PLL_6                                                                                                    0xE85A
#define PE8_5B_PLL_RESERVED                                                                                             0xE85B
#define PE8_5C_POWER_AND_REF_CLK                                                                                        0xE85C
#define PE8_5D_LOW_POWER_MODE_1                                                                                         0xE85D
#define PE8_5E_POWER_RESERVED_1                                                                                         0xE85E
#define PE8_5F_POWER_RESERVED_2                                                                                         0xE85F
#define PE8_60_LFPS_1                                                                                                   0xE860
#define PE8_61_LFPS_2                                                                                                   0xE861
#define PE8_62_LFPS_3                                                                                                   0xE862
#define PE8_63_LFPS_4                                                                                                   0xE863
#define PE8_64_LFPS_5                                                                                                   0xE864
#define PE8_65_LFPS_6                                                                                                   0xE865
#define PE8_66_FW_RESERVE_3                                                                                             0xE866
#define PE8_67_FW_RESERVE_4                                                                                             0xE867
#define PE8_80_REG_RESERVED_1                                                                                           0xE880
#define PE8_81_REG_RESERVED_2                                                                                           0xE881
#define PE8_82_REG_RESERVED_3                                                                                           0xE882
#define PE8_83_REG_RESERVED_4                                                                                           0xE883
#define PE8_84_REG_RESERVED_5                                                                                           0xE884
#define PE8_85_REG_RESERVED_6                                                                                           0xE885
#define PE8_86_REG_RESERVED_7                                                                                           0xE886
#define PE8_87_REG_RESERVED_8                                                                                           0xE887
#define PE8_88_REG_RESERVED_9                                                                                           0xE888


//--------------------------------------------------
// D2 GDI DFE (Page E8)
//--------------------------------------------------
#define PE8_A0_L0_DFE_EN_1                                                                                              0xE8A0
#define PE8_A1_L0_DFE_EN_2                                                                                              0xE8A1
#define PE8_A2_L0_LIMIT_INIT                                                                                            0xE8A2
#define PE8_A3_L0_INIT_1                                                                                                0xE8A3
#define PE8_A4_L0_INIT_2                                                                                                0xE8A4
#define PE8_A5_L0_INIT_3                                                                                                0xE8A5
#define PE8_A6_L0_INIT_4                                                                                                0xE8A6
#define PE8_A7_L0_INIT_5                                                                                                0xE8A7
#define PE8_A8_L0_INIT_6                                                                                                0xE8A8
#define PE8_A9_L0_INIT_7                                                                                                0xE8A9
#define PE8_AA_L0_INIT_8                                                                                                0xE8AA
#define PE8_AB_L0_STABLE_FLAG                                                                                           0xE8AB
#define PE8_AC_L0_RESERVE_1                                                                                             0xE8AC
#define PE8_AD_L0_RESERVE_2                                                                                             0xE8AD
#define PE8_AE_L0_RESERVE_3                                                                                             0xE8AE
#define PE8_AF_L0_GDI_DE                                                                                                0xE8AF
#define PE8_B0_L1_DFE_EN_1                                                                                              0xE8B0
#define PE8_B1_L1_DFE_EN_2                                                                                              0xE8B1
#define PE8_B2_L1_LIMIT_INIT                                                                                            0xE8B2
#define PE8_B3_L1_INIT_1                                                                                                0xE8B3
#define PE8_B4_L1_INIT_2                                                                                                0xE8B4
#define PE8_B5_L1_INIT_3                                                                                                0xE8B5
#define PE8_B6_L1_INIT_4                                                                                                0xE8B6
#define PE8_B7_L1_INIT_5                                                                                                0xE8B7
#define PE8_B8_L1_INIT_6                                                                                                0xE8B8
#define PE8_B9_L1_INIT_7                                                                                                0xE8B9
#define PE8_BA_L1_INIT_8                                                                                                0xE8BA
#define PE8_BB_L1_STABLE_FLAG                                                                                           0xE8BB
#define PE8_BC_L1_RESERVE_1                                                                                             0xE8BC
#define PE8_BD_L1_RESERVE_2                                                                                             0xE8BD
#define PE8_BE_L1_RESERVE_3                                                                                             0xE8BE
#define PE8_BF_L1_GDI_DE                                                                                                0xE8BF
#define PE8_C0_L2_DFE_EN_1                                                                                              0xE8C0
#define PE8_C1_L2_DFE_EN_2                                                                                              0xE8C1
#define PE8_C2_L2_LIMIT_INIT                                                                                            0xE8C2
#define PE8_C3_L2_INIT_1                                                                                                0xE8C3
#define PE8_C4_L2_INIT_2                                                                                                0xE8C4
#define PE8_C5_L2_INIT_3                                                                                                0xE8C5
#define PE8_C6_L2_INIT_4                                                                                                0xE8C6
#define PE8_C7_L2_INIT_5                                                                                                0xE8C7
#define PE8_C8_L2_INIT_6                                                                                                0xE8C8
#define PE8_C9_L2_INIT_7                                                                                                0xE8C9
#define PE8_CA_L2_INIT_8                                                                                                0xE8CA
#define PE8_CB_L2_STABLE_FLAG                                                                                           0xE8CB
#define PE8_CC_L2_RESERVE_1                                                                                             0xE8CC
#define PE8_CD_L2_RESERVE_2                                                                                             0xE8CD
#define PE8_CE_L2_RESERVE_3                                                                                             0xE8CE
#define PE8_CF_L2_GDI_DE                                                                                                0xE8CF
#define PE8_D0_L3_DFE_EN_1                                                                                              0xE8D0
#define PE8_D1_L3_DFE_EN_2                                                                                              0xE8D1
#define PE8_D2_L3_LIMIT_INIT                                                                                            0xE8D2
#define PE8_D3_L3_INIT_1                                                                                                0xE8D3
#define PE8_D4_L3_INIT_2                                                                                                0xE8D4
#define PE8_D5_L3_INIT_3                                                                                                0xE8D5
#define PE8_D6_L3_INIT_4                                                                                                0xE8D6
#define PE8_D7_L3_INIT_5                                                                                                0xE8D7
#define PE8_D8_L3_INIT_6                                                                                                0xE8D8
#define PE8_D9_L3_INIT_7                                                                                                0xE8D9
#define PE8_DA_L3_INIT_8                                                                                                0xE8DA
#define PE8_DB_L3_STABLE_FLAG                                                                                           0xE8DB
#define PE8_DC_L3_RESERVE_1                                                                                             0xE8DC
#define PE8_DD_L3_RESERVE_2                                                                                             0xE8DD
#define PE8_DE_L3_RESERVE_3                                                                                             0xE8DE
#define PE8_DF_L3_GDI_DE                                                                                                0xE8DF
#define PE8_E0_MODE_TIMER                                                                                               0xE8E0
#define PE8_E1_TIMER                                                                                                    0xE8E1
#define PE8_E2_GAIN_1                                                                                                   0xE8E2
#define PE8_E3_GAIN_2                                                                                                   0xE8E3
#define PE8_E4_GAIN_3                                                                                                   0xE8E4
#define PE8_E5_GAIN_4                                                                                                   0xE8E5
#define PE8_E6_LIMIT_1                                                                                                  0xE8E6
#define PE8_E7_LIMIT_2                                                                                                  0xE8E7
#define PE8_E8_LIMIT_3                                                                                                  0xE8E8
#define PE8_E9_LIMIT_4                                                                                                  0xE8E9
#define PE8_EA_LIMIT_5                                                                                                  0xE8EA
#define PE8_EB_LIMIT_6                                                                                                  0xE8EB
#define PE8_EC_LOOP_DIV_1                                                                                               0xE8EC
#define PE8_ED_LOOP_DIV_2                                                                                               0xE8ED
#define PE8_EE_GRAY_DEC_1                                                                                               0xE8EE
#define PE8_EF_RESET_1                                                                                                  0xE8EF
#define PE8_F0_COEF_1                                                                                                   0xE8F0
#define PE8_F1_COEF_2                                                                                                   0xE8F1
#define PE8_F2_COEF_3                                                                                                   0xE8F2
#define PE8_F3_COEF_4                                                                                                   0xE8F3
#define PE8_F4_ERRCNT0                                                                                                  0xE8F4
#define PE8_F5_ERRCNT1                                                                                                  0xE8F5
#define PE8_F6_ERRCNT2                                                                                                  0xE8F6
#define PE8_F7_DFE_RESERVE                                                                                              0xE8F7
#define PE8_F8_GRAY_DEC_2                                                                                               0xE8F8
#define PE8_F9_LIMIT_10                                                                                                 0xE8F9
#define PE8_FA_GAIN_PREC                                                                                                0xE8FA
#define PE8_FB_DEBUG                                                                                                    0xE8FB
#define PE8_FC_PR_CTRL0                                                                                                 0xE8FC
#define PE8_FD_PR_CTRL1                                                                                                 0xE8FD
#define PE8_FE_EM_CTRL0                                                                                                 0xE8FE
#define PE8_FF_EM_CTRL1                                                                                                 0xE8FF


//--------------------------------------------------
// DisplayPort 2.0 Tx1 Analog PHY CTRL_ANA (Page EB)
//--------------------------------------------------
#define PEB_00_CMU                                                                                                      0xEB00
#define PEB_01_DIV                                                                                                      0xEB01
#define PEB_02_MAC                                                                                                      0xEB02
#define PEB_05_LDO                                                                                                      0xEB05
#define PEB_06_CP                                                                                                       0xEB06
#define PEB_07_RS                                                                                                       0xEB07
#define PEB_08_IB                                                                                                       0xEB08
#define PEB_09_FLD                                                                                                      0xEB09
#define PEB_0A_CMU_LC                                                                                                   0xEB0A
#define PEB_0B_CMU_LC1                                                                                                  0xEB0B
#define PEB_0C_CMU_LC2                                                                                                  0xEB0C
#define PEB_0D_TESTMODE                                                                                                 0xEB0D
#define PEB_0E_DUMMY                                                                                                    0xEB0E
#define PEB_0F_DUMMY                                                                                                    0xEB0F
#define PEB_10_TX_POWER                                                                                                 0xEB10
#define PEB_11_TX_POWER1                                                                                                0xEB11
#define PEB_16_RX_DET_FT                                                                                                0xEB16
#define PEB_1F_BOOST_PWCT                                                                                               0xEB1F
#define PEB_20_SLICE_L3                                                                                                 0xEB20
#define PEB_21_SLICE_L2                                                                                                 0xEB21
#define PEB_22_SLICE_L1                                                                                                 0xEB22
#define PEB_23_SLICE_L0                                                                                                 0xEB23
#define PEB_25_MAIN_L3                                                                                                  0xEB25
#define PEB_26_MAIN_L2                                                                                                  0xEB26
#define PEB_27_MAIN_L1                                                                                                  0xEB27
#define PEB_28_MAIN_L0                                                                                                  0xEB28
#define PEB_2A_IBHN_TRIM_L3                                                                                             0xEB2A
#define PEB_2B_IBHN_TRIM_L2                                                                                             0xEB2B
#define PEB_2C_IBHN_TRIM_L1                                                                                             0xEB2C
#define PEB_2D_IBHN_TRIM_L0                                                                                             0xEB2D
#define PEB_30_TX_DRV_LDO_L3                                                                                            0xEB30
#define PEB_31_TX_DRV_LDO_L2                                                                                            0xEB31
#define PEB_32_TX_DRV_LDO_L1                                                                                            0xEB32
#define PEB_33_TX_DRV_LDO_L0                                                                                            0xEB33
#define PEB_35_POST_L3                                                                                                  0xEB35
#define PEB_36_POST_L2                                                                                                  0xEB36
#define PEB_37_POST_L1                                                                                                  0xEB37
#define PEB_38_POST_L0                                                                                                  0xEB38
#define PEB_3A_CALIBRATE_L3                                                                                             0xEB3A
#define PEB_3B_CALIBRATE_L2                                                                                             0xEB3B
#define PEB_3C_CALIBRATE_L1                                                                                             0xEB3C
#define PEB_3D_CALIBRATE_L0                                                                                             0xEB3D
#define PEB_45_PRE_L3                                                                                                   0xEB45
#define PEB_46_PRE_L2                                                                                                   0xEB46
#define PEB_47_PRE_L1                                                                                                   0xEB47
#define PEB_48_PRE_L0                                                                                                   0xEB48
#define PEB_50_TX_BG                                                                                                    0xEB50
#define PEB_51_CK_XTAL                                                                                                  0xEB51
#define PEB_53_DCC                                                                                                      0xEB53
#define PEB_55_RX_DET                                                                                                   0xEB55
#define PEB_56_RX_DET_1                                                                                                 0xEB56
#define PEB_57_RX_DET_2                                                                                                 0xEB57
#define PEB_5A_RESERVED1                                                                                                0xEB5A
#define PEB_5B_RESERVED0                                                                                                0xEB5B
#define PEB_5C_RESERVED_L3                                                                                              0xEB5C
#define PEB_5D_RESERVED_L2                                                                                              0xEB5D
#define PEB_5E_RESERVED_L1                                                                                              0xEB5E
#define PEB_5F_RESERVED_L0                                                                                              0xEB5F


//--------------------------------------------------
// DisplayPort 2.0 Tx1 Analog PHY CTRL_DIG (Page EB)
//--------------------------------------------------
#define PEB_03_DP20_TX_CMU3                                                                                             0xEB03
#define PEB_12_DPTX_SFIFO_CTRL0                                                                                         0xEB12
#define PEB_13_DPTX_SFIFO_CTRL1                                                                                         0xEB13
#define PEB_14_DPTX_SFIFO_CTRL2                                                                                         0xEB14
#define PEB_A3_CMTX_CMU_WD0                                                                                             0xEBA3
#define PEB_A4_CMTX_CMU_WD1                                                                                             0xEBA4
#define PEB_DA_CMTX_SDM0                                                                                                0xEBDA
#define PEB_E0_CMTX_SSCG0                                                                                               0xEBE0
#define PEB_E1_CMTX_SSCG1                                                                                               0xEBE1
#define PEB_E2_CMTX_SSCG2                                                                                               0xEBE2
#define PEB_E3_CMTX_SSCG3                                                                                               0xEBE3
#define PEB_E4_CMTX_SSCG4                                                                                               0xEBE4
#define PEB_E5_CMTX_SSCG5                                                                                               0xEBE5
#define PEB_E6_CMTX_SSCG6                                                                                               0xEBE6
#define PEB_E7_CMTX_SSCG7                                                                                               0xEBE7
#define PEB_E8_CMTX_SSCG8                                                                                               0xEBE8
#define PEB_E9_CMTX_SSCG9                                                                                               0xEBE9
#define PEB_EA_CMTX_SSCG10                                                                                              0xEBEA
#define PEB_EB_CMTX_SSCG11                                                                                              0xEBEB
#define PEB_EC_CMTX_SSCG12                                                                                              0xEBEC
#define PEB_ED_CMTX_SSCG13                                                                                              0xEBED
#define PEB_EE_CMTX_SSCG14                                                                                              0xEBEE
#define PEB_EF_CMTX_SSCRO0                                                                                              0xEBEF
#define PEB_F0_CMTX_SSCRO1                                                                                              0xEBF0
#define PEB_FA_TEST_OUT_CTRL                                                                                            0xEBFA


//--------------------------------------------------
// DisplayPort 2.0 Tx1 Analog PHY CTRL_FLD (Page EB)
//--------------------------------------------------
#define PEB_70_U3_FLD_0                                                                                                 0xEB70
#define PEB_71_U3_FLD_1                                                                                                 0xEB71
#define PEB_72_U3_FLD_2                                                                                                 0xEB72
#define PEB_73_U3_FLD_3                                                                                                 0xEB73
#define PEB_74_U3_FLD_4                                                                                                 0xEB74
#define PEB_75_U3_FLD_5                                                                                                 0xEB75
#define PEB_76_U3_FLD_6                                                                                                 0xEB76
#define PEB_77_U3_FLD_7                                                                                                 0xEB77
#define PEB_78_U3_FLD_8                                                                                                 0xEB78
#define PEB_79_U3_FLD_9                                                                                                 0xEB79
#define PEB_7A_U3_FLD_10                                                                                                0xEB7A
#define PEB_7B_U3_FLD_11                                                                                                0xEB7B
#define PEB_7C_U3_FLD_12                                                                                                0xEB7C
#define PEB_80_U3_FLD_13                                                                                                0xEB80
#define PEB_81_U3_FLD_14                                                                                                0xEB81
#define PEB_82_U3_FLD_15                                                                                                0xEB82
#define PEB_83_U3_FLD_16                                                                                                0xEB83
#define PEB_84_U3_FLD_17                                                                                                0xEB84
#define PEB_85_U3_FLD_18                                                                                                0xEB85
#define PEB_86_U3_FLD_19                                                                                                0xEB86
#define PEB_87_U3_FLD_20                                                                                                0xEB87
#define PEB_88_U3_FLD_21                                                                                                0xEB88
#define PEB_89_U3_FLD_22                                                                                                0xEB89
#define PEB_8A_U3_FLD_23                                                                                                0xEB8A
#define PEB_8B_U3_FLD_24                                                                                                0xEB8B
#define PEB_8C_U3_FLD_25                                                                                                0xEB8C
#define PEB_8D_U3_FLD_26                                                                                                0xEB8D
#define PEB_8E_U3_FLD_27                                                                                                0xEB8E
#define PEB_8F_U3_FLD_28                                                                                                0xEB8F
#define PEB_90_U3_FLD_29                                                                                                0xEB90
#define PEB_91_U3_FLD_30                                                                                                0xEB91
#define PEB_92_U3_FLD_31                                                                                                0xEB92
#define PEB_93_U3_FLD_32                                                                                                0xEB93
#define PEB_94_U3_FLD_33                                                                                                0xEB94
#define PEB_95_U3_FLD_34                                                                                                0xEB95
#define PEB_96_U3_FLD_35                                                                                                0xEB96
#define PEB_97_U3_FLD_36                                                                                                0xEB97


//--------------------------------------------------
// UFP DP2.0 Combo U3 APHY JFM (Page EC)
//--------------------------------------------------
#define PEC_00_RX_JFM_00                                                                                                0xEC00
#define PEC_01_RX_JFM_01                                                                                                0xEC01
#define PEC_02_RX_JFM_02                                                                                                0xEC02
#define PEC_03_RX_JFM_03                                                                                                0xEC03
#define PEC_04_RX_JFM_04                                                                                                0xEC04
#define PEC_05_RESERVE_JFM_00                                                                                           0xEC05


//--------------------------------------------------
// UFP DP2.0 Combo U3 DPHY JFM (Page EC)
//--------------------------------------------------
#define PEC_10_JCDR_00                                                                                                  0xEC10
#define PEC_11_JCDR_01                                                                                                  0xEC11
#define PEC_12_JCDR_02                                                                                                  0xEC12
#define PEC_13_JCDR_03                                                                                                  0xEC13
#define PEC_14_JCDR_04                                                                                                  0xEC14
#define PEC_15_JCDR_05                                                                                                  0xEC15
#define PEC_16_JCDR_06                                                                                                  0xEC16
#define PEC_17_JCDR_07                                                                                                  0xEC17
#define PEC_18_JCDR_08                                                                                                  0xEC18
#define PEC_19_JCDR_09                                                                                                  0xEC19
#define PEC_1A_JCDR_10                                                                                                  0xEC1A
#define PEC_1B_JCDR_11                                                                                                  0xEC1B
#define PEC_1C_JCDR_12                                                                                                  0xEC1C
#define PEC_1D_JCDR_13                                                                                                  0xEC1D
#define PEC_1E_JCDR_14                                                                                                  0xEC1E
#define PEC_1F_JCDR_15                                                                                                  0xEC1F
#define PEC_20_JCDR_16                                                                                                  0xEC20
#define PEC_21_JCDR_17                                                                                                  0xEC21
#define PEC_22_JCDR_18                                                                                                  0xEC22
#define PEC_23_JCDR_19                                                                                                  0xEC23
#define PEC_24_JCDR_20                                                                                                  0xEC24
#define PEC_25_JCDR_21                                                                                                  0xEC25
#define PEC_26_JCDR_22                                                                                                  0xEC26
#define PEC_27_JCDR_23                                                                                                  0xEC27
#define PEC_28_JCDR_24                                                                                                  0xEC28
#define PEC_29_JCDR_25                                                                                                  0xEC29
#define PEC_2A_JCDR_26                                                                                                  0xEC2A
#define PEC_2B_JCDR_27                                                                                                  0xEC2B
#define PEC_2C_JCDR_28                                                                                                  0xEC2C
#define PEC_2D_JCDR_29                                                                                                  0xEC2D
#define PEC_2E_JCDR_30                                                                                                  0xEC2E
#define PEC_2F_JCDR_31                                                                                                  0xEC2F
#define PEC_30_JCDR_32                                                                                                  0xEC30
#define PEC_31_JCDR_33                                                                                                  0xEC31
#define PEC_32_JCDR_34                                                                                                  0xEC32
#define PEC_33_JCDR_35                                                                                                  0xEC33
#define PEC_34_JCDR_36                                                                                                  0xEC34
#define PEC_35_JCDR_37                                                                                                  0xEC35
#define PEC_36_JCDR_38                                                                                                  0xEC36
#define PEC_37_JCDR_39                                                                                                  0xEC37
#define PEC_38_JCDR_40                                                                                                  0xEC38
#define PEC_39_JCDR_41                                                                                                  0xEC39
#define PEC_3A_JCDR_42                                                                                                  0xEC3A
#define PEC_3B_JCDR_43                                                                                                  0xEC3B
#define PEC_3C_JCDR_44                                                                                                  0xEC3C
#define PEC_3D_JCDR_45                                                                                                  0xEC3D
#define PEC_3E_JCDR_46                                                                                                  0xEC3E
#define PEC_3F_DUMMY_00                                                                                                 0xEC3F


//--------------------------------------------------
// DSC1 PPS Control Registers (Page F4)
//--------------------------------------------------
#define PF4_00_DSC_PPS_00                                                                                               0xF400
#define PF4_01_DSC_PPS_01                                                                                               0xF401
#define PF4_02_DSC_PPS_02                                                                                               0xF402
#define PF4_03_DSC_PPS_03                                                                                               0xF403
#define PF4_04_DSC_PPS_04                                                                                               0xF404
#define PF4_05_DSC_PPS_05                                                                                               0xF405
#define PF4_06_DSC_PPS_06                                                                                               0xF406
#define PF4_07_DSC_PPS_07                                                                                               0xF407
#define PF4_08_DSC_PPS_08                                                                                               0xF408
#define PF4_09_DSC_PPS_09                                                                                               0xF409
#define PF4_0A_DSC_PPS_10                                                                                               0xF40A
#define PF4_0B_DSC_PPS_11                                                                                               0xF40B
#define PF4_0C_DSC_PPS_12                                                                                               0xF40C
#define PF4_0D_DSC_PPS_13                                                                                               0xF40D
#define PF4_0E_DSC_PPS_14                                                                                               0xF40E
#define PF4_0F_DSC_PPS_15                                                                                               0xF40F
#define PF4_10_DSC_PPS_16                                                                                               0xF410
#define PF4_11_DSC_PPS_17                                                                                               0xF411
#define PF4_12_DSC_PPS_18                                                                                               0xF412
#define PF4_13_DSC_PPS_19                                                                                               0xF413
#define PF4_14_DSC_PPS_20                                                                                               0xF414
#define PF4_15_DSC_PPS_21                                                                                               0xF415
#define PF4_16_DSC_PPS_22                                                                                               0xF416
#define PF4_17_DSC_PPS_23                                                                                               0xF417
#define PF4_18_DSC_PPS_24                                                                                               0xF418
#define PF4_19_DSC_PPS_25                                                                                               0xF419
#define PF4_1A_DSC_PPS_26                                                                                               0xF41A
#define PF4_1B_DSC_PPS_27                                                                                               0xF41B
#define PF4_1C_DSC_PPS_28                                                                                               0xF41C
#define PF4_1D_DSC_PPS_29                                                                                               0xF41D
#define PF4_1E_DSC_PPS_30                                                                                               0xF41E
#define PF4_1F_DSC_PPS_31                                                                                               0xF41F
#define PF4_20_DSC_PPS_32                                                                                               0xF420
#define PF4_21_DSC_PPS_33                                                                                               0xF421
#define PF4_22_DSC_PPS_34                                                                                               0xF422
#define PF4_23_DSC_PPS_35                                                                                               0xF423
#define PF4_24_DSC_PPS_36                                                                                               0xF424
#define PF4_25_DSC_PPS_37                                                                                               0xF425
#define PF4_26_DSC_PPS_38                                                                                               0xF426
#define PF4_27_DSC_PPS_39                                                                                               0xF427
#define PF4_28_DSC_PPS_40                                                                                               0xF428
#define PF4_29_DSC_PPS_41                                                                                               0xF429
#define PF4_2A_DSC_PPS_42                                                                                               0xF42A
#define PF4_2B_DSC_PPS_43                                                                                               0xF42B
#define PF4_2C_DSC_PPS_44                                                                                               0xF42C
#define PF4_2D_DSC_PPS_45                                                                                               0xF42D
#define PF4_2E_DSC_PPS_46                                                                                               0xF42E
#define PF4_2F_DSC_PPS_47                                                                                               0xF42F
#define PF4_30_DSC_PPS_48                                                                                               0xF430
#define PF4_31_DSC_PPS_49                                                                                               0xF431
#define PF4_32_DSC_PPS_50                                                                                               0xF432
#define PF4_33_DSC_PPS_51                                                                                               0xF433
#define PF4_34_DSC_PPS_52                                                                                               0xF434
#define PF4_35_DSC_PPS_53                                                                                               0xF435
#define PF4_36_DSC_PPS_54                                                                                               0xF436
#define PF4_37_DSC_PPS_55                                                                                               0xF437
#define PF4_38_DSC_PPS_56                                                                                               0xF438
#define PF4_39_DSC_PPS_57                                                                                               0xF439
#define PF4_3A_DSC_PPS_58                                                                                               0xF43A
#define PF4_3B_DSC_PPS_59                                                                                               0xF43B
#define PF4_3C_DSC_PPS_60                                                                                               0xF43C
#define PF4_3D_DSC_PPS_61                                                                                               0xF43D
#define PF4_3E_DSC_PPS_62                                                                                               0xF43E
#define PF4_3F_DSC_PPS_63                                                                                               0xF43F
#define PF4_40_DSC_PPS_64                                                                                               0xF440
#define PF4_41_DSC_PPS_65                                                                                               0xF441
#define PF4_42_DSC_PPS_66                                                                                               0xF442
#define PF4_43_DSC_PPS_67                                                                                               0xF443
#define PF4_44_DSC_PPS_68                                                                                               0xF444
#define PF4_45_DSC_PPS_69                                                                                               0xF445
#define PF4_46_DSC_PPS_70                                                                                               0xF446
#define PF4_47_DSC_PPS_71                                                                                               0xF447
#define PF4_48_DSC_PPS_72                                                                                               0xF448
#define PF4_49_DSC_PPS_73                                                                                               0xF449
#define PF4_4A_DSC_PPS_74                                                                                               0xF44A
#define PF4_4B_DSC_PPS_75                                                                                               0xF44B
#define PF4_4C_DSC_PPS_76                                                                                               0xF44C
#define PF4_4D_DSC_PPS_77                                                                                               0xF44D
#define PF4_4E_DSC_PPS_78                                                                                               0xF44E
#define PF4_4F_DSC_PPS_79                                                                                               0xF44F
#define PF4_50_DSC_PPS_80                                                                                               0xF450
#define PF4_51_DSC_PPS_81                                                                                               0xF451
#define PF4_52_DSC_PPS_82                                                                                               0xF452
#define PF4_53_DSC_PPS_83                                                                                               0xF453
#define PF4_54_DSC_PPS_84                                                                                               0xF454
#define PF4_55_DSC_PPS_85                                                                                               0xF455
#define PF4_56_DSC_PPS_86                                                                                               0xF456
#define PF4_57_DSC_PPS_87                                                                                               0xF457
#define PF4_58_DSC_PPS_88                                                                                               0xF458
#define PF4_59_DSC_PPS_89                                                                                               0xF459
#define PF4_5A_DSC_PPS_90                                                                                               0xF45A
#define PF4_5B_DSC_PPS_91                                                                                               0xF45B
#define PF4_5C_DSC_PPS_92                                                                                               0xF45C
#define PF4_5D_DSC_PPS_93                                                                                               0xF45D


//--------------------------------------------------
// DSC1 DEC Control Registers (Page F5)
//--------------------------------------------------
#define PF5_00_DSC_DEC_CTRL_00                                                                                          0xF500
#define PF5_01_DSC_DEC_CTRL_01                                                                                          0xF501
#define PF5_02_DSC_IRQ_CTRL0                                                                                            0xF502
#define PF5_03_DSC_DIV_CTRL0                                                                                            0xF503
#define PF5_04_DSC_OUT_FORMAT                                                                                           0xF504
#define PF5_05_DSC_WATCH_DOG                                                                                            0xF505
#define PF5_06_DSC_DEBUG_STATUS0                                                                                        0xF506
#define PF5_07_DSC_DEBUG_STATUS1                                                                                        0xF507
#define PF5_08_DSC_DEBUG_STATUS2                                                                                        0xF508
#define PF5_09_DSC_DEBUG_STATUS3                                                                                        0xF509
#define PF5_0A_DSC_DEBUG_STATUS4                                                                                        0xF50A
#define PF5_0B_DSC_DEBUG_STATUS5                                                                                        0xF50B
#define PF5_0C_DSC_DEBUG_STATUS6                                                                                        0xF50C
#define PF5_0D_DSC_DEBUG_STATUS7                                                                                        0xF50D
#define PF5_0E_DSC_FIFO_INDEX                                                                                           0xF50E
#define PF5_0F_DSC_FIFO_LEVEL                                                                                           0xF50F
#define PF5_10_DSC_DEBUG_SOURCE_SELECTION                                                                               0xF510
#define PF5_11_DSC_DECODER_OPTION                                                                                       0xF511
#define PF5_12_DSC_DECDER_RC_BUFFER0                                                                                    0xF512
#define PF5_13_DSC_DECDER_RC_BUFFER1                                                                                    0xF513
#define PF5_14_DSC_DECDER_RC_BUFFER2                                                                                    0xF514
#define PF5_15_DSC_DECDER_ALPM                                                                                          0xF515
#define PF5_17_DSC_DECODER_CRC                                                                                          0xF517
#define PF5_18_DSC_CRC_R_M                                                                                              0xF518
#define PF5_19_DSC_CRC_R_L                                                                                              0xF519
#define PF5_1A_DSC_CRC_G_M                                                                                              0xF51A
#define PF5_1B_DSC_CRC_G_L                                                                                              0xF51B
#define PF5_1C_DSC_CRC_B_M                                                                                              0xF51C
#define PF5_1D_DSC_CRC_B_L                                                                                              0xF51D
#define PF5_20_BIST_CLK_RST_EN                                                                                          0xF520
#define PF5_21_S0_BIST_CTRL                                                                                             0xF521
#define PF5_22_S1_BIST_CTRL                                                                                             0xF522
#define PF5_23_S2_BIST_CTRL                                                                                             0xF523
#define PF5_24_S3_BIST_CTRL                                                                                             0xF524
#define PF5_25_S0_STR_BIST_CTRL                                                                                         0xF525
#define PF5_26_S1_STR_BIST_CTRL                                                                                         0xF526
#define PF5_27_S2_STR_BIST_CTRL                                                                                         0xF527
#define PF5_28_S3_STR_BIST_CTRL                                                                                         0xF528
#define PF5_29_SRAM_CONTROL                                                                                             0xF529
#define PF5_2E_PATTERN_GEN_CTRL                                                                                         0xF52E
#define PF5_70_STREAM_DEBUG_CTRL0                                                                                       0xF570
#define PF5_71_STREAM_DEBUG_CTRL1                                                                                       0xF571
#define PF5_72_STREAM_DEBUG_CTRL2                                                                                       0xF572
#define PF5_73_STREAM_DEBUG_ADR2                                                                                        0xF573
#define PF5_80_DSC_DEBUG_DATA0                                                                                          0xF580
#define PF5_81_DSC_DEBUG_DATA1                                                                                          0xF581
#define PF5_82_DSC_DEBUG_DATA2                                                                                          0xF582
#define PF5_83_DSC_DEBUG_DATA3                                                                                          0xF583
#define PF5_84_DSC_DEBUG_DATA4                                                                                          0xF584
#define PF5_85_DSC_DEBUG_DATA5                                                                                          0xF585
#define PF5_86_DSC_DEBUG_DATA6                                                                                          0xF586
#define PF5_87_DSC_DEBUG_DATA7                                                                                          0xF587
#define PF5_88_DSC_DEBUG_DATA8                                                                                          0xF588
#define PF5_89_DSC_DEBUG_DATA9                                                                                          0xF589
#define PF5_8A_DSC_DEBUG_DATAA                                                                                          0xF58A
#define PF5_8B_DSC_DEBUG_DATAB                                                                                          0xF58B
#define PF5_8C_DSC_DEBUG_DATAC                                                                                          0xF58C
#define PF5_8D_DSC_DEBUG_DATAD                                                                                          0xF58D
#define PF5_8E_DSC_DEBUG_DATAE                                                                                          0xF58E
#define PF5_8F_DSC_DEBUG_DATAF                                                                                          0xF58F
#define PF5_90_DSC_DEC_INTERFACE_PG                                                                                     0xF590
#define PF5_91_DSC_DUMMY                                                                                                0xF591


//--------------------------------------------------
// DSC1 Digital MAC Display Format Generator (Page F5)
//--------------------------------------------------
#define PF5_2F_MAC_DIG_RESET_CTRL                                                                                       0xF52F
#define PF5_30_DPF_CTRL_0                                                                                               0xF530
#define PF5_31_DP_OUTPUT_CTRL                                                                                           0xF531
#define PF5_32_DP_RSV0                                                                                                  0xF532
#define PF5_33_DP_RSV1                                                                                                  0xF533
#define PF5_34_INTERLACE_MODE_CONFIG                                                                                    0xF534
#define PF5_35_MN_DPF_ALPM_VST                                                                                          0xF535
#define PF5_36_MN_DPF_ALPM_T1_VST_M                                                                                     0xF536
#define PF5_37_MN_DPF_ALPM_T1_VST_L                                                                                     0xF537
#define PF5_3A_EVBLK2VS_H                                                                                               0xF53A
#define PF5_3B_EVBLK2VS_M                                                                                               0xF53B
#define PF5_3C_EVBLK2VS_L                                                                                               0xF53C
#define PF5_3D_OVBLK2VS_H                                                                                               0xF53D
#define PF5_3E_OVBLK2VS_M                                                                                               0xF53E
#define PF5_3F_OVBLK2VS_L                                                                                               0xF53F
#define PF5_40_VS_FRONT_PORCH                                                                                           0xF540
#define PF5_41_MN_DPF_HTT_M                                                                                             0xF541
#define PF5_42_MN_DPF_HTT_L                                                                                             0xF542
#define PF5_43_MN_DPF_HST_M                                                                                             0xF543
#define PF5_44_MN_DPF_HST_L                                                                                             0xF544
#define PF5_45_MN_DPF_HWD_M                                                                                             0xF545
#define PF5_46_MN_DPF_HWD_L                                                                                             0xF546
#define PF5_47_MN_DPF_HSW_M                                                                                             0xF547
#define PF5_48_MN_DPF_HSW_L                                                                                             0xF548
#define PF5_49_MN_DPF_VTT_M                                                                                             0xF549
#define PF5_4A_MN_DPF_VTT_L                                                                                             0xF54A
#define PF5_4B_MN_DPF_VST_M                                                                                             0xF54B
#define PF5_4C_MN_DPF_VST_L                                                                                             0xF54C
#define PF5_4D_MN_DPF_VHT_M                                                                                             0xF54D
#define PF5_4E_MN_DPF_VHT_L                                                                                             0xF54E
#define PF5_4F_MN_DPF_VSW_M                                                                                             0xF54F
#define PF5_50_MN_DPF_VSW_L                                                                                             0xF550
#define PF5_51_MN_DPF_BG_RED_M                                                                                          0xF551
#define PF5_52_MN_DPF_BG_RED_L                                                                                          0xF552
#define PF5_53_MN_DPF_BG_GRN_M                                                                                          0xF553
#define PF5_54_MN_DPF_BG_GRN_L                                                                                          0xF554
#define PF5_55_MN_DPF_BG_BLU_M                                                                                          0xF555
#define PF5_56_MN_DPF_BG_BLU_L                                                                                          0xF556
#define PF5_58_MN_MEAS_CTRL                                                                                             0xF558
#define PF5_59_MN_MEAS_VLN_M                                                                                            0xF559
#define PF5_5A_MN_MEAS_VLN_L                                                                                            0xF55A
#define PF5_5B_MN_MEAS_HLN_M                                                                                            0xF55B
#define PF5_5C_MN_MEAS_HLN_L                                                                                            0xF55C


//--------------------------------------------------
// DSC1 MAC PLL DIGITAL (Page F6)
//--------------------------------------------------
#define PF6_A0_PLL_WD_0                                                                                                 0xF6A0
#define PF6_A1_PLL_WD_1                                                                                                 0xF6A1
#define PF6_A2_PLL_OUT_CONTROL                                                                                          0xF6A2
#define PF6_A3_PLL_IN_CONTROL                                                                                           0xF6A3
#define PF6_B7_SDM_0                                                                                                    0xF6B7
#define PF6_B8_PLL_DUMMY_0                                                                                              0xF6B8
#define PF6_B9_PLL_DUMMY_1                                                                                              0xF6B9
#define PF6_C0_TRACKING_0                                                                                               0xF6C0
#define PF6_C5_TRACKING_5                                                                                               0xF6C5
#define PF6_C6_TRACKING_6                                                                                               0xF6C6
#define PF6_C7_TRACKING_7                                                                                               0xF6C7
#define PF6_C8_MN_PI_CODE_0                                                                                             0xF6C8
#define PF6_C9_MN_PI_CODE_1                                                                                             0xF6C9
#define PF6_CA_MN_PI_CODE_2                                                                                             0xF6CA
#define PF6_CB_MN_PI_CODE_3                                                                                             0xF6CB
#define PF6_CC_MN_PI_CODE_4                                                                                             0xF6CC
#define PF6_CD_MN_PI_CODE_5                                                                                             0xF6CD
#define PF6_CE_MN_PI_CODE_6                                                                                             0xF6CE
#define PF6_CF_MN_PI_CODE_7                                                                                             0xF6CF
#define PF6_D0_MN_PI_CODE_8                                                                                             0xF6D0
#define PF6_D1_MN_PI_CODE_9                                                                                             0xF6D1
#define PF6_D2_MN_PI_CODE_A                                                                                             0xF6D2
#define PF6_D3_MN_PI_CODE_B                                                                                             0xF6D3
#define PF6_D4_MN_PI_CODE_C                                                                                             0xF6D4
#define PF6_DA_MN_TRACKING_DIVS                                                                                         0xF6DA
#define PF6_DB_MN_TRACK_N_MSB                                                                                           0xF6DB
#define PF6_DC_MN_TRACK_N_LSB                                                                                           0xF6DC
#define PF6_E0_VS_TRACK_EN                                                                                              0xF6E0
#define PF6_E1_VS_TRACK_MODE                                                                                            0xF6E1
#define PF6_E2_VS_TRACK0                                                                                                0xF6E2
#define PF6_E3_VS_TRACK1                                                                                                0xF6E3
#define PF6_E4_VS_TRACK2                                                                                                0xF6E4
#define PF6_E5_VS_TRACK3                                                                                                0xF6E5
#define PF6_EA_HS_TRACKING_NEW_MODE1                                                                                    0xF6EA
#define PF6_EB_HS_TRACKING_NEW_MODE2                                                                                    0xF6EB
#define PF6_EC_VBID_MAN_MADE                                                                                            0xF6EC
#define PF6_ED_TRACKING_TEST                                                                                            0xF6ED
#define PF6_EE_P_CODE_SPREAD_0                                                                                          0xF6EE
#define PF6_EF_P_CODE_SPREAD_1                                                                                          0xF6EF
#define PF6_F0_P_CODE_SPREAD_2                                                                                          0xF6F0
#define PF6_F1_P_CODE_SPREAD_3                                                                                          0xF6F1
#define PF6_F2_DSC_HTT_0                                                                                                0xF6F2
#define PF6_F3_DSC_HTT_1                                                                                                0xF6F3


//--------------------------------------------------
// DSC1 MAC PLL ANALOG (Page F6)
//--------------------------------------------------
#define PF6_A4_DSCPLL_DIVIDER0                                                                                          0xF6A4
#define PF6_A5_DSCPLL_DIVIDER1                                                                                          0xF6A5
#define PF6_A6_DSCPLL_0                                                                                                 0xF6A6
#define PF6_A7_DSCPLL_1                                                                                                 0xF6A7
#define PF6_A8_DSCPLL_CONTROL                                                                                           0xF6A8
#define PF6_A9_DSCPLL_LDO                                                                                               0xF6A9
#define PF6_AA_DSCPLL_DUMMY                                                                                             0xF6AA
#define PF6_AB_DSCPLL_TEST                                                                                              0xF6AB
#define PF6_AC_N_F_CODE_0                                                                                               0xF6AC
#define PF6_AD_N_F_CODE_1                                                                                               0xF6AD
#define PF6_AE_N_F_CODE_2                                                                                               0xF6AE
#define PF6_AF_N_F_CODE_3                                                                                               0xF6AF
#define PF6_B0_N_F_CODE_4                                                                                               0xF6B0
#define PF6_B1_N_F_MAX                                                                                                  0xF6B1
#define PF6_B2_N_F_MIN                                                                                                  0xF6B2
#define PF6_B3_N_F_REPORT0                                                                                              0xF6B3
#define PF6_B4_N_F_REPORT1                                                                                              0xF6B4
#define PF6_B5_N_F_REPORT2                                                                                              0xF6B5
#define PF6_B6_N_F_REPORT3                                                                                              0xF6B6


//--------------------------------------------------
// RXI-300 Design Information (Page A40000)
//--------------------------------------------------
#define PA40000_00_NAME                                                                                                 0xA4000000UL
#define PA40000_04_VER                                                                                                  0xA4000004UL
#define PA40000_08_REV                                                                                                  0xA4000008UL
#define PA40000_0C_INST                                                                                                 0xA400000CUL
#define PA40000_10_IMPL_Y                                                                                               0xA4000010UL
#define PA40000_14_IMPL_D                                                                                               0xA4000014UL
#define PA40000_18_DEV                                                                                                  0xA4000018UL
#define PA40000_1C_PRO_NUM                                                                                              0xA400001CUL


//--------------------------------------------------
// RXI-300 Reserved Page01 (Page A40001)
//--------------------------------------------------
#define PA40001_00_RXI300_RESERVED_PAGE                                                                                 0xA4000100UL


//--------------------------------------------------
// RXI-300 Error Log Information (Page A40002)
//--------------------------------------------------
#define PA40002_00_ELR_I_PLD0                                                                                           0xA4000200UL
#define PA40002_04_ELR_I_PLD1                                                                                           0xA4000204UL
#define PA40002_08_ELR_I_ID                                                                                             0xA4000208UL
#define PA40002_0C_ELR_I_ADR0                                                                                           0xA400020CUL
#define PA40002_10_ELR_I_ADR1                                                                                           0xA4000210UL
#define PA40002_30_ELR_I_CODE                                                                                           0xA4000230UL
#define PA40002_3C_ELR_I_INTR_CLR                                                                                       0xA400023CUL


//--------------------------------------------------
// RXI-300 Reserved Page03 (Page A40003)
//--------------------------------------------------
#define PA40003_00_RXI300_RESERVED_PAGE                                                                                 0xA4000300UL


//--------------------------------------------------
// RXI-300 Reserved Page04 (Page A40004)
//--------------------------------------------------
#define PA40004_00_RXI300_RESERVED_PAGE                                                                                 0xA4000400UL


//--------------------------------------------------
// RXI-300 Reserved Page05 (Page A40005)
//--------------------------------------------------
#define PA40005_00_RXI300_RESERVED_PAGE                                                                                 0xA4000500UL


//--------------------------------------------------
// RXI-300 Reserved Page06 (Page A40006)
//--------------------------------------------------
#define PA40006_00_RXI300_RESERVED_PAGE                                                                                 0xA4000600UL


//--------------------------------------------------
// RXI-300 Reserved Page07 (Page A40007)
//--------------------------------------------------
#define PA40007_00_RXI300_RESERVED_PAGE                                                                                 0xA4000700UL


//--------------------------------------------------
// RXI-300 Reserved Page08 (Page A40008)
//--------------------------------------------------
#define PA40008_00_RXI300_RESERVED_PAGE                                                                                 0xA4000800UL


//--------------------------------------------------
// RXI-300 Reserved Page09 (Page A40009)
//--------------------------------------------------
#define PA40009_00_RXI300_RESERVED_PAGE                                                                                 0xA4000900UL


//--------------------------------------------------
// RXI-300 Reserved Page0A (Page A4000A)
//--------------------------------------------------
#define PA4000A_00_RXI300_RESERVED_PAGE                                                                                 0xA4000A00UL


//--------------------------------------------------
// RXI-300 Reserved Page0B (Page A4000B)
//--------------------------------------------------
#define PA4000B_00_RXI300_RESERVED_PAGE                                                                                 0xA4000B00UL


//--------------------------------------------------
// RXI-300 Reserved Page0C (Page A4000C)
//--------------------------------------------------
#define PA4000C_00_RXI300_RESERVED_PAGE                                                                                 0xA4000C00UL


//--------------------------------------------------
// RXI-300 Reserved Page0D (Page A4000D)
//--------------------------------------------------
#define PA4000D_00_RXI300_RESERVED_PAGE                                                                                 0xA4000D00UL


//--------------------------------------------------
// RXI-300 Reserved Page0E (Page A4000E)
//--------------------------------------------------
#define PA4000E_00_RXI300_RESERVED_PAGE                                                                                 0xA4000E00UL


//--------------------------------------------------
// RXI-300 Reserved Page0F (Page A4000F)
//--------------------------------------------------
#define PA4000F_00_RXI300_RESERVED_PAGE                                                                                 0xA4000F00UL


//--------------------------------------------------
// MIPS CPU1 Misc Control (Page A40010)
//--------------------------------------------------
#define PA40010_20_CPU1_INT_TEST_CONTROL                                                                                0xA4001020UL
#define PA40010_24_CPU1_INT_TEST_TRIGGER                                                                                0xA4001024UL
#define PA40010_28_CPU1_INT_TEST_STATUS                                                                                 0xA4001028UL
#define PA40010_30_CPU1_D_RELATED_BIST_CTRL                                                                             0xA4001030UL
#define PA40010_34_CPU1_I_RELATED_BIST_CTRL                                                                             0xA4001034UL
#define PA40010_3C_CPU1_BIST_CTRL_DUMMY0                                                                                0xA400103CUL
#define PA40010_40_CPU1_TEST_MODE_DUMMY0                                                                                0xA4001040UL
#define PA40010_44_CPU1_TEST_MODE_DUMMY1                                                                                0xA4001044UL
#define PA40010_48_CPU1_TEST_MODE_DUMMY2                                                                                0xA4001048UL
#define PA40010_4C_CPU1_TEST_MODE_DUMMY3                                                                                0xA400104CUL
#define PA40010_50_MIPS_CPU1_FLASH_BANK_OFFSET                                                                          0xA4001050UL
#define PA40010_64_CPU1_TOP_TEST_OUT_SEL                                                                                0xA4001064UL
#define PA40010_70_CPU1_IMEM_ADDR_BASE                                                                                  0xA4001070UL
#define PA40010_74_CPU1_IMEM_ADDR_TOP                                                                                   0xA4001074UL
#define PA40010_78_CPU1_DMEM_ADDR_BASE                                                                                  0xA4001078UL
#define PA40010_7C_CPU1_DMEM_ADDR_TOP                                                                                   0xA400107CUL
#define PA40010_80_CPU1_INT_PRIORITY_CTRL0                                                                              0xA4001080UL
#define PA40010_84_CPU1_INT_PRIORITY_CTRL1                                                                              0xA4001084UL
#define PA40010_88_CPU1_INT_PRIORITY_CTRL2                                                                              0xA4001088UL
#define PA40010_8C_CPU1_INT_PRIORITY_CTRL3                                                                              0xA400108CUL
#define PA40010_90_CPU1_RXI300_TO_CTRL0                                                                                 0xA4001090UL
#define PA40010_94_CPU1_RXI300_TO_CTRL1                                                                                 0xA4001094UL
#define PA40010_98_CPU1_RXI300_TO_CTRL2                                                                                 0xA4001098UL
#define PA40010_A0_CPU1_RXI300_BUSIP_IRQ_CTRL0                                                                          0xA40010A0UL


//--------------------------------------------------
// MIPS CPU1 Watchdog Timer (Page A40011)
//--------------------------------------------------
#define PA40011_00_MSK_ISR                                                                                              0xA4001100UL
#define PA40011_04_TCWCR                                                                                                0xA4001104UL
#define PA40011_08_TCWTR                                                                                                0xA4001108UL
#define PA40011_0C_TCWNMI                                                                                               0xA400110CUL
#define PA40011_10_TCWOV                                                                                                0xA4001110UL


//--------------------------------------------------
// 32bits TIMER (Page A40012)
//--------------------------------------------------
#define PA40012_00_TC0TVR                                                                                               0xA4001200UL
#define PA40012_04_TC1TVR                                                                                               0xA4001204UL
#define PA40012_08_TC2TVR                                                                                               0xA4001208UL
#define PA40012_0C_TC3TVR                                                                                               0xA400120CUL
#define PA40012_20_TC0CVR                                                                                               0xA4001220UL
#define PA40012_24_TC1CVR                                                                                               0xA4001224UL
#define PA40012_28_TC2CVR                                                                                               0xA4001228UL
#define PA40012_2C_TC3CVR                                                                                               0xA400122CUL
#define PA40012_40_TC0CR                                                                                                0xA4001240UL
#define PA40012_44_TC1CR                                                                                                0xA4001244UL
#define PA40012_48_TC2CR                                                                                                0xA4001248UL
#define PA40012_4C_TC3CR                                                                                                0xA400124CUL
#define PA40012_60_TC0ICR                                                                                               0xA4001260UL
#define PA40012_64_TC1ICR                                                                                               0xA4001264UL
#define PA40012_68_TC2ICR                                                                                               0xA4001268UL
#define PA40012_6C_TC3ICR                                                                                               0xA400126CUL
#define PA40012_E8_UMSK_ISR                                                                                             0xA40012E8UL
#define PA40012_EC_ISR                                                                                                  0xA40012ECUL


//--------------------------------------------------
// Dimming PWM (Page A40020)
//--------------------------------------------------
#define PA40020_00_DIMMING_PWM0_CONTROL                                                                                 0xA4002000UL
#define PA40020_04_DIMMING_PWM0_PERIOD_CNT                                                                              0xA4002004UL
#define PA40020_08_DIMMING_PWM0_PERIOD_DELAY_CNT                                                                        0xA4002008UL
#define PA40020_0C_DIMMING_PWM0_TRIGGER_BASE_DUT                                                                        0xA400200CUL
#define PA40020_10_DIMMING_PWM0_TRIGGER_EVENT1                                                                          0xA4002010UL
#define PA40020_14_DIMMING_PWM0_TRIGGER1_OFFSET_CHG                                                                     0xA4002014UL
#define PA40020_18_DIMMING_PWM0_TRIGGER_EVENT2                                                                          0xA4002018UL
#define PA40020_1C_DIMMING_PWM0_TRIGGER2_OFFSET_CHG                                                                     0xA400201CUL
#define PA40020_20_DIMMING_PWM0_TRIGGER3_OFFSET_CHG                                                                     0xA4002020UL
#define PA40020_24_DIMMING_PWM0_DUMMY0                                                                                  0xA4002024UL
#define PA40020_28_DIMMING_PWM0_DUMMY1                                                                                  0xA4002028UL
#define PA40020_2C_DIMMING_PWM0_DUMMY2                                                                                  0xA400202CUL
#define PA40020_30_DIMMING_PWM0_MODE_B_STROBE_CTRL0                                                                     0xA4002030UL
#define PA40020_34_DIMMING_PWM0_MODE_B_STROBE_CTRL1                                                                     0xA4002034UL
#define PA40020_38_DIMMING_PWM0_MODE_B_PWM_SET0                                                                         0xA4002038UL
#define PA40020_3C_DIMMING_PWM0_MODE_B_PWM_SET1                                                                         0xA400203CUL
#define PA40020_40_DIMMING_PWM1_CONTROL                                                                                 0xA4002040UL
#define PA40020_44_DIMMING_PWM1_PERIOD_CNT                                                                              0xA4002044UL
#define PA40020_48_DIMMING_PWM1_PERIOD_DELAY_CNT                                                                        0xA4002048UL
#define PA40020_4C_DIMMING_PWM1_TRIGGER_BASE_DUT                                                                        0xA400204CUL
#define PA40020_50_DIMMING_PWM1_TRIGGER_EVENT1                                                                          0xA4002050UL
#define PA40020_54_DIMMING_PWM1_TRIGGER1_OFFSET_CHG                                                                     0xA4002054UL
#define PA40020_58_DIMMING_PWM1_TRIGGER_EVENT2                                                                          0xA4002058UL
#define PA40020_5C_DIMMING_PWM1_TRIGGER2_OFFSET_CHG                                                                     0xA400205CUL
#define PA40020_60_DIMMING_PWM1_TRIGGER3_OFFSET_CHG                                                                     0xA4002060UL
#define PA40020_64_DIMMING_PWM1_DUMMY0                                                                                  0xA4002064UL
#define PA40020_68_DIMMING_PWM1_DUMMY1                                                                                  0xA4002068UL
#define PA40020_6C_DIMMING_PWM1_DUMMY2                                                                                  0xA400206CUL
#define PA40020_70_DIMMING_PWM1_MODE_B_STROBE_CTRL0                                                                     0xA4002070UL
#define PA40020_74_DIMMING_PWM1_MODE_B_STROBE_CTRL1                                                                     0xA4002074UL
#define PA40020_78_DIMMING_PWM1_MODE_B_PWM_SET0                                                                         0xA4002078UL
#define PA40020_7C_DIMMING_PWM1_MODE_B_PWM_SET1                                                                         0xA400207CUL
#define PA40020_80_DIMMING_PWM_PERIOD_CNT_PULSE_SEL                                                                     0xA4002080UL


//--------------------------------------------------
// M1 Local Dimming Histogram Decision THD Part 1 (Page B00508)
//--------------------------------------------------
#define PB00508_00_LD_HISTO_DECISION_THD_0_0                                                                            0xB0050800UL
#define PB00508_04_LD_HISTO_DECISION_THD_1_0                                                                            0xB0050804UL
#define PB00508_08_LD_HISTO_DECISION_THD_2_0                                                                            0xB0050808UL
#define PB00508_0C_LD_HISTO_DECISION_THD_3_0                                                                            0xB005080CUL
#define PB00508_10_LD_HISTO_DECISION_THD_4_0                                                                            0xB0050810UL
#define PB00508_14_LD_HISTO_DECISION_THD_5_0                                                                            0xB0050814UL
#define PB00508_18_LD_HISTO_DECISION_THD_6_0                                                                            0xB0050818UL
#define PB00508_1C_LD_HISTO_DECISION_THD_7_0                                                                            0xB005081CUL
#define PB00508_20_LD_HISTO_DECISION_THD_8_0                                                                            0xB0050820UL
#define PB00508_24_LD_HISTO_DECISION_THD_9_0                                                                            0xB0050824UL
#define PB00508_28_LD_HISTO_DECISION_THD_10_0                                                                           0xB0050828UL
#define PB00508_2C_LD_HISTO_DECISION_THD_11_0                                                                           0xB005082CUL
#define PB00508_30_LD_HISTO_DECISION_THD_12_0                                                                           0xB0050830UL
#define PB00508_34_LD_HISTO_DECISION_THD_13_0                                                                           0xB0050834UL
#define PB00508_38_LD_HISTO_DECISION_THD_14_0                                                                           0xB0050838UL
#define PB00508_3C_LD_HISTO_DECISION_THD_15_0                                                                           0xB005083CUL
#define PB00508_40_LD_HISTO_DECISION_THD_16_0                                                                           0xB0050840UL
#define PB00508_44_LD_HISTO_DECISION_THD_17_0                                                                           0xB0050844UL
#define PB00508_48_LD_HISTO_DECISION_THD_18_0                                                                           0xB0050848UL
#define PB00508_4C_LD_HISTO_DECISION_THD_19_0                                                                           0xB005084CUL
#define PB00508_50_LD_HISTO_DECISION_THD_20_0                                                                           0xB0050850UL
#define PB00508_54_LD_HISTO_DECISION_THD_21_0                                                                           0xB0050854UL
#define PB00508_58_LD_HISTO_DECISION_THD_22_0                                                                           0xB0050858UL
#define PB00508_5C_LD_HISTO_DECISION_THD_23_0                                                                           0xB005085CUL
#define PB00508_60_LD_HISTO_DECISION_THD_24_0                                                                           0xB0050860UL
#define PB00508_64_LD_HISTO_DECISION_THD_25_0                                                                           0xB0050864UL
#define PB00508_68_LD_HISTO_DECISION_THD_26_0                                                                           0xB0050868UL
#define PB00508_6C_LD_HISTO_DECISION_THD_27_0                                                                           0xB005086CUL
#define PB00508_70_LD_HISTO_DECISION_THD_28_0                                                                           0xB0050870UL
#define PB00508_74_LD_HISTO_DECISION_THD_29_0                                                                           0xB0050874UL
#define PB00508_78_LD_HISTO_DECISION_THD_30_0                                                                           0xB0050878UL
#define PB00508_7C_LD_HISTO_DECISION_THD_31_0                                                                           0xB005087CUL
#define PB00508_80_LD_HISTO_DECISION_THD_32_0                                                                           0xB0050880UL
#define PB00508_84_LD_HISTO_DECISION_THD_33_0                                                                           0xB0050884UL
#define PB00508_88_LD_HISTO_DECISION_THD_34_0                                                                           0xB0050888UL
#define PB00508_8C_LD_HISTO_DECISION_THD_35_0                                                                           0xB005088CUL
#define PB00508_90_LD_HISTO_DECISION_THD_36_0                                                                           0xB0050890UL
#define PB00508_94_LD_HISTO_DECISION_THD_37_0                                                                           0xB0050894UL
#define PB00508_98_LD_HISTO_DECISION_THD_38_0                                                                           0xB0050898UL
#define PB00508_9C_LD_HISTO_DECISION_THD_39_0                                                                           0xB005089CUL
#define PB00508_A0_LD_HISTO_DECISION_THD_40_0                                                                           0xB00508A0UL
#define PB00508_A4_LD_HISTO_DECISION_THD_41_0                                                                           0xB00508A4UL
#define PB00508_A8_LD_HISTO_DECISION_THD_42_0                                                                           0xB00508A8UL
#define PB00508_AC_LD_HISTO_DECISION_THD_43_0                                                                           0xB00508ACUL
#define PB00508_B0_LD_HISTO_DECISION_THD_44_0                                                                           0xB00508B0UL
#define PB00508_B4_LD_HISTO_DECISION_THD_45_0                                                                           0xB00508B4UL
#define PB00508_B8_LD_HISTO_DECISION_THD_46_0                                                                           0xB00508B8UL
#define PB00508_BC_LD_HISTO_DECISION_THD_47_0                                                                           0xB00508BCUL
#define PB00508_C0_LD_HISTO_DECISION_THD_48_0                                                                           0xB00508C0UL
#define PB00508_C4_LD_HISTO_DECISION_THD_49_0                                                                           0xB00508C4UL
#define PB00508_C8_LD_HISTO_DECISION_THD_50_0                                                                           0xB00508C8UL
#define PB00508_CC_LD_HISTO_DECISION_THD_51_0                                                                           0xB00508CCUL
#define PB00508_D0_LD_HISTO_DECISION_THD_52_0                                                                           0xB00508D0UL
#define PB00508_D4_LD_HISTO_DECISION_THD_53_0                                                                           0xB00508D4UL
#define PB00508_D8_LD_HISTO_DECISION_THD_54_0                                                                           0xB00508D8UL
#define PB00508_DC_LD_HISTO_DECISION_THD_55_0                                                                           0xB00508DCUL
#define PB00508_E0_LD_HISTO_DECISION_THD_56_0                                                                           0xB00508E0UL
#define PB00508_E4_LD_HISTO_DECISION_THD_57_0                                                                           0xB00508E4UL
#define PB00508_E8_LD_HISTO_DECISION_THD_58_0                                                                           0xB00508E8UL
#define PB00508_EC_LD_HISTO_DECISION_THD_59_0                                                                           0xB00508ECUL
#define PB00508_F0_LD_HISTO_DECISION_THD_60_0                                                                           0xB00508F0UL
#define PB00508_F4_LD_HISTO_DECISION_THD_61_0                                                                           0xB00508F4UL
#define PB00508_F8_LD_HISTO_DECISION_THD_62_0                                                                           0xB00508F8UL
#define PB00508_FC_LD_HISTO_DECISION_THD_63_0                                                                           0xB00508FCUL


//--------------------------------------------------
// M1 Local Dimming Histogram Decision THD Part 2 (Page B00509)
//--------------------------------------------------
#define PB00509_00_LD_HISTO_DECISION_THD_64_0                                                                           0xB0050900UL
#define PB00509_04_LD_HISTO_DECISION_THD_65_0                                                                           0xB0050904UL
#define PB00509_08_LD_HISTO_DECISION_THD_66_0                                                                           0xB0050908UL
#define PB00509_0C_LD_HISTO_DECISION_THD_67_0                                                                           0xB005090CUL
#define PB00509_10_LD_HISTO_DECISION_THD_68_0                                                                           0xB0050910UL
#define PB00509_14_LD_HISTO_DECISION_THD_69_0                                                                           0xB0050914UL
#define PB00509_18_LD_HISTO_DECISION_THD_70_0                                                                           0xB0050918UL
#define PB00509_1C_LD_HISTO_DECISION_THD_71_0                                                                           0xB005091CUL
#define PB00509_20_LD_HISTO_DECISION_THD_72_0                                                                           0xB0050920UL
#define PB00509_24_LD_HISTO_DECISION_THD_73_0                                                                           0xB0050924UL
#define PB00509_28_LD_HISTO_DECISION_THD_74_0                                                                           0xB0050928UL
#define PB00509_2C_LD_HISTO_DECISION_THD_75_0                                                                           0xB005092CUL
#define PB00509_30_LD_HISTO_DECISION_THD_76_0                                                                           0xB0050930UL
#define PB00509_34_LD_HISTO_DECISION_THD_77_0                                                                           0xB0050934UL
#define PB00509_38_LD_HISTO_DECISION_THD_78_0                                                                           0xB0050938UL
#define PB00509_3C_LD_HISTO_DECISION_THD_79_0                                                                           0xB005093CUL
#define PB00509_40_LD_HISTO_DECISION_THD_80_0                                                                           0xB0050940UL
#define PB00509_44_LD_HISTO_DECISION_THD_81_0                                                                           0xB0050944UL
#define PB00509_48_LD_HISTO_DECISION_THD_82_0                                                                           0xB0050948UL
#define PB00509_4C_LD_HISTO_DECISION_THD_83_0                                                                           0xB005094CUL
#define PB00509_50_LD_HISTO_DECISION_THD_84_0                                                                           0xB0050950UL
#define PB00509_54_LD_HISTO_DECISION_THD_85_0                                                                           0xB0050954UL
#define PB00509_58_LD_HISTO_DECISION_THD_86_0                                                                           0xB0050958UL
#define PB00509_5C_LD_HISTO_DECISION_THD_87_0                                                                           0xB005095CUL
#define PB00509_60_LD_HISTO_DECISION_THD_88_0                                                                           0xB0050960UL
#define PB00509_64_LD_HISTO_DECISION_THD_89_0                                                                           0xB0050964UL
#define PB00509_68_LD_HISTO_DECISION_THD_90_0                                                                           0xB0050968UL
#define PB00509_6C_LD_HISTO_DECISION_THD_91_0                                                                           0xB005096CUL
#define PB00509_70_LD_HISTO_DECISION_THD_92_0                                                                           0xB0050970UL
#define PB00509_74_LD_HISTO_DECISION_THD_93_0                                                                           0xB0050974UL
#define PB00509_78_LD_HISTO_DECISION_THD_94_0                                                                           0xB0050978UL
#define PB00509_7C_LD_HISTO_DECISION_THD_95_0                                                                           0xB005097CUL
#define PB00509_80_LD_HISTO_DECISION_THD_96_0                                                                           0xB0050980UL
#define PB00509_84_LD_HISTO_DECISION_THD_97_0                                                                           0xB0050984UL
#define PB00509_88_LD_HISTO_DECISION_THD_98_0                                                                           0xB0050988UL
#define PB00509_8C_LD_HISTO_DECISION_THD_99_0                                                                           0xB005098CUL
#define PB00509_90_LD_HISTO_DECISION_THD_100_0                                                                          0xB0050990UL
#define PB00509_94_LD_HISTO_DECISION_THD_101_0                                                                          0xB0050994UL
#define PB00509_98_LD_HISTO_DECISION_THD_102_0                                                                          0xB0050998UL
#define PB00509_9C_LD_HISTO_DECISION_THD_103_0                                                                          0xB005099CUL
#define PB00509_A0_LD_HISTO_DECISION_THD_104_0                                                                          0xB00509A0UL
#define PB00509_A4_LD_HISTO_DECISION_THD_105_0                                                                          0xB00509A4UL
#define PB00509_A8_LD_HISTO_DECISION_THD_106_0                                                                          0xB00509A8UL
#define PB00509_AC_LD_HISTO_DECISION_THD_107_0                                                                          0xB00509ACUL
#define PB00509_B0_LD_HISTO_DECISION_THD_108_0                                                                          0xB00509B0UL
#define PB00509_B4_LD_HISTO_DECISION_THD_109_0                                                                          0xB00509B4UL
#define PB00509_B8_LD_HISTO_DECISION_THD_110_0                                                                          0xB00509B8UL
#define PB00509_BC_LD_HISTO_DECISION_THD_111_0                                                                          0xB00509BCUL
#define PB00509_C0_LD_HISTO_DECISION_THD_112_0                                                                          0xB00509C0UL
#define PB00509_C4_LD_HISTO_DECISION_THD_113_0                                                                          0xB00509C4UL
#define PB00509_C8_LD_HISTO_DECISION_THD_114_0                                                                          0xB00509C8UL
#define PB00509_CC_LD_HISTO_DECISION_THD_115_0                                                                          0xB00509CCUL
#define PB00509_D0_LD_HISTO_DECISION_THD_116_0                                                                          0xB00509D0UL
#define PB00509_D4_LD_HISTO_DECISION_THD_117_0                                                                          0xB00509D4UL
#define PB00509_D8_LD_HISTO_DECISION_THD_118_0                                                                          0xB00509D8UL
#define PB00509_DC_LD_HISTO_DECISION_THD_119_0                                                                          0xB00509DCUL
#define PB00509_E0_LD_HISTO_DECISION_THD_120_0                                                                          0xB00509E0UL
#define PB00509_E4_LD_HISTO_DECISION_THD_121_0                                                                          0xB00509E4UL
#define PB00509_E8_LD_HISTO_DECISION_THD_122_0                                                                          0xB00509E8UL
#define PB00509_EC_LD_HISTO_DECISION_THD_123_0                                                                          0xB00509ECUL
#define PB00509_F0_LD_HISTO_DECISION_THD_124_0                                                                          0xB00509F0UL
#define PB00509_F4_LD_HISTO_DECISION_THD_125_0                                                                          0xB00509F4UL
#define PB00509_F8_LD_HISTO_DECISION_THD_126_0                                                                          0xB00509F8UL
#define PB00509_FC_LD_HISTO_DECISION_THD_127_0                                                                          0xB00509FCUL


//--------------------------------------------------
// M1 Local Dimming Histogram Decision THD Part 3 (Page B0050A)
//--------------------------------------------------
#define PB0050A_00_LD_HISTO_DECISION_THD_128_0                                                                          0xB0050A00UL
#define PB0050A_04_LD_HISTO_DECISION_THD_129_0                                                                          0xB0050A04UL
#define PB0050A_08_LD_HISTO_DECISION_THD_130_0                                                                          0xB0050A08UL
#define PB0050A_0C_LD_HISTO_DECISION_THD_131_0                                                                          0xB0050A0CUL
#define PB0050A_10_LD_HISTO_DECISION_THD_132_0                                                                          0xB0050A10UL
#define PB0050A_14_LD_HISTO_DECISION_THD_133_0                                                                          0xB0050A14UL
#define PB0050A_18_LD_HISTO_DECISION_THD_134_0                                                                          0xB0050A18UL
#define PB0050A_1C_LD_HISTO_DECISION_THD_135_0                                                                          0xB0050A1CUL
#define PB0050A_20_LD_HISTO_DECISION_THD_136_0                                                                          0xB0050A20UL
#define PB0050A_24_LD_HISTO_DECISION_THD_137_0                                                                          0xB0050A24UL
#define PB0050A_28_LD_HISTO_DECISION_THD_138_0                                                                          0xB0050A28UL
#define PB0050A_2C_LD_HISTO_DECISION_THD_139_0                                                                          0xB0050A2CUL
#define PB0050A_30_LD_HISTO_DECISION_THD_140_0                                                                          0xB0050A30UL
#define PB0050A_34_LD_HISTO_DECISION_THD_141_0                                                                          0xB0050A34UL
#define PB0050A_38_LD_HISTO_DECISION_THD_142_0                                                                          0xB0050A38UL
#define PB0050A_3C_LD_HISTO_DECISION_THD_143_0                                                                          0xB0050A3CUL
#define PB0050A_40_LD_HISTO_DECISION_THD_144_0                                                                          0xB0050A40UL
#define PB0050A_44_LD_HISTO_DECISION_THD_145_0                                                                          0xB0050A44UL
#define PB0050A_48_LD_HISTO_DECISION_THD_146_0                                                                          0xB0050A48UL
#define PB0050A_4C_LD_HISTO_DECISION_THD_147_0                                                                          0xB0050A4CUL
#define PB0050A_50_LD_HISTO_DECISION_THD_148_0                                                                          0xB0050A50UL
#define PB0050A_54_LD_HISTO_DECISION_THD_149_0                                                                          0xB0050A54UL
#define PB0050A_58_LD_HISTO_DECISION_THD_150_0                                                                          0xB0050A58UL
#define PB0050A_5C_LD_HISTO_DECISION_THD_151_0                                                                          0xB0050A5CUL
#define PB0050A_60_LD_HISTO_DECISION_THD_152_0                                                                          0xB0050A60UL
#define PB0050A_64_LD_HISTO_DECISION_THD_153_0                                                                          0xB0050A64UL
#define PB0050A_68_LD_HISTO_DECISION_THD_154_0                                                                          0xB0050A68UL
#define PB0050A_6C_LD_HISTO_DECISION_THD_155_0                                                                          0xB0050A6CUL
#define PB0050A_70_LD_HISTO_DECISION_THD_156_0                                                                          0xB0050A70UL
#define PB0050A_74_LD_HISTO_DECISION_THD_157_0                                                                          0xB0050A74UL
#define PB0050A_78_LD_HISTO_DECISION_THD_158_0                                                                          0xB0050A78UL
#define PB0050A_7C_LD_HISTO_DECISION_THD_159_0                                                                          0xB0050A7CUL
#define PB0050A_80_LD_HISTO_DECISION_THD_160_0                                                                          0xB0050A80UL
#define PB0050A_84_LD_HISTO_DECISION_THD_161_0                                                                          0xB0050A84UL
#define PB0050A_88_LD_HISTO_DECISION_THD_162_0                                                                          0xB0050A88UL
#define PB0050A_8C_LD_HISTO_DECISION_THD_163_0                                                                          0xB0050A8CUL
#define PB0050A_90_LD_HISTO_DECISION_THD_164_0                                                                          0xB0050A90UL
#define PB0050A_94_LD_HISTO_DECISION_THD_165_0                                                                          0xB0050A94UL
#define PB0050A_98_LD_HISTO_DECISION_THD_166_0                                                                          0xB0050A98UL
#define PB0050A_9C_LD_HISTO_DECISION_THD_167_0                                                                          0xB0050A9CUL
#define PB0050A_A0_LD_HISTO_DECISION_THD_168_0                                                                          0xB0050AA0UL
#define PB0050A_A4_LD_HISTO_DECISION_THD_169_0                                                                          0xB0050AA4UL
#define PB0050A_A8_LD_HISTO_DECISION_THD_170_0                                                                          0xB0050AA8UL
#define PB0050A_AC_LD_HISTO_DECISION_THD_171_0                                                                          0xB0050AACUL
#define PB0050A_B0_LD_HISTO_DECISION_THD_172_0                                                                          0xB0050AB0UL
#define PB0050A_B4_LD_HISTO_DECISION_THD_173_0                                                                          0xB0050AB4UL
#define PB0050A_B8_LD_HISTO_DECISION_THD_174_0                                                                          0xB0050AB8UL
#define PB0050A_BC_LD_HISTO_DECISION_THD_175_0                                                                          0xB0050ABCUL
#define PB0050A_C0_LD_HISTO_DECISION_THD_176_0                                                                          0xB0050AC0UL
#define PB0050A_C4_LD_HISTO_DECISION_THD_177_0                                                                          0xB0050AC4UL
#define PB0050A_C8_LD_HISTO_DECISION_THD_178_0                                                                          0xB0050AC8UL
#define PB0050A_CC_LD_HISTO_DECISION_THD_179_0                                                                          0xB0050ACCUL
#define PB0050A_D0_LD_HISTO_DECISION_THD_180_0                                                                          0xB0050AD0UL
#define PB0050A_D4_LD_HISTO_DECISION_THD_181_0                                                                          0xB0050AD4UL
#define PB0050A_D8_LD_HISTO_DECISION_THD_182_0                                                                          0xB0050AD8UL
#define PB0050A_DC_LD_HISTO_DECISION_THD_183_0                                                                          0xB0050ADCUL
#define PB0050A_E0_LD_HISTO_DECISION_THD_184_0                                                                          0xB0050AE0UL
#define PB0050A_E4_LD_HISTO_DECISION_THD_185_0                                                                          0xB0050AE4UL
#define PB0050A_E8_LD_HISTO_DECISION_THD_186_0                                                                          0xB0050AE8UL
#define PB0050A_EC_LD_HISTO_DECISION_THD_187_0                                                                          0xB0050AECUL
#define PB0050A_F0_LD_HISTO_DECISION_THD_188_0                                                                          0xB0050AF0UL
#define PB0050A_F4_LD_HISTO_DECISION_THD_189_0                                                                          0xB0050AF4UL
#define PB0050A_F8_LD_HISTO_DECISION_THD_190_0                                                                          0xB0050AF8UL
#define PB0050A_FC_LD_HISTO_DECISION_THD_191_0                                                                          0xB0050AFCUL


//--------------------------------------------------
// M1 Local Dimming Histogram Decision THD Part 4 (Page B0050B)
//--------------------------------------------------
#define PB0050B_00_LD_HISTO_DECISION_THD_192_0                                                                          0xB0050B00UL
#define PB0050B_04_LD_HISTO_DECISION_THD_193_0                                                                          0xB0050B04UL
#define PB0050B_08_LD_HISTO_DECISION_THD_194_0                                                                          0xB0050B08UL
#define PB0050B_0C_LD_HISTO_DECISION_THD_195_0                                                                          0xB0050B0CUL
#define PB0050B_10_LD_HISTO_DECISION_THD_196_0                                                                          0xB0050B10UL
#define PB0050B_14_LD_HISTO_DECISION_THD_197_0                                                                          0xB0050B14UL
#define PB0050B_18_LD_HISTO_DECISION_THD_198_0                                                                          0xB0050B18UL
#define PB0050B_1C_LD_HISTO_DECISION_THD_199_0                                                                          0xB0050B1CUL
#define PB0050B_20_LD_HISTO_DECISION_THD_200_0                                                                          0xB0050B20UL
#define PB0050B_24_LD_HISTO_DECISION_THD_201_0                                                                          0xB0050B24UL
#define PB0050B_28_LD_HISTO_DECISION_THD_202_0                                                                          0xB0050B28UL
#define PB0050B_2C_LD_HISTO_DECISION_THD_203_0                                                                          0xB0050B2CUL
#define PB0050B_30_LD_HISTO_DECISION_THD_204_0                                                                          0xB0050B30UL
#define PB0050B_34_LD_HISTO_DECISION_THD_205_0                                                                          0xB0050B34UL
#define PB0050B_38_LD_HISTO_DECISION_THD_206_0                                                                          0xB0050B38UL
#define PB0050B_3C_LD_HISTO_DECISION_THD_207_0                                                                          0xB0050B3CUL
#define PB0050B_40_LD_HISTO_DECISION_THD_208_0                                                                          0xB0050B40UL
#define PB0050B_44_LD_HISTO_DECISION_THD_209_0                                                                          0xB0050B44UL
#define PB0050B_48_LD_HISTO_DECISION_THD_210_0                                                                          0xB0050B48UL
#define PB0050B_4C_LD_HISTO_DECISION_THD_211_0                                                                          0xB0050B4CUL
#define PB0050B_50_LD_HISTO_DECISION_THD_212_0                                                                          0xB0050B50UL
#define PB0050B_54_LD_HISTO_DECISION_THD_213_0                                                                          0xB0050B54UL
#define PB0050B_58_LD_HISTO_DECISION_THD_214_0                                                                          0xB0050B58UL
#define PB0050B_5C_LD_HISTO_DECISION_THD_215_0                                                                          0xB0050B5CUL
#define PB0050B_60_LD_HISTO_DECISION_THD_216_0                                                                          0xB0050B60UL
#define PB0050B_64_LD_HISTO_DECISION_THD_217_0                                                                          0xB0050B64UL
#define PB0050B_68_LD_HISTO_DECISION_THD_218_0                                                                          0xB0050B68UL
#define PB0050B_6C_LD_HISTO_DECISION_THD_219_0                                                                          0xB0050B6CUL
#define PB0050B_70_LD_HISTO_DECISION_THD_220_0                                                                          0xB0050B70UL
#define PB0050B_74_LD_HISTO_DECISION_THD_221_0                                                                          0xB0050B74UL
#define PB0050B_78_LD_HISTO_DECISION_THD_222_0                                                                          0xB0050B78UL
#define PB0050B_7C_LD_HISTO_DECISION_THD_223_0                                                                          0xB0050B7CUL
#define PB0050B_80_LD_HISTO_DECISION_THD_224_0                                                                          0xB0050B80UL
#define PB0050B_84_LD_HISTO_DECISION_THD_225_0                                                                          0xB0050B84UL
#define PB0050B_88_LD_HISTO_DECISION_THD_226_0                                                                          0xB0050B88UL
#define PB0050B_8C_LD_HISTO_DECISION_THD_227_0                                                                          0xB0050B8CUL
#define PB0050B_90_LD_HISTO_DECISION_THD_228_0                                                                          0xB0050B90UL
#define PB0050B_94_LD_HISTO_DECISION_THD_229_0                                                                          0xB0050B94UL
#define PB0050B_98_LD_HISTO_DECISION_THD_230_0                                                                          0xB0050B98UL
#define PB0050B_9C_LD_HISTO_DECISION_THD_231_0                                                                          0xB0050B9CUL
#define PB0050B_A0_LD_HISTO_DECISION_THD_232_0                                                                          0xB0050BA0UL
#define PB0050B_A4_LD_HISTO_DECISION_THD_233_0                                                                          0xB0050BA4UL
#define PB0050B_A8_LD_HISTO_DECISION_THD_234_0                                                                          0xB0050BA8UL
#define PB0050B_AC_LD_HISTO_DECISION_THD_235_0                                                                          0xB0050BACUL
#define PB0050B_B0_LD_HISTO_DECISION_THD_236_0                                                                          0xB0050BB0UL
#define PB0050B_B4_LD_HISTO_DECISION_THD_237_0                                                                          0xB0050BB4UL
#define PB0050B_B8_LD_HISTO_DECISION_THD_238_0                                                                          0xB0050BB8UL
#define PB0050B_BC_LD_HISTO_DECISION_THD_239_0                                                                          0xB0050BBCUL
#define PB0050B_C0_LD_HISTO_DECISION_THD_240_0                                                                          0xB0050BC0UL
#define PB0050B_C4_LD_HISTO_DECISION_THD_241_0                                                                          0xB0050BC4UL
#define PB0050B_C8_LD_HISTO_DECISION_THD_242_0                                                                          0xB0050BC8UL
#define PB0050B_CC_LD_HISTO_DECISION_THD_243_0                                                                          0xB0050BCCUL
#define PB0050B_D0_LD_HISTO_DECISION_THD_244_0                                                                          0xB0050BD0UL
#define PB0050B_D4_LD_HISTO_DECISION_THD_245_0                                                                          0xB0050BD4UL
#define PB0050B_D8_LD_HISTO_DECISION_THD_246_0                                                                          0xB0050BD8UL
#define PB0050B_DC_LD_HISTO_DECISION_THD_247_0                                                                          0xB0050BDCUL
#define PB0050B_E0_LD_HISTO_DECISION_THD_248_0                                                                          0xB0050BE0UL
#define PB0050B_E4_LD_HISTO_DECISION_THD_249_0                                                                          0xB0050BE4UL
#define PB0050B_E8_LD_HISTO_DECISION_THD_250_0                                                                          0xB0050BE8UL
#define PB0050B_EC_LD_HISTO_DECISION_THD_251_0                                                                          0xB0050BECUL
#define PB0050B_F0_LD_HISTO_DECISION_THD_252_0                                                                          0xB0050BF0UL
#define PB0050B_F4_LD_HISTO_DECISION_THD_253_0                                                                          0xB0050BF4UL
#define PB0050B_F8_LD_HISTO_DECISION_THD_254_0                                                                          0xB0050BF8UL


//--------------------------------------------------
// M1 Local Dimming Histogram (Page B0050C)
//--------------------------------------------------
#define PB0050C_00_LD_HISTO_CONTROL_0                                                                                   0xB0050C00UL
#define PB0050C_04_LD_HISTO_AREA_NUM_0                                                                                  0xB0050C04UL
#define PB0050C_08_LD_HISTO_H_STEP_0                                                                                    0xB0050C08UL
#define PB0050C_0C_LD_HISTO_V_STEP_0                                                                                    0xB0050C0CUL
#define PB0050C_10_LD_HISTO_THD_0                                                                                       0xB0050C10UL
#define PB0050C_14_LD_HISTO_TRUNC_BIT_0                                                                                 0xB0050C14UL
#define PB0050C_18_LD_HISTO_BG_Y_MSB_0                                                                                  0xB0050C18UL
#define PB0050C_3C_LD_HISTO_LUT_BLACK_WHITE_0                                                                           0xB0050C3CUL
#define PB0050C_40_LD_LHN_LR_BIST_0                                                                                     0xB0050C40UL
#define PB0050C_44_LD_LHN_M_BIST_0                                                                                      0xB0050C44UL
#define PB0050C_48_LD_HISTO_TYPE_0                                                                                      0xB0050C48UL
#define PB0050C_4C_LD_RGBTOY_R_COEFF_0                                                                                  0xB0050C4CUL
#define PB0050C_50_LD_RGBTOY_G_COEFF_0                                                                                  0xB0050C50UL
#define PB0050C_54_LD_RGBTOY_B_COEFF_0                                                                                  0xB0050C54UL
#define PB0050C_58_LD_INIT_PWM_BIST_CTRL_0                                                                              0xB0050C58UL
#define PB0050C_5C_LD_INIT_PWM_BIST_CTRL_4                                                                              0xB0050C5CUL


//--------------------------------------------------
// M1 Local Dimming Histogram LUT Part 1 (Page B0050D)
//--------------------------------------------------
#define PB0050D_00_LD_HISTO_LUT0_LOWLUT1                                                                                0xB0050D00UL
#define PB0050D_04_LD_HISTO_LUT1_LOWLUT3                                                                                0xB0050D04UL
#define PB0050D_08_LD_HISTO_LUT2_LOWLUT5                                                                                0xB0050D08UL
#define PB0050D_0C_LD_HISTO_LUT3_LOWLUT7                                                                                0xB0050D0CUL
#define PB0050D_10_LD_HISTO_LUT4_LOWLUT9                                                                                0xB0050D10UL
#define PB0050D_14_LD_HISTO_LUT5_LOWLUT11                                                                               0xB0050D14UL
#define PB0050D_18_LD_HISTO_LUT6_LOWLUT13                                                                               0xB0050D18UL
#define PB0050D_1C_LD_HISTO_LUT7_LOWLUT15                                                                               0xB0050D1CUL
#define PB0050D_20_LD_HISTO_LUT8_LOWLUT17                                                                               0xB0050D20UL
#define PB0050D_24_LD_HISTO_LUT9_LOWLUT19                                                                               0xB0050D24UL
#define PB0050D_28_LD_HISTO_LUT10_LOWLUT21                                                                              0xB0050D28UL
#define PB0050D_2C_LD_HISTO_LUT11_LOWLUT23                                                                              0xB0050D2CUL
#define PB0050D_30_LD_HISTO_LUT12_LOWLUT25                                                                              0xB0050D30UL
#define PB0050D_34_LD_HISTO_LUT13_LOWLUT27                                                                              0xB0050D34UL
#define PB0050D_38_LD_HISTO_LUT14_LOWLUT29                                                                              0xB0050D38UL
#define PB0050D_3C_LD_HISTO_LUT15_LOWLUT31                                                                              0xB0050D3CUL
#define PB0050D_40_LD_HISTO_LUT16_LOWLUT33                                                                              0xB0050D40UL
#define PB0050D_44_LD_HISTO_LUT17_LOWLUT35                                                                              0xB0050D44UL
#define PB0050D_48_LD_HISTO_LUT18_LOWLUT37                                                                              0xB0050D48UL
#define PB0050D_4C_LD_HISTO_LUT19_LOWLUT39                                                                              0xB0050D4CUL
#define PB0050D_50_LD_HISTO_LUT20_LOWLUT41                                                                              0xB0050D50UL
#define PB0050D_54_LD_HISTO_LUT21_LOWLUT43                                                                              0xB0050D54UL
#define PB0050D_58_LD_HISTO_LUT22_LOWLUT45                                                                              0xB0050D58UL
#define PB0050D_5C_LD_HISTO_LUT23_LOWLUT47                                                                              0xB0050D5CUL
#define PB0050D_60_LD_HISTO_LUT24_LOWLUT49                                                                              0xB0050D60UL
#define PB0050D_64_LD_HISTO_LUT25_LOWLUT51                                                                              0xB0050D64UL
#define PB0050D_68_LD_HISTO_LUT26_LOWLUT53                                                                              0xB0050D68UL
#define PB0050D_6C_LD_HISTO_LUT27_LOWLUT55                                                                              0xB0050D6CUL
#define PB0050D_70_LD_HISTO_LUT28_LOWLUT57                                                                              0xB0050D70UL
#define PB0050D_74_LD_HISTO_LUT29_LOWLUT59                                                                              0xB0050D74UL
#define PB0050D_78_LD_HISTO_LUT30_LOWLUT61                                                                              0xB0050D78UL
#define PB0050D_7C_LD_HISTO_LUT31_LOWLUT63                                                                              0xB0050D7CUL
#define PB0050D_80_LD_HISTO_LUT32_LOWLUT65                                                                              0xB0050D80UL
#define PB0050D_84_LD_HISTO_LUT33_LOWLUT67                                                                              0xB0050D84UL
#define PB0050D_88_LD_HISTO_LUT34_LOWLUT69                                                                              0xB0050D88UL
#define PB0050D_8C_LD_HISTO_LUT35_LOWLUT71                                                                              0xB0050D8CUL
#define PB0050D_90_LD_HISTO_LUT36_LOWLUT73                                                                              0xB0050D90UL
#define PB0050D_94_LD_HISTO_LUT37_LOWLUT75                                                                              0xB0050D94UL
#define PB0050D_98_LD_HISTO_LUT38_LOWLUT77                                                                              0xB0050D98UL
#define PB0050D_9C_LD_HISTO_LUT39_LOWLUT79                                                                              0xB0050D9CUL
#define PB0050D_A0_LD_HISTO_LUT40_LOWLUT81                                                                              0xB0050DA0UL
#define PB0050D_A4_LD_HISTO_LUT41_LOWLUT83                                                                              0xB0050DA4UL
#define PB0050D_A8_LD_HISTO_LUT42_LOWLUT85                                                                              0xB0050DA8UL
#define PB0050D_AC_LD_HISTO_LUT43_LOWLUT87                                                                              0xB0050DACUL
#define PB0050D_B0_LD_HISTO_LUT44_LOWLUT89                                                                              0xB0050DB0UL
#define PB0050D_B4_LD_HISTO_LUT45_LOWLUT91                                                                              0xB0050DB4UL
#define PB0050D_B8_LD_HISTO_LUT46_LOWLUT93                                                                              0xB0050DB8UL
#define PB0050D_BC_LD_HISTO_LUT47_LOWLUT95                                                                              0xB0050DBCUL
#define PB0050D_C0_LD_HISTO_LUT48_LOWLUT97                                                                              0xB0050DC0UL
#define PB0050D_C4_LD_HISTO_LUT49_LOWLUT99                                                                              0xB0050DC4UL
#define PB0050D_C8_LD_HISTO_LUT50_LOWLUT101                                                                             0xB0050DC8UL
#define PB0050D_CC_LD_HISTO_LUT51_LOWLUT103                                                                             0xB0050DCCUL
#define PB0050D_D0_LD_HISTO_LUT52_LOWLUT105                                                                             0xB0050DD0UL
#define PB0050D_D4_LD_HISTO_LUT53_LOWLUT107                                                                             0xB0050DD4UL
#define PB0050D_D8_LD_HISTO_LUT54_LOWLUT109                                                                             0xB0050DD8UL
#define PB0050D_DC_LD_HISTO_LUT55_LOWLUT111                                                                             0xB0050DDCUL
#define PB0050D_E0_LD_HISTO_LUT56_LOWLUT113                                                                             0xB0050DE0UL
#define PB0050D_E4_LD_HISTO_LUT57_LOWLUT115                                                                             0xB0050DE4UL
#define PB0050D_E8_LD_HISTO_LUT58_LOWLUT117                                                                             0xB0050DE8UL
#define PB0050D_EC_LD_HISTO_LUT59_LOWLUT119                                                                             0xB0050DECUL
#define PB0050D_F0_LD_HISTO_LUT60_LOWLUT121                                                                             0xB0050DF0UL
#define PB0050D_F4_LD_HISTO_LUT61_LOWLUT123                                                                             0xB0050DF4UL
#define PB0050D_F8_LD_HISTO_LUT62_LOWLUT125                                                                             0xB0050DF8UL
#define PB0050D_FC_LD_HISTO_LUT63_LOWLUT127                                                                             0xB0050DFCUL


//--------------------------------------------------
// M1 Local Dimming Histogram LUT Part 2 (Page B0050E)
//--------------------------------------------------
#define PB0050E_00_LD_HISTO_LUT64_LOWLUT129                                                                             0xB0050E00UL
#define PB0050E_04_LD_HISTO_LUT65_LOWLUT131                                                                             0xB0050E04UL
#define PB0050E_08_LD_HISTO_LUT66_LOWLUT133                                                                             0xB0050E08UL
#define PB0050E_0C_LD_HISTO_LUT67_LOWLUT135                                                                             0xB0050E0CUL
#define PB0050E_10_LD_HISTO_LUT68_LOWLUT137                                                                             0xB0050E10UL
#define PB0050E_14_LD_HISTO_LUT69_LOWLUT139                                                                             0xB0050E14UL
#define PB0050E_18_LD_HISTO_LUT70_LOWLUT141                                                                             0xB0050E18UL
#define PB0050E_1C_LD_HISTO_LUT71_LOWLUT143                                                                             0xB0050E1CUL
#define PB0050E_20_LD_HISTO_LUT72_LOWLUT145                                                                             0xB0050E20UL
#define PB0050E_24_LD_HISTO_LUT73_LOWLUT147                                                                             0xB0050E24UL
#define PB0050E_28_LD_HISTO_LUT74_LOWLUT149                                                                             0xB0050E28UL
#define PB0050E_2C_LD_HISTO_LUT75_LOWLUT151                                                                             0xB0050E2CUL
#define PB0050E_30_LD_HISTO_LUT76_LOWLUT153                                                                             0xB0050E30UL
#define PB0050E_34_LD_HISTO_LUT77_LOWLUT155                                                                             0xB0050E34UL
#define PB0050E_38_LD_HISTO_LUT78_LOWLUT157                                                                             0xB0050E38UL
#define PB0050E_3C_LD_HISTO_LUT79_LOWLUT159                                                                             0xB0050E3CUL
#define PB0050E_40_LD_HISTO_LUT80_LOWLUT161                                                                             0xB0050E40UL
#define PB0050E_44_LD_HISTO_LUT81_LOWLUT163                                                                             0xB0050E44UL
#define PB0050E_48_LD_HISTO_LUT82_LOWLUT165                                                                             0xB0050E48UL
#define PB0050E_4C_LD_HISTO_LUT83_LOWLUT167                                                                             0xB0050E4CUL
#define PB0050E_50_LD_HISTO_LUT84_LOWLUT169                                                                             0xB0050E50UL
#define PB0050E_54_LD_HISTO_LUT85_LOWLUT171                                                                             0xB0050E54UL
#define PB0050E_58_LD_HISTO_LUT86_LOWLUT173                                                                             0xB0050E58UL
#define PB0050E_5C_LD_HISTO_LUT87_LOWLUT175                                                                             0xB0050E5CUL
#define PB0050E_60_LD_HISTO_LUT88_LOWLUT177                                                                             0xB0050E60UL
#define PB0050E_64_LD_HISTO_LUT89_LOWLUT179                                                                             0xB0050E64UL
#define PB0050E_68_LD_HISTO_LUT90_LOWLUT181                                                                             0xB0050E68UL
#define PB0050E_6C_LD_HISTO_LUT91_LOWLUT183                                                                             0xB0050E6CUL
#define PB0050E_70_LD_HISTO_LUT92_LOWLUT185                                                                             0xB0050E70UL
#define PB0050E_74_LD_HISTO_LUT93_LOWLUT187                                                                             0xB0050E74UL
#define PB0050E_78_LD_HISTO_LUT94_LOWLUT189                                                                             0xB0050E78UL
#define PB0050E_7C_LD_HISTO_LUT95_LOWLUT191                                                                             0xB0050E7CUL
#define PB0050E_80_LD_HISTO_LUT96_LOWLUT193                                                                             0xB0050E80UL
#define PB0050E_84_LD_HISTO_LUT97_LOWLUT195                                                                             0xB0050E84UL
#define PB0050E_88_LD_HISTO_LUT98_LOWLUT197                                                                             0xB0050E88UL
#define PB0050E_8C_LD_HISTO_LUT99_LOWLUT199                                                                             0xB0050E8CUL
#define PB0050E_90_LD_HISTO_LUT100_LOWLUT201                                                                            0xB0050E90UL
#define PB0050E_94_LD_HISTO_LUT101_LOWLUT203                                                                            0xB0050E94UL
#define PB0050E_98_LD_HISTO_LUT102_LOWLUT205                                                                            0xB0050E98UL
#define PB0050E_9C_LD_HISTO_LUT103_LOWLUT207                                                                            0xB0050E9CUL
#define PB0050E_A0_LD_HISTO_LUT104_LOWLUT209                                                                            0xB0050EA0UL
#define PB0050E_A4_LD_HISTO_LUT105_LOWLUT211                                                                            0xB0050EA4UL
#define PB0050E_A8_LD_HISTO_LUT106_LOWLUT213                                                                            0xB0050EA8UL
#define PB0050E_AC_LD_HISTO_LUT107_LOWLUT215                                                                            0xB0050EACUL
#define PB0050E_B0_LD_HISTO_LUT108_LOWLUT217                                                                            0xB0050EB0UL
#define PB0050E_B4_LD_HISTO_LUT109_LOWLUT219                                                                            0xB0050EB4UL
#define PB0050E_B8_LD_HISTO_LUT110_LOWLUT221                                                                            0xB0050EB8UL
#define PB0050E_BC_LD_HISTO_LUT111_LOWLUT223                                                                            0xB0050EBCUL
#define PB0050E_C0_LD_HISTO_LUT112_LOWLUT225                                                                            0xB0050EC0UL
#define PB0050E_C4_LD_HISTO_LUT113_LOWLUT227                                                                            0xB0050EC4UL
#define PB0050E_C8_LD_HISTO_LUT114_LOWLUT229                                                                            0xB0050EC8UL
#define PB0050E_CC_LD_HISTO_LUT115_LOWLUT231                                                                            0xB0050ECCUL
#define PB0050E_D0_LD_HISTO_LUT116_LOWLUT233                                                                            0xB0050ED0UL
#define PB0050E_D4_LD_HISTO_LUT117_LOWLUT235                                                                            0xB0050ED4UL
#define PB0050E_D8_LD_HISTO_LUT118_LOWLUT237                                                                            0xB0050ED8UL
#define PB0050E_DC_LD_HISTO_LUT119_LOWLUT239                                                                            0xB0050EDCUL
#define PB0050E_E0_LD_HISTO_LUT120_LOWLUT241                                                                            0xB0050EE0UL
#define PB0050E_E4_LD_HISTO_LUT121_LOWLUT243                                                                            0xB0050EE4UL
#define PB0050E_E8_LD_HISTO_LUT122_LOWLUT245                                                                            0xB0050EE8UL
#define PB0050E_EC_LD_HISTO_LUT123_LOWLUT247                                                                            0xB0050EECUL
#define PB0050E_F0_LD_HISTO_LUT124_LOWLUT249                                                                            0xB0050EF0UL
#define PB0050E_F4_LD_HISTO_LUT125_LOWLUT251                                                                            0xB0050EF4UL
#define PB0050E_F8_LD_HISTO_LUT126_LOWLUT253                                                                            0xB0050EF8UL
#define PB0050E_FC_LD_HISTO_LUT127_LOWLUT255                                                                            0xB0050EFCUL


//--------------------------------------------------
// Local Dimming PWM Process (Page B00510)
//--------------------------------------------------
#define PB00510_00_LD_PWM_PROCESS_CTRL                                                                                  0xB0051000UL
#define PB00510_04_LD_PWM_PROCESS_BACKLIGHT_TYPE                                                                        0xB0051004UL
#define PB00510_4C_LD_PWM_SMOOTH_CTRL                                                                                   0xB005104CUL
#define PB00510_50_LD_PWM_SMOOTH_M0                                                                                     0xB0051050UL
#define PB00510_54_LD_PWM_SMOOTH_M1                                                                                     0xB0051054UL
#define PB00510_58_LD_PWM_SMOOTH_M2                                                                                     0xB0051058UL
#define PB00510_5C_LD_PWM_SMOOTH_M3                                                                                     0xB005105CUL
#define PB00510_60_LD_PWM_SMOOTH_M4                                                                                     0xB0051060UL
#define PB00510_64_LD_PWM_SMOOTH_M5                                                                                     0xB0051064UL
#define PB00510_68_LD_PWM_SMOOTH_M6                                                                                     0xB0051068UL
#define PB00510_6C_LD_PWM_SMOOTH_M7                                                                                     0xB005106CUL
#define PB00510_70_LD_PWM_SMOOTH_M8                                                                                     0xB0051070UL
#define PB00510_74_LD_PWM_SMOOTH_M9                                                                                     0xB0051074UL
#define PB00510_78_LD_PWM_SMOOTH_M10                                                                                    0xB0051078UL
#define PB00510_7C_LD_PWM_SMOOTH_M11                                                                                    0xB005107CUL
#define PB00510_80_LD_PWM_SMOOTH_M12                                                                                    0xB0051080UL
#define PB00510_84_LD_PWM_SMOOTH_PARA0                                                                                  0xB0051084UL
#define PB00510_88_LD_PWM_SMOOTH_PARA1                                                                                  0xB0051088UL
#define PB00510_8C_LD_PWM_SMOOTH_PARA2                                                                                  0xB005108CUL
#define PB00510_90_LD_PWM_SC_CTRL                                                                                       0xB0051090UL
#define PB00510_94_LD_PWM_SC_TIMER_MODE_PARA                                                                            0xB0051094UL
#define PB00510_98_LD_PWM_SC_TIMER_MODE_MIN_STEP                                                                        0xB0051098UL
#define PB00510_9C_LD_PWM_SC_TIMER_MODE_MAX_STEP                                                                        0xB005109CUL
#define PB00510_A0_LD_PWM_SC_STEP_MODE_MAX_STEP                                                                         0xB00510A0UL
#define PB00510_A4_LD_PWM_SC_FIX_PWM_TARGET                                                                             0xB00510A4UL
#define PB00510_A8_LD_PWM_SC_STEP_INITIAL_PWM                                                                           0xB00510A8UL
#define PB00510_AC_LD_PWM_PROCESS_FB_CTRL                                                                               0xB00510ACUL
#define PB00510_B0_LD_APPLY0_PWM_BIST_CTRL                                                                              0xB00510B0UL
#define PB00510_B4_LD_APPLY1_PWM_BIST_CTRL                                                                              0xB00510B4UL
#define PB00510_B8_LD_PWM_PROC_EDGE_COEFF_BIST                                                                          0xB00510B8UL
#define PB00510_BC_LD_APPLY2_PWM_BIST_CTRL                                                                              0xB00510BCUL
#define PB00510_C0_LD_DUMMY                                                                                             0xB00510C0UL


//--------------------------------------------------
// Local Dimming PWM Process Table (Page B00515)
//--------------------------------------------------
#define PB00515_00_LD_PWM_TARGETPWM                                                                                     0xB0051500UL


//--------------------------------------------------
// PWM Ratio to SPI (Page B00537)
//--------------------------------------------------
#define PB00537_00_PWM2SPI_CONTROL1                                                                                     0xB0053700UL
#define PB00537_04_PWM2SPI_CONTROL2                                                                                     0xB0053704UL
#define PB00537_08_PWM2SPI_SPI_DEV_CONTROL                                                                              0xB0053708UL
#define PB00537_0C_PWM2SPI_PWM_GAIN                                                                                     0xB005370CUL
#define PB00537_10_PWM2SPI_DEV_ADDR_0                                                                                   0xB0053710UL
#define PB00537_14_PWM2SPI_DEV_ADDR_1                                                                                   0xB0053714UL
#define PB00537_18_PWM2SPI_DEV_ADDR_2                                                                                   0xB0053718UL
#define PB00537_1C_PWM2SPI_DEV_ADDR_3                                                                                   0xB005371CUL
#define PB00537_20_PWM2SPI_DEV_ADDR_4                                                                                   0xB0053720UL
#define PB00537_24_PWM2SPI_DEV_ADDR_5                                                                                   0xB0053724UL
#define PB00537_28_PWM2SPI_DEV_ADDR_6                                                                                   0xB0053728UL
#define PB00537_2C_PWM2SPI_DEV_ADDR_7                                                                                   0xB005372CUL
#define PB00537_30_PWM2SPI_DEV_DATA_BYTE_NUM_0                                                                          0xB0053730UL
#define PB00537_34_PWM2SPI_DEV_DATA_BYTE_NUM_1                                                                          0xB0053734UL
#define PB00537_38_PWM2SPI_DEV_DATA_BYTE_NUM_2                                                                          0xB0053738UL
#define PB00537_3C_PWM2SPI_DEV_DATA_BYTE_NUM_3                                                                          0xB005373CUL
#define PB00537_40_PWM2SPI_DEV_DATA_BYTE_NUM_4                                                                          0xB0053740UL
#define PB00537_44_PWM2SPI_DEV_DATA_BYTE_NUM_5                                                                          0xB0053744UL
#define PB00537_48_PWM2SPI_DEV_DATA_BYTE_NUM_6                                                                          0xB0053748UL
#define PB00537_4C_PWM2SPI_DEV_DATA_BYTE_NUM_7                                                                          0xB005374CUL
#define PB00537_50_PWM2SPI_DEV_START_REG_ADDR_0                                                                         0xB0053750UL
#define PB00537_54_PWM2SPI_DEV_START_REG_ADDR_1                                                                         0xB0053754UL
#define PB00537_58_PWM2SPI_DEV_START_REG_ADDR_2                                                                         0xB0053758UL
#define PB00537_5C_PWM2SPI_DEV_START_REG_ADDR_3                                                                         0xB005375CUL
#define PB00537_60_PWM2SPI_DEV_START_REG_ADDR_4                                                                         0xB0053760UL
#define PB00537_64_PWM2SPI_DEV_START_REG_ADDR_5                                                                         0xB0053764UL
#define PB00537_68_PWM2SPI_DEV_START_REG_ADDR_6                                                                         0xB0053768UL
#define PB00537_6C_PWM2SPI_DEV_START_REG_ADDR_7                                                                         0xB005376CUL
#define PB00537_70_PWM2SPI_DEV_DUMMY_BYTE_NUM_0                                                                         0xB0053770UL
#define PB00537_74_PWM2SPI_DEV_DUMMY_BYTE_NUM_1                                                                         0xB0053774UL
#define PB00537_78_PWM2SPI_DEV_DUMMY_BYTE_NUM_2                                                                         0xB0053778UL
#define PB00537_7C_PWM2SPI_DEV_DUMMY_BYTE_NUM_3                                                                         0xB005377CUL
#define PB00537_80_PWM2SPI_DEV_DUMMY_BYTE_NUM_4                                                                         0xB0053780UL
#define PB00537_84_PWM2SPI_DEV_DUMMY_BYTE_NUM_5                                                                         0xB0053784UL
#define PB00537_88_PWM2SPI_DEV_DUMMY_BYTE_NUM_6                                                                         0xB0053788UL
#define PB00537_8C_PWM2SPI_DEV_DUMMY_BYTE_NUM_7                                                                         0xB005378CUL
#define PB00537_90_REMAP_TBL_SRAM_BIST_CTRL                                                                             0xB0053790UL
#define PB00537_94_REMAP_TBL_SRAM_DRF_BIST_CTRL                                                                         0xB0053794UL
#define PB00537_98_PWM2SPI_CONTROL3                                                                                     0xB0053798UL
#define PB00537_A0_PWM2SPI_DUMMY1                                                                                       0xB00537A0UL


//--------------------------------------------------
// PWM Ratio to SPI SRAM Mode Control (Page B00538)
//--------------------------------------------------
#define PB00538_00_SRAM_MODE_CONTROL1                                                                                   0xB0053800UL
#define PB00538_04_SRAM_MODE_CONTROL2                                                                                   0xB0053804UL
#define PB00538_08_SRAM_MODE_CONTROL3                                                                                   0xB0053808UL
#define PB00538_0C_SRAM_MODE_STATUS                                                                                     0xB005380CUL
#define PB00538_10_SRAM_MODE_UPD_SYNC_APPLY_DELAY                                                                       0xB0053810UL
#define PB00538_14_SRAM_MODE_SPI0_CMD_ENTRY_CFG                                                                         0xB0053814UL
#define PB00538_18_SRAM_MODE_SPI1_CMD_ENTRY_CFG                                                                         0xB0053818UL
#define PB00538_1C_SRAM_MODE_SPI2_CMD_ENTRY_CFG                                                                         0xB005381CUL
#define PB00538_20_SRAM_MODE_DUMMY0                                                                                     0xB0053820UL
#define PB00538_24_SRAM_MODE_DUMMY1                                                                                     0xB0053824UL
#define PB00538_28_SRAM_MODE_DUMMY2                                                                                     0xB0053828UL
#define PB00538_2C_SRAM_MODE_DUMMY3                                                                                     0xB005382CUL
#define PB00538_30_SRAM_MODE_CMD_ENTRY_DUMMY_CFG0                                                                       0xB0053830UL
#define PB00538_34_SRAM_MODE_CMD_ENTRY_DUMMY_CFG1                                                                       0xB0053834UL
#define PB00538_38_SRAM_MODE_CMD_ENTRY_DUMMY_CFG2                                                                       0xB0053838UL
#define PB00538_3C_SRAM_MODE_CMD_ENTRY_DUMMY_CFG3                                                                       0xB005383CUL
#define PB00538_40_SRAM_MODE_CMD_ENTRY_DUMMY_CFG4                                                                       0xB0053840UL
#define PB00538_44_SRAM_MODE_CMD_ENTRY_DUMMY_CFG5                                                                       0xB0053844UL
#define PB00538_48_SRAM_MODE_CMD_ENTRY_DUMMY_CFG6                                                                       0xB0053848UL
#define PB00538_4C_SRAM_MODE_CMD_ENTRY_DUMMY_CFG7                                                                       0xB005384CUL
#define PB00538_50_SRAM_MODE_CMD_ENTRY_DUMMY_CFG8                                                                       0xB0053850UL
#define PB00538_54_SRAM_MODE_CMD_ENTRY_DUMMY_CFG9                                                                       0xB0053854UL
#define PB00538_58_SRAM_MODE_CMD_ENTRY_DUMMY_CFG10                                                                      0xB0053858UL
#define PB00538_5C_SRAM_MODE_CMD_ENTRY_DUMMY_CFG11                                                                      0xB005385CUL
#define PB00538_60_SRAM_MODE_CMD_ENTRY_DUMMY_CFG12                                                                      0xB0053860UL
#define PB00538_64_SRAM_MODE_CMD_ENTRY_DUMMY_CFG13                                                                      0xB0053864UL
#define PB00538_68_SRAM_MODE_CMD_ENTRY_DUMMY_CFG14                                                                      0xB0053868UL
#define PB00538_6C_SRAM_MODE_CMD_ENTRY_DUMMY_CFG15                                                                      0xB005386CUL
#define PB00538_70_SRAM_MODE_CMD_ENTRY_DUMMY_CFG16                                                                      0xB0053870UL
#define PB00538_74_SRAM_MODE_CMD_ENTRY_DUMMY_CFG17                                                                      0xB0053874UL
#define PB00538_78_SRAM_MODE_CMD_ENTRY_DUMMY_CFG18                                                                      0xB0053878UL


//--------------------------------------------------
// PWM Ratio to SPI SRAM Mode Command Entry (Page B00539)
//--------------------------------------------------
#define PB00539_00_PWM2SPI_NEW_CMD_ENTRY                                                                                0xB0053900UL


//--------------------------------------------------
// PWM Ratio to SPI SRAM Mode Data Table (Page B0053B)
//--------------------------------------------------
#define PB0053B_00_PWM2SPI_SPI_DATA                                                                                     0xB0053B00UL


//--------------------------------------------------
// Local Dimming Backlight Model (Page B00550)
//--------------------------------------------------
#define PB00550_00_LD_BACKLIGHT_MODEL_CTRL                                                                              0xB0055000UL
#define PB00550_04_LD_BACKLIGHT_EDGE_CTRL                                                                               0xB0055004UL
#define PB00550_08_LD_BACKLIGHT_READ_CTRL                                                                               0xB0055008UL
#define PB00550_0C_LD_BACKLIGHT_EXTEND_STEPS                                                                            0xB005500CUL
#define PB00550_10_LD_LV_LUT_PANEL_PIXEL                                                                                0xB0055010UL
#define PB00550_14_LD_LV_LUT_GRIDS                                                                                      0xB0055014UL
#define PB00550_18_LD_LV_LUT_OFFSET                                                                                     0xB0055018UL
#define PB00550_1C_LD_BACKLIGHT_DB_NUM                                                                                  0xB005501CUL
#define PB00550_20_LD_DIRECT_BL_LED_OFFSET                                                                              0xB0055020UL
#define PB00550_24_LD_DIRECT_BL_LED_PITCH                                                                               0xB0055024UL
#define PB00550_28_LD_DIRECT_BL_LED_EFFECT_PIXEL                                                                        0xB0055028UL
#define PB00550_2C_LD_DIRECT_BL_LED_HOR_LUT_NUM                                                                         0xB005502CUL
#define PB00550_30_LD_1ST_S_CURVE_TH                                                                                    0xB0055030UL
#define PB00550_34_LD_2ST_S_CURVE_TH                                                                                    0xB0055034UL
#define PB00550_38_LD_3ST_S_CURVE_TH                                                                                    0xB0055038UL
#define PB00550_3C_LD_4ST_S_CURVE_TH                                                                                    0xB005503CUL
#define PB00550_40_LD_5ST_S_CURVE_TH                                                                                    0xB0055040UL
#define PB00550_44_LD_6ST_S_CURVE_TH                                                                                    0xB0055044UL
#define PB00550_48_LD_7ST_S_CURVE_TH                                                                                    0xB0055048UL
#define PB00550_4C_LD_8ST_S_CURVE_TH                                                                                    0xB005504CUL
#define PB00550_50_LD_LUT_GAIN_CTRL                                                                                     0xB0055050UL
#define PB00550_54_LD_BACKLIGHT_MODEL_DUMMY                                                                             0xB0055054UL
#define PB00550_58_LD_GAIN_CTRL                                                                                         0xB0055058UL
#define PB00550_5C_LD_SOFT_CLAMP_PARA                                                                                   0xB005505CUL
#define PB00550_60_LD_DEEP_BLACK_PARA                                                                                   0xB0055060UL
#define PB00550_64_LD_9ST_S_CURVE_TH                                                                                    0xB0055064UL
#define PB00550_68_LD_10ST_S_CURVE_TH                                                                                   0xB0055068UL
#define PB00550_6C_LD_11ST_S_CURVE_TH                                                                                   0xB005506CUL
#define PB00550_70_LD_12ST_S_CURVE_TH                                                                                   0xB0055070UL
#define PB00550_74_LD_13ST_S_CURVE_TH                                                                                   0xB0055074UL
#define PB00550_78_LD_14ST_S_CURVE_TH                                                                                   0xB0055078UL
#define PB00550_7C_LD_15ST_S_CURVE_TH                                                                                   0xB005507CUL
#define PB00550_80_LD_16ST_S_CURVE_TH                                                                                   0xB0055080UL
#define PB00550_90_BL_LUT_LED_GAIN_BIST_CTRL                                                                            0xB0055090UL
#define PB00550_94_BL_LUT_PWM_GAIN_BIST_CTRL_92                                                                         0xB0055094UL
#define PB00550_98_BL_LUT_LV_CTS_BIST_CTRL                                                                              0xB0055098UL
#define PB00550_9C_BL_LUT_LED_B_CURVE_BIST_CTRL                                                                         0xB005509CUL
#define PB00550_A0_BL_LUT_LED_S_CURVE_BIST_CTRL                                                                         0xB00550A0UL
#define PB00550_A4_LV_LV_MAX_BIST_0_CTRL                                                                                0xB00550A4UL
#define PB00550_A8_LV_LV_MAX_BIST_4_CTRL                                                                                0xB00550A8UL
#define PB00550_AC_LV_LV_MAX_BIST_8_CTRL                                                                                0xB00550ACUL
#define PB00550_B0_BIST_0_CTRL                                                                                          0xB00550B0UL


//--------------------------------------------------
// Local Dimming PWM Backlight Model Table (Page B00550)
//--------------------------------------------------
#define PB00550_E0_LD_LV_LUT                                                                                            0xB00550E0UL
#define PB00597_00_LD_MAX_LV_LUT                                                                                        0xB0059700UL
#define PB005DE_00_LD_DIRECT_BL_LUT                                                                                     0xB005DE00UL
#define PB00600_00_LD_DIRECT_BL_LED_GAIN                                                                                0xB0060000UL
#define PB00612_00_LD_PWM_GAIN_LUT                                                                                      0xB0061200UL
#define PB00615_00_LD_CTS_GAIN_LUT                                                                                      0xB0061500UL


//--------------------------------------------------
// M1 MRCM Control (Page B00800)
//--------------------------------------------------
#define PB00800_00_MRCM_CTRL_M1                                                                                         0xB0080000UL
#define PB00800_04_MRCM_CTRL_M1                                                                                         0xB0080004UL
#define PB00800_08_MRCM_CTRL_M1                                                                                         0xB0080008UL
#define PB00800_0C_MRCM_CTRL_M1                                                                                         0xB008000CUL
#define PB00800_10_MRCM_CTRL_M1                                                                                         0xB0080010UL
#define PB00800_14_MRCM_CTRL_M1                                                                                         0xB0080014UL
#define PB00800_18_MRCM_CTRL_M1                                                                                         0xB0080018UL
#define PB00800_1C_MRCM_CTRL_M1                                                                                         0xB008001CUL
#define PB00800_20_MRCM_CTRL_M1                                                                                         0xB0080020UL
#define PB00800_24_MRCM_CTRL_M1                                                                                         0xB0080024UL
#define PB00800_28_MRCM_CTRL_M1                                                                                         0xB0080028UL
#define PB00800_2C_MRCM_CTRL_M1                                                                                         0xB008002CUL
#define PB00800_30_MRCM_CTRL_M1                                                                                         0xB0080030UL
#define PB00800_34_MRCM_CTRL_M1                                                                                         0xB0080034UL


//--------------------------------------------------
// M1 MRCM Statistics (Page B00801)
//--------------------------------------------------
#define PB00801_00_MRCM_STATISTICS                                                                                      0xB0080100UL
#define PB00801_04_MRCM_STATISTICS                                                                                      0xB0080104UL
#define PB00801_08_MRCM_STATISTICS                                                                                      0xB0080108UL
#define PB00801_0C_MRCM_STATISTICS                                                                                      0xB008010CUL
#define PB00801_10_MRCM_STATISTICS                                                                                      0xB0080110UL
#define PB00801_14_MRCM_STATISTICS                                                                                      0xB0080114UL
#define PB00801_18_MRCM_STATISTICS                                                                                      0xB0080118UL
#define PB00801_1C_MRCM_STATISTICS                                                                                      0xB008011CUL
#define PB00801_20_MRCM_STATISTICS                                                                                      0xB0080120UL
#define PB00801_24_MRCM_STATISTICS                                                                                      0xB0080124UL
#define PB00801_28_MRCM_STATISTICS                                                                                      0xB0080128UL
#define PB00801_2C_MRCM_STATISTICS                                                                                      0xB008012CUL
#define PB00801_30_MRCM_STATISTICS                                                                                      0xB0080130UL
#define PB00801_34_MRCM_STATISTICS                                                                                      0xB0080134UL
#define PB00801_38_MRCM_STATISTICS                                                                                      0xB0080138UL
#define PB00801_3C_MRCM_STATISTICS                                                                                      0xB008013CUL
#define PB00801_40_MRCM_STATISTICS                                                                                      0xB0080140UL
#define PB00801_44_MRCM_STATISTICS                                                                                      0xB0080144UL
#define PB00801_48_MRCM_STATISTICS                                                                                      0xB0080148UL
#define PB00801_4C_MRCM_STATISTICS                                                                                      0xB008014CUL


//--------------------------------------------------
// M1 Anti-Aliasing Control (Page B00900)
//--------------------------------------------------
#define PB00900_00_AA_CTRL_M1_000                                                                                       0xB0090000UL
#define PB00900_04_AA_CTRL_M1_004                                                                                       0xB0090004UL
#define PB00900_08_AA_CTRL_M1_008                                                                                       0xB0090008UL
#define PB00900_0C_AA_CTRL_M1_012                                                                                       0xB009000CUL
#define PB00900_10_AA_CTRL_M1_016                                                                                       0xB0090010UL
#define PB00900_14_AA_CTRL_M1_020                                                                                       0xB0090014UL
#define PB00900_18_AA_CTRL_M1_024                                                                                       0xB0090018UL
#define PB00900_1C_AA_CTRL_M1_028                                                                                       0xB009001CUL
#define PB00900_20_AA_CTRL_M1_032                                                                                       0xB0090020UL
#define PB00900_24_AA_CTRL_M1_036                                                                                       0xB0090024UL
#define PB00900_28_AA_CTRL_M1_040                                                                                       0xB0090028UL
#define PB00900_2C_AA_CTRL_M1_044                                                                                       0xB009002CUL
#define PB00900_30_AA_CTRL_M1_048                                                                                       0xB0090030UL
#define PB00900_34_AA_CTRL_M1_052                                                                                       0xB0090034UL
#define PB00900_38_AA_CTRL_M1_056                                                                                       0xB0090038UL
#define PB00900_3C_AA_CTRL_M1_060                                                                                       0xB009003CUL
#define PB00900_40_AA_CTRL_M1_064                                                                                       0xB0090040UL
#define PB00900_44_AA_CTRL_M1_068                                                                                       0xB0090044UL
#define PB00900_48_AA_CTRL_M1_072                                                                                       0xB0090048UL
#define PB00900_4C_AA_CTRL_M1_076                                                                                       0xB009004CUL
#define PB00900_50_AA_CTRL_M1_080                                                                                       0xB0090050UL
#define PB00900_54_AA_CTRL_M1_084                                                                                       0xB0090054UL
#define PB00900_58_AA_CTRL_M1_088                                                                                       0xB0090058UL
#define PB00900_5C_AA_CTRL_M1_092                                                                                       0xB009005CUL
#define PB00900_60_AA_CTRL_M1_096                                                                                       0xB0090060UL
#define PB00900_64_AA_CTRL_M1_100                                                                                       0xB0090064UL
#define PB00900_68_AA_CTRL_M1_104                                                                                       0xB0090068UL
#define PB00900_6C_AA_CTRL_M1_108                                                                                       0xB009006CUL
#define PB00900_70_AA_CTRL_M1_112                                                                                       0xB0090070UL
#define PB00900_A0_AA_CTRL_M1_116                                                                                       0xB00900A0UL


//--------------------------------------------------
// M1 Anti-Aliasing Mbist (Page B00900)
//--------------------------------------------------
#define PB00900_C0_BIST_RSV0                                                                                            0xB00900C0UL
#define PB00900_C4_BIST_CTRL_EDGE                                                                                       0xB00900C4UL
#define PB00900_C8_BIST_CTRL_DIR_DET                                                                                    0xB00900C8UL
#define PB00900_CC_BIST_CTRL_KER                                                                                        0xB00900CCUL
#define PB00900_D0_BIST_CTRL_KER_S                                                                                      0xB00900D0UL
#define PB00900_D4_BIST_CTRL_VOT                                                                                        0xB00900D4UL


//--------------------------------------------------
// M1 Anti-Aliasing OnSpec (Page B00900)
//--------------------------------------------------
#define PB00900_E0_AA_ON_CTRL                                                                                           0xB00900E0UL
#define PB00900_E4_AA_HOR_ACT_WID_L                                                                                     0xB00900E4UL
#define PB00900_E8_AA_HOR_SYNC_WID_L                                                                                    0xB00900E8UL


//--------------------------------------------------
// M1 Anti-Aliasing Detector Part1 (Page B00901)
//--------------------------------------------------
#define PB00901_00_AA_EDGEDETECTOR_M1_000                                                                               0xB0090100UL
#define PB00901_04_AA_EDGEDETECTOR_M1_004                                                                               0xB0090104UL
#define PB00901_08_AA_EDGEDETECTOR_M1_008                                                                               0xB0090108UL
#define PB00901_0C_AA_EDGEDETECTOR_M1_012                                                                               0xB009010CUL
#define PB00901_10_AA_EDGEDETECTOR_M1_016                                                                               0xB0090110UL
#define PB00901_14_AA_EDGEDETECTOR_M1_020                                                                               0xB0090114UL
#define PB00901_18_AA_EDGEDETECTOR_M1_024                                                                               0xB0090118UL
#define PB00901_1C_AA_EDGEDETECTOR_M1_028                                                                               0xB009011CUL
#define PB00901_20_AA_EDGEDETECTOR_M1_032                                                                               0xB0090120UL
#define PB00901_24_AA_EDGEDETECTOR_M1_036                                                                               0xB0090124UL
#define PB00901_28_AA_EDGEDETECTOR_M1_040                                                                               0xB0090128UL
#define PB00901_2C_AA_EDGEDETECTOR_M1_044                                                                               0xB009012CUL
#define PB00901_30_AA_EDGEDETECTOR_M1_048                                                                               0xB0090130UL
#define PB00901_34_AA_EDGEDETECTOR_M1_052                                                                               0xB0090134UL
#define PB00901_38_AA_EDGEDETECTOR_M1_056                                                                               0xB0090138UL
#define PB00901_3C_AA_EDGEDETECTOR_M1_060                                                                               0xB009013CUL
#define PB00901_40_AA_EDGEDETECTOR_M1_064                                                                               0xB0090140UL
#define PB00901_44_AA_EDGEDETECTOR_M1_068                                                                               0xB0090144UL
#define PB00901_48_AA_EDGEDETECTOR_M1_072                                                                               0xB0090148UL
#define PB00901_4C_AA_EDGEDETECTOR_M1_076                                                                               0xB009014CUL
#define PB00901_50_AA_EDGEDETECTOR_M1_080                                                                               0xB0090150UL
#define PB00901_54_AA_EDGEDETECTOR_M1_084                                                                               0xB0090154UL
#define PB00901_58_AA_EDGEDETECTOR_M1_088                                                                               0xB0090158UL
#define PB00901_5C_AA_EDGEDETECTOR_M1_092                                                                               0xB009015CUL
#define PB00901_60_AA_EDGEDETECTOR_M1_096                                                                               0xB0090160UL


//--------------------------------------------------
// M1 Anti-Aliasing Detector Part2 (Page B00902)
//--------------------------------------------------
#define PB00902_00_AA_LINEDETECTOR_M1_000                                                                               0xB0090200UL
#define PB00902_04_AA_LINEDETECTOR_M1_004                                                                               0xB0090204UL
#define PB00902_08_AA_LINEDETECTOR_M1_008                                                                               0xB0090208UL
#define PB00902_0C_AA_LINEDETECTOR_M1_012                                                                               0xB009020CUL
#define PB00902_10_AA_LINEDETECTOR_M1_016                                                                               0xB0090210UL
#define PB00902_14_AA_LINEDETECTOR_M1_020                                                                               0xB0090214UL
#define PB00902_18_AA_LINEDETECTOR_M1_024                                                                               0xB0090218UL
#define PB00902_1C_AA_LINEDETECTOR_M1_028                                                                               0xB009021CUL
#define PB00902_20_AA_LINEDETECTOR_M1_032                                                                               0xB0090220UL
#define PB00902_24_AA_LINEDETECTOR_M1_036                                                                               0xB0090224UL
#define PB00902_28_AA_LINEDETECTOR_M1_040                                                                               0xB0090228UL
#define PB00902_2C_AA_LINEDETECTOR_M1_044                                                                               0xB009022CUL
#define PB00902_30_AA_LINEDETECTOR_M1_048                                                                               0xB0090230UL
#define PB00902_34_AA_LINEDETECTOR_M1_052                                                                               0xB0090234UL
#define PB00902_38_AA_LINEDETECTOR_M1_056                                                                               0xB0090238UL
#define PB00902_3C_AA_LINEDETECTOR_M1_060                                                                               0xB009023CUL
#define PB00902_40_AA_LINEDETECTOR_M1_064                                                                               0xB0090240UL
#define PB00902_44_AA_LINEDETECTOR_M1_068                                                                               0xB0090244UL
#define PB00902_48_AA_LINEDETECTOR_M1_072                                                                               0xB0090248UL
#define PB00902_4C_AA_LINEDETECTOR_M1_076                                                                               0xB009024CUL
#define PB00902_50_AA_LINEDETECTOR_M1_080                                                                               0xB0090250UL
#define PB00902_54_AA_LINEDETECTOR_M1_084                                                                               0xB0090254UL
#define PB00902_58_AA_LINEDETECTOR_M1_088                                                                               0xB0090258UL
#define PB00902_5C_AA_LINEDETECTOR_M1_092                                                                               0xB009025CUL
#define PB00902_60_AA_LINEDETECTOR_M1_096                                                                               0xB0090260UL


//--------------------------------------------------
// M1 Anti-Aliasing Kernel Part1 (Page B00903)
//--------------------------------------------------
#define PB00903_00_AA_EDGESMOOTHKERNEL_M1_000                                                                           0xB0090300UL
#define PB00903_04_AA_EDGESMOOTHKERNEL_M1_004                                                                           0xB0090304UL
#define PB00903_08_AA_EDGESMOOTHKERNEL_M1_008                                                                           0xB0090308UL
#define PB00903_0C_AA_EDGESMOOTHKERNEL_M1_012                                                                           0xB009030CUL
#define PB00903_10_AA_EDGESMOOTHKERNEL_M1_016                                                                           0xB0090310UL
#define PB00903_14_AA_EDGESMOOTHKERNEL_M1_020                                                                           0xB0090314UL
#define PB00903_18_AA_EDGESMOOTHKERNEL_M1_024                                                                           0xB0090318UL
#define PB00903_1C_AA_EDGESMOOTHKERNEL_M1_028                                                                           0xB009031CUL
#define PB00903_20_AA_EDGESMOOTHKERNEL_M1_032                                                                           0xB0090320UL
#define PB00903_24_AA_EDGESMOOTHKERNEL_M1_036                                                                           0xB0090324UL
#define PB00903_28_AA_EDGESMOOTHKERNEL_M1_040                                                                           0xB0090328UL
#define PB00903_2C_AA_EDGESMOOTHKERNEL_M1_044                                                                           0xB009032CUL
#define PB00903_30_AA_EDGESMOOTHKERNEL_M1_048                                                                           0xB0090330UL
#define PB00903_34_AA_EDGESMOOTHKERNEL_M1_052                                                                           0xB0090334UL
#define PB00903_38_AA_EDGESMOOTHKERNEL_M1_056                                                                           0xB0090338UL
#define PB00903_3C_AA_EDGESMOOTHKERNEL_M1_060                                                                           0xB009033CUL
#define PB00903_40_AA_EDGESMOOTHKERNEL_M1_064                                                                           0xB0090340UL
#define PB00903_44_AA_EDGESMOOTHKERNEL_M1_068                                                                           0xB0090344UL
#define PB00903_48_AA_EDGESMOOTHKERNEL_M1_072                                                                           0xB0090348UL
#define PB00903_4C_AA_EDGESMOOTHKERNEL_M1_076                                                                           0xB009034CUL
#define PB00903_50_AA_EDGESMOOTHKERNEL_M1_080                                                                           0xB0090350UL
#define PB00903_54_AA_EDGESMOOTHKERNEL_M1_084                                                                           0xB0090354UL
#define PB00903_58_AA_EDGESMOOTHKERNEL_M1_088                                                                           0xB0090358UL
#define PB00903_5C_AA_EDGESMOOTHKERNEL_M1_092                                                                           0xB009035CUL
#define PB00903_60_AA_EDGESMOOTHKERNEL_M1_096                                                                           0xB0090360UL
#define PB00903_64_AA_EDGESMOOTHKERNEL_M1_100                                                                           0xB0090364UL
#define PB00903_68_AA_EDGESMOOTHKERNEL_M1_104                                                                           0xB0090368UL
#define PB00903_6C_AA_EDGESMOOTHKERNEL_M1_108                                                                           0xB009036CUL
#define PB00903_70_AA_EDGESMOOTHKERNEL_M1_112                                                                           0xB0090370UL
#define PB00903_74_AA_EDGESMOOTHKERNEL_M1_116                                                                           0xB0090374UL
#define PB00903_78_AA_EDGESMOOTHKERNEL_M1_120                                                                           0xB0090378UL
#define PB00903_7C_AA_EDGESMOOTHKERNEL_M1_124                                                                           0xB009037CUL
#define PB00903_80_AA_EDGESMOOTHKERNEL_M1_128                                                                           0xB0090380UL
#define PB00903_84_AA_EDGESMOOTHKERNEL_M1_132                                                                           0xB0090384UL
#define PB00903_88_AA_EDGESMOOTHKERNEL_M1_136                                                                           0xB0090388UL
#define PB00903_8C_AA_EDGESMOOTHKERNEL_M1_140                                                                           0xB009038CUL
#define PB00903_90_AA_EDGESMOOTHKERNEL_M1_144                                                                           0xB0090390UL
#define PB00903_94_AA_EDGESMOOTHKERNEL_M1_148                                                                           0xB0090394UL
#define PB00903_98_AA_EDGESMOOTHKERNEL_M1_152                                                                           0xB0090398UL
#define PB00903_9C_AA_EDGESMOOTHKERNEL_M1_156                                                                           0xB009039CUL
#define PB00903_A0_AA_EDGESMOOTHKERNEL_M1_160                                                                           0xB00903A0UL
#define PB00903_A4_AA_EDGESMOOTHKERNEL_M1_164                                                                           0xB00903A4UL
#define PB00903_A8_AA_EDGESMOOTHKERNEL_M1_168                                                                           0xB00903A8UL
#define PB00903_AC_AA_EDGESMOOTHKERNEL_M1_172                                                                           0xB00903ACUL
#define PB00903_B0_AA_EDGESMOOTHKERNEL_M1_176                                                                           0xB00903B0UL
#define PB00903_B4_AA_EDGESMOOTHKERNEL_M1_180                                                                           0xB00903B4UL
#define PB00903_B8_AA_EDGESMOOTHKERNEL_M1_184                                                                           0xB00903B8UL
#define PB00903_BC_AA_EDGESMOOTHKERNEL_M1_188                                                                           0xB00903BCUL
#define PB00903_C0_AA_EDGESMOOTHKERNEL_M1_192                                                                           0xB00903C0UL
#define PB00903_C4_AA_EDGESMOOTHKERNEL_M1_196                                                                           0xB00903C4UL


//--------------------------------------------------
// M1 Anti-Aliasing Kernel Part2 (Page B00904)
//--------------------------------------------------
#define PB00904_00_AA_LINESMOOTHKERNEL_M1_000                                                                           0xB0090400UL
#define PB00904_04_AA_LINESMOOTHKERNEL_M1_004                                                                           0xB0090404UL
#define PB00904_08_AA_LINESMOOTHKERNEL_M1_008                                                                           0xB0090408UL
#define PB00904_0C_AA_LINESMOOTHKERNEL_M1_012                                                                           0xB009040CUL
#define PB00904_10_AA_LINESMOOTHKERNEL_M1_016                                                                           0xB0090410UL
#define PB00904_14_AA_LINESMOOTHKERNEL_M1_020                                                                           0xB0090414UL
#define PB00904_18_AA_LINESMOOTHKERNEL_M1_024                                                                           0xB0090418UL
#define PB00904_1C_AA_LINESMOOTHKERNEL_M1_028                                                                           0xB009041CUL
#define PB00904_20_AA_LINESMOOTHKERNEL_M1_032                                                                           0xB0090420UL
#define PB00904_24_AA_LINESMOOTHKERNEL_M1_036                                                                           0xB0090424UL
#define PB00904_28_AA_LINESMOOTHKERNEL_M1_040                                                                           0xB0090428UL
#define PB00904_2C_AA_LINESMOOTHKERNEL_M1_044                                                                           0xB009042CUL
#define PB00904_30_AA_LINESMOOTHKERNEL_M1_048                                                                           0xB0090430UL
#define PB00904_34_AA_LINESMOOTHKERNEL_M1_052                                                                           0xB0090434UL
#define PB00904_38_AA_LINESMOOTHKERNEL_M1_056                                                                           0xB0090438UL
#define PB00904_3C_AA_LINESMOOTHKERNEL_M1_060                                                                           0xB009043CUL
#define PB00904_40_AA_LINESMOOTHKERNEL_M1_064                                                                           0xB0090440UL
#define PB00904_44_AA_LINESMOOTHKERNEL_M1_068                                                                           0xB0090444UL
#define PB00904_48_AA_LINESMOOTHKERNEL_M1_072                                                                           0xB0090448UL
#define PB00904_4C_AA_LINESMOOTHKERNEL_M1_076                                                                           0xB009044CUL
#define PB00904_50_AA_LINESMOOTHKERNEL_M1_080                                                                           0xB0090450UL
#define PB00904_54_AA_LINESMOOTHKERNEL_M1_084                                                                           0xB0090454UL
#define PB00904_58_AA_LINESMOOTHKERNEL_M1_088                                                                           0xB0090458UL
#define PB00904_5C_AA_LINESMOOTHKERNEL_M1_092                                                                           0xB009045CUL
#define PB00904_60_AA_LINESMOOTHKERNEL_M1_096                                                                           0xB0090460UL
#define PB00904_64_AA_LINESMOOTHKERNEL_M1_100                                                                           0xB0090464UL
#define PB00904_68_AA_LINESMOOTHKERNEL_M1_104                                                                           0xB0090468UL
#define PB00904_6C_AA_LINESMOOTHKERNEL_M1_108                                                                           0xB009046CUL
#define PB00904_70_AA_LINESMOOTHKERNEL_M1_112                                                                           0xB0090470UL
#define PB00904_74_AA_LINESMOOTHKERNEL_M1_116                                                                           0xB0090474UL
#define PB00904_78_AA_LINESMOOTHKERNEL_M1_120                                                                           0xB0090478UL
#define PB00904_7C_AA_LINESMOOTHKERNEL_M1_124                                                                           0xB009047CUL
#define PB00904_80_AA_LINESMOOTHKERNEL_M1_128                                                                           0xB0090480UL
#define PB00904_84_AA_LINESMOOTHKERNEL_M1_132                                                                           0xB0090484UL
#define PB00904_88_AA_LINESMOOTHKERNEL_M1_136                                                                           0xB0090488UL
#define PB00904_8C_AA_LINESMOOTHKERNEL_M1_140                                                                           0xB009048CUL
#define PB00904_90_AA_LINESMOOTHKERNEL_M1_144                                                                           0xB0090490UL
#define PB00904_94_AA_LINESMOOTHKERNEL_M1_148                                                                           0xB0090494UL
#define PB00904_98_AA_LINESMOOTHKERNEL_M1_152                                                                           0xB0090498UL
#define PB00904_9C_AA_LINESMOOTHKERNEL_M1_156                                                                           0xB009049CUL
#define PB00904_A0_AA_LINESMOOTHKERNEL_M1_160                                                                           0xB00904A0UL
#define PB00904_A4_AA_LINESMOOTHKERNEL_M1_164                                                                           0xB00904A4UL
#define PB00904_A8_AA_LINESMOOTHKERNEL_M1_168                                                                           0xB00904A8UL
#define PB00904_AC_AA_LINESMOOTHKERNEL_M1_172                                                                           0xB00904ACUL
#define PB00904_B0_AA_LINESMOOTHKERNEL_M1_176                                                                           0xB00904B0UL
#define PB00904_B4_AA_LINESMOOTHKERNEL_M1_180                                                                           0xB00904B4UL
#define PB00904_B8_AA_LINESMOOTHKERNEL_M1_184                                                                           0xB00904B8UL
#define PB00904_BC_AA_LINESMOOTHKERNEL_M1_188                                                                           0xB00904BCUL
#define PB00904_C0_AA_LINESMOOTHKERNEL_M1_192                                                                           0xB00904C0UL
#define PB00904_C4_AA_LINESMOOTHKERNEL_M1_196                                                                           0xB00904C4UL


//--------------------------------------------------
// M1 Anti-Aliasing Kernel Part3 (Page B00905)
//--------------------------------------------------
#define PB00905_00_AA_PEAKINGKERNEL_M1_000                                                                              0xB0090500UL
#define PB00905_04_AA_PEAKINGKERNEL_M1_004                                                                              0xB0090504UL
#define PB00905_08_AA_PEAKINGKERNEL_M1_008                                                                              0xB0090508UL
#define PB00905_0C_AA_PEAKINGKERNEL_M1_012                                                                              0xB009050CUL
#define PB00905_10_AA_PEAKINGKERNEL_M1_016                                                                              0xB0090510UL
#define PB00905_14_AA_PEAKINGKERNEL_M1_020                                                                              0xB0090514UL
#define PB00905_18_AA_PEAKINGKERNEL_M1_024                                                                              0xB0090518UL
#define PB00905_1C_AA_PEAKINGKERNEL_M1_028                                                                              0xB009051CUL
#define PB00905_20_AA_PEAKINGKERNEL_M1_032                                                                              0xB0090520UL
#define PB00905_24_AA_PEAKINGKERNEL_M1_036                                                                              0xB0090524UL
#define PB00905_28_AA_PEAKINGKERNEL_M1_040                                                                              0xB0090528UL
#define PB00905_2C_AA_PEAKINGKERNEL_M1_044                                                                              0xB009052CUL
#define PB00905_30_AA_PEAKINGKERNEL_M1_048                                                                              0xB0090530UL
#define PB00905_34_AA_PEAKINGKERNEL_M1_052                                                                              0xB0090534UL
#define PB00905_38_AA_PEAKINGKERNEL_M1_056                                                                              0xB0090538UL
#define PB00905_3C_AA_PEAKINGKERNEL_M1_060                                                                              0xB009053CUL
#define PB00905_40_AA_PEAKINGKERNEL_M1_064                                                                              0xB0090540UL
#define PB00905_44_AA_PEAKINGKERNEL_M1_068                                                                              0xB0090544UL


//--------------------------------------------------
// DDR3 PLL (Page B08000)
//--------------------------------------------------
#define PB08000_00_CRT_CTL                                                                                              0xB0800000UL
#define PB08000_04_PLL_CTL0                                                                                             0xB0800004UL
#define PB08000_08_PLL_CTL1                                                                                             0xB0800008UL
#define PB08000_0C_PLL_CTL2                                                                                             0xB080000CUL
#define PB08000_10_PLL_PI0                                                                                              0xB0800010UL
#define PB08000_14_PLL_PI1                                                                                              0xB0800014UL
#define PB08000_18_PLL_CTL3                                                                                             0xB0800018UL
#define PB08000_1C_SSC0                                                                                                 0xB080001CUL
#define PB08000_20_SSC1                                                                                                 0xB0800020UL
#define PB08000_24_SSC2                                                                                                 0xB0800024UL
#define PB08000_28_SSC3                                                                                                 0xB0800028UL
#define PB08000_2C_WDOG                                                                                                 0xB080002CUL
#define PB08000_30_DCC_CMD                                                                                              0xB0800030UL
#define PB08000_34_DCC_DQS                                                                                              0xB0800034UL
#define PB08000_38_DCC_DQS                                                                                              0xB0800038UL
#define PB08000_3C_DCC_DQS                                                                                              0xB080003CUL
#define PB08000_40_DCC_DQS                                                                                              0xB0800040UL
#define PB08000_44_DCC_DQ                                                                                               0xB0800044UL
#define PB08000_48_DCC_DQ                                                                                               0xB0800048UL
#define PB08000_4C_DCC_DQ                                                                                               0xB080004CUL
#define PB08000_50_DCC_DQ                                                                                               0xB0800050UL
#define PB08000_54_DCC_CK                                                                                               0xB0800054UL
#define PB08000_58_DCC_CK                                                                                               0xB0800058UL
#define PB08000_60_CRT_CTL_2                                                                                            0xB0800060UL
#define PB08000_78_CRT_DMY                                                                                              0xB0800078UL
#define PB08000_7C_CRT_DMY1                                                                                             0xB080007CUL
#define PB08000_80_AFIFO_STR_0                                                                                          0xB0800080UL
#define PB08000_84_AFIFO_STR_1                                                                                          0xB0800084UL
#define PB08000_88_AFIFO_STR_2                                                                                          0xB0800088UL
#define PB08000_8C_CRT_RST_CTL                                                                                          0xB080008CUL
#define PB08000_94_AFIFO_STR_SEL                                                                                        0xB0800094UL
#define PB08000_9C_PLL_CTL4                                                                                             0xB080009CUL
#define PB08000_A4_DCC_CS                                                                                               0xB08000A4UL
#define PB08000_A8_DCC_CS1                                                                                              0xB08000A8UL
#define PB08000_AC_PLL_CTL5                                                                                             0xB08000ACUL


//--------------------------------------------------
// DPI_DLL Part1 (Page B08001)
//--------------------------------------------------
#define PB08001_00_ADR_DLY_0                                                                                            0xB0800100UL
#define PB08001_04_ADR_DLY_1                                                                                            0xB0800104UL
#define PB08001_08_ADR_DLY_2                                                                                            0xB0800108UL
#define PB08001_0C_CMD_DLY_0                                                                                            0xB080010CUL
#define PB08001_10_CMD_DLY_1                                                                                            0xB0800110UL
#define PB08001_14_PAD_OE_CTL                                                                                           0xB0800114UL
#define PB08001_18_PAD_OE_CTL_EX                                                                                        0xB0800118UL
#define PB08001_1C_PAD_ALERT_SEL_0                                                                                      0xB080011CUL
#define PB08001_20_PAD_ALERT_SEL_1                                                                                      0xB0800120UL
#define PB08001_24_PAD_ALERT_1_SEL_0                                                                                    0xB0800124UL
#define PB08001_28_PAD_ALERT_1_SEL_1                                                                                    0xB0800128UL
#define PB08001_2C_PAD_IDDQ                                                                                             0xB080012CUL
#define PB08001_30_PAD_CTRL_PROG                                                                                        0xB0800130UL
#define PB08001_3C_ZQ_NOCD2                                                                                             0xB080013CUL
#define PB08001_40_PAD_ZCTRL_STATUS                                                                                     0xB0800140UL
#define PB08001_44_PAD_ZCTRL_RESULT                                                                                     0xB0800144UL
#define PB08001_48_PAD_ZCTRL_RESULT_D                                                                                   0xB0800148UL
#define PB08001_4C_PAD_RZCTRL_STATUS                                                                                    0xB080014CUL
#define PB08001_50_DQ_DQS_CTRL                                                                                          0xB0800150UL
#define PB08001_54_CMD_ADR_PH                                                                                           0xB0800154UL
#define PB08001_58_DQ_PAT_IN0                                                                                           0xB0800158UL
#define PB08001_5C_DQ_PAT_IN1                                                                                           0xB080015CUL
#define PB08001_60_WRLVL_DQS_DATA                                                                                       0xB0800160UL
#define PB08001_64_TEST_CTRL0                                                                                           0xB0800164UL
#define PB08001_68_TEST_CTRL1                                                                                           0xB0800168UL
#define PB08001_6C_HALF_CYC_DET                                                                                         0xB080016CUL
#define PB08001_70_READ_CTRL_1                                                                                          0xB0800170UL
#define PB08001_74_TX_RPT_CTRL                                                                                          0xB0800174UL
#define PB08001_78_CAL_SHIFT_CTRL                                                                                       0xB0800178UL
#define PB08001_7C_DT_SET0                                                                                              0xB080017CUL
#define PB08001_80_ODT_TTCP0_SET0                                                                                       0xB0800180UL
#define PB08001_84_ODT_TTCP1_SET0                                                                                       0xB0800184UL
#define PB08001_88_ODT_TTCN0_SET0                                                                                       0xB0800188UL
#define PB08001_8C_ODT_TTCN1_SET0                                                                                       0xB080018CUL
#define PB08001_90_OCDP0_SET0                                                                                           0xB0800190UL
#define PB08001_94_OCDP1_SET0                                                                                           0xB0800194UL
#define PB08001_98_OCDN0_SET0                                                                                           0xB0800198UL
#define PB08001_9C_OCDN1_SET0                                                                                           0xB080019CUL
#define PB08001_A0_ODT_TTCP0_SET1                                                                                       0xB08001A0UL
#define PB08001_A4_ODT_TTCP1_SET1                                                                                       0xB08001A4UL
#define PB08001_A8_ODT_TTCN0_SET1                                                                                       0xB08001A8UL
#define PB08001_AC_ODT_TTCN1_SET1                                                                                       0xB08001ACUL
#define PB08001_B0_OCDP0_SET1                                                                                           0xB08001B0UL
#define PB08001_B4_OCDP1_SET1                                                                                           0xB08001B4UL
#define PB08001_B8_OCDN0_SET1                                                                                           0xB08001B8UL
#define PB08001_BC_OCDN1_SET1                                                                                           0xB08001BCUL
#define PB08001_C0_DQ_ODT_SEL                                                                                           0xB08001C0UL
#define PB08001_C4_DQ_ODT_SEL                                                                                           0xB08001C4UL
#define PB08001_C8_DQ_OCD_SEL                                                                                           0xB08001C8UL
#define PB08001_CC_DQ_OCD_SEL                                                                                           0xB08001CCUL
#define PB08001_D0_DQS_P_ODT_SEL                                                                                        0xB08001D0UL
#define PB08001_D4_DQS_P_ODT_SEL                                                                                        0xB08001D4UL
#define PB08001_D8_DQS_N_ODT_SEL                                                                                        0xB08001D8UL
#define PB08001_DC_DQS_N_ODT_SEL                                                                                        0xB08001DCUL
#define PB08001_E0_DQS_OCD_SEL                                                                                          0xB08001E0UL
#define PB08001_E4_DQS_OCD_SEL                                                                                          0xB08001E4UL
#define PB08001_E8_CKE_OCD_SEL                                                                                          0xB08001E8UL
#define PB08001_EC_ADR_OCD_SEL                                                                                          0xB08001ECUL
#define PB08001_F0_CK_OCD_SEL                                                                                           0xB08001F0UL
#define PB08001_F4_PAD_BUS_0                                                                                            0xB08001F4UL
#define PB08001_F8_PAD_BUS_1                                                                                            0xB08001F8UL
#define PB08001_FC_PAD_BUS_2                                                                                            0xB08001FCUL


//--------------------------------------------------
// DPI_DLL Part2 (Page B08002)
//--------------------------------------------------
#define PB08002_00_ZQ_TRIM                                                                                              0xB0800200UL
#define PB08002_04_OCD_SEL_0                                                                                            0xB0800204UL
#define PB08002_08_OCD_SEL_1                                                                                            0xB0800208UL
#define PB08002_0C_OCD_SEL_2                                                                                            0xB080020CUL
#define PB08002_10_OCD_SEL_3                                                                                            0xB0800210UL
#define PB08002_14_OCD_SEL_4                                                                                            0xB0800214UL
#define PB08002_18_OCD_SEL_5                                                                                            0xB0800218UL
#define PB08002_1C_OCD_SEL_6                                                                                            0xB080021CUL
#define PB08002_20_OCD_SEL_7                                                                                            0xB0800220UL
#define PB08002_24_OCD_SEL_8                                                                                            0xB0800224UL
#define PB08002_28_ODT_SEL_0                                                                                            0xB0800228UL
#define PB08002_2C_CKE_ODT_SEL                                                                                          0xB080022CUL
#define PB08002_30_ADR_ODT_SEL                                                                                          0xB0800230UL
#define PB08002_34_CLK_ODT_SEL                                                                                          0xB0800234UL
#define PB08002_38_DPI_CTRL_0                                                                                           0xB0800238UL
#define PB08002_3C_DPI_CTRL_1                                                                                           0xB080023CUL
#define PB08002_40_DPI_CTRL_2                                                                                           0xB0800240UL
#define PB08002_44_BIST_2TO1_0                                                                                          0xB0800244UL
#define PB08002_48_BIST_2TO1_1                                                                                          0xB0800248UL
#define PB08002_4C_BIST_PT                                                                                              0xB080024CUL
#define PB08002_50_BIST_DEBUG                                                                                           0xB0800250UL
#define PB08002_54_INT_CTRL                                                                                             0xB0800254UL
#define PB08002_58_INT_STATUS_0                                                                                         0xB0800258UL
#define PB08002_5C_INT_STATUS_2                                                                                         0xB080025CUL
#define PB08002_60_SSC_STATUS                                                                                           0xB0800260UL
#define PB08002_64_PRBS_TMUX0                                                                                           0xB0800264UL
#define PB08002_68_PRBS_TMUX1                                                                                           0xB0800268UL
#define PB08002_6C_PRBS_TMUX2                                                                                           0xB080026CUL
#define PB08002_70_PRBS_TMUX3                                                                                           0xB0800270UL
#define PB08002_74_PRBS_TMUX6                                                                                           0xB0800274UL
#define PB08002_78_PRBS_TMUX7                                                                                           0xB0800278UL
#define PB08002_7C_PRBS_TMUX8                                                                                           0xB080027CUL
#define PB08002_80_PRBS_TMUX9                                                                                           0xB0800280UL
#define PB08002_84_PRBS_TMUX10                                                                                          0xB0800284UL
#define PB08002_88_DUMMY_0                                                                                              0xB0800288UL
#define PB08002_8C_DUMMY_1                                                                                              0xB080028CUL
#define PB08002_90_DUMMY_2                                                                                              0xB0800290UL
#define PB08002_94_DUMMY_3                                                                                              0xB0800294UL
#define PB08002_98_CS_EMPH_CTL                                                                                          0xB0800298UL
#define PB08002_9C_CS_SEL_EMPH_CTL                                                                                      0xB080029CUL
#define PB08002_A0_DDR4_CS_EMPH_CTL                                                                                     0xB08002A0UL
#define PB08002_A4_CK_EMPH_CTL                                                                                          0xB08002A4UL
#define PB08002_A8_CK_SEL_EMPH_CTL                                                                                      0xB08002A8UL
#define PB08002_AC_ADR_EMPH_CTL                                                                                         0xB08002ACUL
#define PB08002_B0_ADR_EMPH_CTL                                                                                         0xB08002B0UL
#define PB08002_B4_ADR_SEL_EMPH_CTL                                                                                     0xB08002B4UL
#define PB08002_B8_ADR_SEL_EMPH_CTL                                                                                     0xB08002B8UL
#define PB08002_BC_ADR_EMPH_SEL_0                                                                                       0xB08002BCUL
#define PB08002_C0_ADR_EMPH_SEL_1                                                                                       0xB08002C0UL
#define PB08002_C4_ADR_EMPH_SEL_2                                                                                       0xB08002C4UL
#define PB08002_C8_DBG_READ_0                                                                                           0xB08002C8UL
#define PB08002_CC_DBG_READ_1                                                                                           0xB08002CCUL
#define PB08002_D0_RX_CAL_CTRL_0                                                                                        0xB08002D0UL
#define PB08002_D4_RX_CAL_CTRL_1                                                                                        0xB08002D4UL
#define PB08002_D8_VREF_BDY_0                                                                                           0xB08002D8UL
#define PB08002_DC_VREF_BDY_1                                                                                           0xB08002DCUL
#define PB08002_E0_DELTA_WID_CTRL                                                                                       0xB08002E0UL
#define PB08002_E4_RX_CAL_MON                                                                                           0xB08002E4UL
#define PB08002_E8_PAD_CTRL_ZPROG                                                                                       0xB08002E8UL
#define PB08002_EC_PAD_CTRL_ZPROG                                                                                       0xB08002ECUL
#define PB08002_F0_PAD_CTRL_ZPROG                                                                                       0xB08002F0UL
#define PB08002_F4_PAD_CTRL_ZPROG                                                                                       0xB08002F4UL
#define PB08002_F8_PAD_CTRL_ZPROG                                                                                       0xB08002F8UL
#define PB08002_FC_PAD_CTRL_ZPROG                                                                                       0xB08002FCUL


//--------------------------------------------------
// DPI_DLL Part3 (Page B08003)
//--------------------------------------------------
#define PB08003_00_PAD_CTRL_ZPROG                                                                                       0xB0800300UL
#define PB08003_04_PAD_CTRL_ZPROG                                                                                       0xB0800304UL
#define PB08003_08_PAD_NOCD2_ZPROG                                                                                      0xB0800308UL
#define PB08003_0C_PAD_NOCD2_ZPROG                                                                                      0xB080030CUL
#define PB08003_10_PAD_NOCD2_ZPROG                                                                                      0xB0800310UL
#define PB08003_14_PAD_NOCD2_ZPROG                                                                                      0xB0800314UL
#define PB08003_18_PAD_NOCD2_ZPROG                                                                                      0xB0800318UL
#define PB08003_1C_PAD_NOCD2_ZPROG                                                                                      0xB080031CUL
#define PB08003_20_PAD_NOCD2_ZPROG                                                                                      0xB0800320UL
#define PB08003_24_PAD_NOCD2_ZPROG                                                                                      0xB0800324UL
#define PB08003_28_DQ_OCD_SEL_2                                                                                         0xB0800328UL
#define PB08003_2C_DQ_OCD_SEL_2                                                                                         0xB080032CUL
#define PB08003_30_DQS_OCD_SEL_2                                                                                        0xB0800330UL
#define PB08003_34_DQS_OCD_SEL_2                                                                                        0xB0800334UL
#define PB08003_38_DBG_READ_2                                                                                           0xB0800338UL
#define PB08003_3C_DATA_VAL_CTRL_0                                                                                      0xB080033CUL
#define PB08003_40_DATA_VAL_CTRL_1                                                                                      0xB0800340UL
#define PB08003_44_DATA_VAL_CTRL_2                                                                                      0xB0800344UL
#define PB08003_48_CA_CRC_CTRL                                                                                          0xB0800348UL
#define PB08003_4C_CA_CRC_OUT                                                                                           0xB080034CUL
#define PB08003_50_ODT_TTCP2_SET0                                                                                       0xB0800350UL
#define PB08003_54_ODT_TTCN2_SET0                                                                                       0xB0800354UL
#define PB08003_58_OCDP2_SET0                                                                                           0xB0800358UL
#define PB08003_5C_OCDN2_SET0                                                                                           0xB080035CUL
#define PB08003_60_ODT_TTCP2_SET1                                                                                       0xB0800360UL
#define PB08003_64_ODT_TTCN2_SET1                                                                                       0xB0800364UL
#define PB08003_68_OCDP2_SET1                                                                                           0xB0800368UL
#define PB08003_6C_OCDN2_SET1                                                                                           0xB080036CUL
#define PB08003_70_ODT_SEL_EX_0                                                                                         0xB0800370UL
#define PB08003_74_ODT_SEL_EX_1                                                                                         0xB0800374UL
#define PB08003_78_OCD_SEL_EX_0                                                                                         0xB0800378UL
#define PB08003_7C_OCD_SEL_EX_1                                                                                         0xB080037CUL
#define PB08003_80_OCD_SEL_EX_2                                                                                         0xB0800380UL
#define PB08003_84_OCD_SEL_EX_3                                                                                         0xB0800384UL
#define PB08003_88_OCD_SEL_EX_4                                                                                         0xB0800388UL


//--------------------------------------------------
// DPI_DLL Part4 (Page B08004)
//--------------------------------------------------
#define PB08004_00_RW_DMY_A                                                                                             0xB0800400UL
#define PB08004_04_RW_DMY_B                                                                                             0xB0800404UL
#define PB08004_08_READ_CTRL_2                                                                                          0xB0800408UL
#define PB08004_0C_READ_CTRL_2                                                                                          0xB080040CUL
#define PB08004_10_READ_CTRL_3                                                                                          0xB0800410UL
#define PB08004_14_READ_CTRL_3                                                                                          0xB0800414UL
#define PB08004_18_READ_CTRL_6                                                                                          0xB0800418UL
#define PB08004_1C_READ_CTRL_6                                                                                          0xB080041CUL
#define PB08004_20_DEL_POS_SEL                                                                                          0xB0800420UL
#define PB08004_24_DEL_POS_SEL                                                                                          0xB0800424UL
#define PB08004_28_DEL_POS_SEL_DBI                                                                                      0xB0800428UL
#define PB08004_2C_DEL_POS_SEL_DBI                                                                                      0xB080042CUL
#define PB08004_30_DEL_NEG_SEL                                                                                          0xB0800430UL
#define PB08004_34_DEL_NEG_SEL                                                                                          0xB0800434UL
#define PB08004_38_DEL_NEG_SEL_DBI                                                                                      0xB0800438UL
#define PB08004_3C_DEL_NEG_SEL_DBI                                                                                      0xB080043CUL
#define PB08004_40_DQS_IN_DLY_0                                                                                         0xB0800440UL
#define PB08004_44_DQS_IN_DLY_0                                                                                         0xB0800444UL
#define PB08004_48_DQS_IN_DLY_1                                                                                         0xB0800448UL
#define PB08004_4C_DQS_IN_DLY_1                                                                                         0xB080044CUL
#define PB08004_50_DQS_IN_DLY_1_DBI                                                                                     0xB0800450UL
#define PB08004_54_DQS_IN_DLY_1_DBI                                                                                     0xB0800454UL
#define PB08004_58_DQS_IN_DLY_2                                                                                         0xB0800458UL
#define PB08004_5C_DQS_IN_DLY_2                                                                                         0xB080045CUL
#define PB08004_60_DQS_IN_DLY_3                                                                                         0xB0800460UL
#define PB08004_64_DQS_IN_DLY_3                                                                                         0xB0800464UL
#define PB08004_68_DQS_IN_DLY_3_DBI                                                                                     0xB0800468UL
#define PB08004_6C_DQS_IN_DLY_3_DBI                                                                                     0xB080046CUL
#define PB08004_70_VALID_WIN_DET_PFIFO                                                                                  0xB0800470UL
#define PB08004_74_VALID_WIN_DET_PFIFO                                                                                  0xB0800474UL
#define PB08004_78_VALID_WIN_DET_NFIFO                                                                                  0xB0800478UL
#define PB08004_7C_VALID_WIN_DET_NFIFO                                                                                  0xB080047CUL
#define PB08004_80_DQ_DLY_0                                                                                             0xB0800480UL
#define PB08004_84_DQ_DLY_0                                                                                             0xB0800484UL
#define PB08004_88_DQ_DLY_1                                                                                             0xB0800488UL
#define PB08004_8C_DQ_DLY_1                                                                                             0xB080048CUL
#define PB08004_90_CAL_OUT_0                                                                                            0xB0800490UL
#define PB08004_94_CAL_OUT_0                                                                                            0xB0800494UL
#define PB08004_98_CAL_OUT_1                                                                                            0xB0800498UL
#define PB08004_9C_CAL_OUT_1                                                                                            0xB080049CUL
#define PB08004_A0_WR_FIFO_0                                                                                            0xB08004A0UL
#define PB08004_A4_WR_FIFO_0                                                                                            0xB08004A4UL
#define PB08004_A8_WR_FIFO_1                                                                                            0xB08004A8UL
#define PB08004_AC_WR_FIFO_1                                                                                            0xB08004ACUL
#define PB08004_B0_RD_FIFO_0                                                                                            0xB08004B0UL
#define PB08004_B4_RD_FIFO_0                                                                                            0xB08004B4UL
#define PB08004_B8_RD_FIFO_1                                                                                            0xB08004B8UL
#define PB08004_BC_RD_FIFO_1                                                                                            0xB08004BCUL
#define PB08004_C0_DBI_FIFO                                                                                             0xB08004C0UL
#define PB08004_C4_DBI_FIFO                                                                                             0xB08004C4UL
#define PB08004_C8_INT_STATUS_1                                                                                         0xB08004C8UL
#define PB08004_CC_INT_STATUS_1                                                                                         0xB08004CCUL
#define PB08004_D0_INT_STATUS_3                                                                                         0xB08004D0UL
#define PB08004_D4_INT_STATUS_3                                                                                         0xB08004D4UL
#define PB08004_D8_PRBS_TMUX4                                                                                           0xB08004D8UL
#define PB08004_DC_PRBS_TMUX4                                                                                           0xB08004DCUL
#define PB08004_E0_PRBS_TMUX5                                                                                           0xB08004E0UL
#define PB08004_E4_PRBS_TMUX5                                                                                           0xB08004E4UL
#define PB08004_E8_RW_EMPH_CTL                                                                                          0xB08004E8UL
#define PB08004_EC_RW_EMPH_CTL                                                                                          0xB08004ECUL
#define PB08004_F0_RW_SEL_EMPH_CTL                                                                                      0xB08004F0UL
#define PB08004_F4_RW_SEL_EMPH_CTL                                                                                      0xB08004F4UL
#define PB08004_F8_DQ_IO_CTL_0                                                                                          0xB08004F8UL
#define PB08004_FC_DQ_IO_CTL_0                                                                                          0xB08004FCUL


//--------------------------------------------------
// DPI_DLL Part5 (Page B08005)
//--------------------------------------------------
#define PB08005_00_DQ_IO_CTL_1                                                                                          0xB0800500UL
#define PB08005_04_DQ_IO_CTL_1                                                                                          0xB0800504UL
#define PB08005_08_READ_DBG_CTRL                                                                                        0xB0800508UL
#define PB08005_0C_READ_DBG_CTRL                                                                                        0xB080050CUL
#define PB08005_10_MON                                                                                                  0xB0800510UL
#define PB08005_14_MON                                                                                                  0xB0800514UL
#define PB08005_18_DQ_IO_CTL_2                                                                                          0xB0800518UL
#define PB08005_1C_DQ_IO_CTL_2                                                                                          0xB080051CUL
#define PB08005_20_READ_CTRL_4                                                                                          0xB0800520UL
#define PB08005_24_READ_CTRL_4                                                                                          0xB0800524UL
#define PB08005_28_DEL_POS_SEL_RIGH                                                                                     0xB0800528UL
#define PB08005_2C_DEL_POS_SEL_RIGH                                                                                     0xB080052CUL
#define PB08005_30_DEL_POS_SEL_RIGH_DBI                                                                                 0xB0800530UL
#define PB08005_34_DEL_POS_SEL_RIGH_DBI                                                                                 0xB0800534UL
#define PB08005_38_DEL_NEG_SEL_RIGH                                                                                     0xB0800538UL
#define PB08005_3C_DEL_NEG_SEL_RIGH                                                                                     0xB080053CUL
#define PB08005_40_DEL_NEG_SEL_RIGH_DBI                                                                                 0xB0800540UL
#define PB08005_44_DEL_NEG_SEL_RIGH_DBI                                                                                 0xB0800544UL
#define PB08005_6C_TX_WRDATA_MASK                                                                                       0xB080056CUL
#define PB08005_F8_READ_CTRL_0                                                                                          0xB08005F8UL
#define PB08005_FC_READ_CTRL_0                                                                                          0xB08005FCUL


//--------------------------------------------------
// DC_SYS Part1 (Page B08100)
//--------------------------------------------------
#define PB08100_00_DC_PICT_SET                                                                                          0xB0810000UL
#define PB08100_04_DC_SYS_MISC                                                                                          0xB0810004UL
#define PB08100_10_DC_PIC_OFFSET_X_DETECTION                                                                            0xB0810010UL
#define PB08100_20_DC_PICT_SET_OFFSET                                                                                   0xB0810020UL
#define PB08100_24_DC_REQ_STATUS                                                                                        0xB0810024UL
#define PB08100_28_DC_SYS_MISC2                                                                                         0xB0810028UL
#define PB08100_2C_DC_SYS_MISC3                                                                                         0xB081002CUL
#define PB08100_40_DC_SFMODE0                                                                                           0xB0810040UL
#define PB08100_44_DC_SFMODE1                                                                                           0xB0810044UL
#define PB08100_48_DC_SFMODE2                                                                                           0xB0810048UL
#define PB08100_4C_DC_SFMODE3                                                                                           0xB081004CUL
#define PB08100_50_DC_SFMODE_CMP0                                                                                       0xB0810050UL
#define PB08100_54_DC_SFMODE_CMP1                                                                                       0xB0810054UL
#define PB08100_58_DC_SFMODE_CMP2                                                                                       0xB0810058UL
#define PB08100_5C_DC_SFMODE_CMP3                                                                                       0xB081005CUL
#define PB08100_60_DC_DEBUG                                                                                             0xB0810060UL
#define PB08100_64_DC_DEBUG_STATUS                                                                                      0xB0810064UL
#define PB08100_80_DC_PRIORITY_CTRL0                                                                                    0xB0810080UL
#define PB08100_84_DC_PRIORITY_CTRL1                                                                                    0xB0810084UL
#define PB08100_88_DC_PRIORITY_CTRL2                                                                                    0xB0810088UL
#define PB08100_8C_DC_PRIORITY_CTRL3                                                                                    0xB081008CUL
#define PB08100_90_DC_PRIORITY_CTRL4                                                                                    0xB0810090UL
#define PB08100_94_DC_PRIORITY_CTRL5                                                                                    0xB0810094UL
#define PB08100_98_DC_PRIORITY_CTRL6                                                                                    0xB0810098UL
#define PB08100_9C_DC_PRIORITY_CTRL7                                                                                    0xB081009CUL
#define PB08100_A0_DC_PRIORITY_CTRL8                                                                                    0xB08100A0UL
#define PB08100_A4_DC_PRIORITY_CTRL9                                                                                    0xB08100A4UL
#define PB08100_A8_DC_PRIORITY_CTRLA                                                                                    0xB08100A8UL
#define PB08100_AC_DC_PRIORITY_CTRLB                                                                                    0xB08100ACUL
#define PB08100_B0_DC_PRIORITY_CTRLC                                                                                    0xB08100B0UL
#define PB08100_B4_DC_PRIORITY_CTRL_HIE                                                                                 0xB08100B4UL
#define PB08100_C0_DC_PRIORITY_CTRL_SCPU                                                                                0xB08100C0UL
#define PB08100_D0_DC_CLIENT_MASK                                                                                       0xB08100D0UL


//--------------------------------------------------
// DC_SYS Part2 (Page B08101)
//--------------------------------------------------
#define PB08101_00_DC_PC_CTRL                                                                                           0xB0810100UL
#define PB08101_04_DC_PC_TOTA_MON_NUM                                                                                   0xB0810104UL
#define PB08101_08_DC_PC_TOTA_ACK_NUM                                                                                   0xB0810108UL
#define PB08101_0C_DC_PC_TOTA_IDL_NUM                                                                                   0xB081010CUL
#define PB08101_10_DC_PC_SYSH_PROG_CTRL                                                                                 0xB0810110UL
#define PB08101_20_DC_PC_SYS_PROG_CTRL1                                                                                 0xB0810120UL
#define PB08101_30_DC_PC_SYSH_PROG_0_ACC_LAT                                                                            0xB0810130UL
#define PB08101_34_DC_PC_SYSH_PROG_0_MAX_LAT                                                                            0xB0810134UL
#define PB08101_38_DC_PC_SYSH_PROG_0_REQ_NUM                                                                            0xB0810138UL
#define PB08101_3C_DC_PC_SYSH_PROG_0_ACK_NUM                                                                            0xB081013CUL
#define PB08101_40_DC_PC_SYSH_PROG_1_ACC_LAT                                                                            0xB0810140UL
#define PB08101_44_DC_PC_SYSH_PROG_1_MAX_LAT                                                                            0xB0810144UL
#define PB08101_48_DC_PC_SYSH_PROG_1_REQ_NUM                                                                            0xB0810148UL
#define PB08101_4C_DC_PC_SYSH_PROG_1_ACK_NUM                                                                            0xB081014CUL
#define PB08101_50_DC_PC_SYSH_PROG_2_ACC_LAT                                                                            0xB0810150UL
#define PB08101_54_DC_PC_SYSH_PROG_2_MAX_LAT                                                                            0xB0810154UL
#define PB08101_58_DC_PC_SYSH_PROG_2_REQ_NUM                                                                            0xB0810158UL
#define PB08101_5C_DC_PC_SYSH_PROG_2_ACK_NUM                                                                            0xB081015CUL
#define PB08101_90_DC_PC_SYSH_PROG_0                                                                                    0xB0810190UL
#define PB08101_94_DC_PC_SYSH_PROG_1                                                                                    0xB0810194UL
#define PB08101_98_DC_PC_SYSH_PROG_2                                                                                    0xB0810198UL
#define PB08101_C0_DC_BIST_MODE                                                                                         0xB08101C0UL
#define PB08101_C4_DC_BIST_DONE                                                                                         0xB08101C4UL
#define PB08101_C8_DC_BIST_FAIL                                                                                         0xB08101C8UL
#define PB08101_CC_DC_BIST_DRF                                                                                          0xB08101CCUL
#define PB08101_D0_DC_BIST_RESUME                                                                                       0xB08101D0UL
#define PB08101_D4_DC_BIST0_DRF_DONE                                                                                    0xB08101D4UL
#define PB08101_D8_DC_BIST_DRF_PAUSE                                                                                    0xB08101D8UL
#define PB08101_DC_DC_BIST_DRF_FAIL                                                                                     0xB08101DCUL
#define PB08101_E0_DC_BIST_DETAIL                                                                                       0xB08101E0UL
#define PB08101_E4_DC_BIST_RM                                                                                           0xB08101E4UL
#define PB08101_F0_DC_DUMMY_REG0                                                                                        0xB08101F0UL
#define PB08101_F4_DC_DUMMY_REG1                                                                                        0xB08101F4UL
#define PB08101_F8_DC_DUMMY_REG2                                                                                        0xB08101F8UL
#define PB08101_FC_DC_DUMMY_REG3                                                                                        0xB08101FCUL


//--------------------------------------------------
// DC_SYS Part3 (Page B08102)
//--------------------------------------------------
#define PB08102_00_DC_MT_TYPE_1                                                                                         0xB0810200UL
#define PB08102_04_DC_MT_TYPE_2                                                                                         0xB0810204UL
#define PB08102_08_DC_MT_TYPE_3                                                                                         0xB0810208UL
#define PB08102_0C_DC_MT_TYPE_4                                                                                         0xB081020CUL
#define PB08102_10_DC_MT_SADDR_1                                                                                        0xB0810210UL
#define PB08102_14_DC_MT_SADDR_2                                                                                        0xB0810214UL
#define PB08102_18_DC_MT_SADDR_3                                                                                        0xB0810218UL
#define PB08102_1C_DC_MT_SADDR_4                                                                                        0xB081021CUL
#define PB08102_20_DC_MT_EADDR_1                                                                                        0xB0810220UL
#define PB08102_24_DC_MT_EADDR_2                                                                                        0xB0810224UL
#define PB08102_28_DC_MT_EADDR_3                                                                                        0xB0810228UL
#define PB08102_2C_DC_MT_EADDR_4                                                                                        0xB081022CUL
#define PB08102_40_DC_MT_MODE_1                                                                                         0xB0810240UL
#define PB08102_44_DC_MT_MODE_2                                                                                         0xB0810244UL
#define PB08102_48_DC_MT_MODE_3                                                                                         0xB0810248UL
#define PB08102_4C_DC_MT_MODE_4                                                                                         0xB081024CUL
#define PB08102_60_DC_MT_TABLE_1                                                                                        0xB0810260UL
#define PB08102_64_DC_MT_TABLE_2                                                                                        0xB0810264UL
#define PB08102_68_DC_MT_TABLE_3                                                                                        0xB0810268UL
#define PB08102_6C_DC_MT_TABLE_4                                                                                        0xB081026CUL
#define PB08102_80_DC_MT_ADDCMD_HI_1                                                                                    0xB0810280UL
#define PB08102_84_DC_MT_ADDCMD_HI_2                                                                                    0xB0810284UL
#define PB08102_88_DC_MT_ADDCMD_HI_3                                                                                    0xB0810288UL
#define PB08102_8C_DC_MT_ADDCMD_HI_4                                                                                    0xB081028CUL
#define PB08102_A0_DC_MT_ADDCMD_LO_1                                                                                    0xB08102A0UL
#define PB08102_A4_DC_MT_ADDCMD_LO_2                                                                                    0xB08102A4UL
#define PB08102_A8_DC_MT_ADDCMD_LO_3                                                                                    0xB08102A8UL
#define PB08102_AC_DC_MT_ADDCMD_LO_4                                                                                    0xB08102ACUL
#define PB08102_B0_DC_MT_ADDCMD_SA_1                                                                                    0xB08102B0UL
#define PB08102_B4_DC_MT_ADDCMD_SA_2                                                                                    0xB08102B4UL
#define PB08102_B8_DC_MT_ADDCMD_SA_3                                                                                    0xB08102B8UL
#define PB08102_BC_DC_MT_ADDCMD_SA_4                                                                                    0xB08102BCUL
#define PB08102_C0_DC_MT_MISC                                                                                           0xB08102C0UL
#define PB08102_D0_DC_EC_CTRL                                                                                           0xB08102D0UL
#define PB08102_D4_DC_EC_ADDCMD_HI                                                                                      0xB08102D4UL
#define PB08102_D8_DC_EC_ADDCMD_LO                                                                                      0xB08102D8UL
#define PB08102_DC_DC_RD_TAG_CHECK                                                                                      0xB08102DCUL
#define PB08102_E8_DC_INT_ENABLE                                                                                        0xB08102E8UL
#define PB08102_EC_DC_INT_STATUS                                                                                        0xB08102ECUL


//--------------------------------------------------
// DC_SYS Part4 (Page B08103)
//--------------------------------------------------
#define PB08103_00_BW_CTRL_00                                                                                           0xB0810300UL
#define PB08103_04_BW_TIMER_THRESHOLD_1                                                                                 0xB0810304UL
#define PB08103_08_BW_TIMER_THRESHOLD_2                                                                                 0xB0810308UL
#define PB08103_0C_BW_TIMER_THRESHOLD_3                                                                                 0xB081030CUL
#define PB08103_10_BW_TIMER_THRESHOLD_4                                                                                 0xB0810310UL
#define PB08103_14_BW_TIMER_THRESHOLD_5                                                                                 0xB0810314UL
#define PB08103_18_BW_TIMER_THRESHOLD_6                                                                                 0xB0810318UL
#define PB08103_1C_BW_TIMER_THRESHOLD_7                                                                                 0xB081031CUL
#define PB08103_20_BW_TIMER_THRESHOLD_8                                                                                 0xB0810320UL
#define PB08103_24_BW_TIMER_THRESHOLD_9                                                                                 0xB0810324UL
#define PB08103_28_BW_TIMER_THRESHOLD_10                                                                                0xB0810328UL
#define PB08103_2C_BW_TIMER_THRESHOLD_11                                                                                0xB081032CUL
#define PB08103_30_BW_TIMER_THRESHOLD_12                                                                                0xB0810330UL
#define PB08103_34_BW_TIMER_THRESHOLD_13                                                                                0xB0810334UL
#define PB08103_38_BW_REQUEST_THRESHOLD_1                                                                               0xB0810338UL
#define PB08103_3C_BW_REQUEST_THRESHOLD_2                                                                               0xB081033CUL
#define PB08103_40_BW_REQUEST_THRESHOLD_3                                                                               0xB0810340UL
#define PB08103_44_BW_REQUEST_THRESHOLD_4                                                                               0xB0810344UL
#define PB08103_48_BW_REQUEST_THRESHOLD_5                                                                               0xB0810348UL
#define PB08103_4C_BW_REQUEST_THRESHOLD_6                                                                               0xB081034CUL
#define PB08103_50_BW_REQUEST_THRESHOLD_7                                                                               0xB0810350UL
#define PB08103_54_BW_REQUEST_THRESHOLD_8                                                                               0xB0810354UL
#define PB08103_58_BW_REQUEST_THRESHOLD_9                                                                               0xB0810358UL
#define PB08103_5C_BW_REQUEST_THRESHOLD_10                                                                              0xB081035CUL
#define PB08103_60_BW_REQUEST_THRESHOLD_11                                                                              0xB0810360UL
#define PB08103_64_BW_REQUEST_THRESHOLD_12                                                                              0xB0810364UL
#define PB08103_68_BW_REQUEST_THRESHOLD_13                                                                              0xB0810368UL


//--------------------------------------------------
// DC_SYS Part5 (Page B08104)
//--------------------------------------------------
#define PB08104_00_DC_SYS2_MUX                                                                                          0xB0810400UL
#define PB08104_10_DC_MT_ADDCMD_HI_SYS2                                                                                 0xB0810410UL
#define PB08104_14_DC_MT_ADDCMD_HI_SYS2                                                                                 0xB0810414UL
#define PB08104_18_DC_MT_ADDCMD_HI_SYS2                                                                                 0xB0810418UL
#define PB08104_1C_DC_MT_ADDCMD_HI_SYS2                                                                                 0xB081041CUL
#define PB08104_20_DC_MT_ADDCMD_LO_SYS2                                                                                 0xB0810420UL
#define PB08104_24_DC_MT_ADDCMD_LO_SYS2                                                                                 0xB0810424UL
#define PB08104_28_DC_MT_ADDCMD_LO_SYS2                                                                                 0xB0810428UL
#define PB08104_2C_DC_MT_ADDCMD_LO_SYS2                                                                                 0xB081042CUL
#define PB08104_30_DC_MT_ADDCMD_SA_SYS2                                                                                 0xB0810430UL
#define PB08104_34_DC_MT_ADDCMD_SA_SYS2                                                                                 0xB0810434UL
#define PB08104_38_DC_MT_ADDCMD_SA_SYS2                                                                                 0xB0810438UL
#define PB08104_3C_DC_MT_ADDCMD_SA_SYS2                                                                                 0xB081043CUL
#define PB08104_40_DC_EC_ADDCMD_HI_SYS2                                                                                 0xB0810440UL
#define PB08104_44_DC_EC_ADDCMD_LO_SYS2                                                                                 0xB0810444UL
#define PB08104_4C_DC_INT_ENABLE_SYS2                                                                                   0xB081044CUL
#define PB08104_50_DC_INT_STATUS_SYS2                                                                                   0xB0810450UL


//--------------------------------------------------
// DC_SYS Part6 (Page B08105)
//--------------------------------------------------
#define PB08105_00_EXSRAM_CTRL                                                                                          0xB0810500UL


//--------------------------------------------------
// DC_PHY Part1 (Page B08200)
//--------------------------------------------------
#define PB08200_00_TMCTRL0                                                                                              0xB0820000UL
#define PB08200_04_TMCTRL1                                                                                              0xB0820004UL
#define PB08200_08_TMCTRL2                                                                                              0xB0820008UL
#define PB08200_0C_TMCTRL3                                                                                              0xB082000CUL
#define PB08200_10_TMCTRL4                                                                                              0xB0820010UL
#define PB08200_14_TMCTRL5                                                                                              0xB0820014UL
#define PB08200_18_TMCTRL6                                                                                              0xB0820018UL
#define PB08200_20_ODT_CTRL                                                                                             0xB0820020UL
#define PB08200_24_CAL_CTRL2                                                                                            0xB0820024UL
#define PB08200_28_DC_MIS2                                                                                              0xB0820028UL
#define PB08200_2C_DC_MIS                                                                                               0xB082002CUL
#define PB08200_30_DC_MISA                                                                                              0xB0820030UL
#define PB08200_34_DC_MISB                                                                                              0xB0820034UL
#define PB08200_38_DC_MISC                                                                                              0xB0820038UL
#define PB08200_3C_DC_TEST_MODE_SEL                                                                                     0xB082003CUL
#define PB08200_40_DC_DDR3_CTL                                                                                          0xB0820040UL
#define PB08200_44_MOD_REG                                                                                              0xB0820044UL
#define PB08200_48_MOD23_REG                                                                                            0xB0820048UL
#define PB08200_4C_RFIFO_CTL                                                                                            0xB082004CUL
#define PB08200_50_ERR_STATUS                                                                                           0xB0820050UL
#define PB08200_54_DC_WRITE_LEVEL                                                                                       0xB0820054UL
#define PB08200_58_INT_ENABLE                                                                                           0xB0820058UL
#define PB08200_5C_RFIFO_MAXCNT                                                                                         0xB082005CUL
#define PB08200_60_SM_STATUS                                                                                            0xB0820060UL
#define PB08200_64_WFIFO_CNT                                                                                            0xB0820064UL
#define PB08200_68_DC_DEBUG                                                                                             0xB0820068UL
#define PB08200_6C_ERR_STATUS_INFO                                                                                      0xB082006CUL
#define PB08200_70_INFO_INT_ENABLE                                                                                      0xB0820070UL
#define PB08200_74_WFIFO_DDR_REQ_WAIT                                                                                   0xB0820074UL
#define PB08200_78_WFIFO_MAX_REQ_WAIT                                                                                   0xB0820078UL
#define PB08200_7C_AUTO_SHORT_ZQ_CAL                                                                                    0xB082007CUL
#define PB08200_80_WFIFO2_CNT                                                                                           0xB0820080UL
#define PB08200_84_WFIFO2_DDR_REQ_WAIT                                                                                  0xB0820084UL
#define PB08200_88_WFIFO2_MAX_REQ_WAIT                                                                                  0xB0820088UL
#define PB08200_A0_PAR_DBG_SEL                                                                                          0xB08200A0UL
#define PB08200_A4_PAR_DBG_DATA                                                                                         0xB08200A4UL


//--------------------------------------------------
// DC_PHY Part2 (Page B08201)
//--------------------------------------------------
#define PB08201_40_DUMMY_REG                                                                                            0xB0820140UL
#define PB08201_54_CAL_MODE                                                                                             0xB0820154UL


//--------------------------------------------------
// DC_PHY Part3 (Page B08202)
//--------------------------------------------------
#define PB08202_20_ANA_DLL                                                                                              0xB0820220UL
#define PB08202_24_LPDDR_CTRL                                                                                           0xB0820224UL
#define PB08202_28_LPDDR_RDAT                                                                                           0xB0820228UL
#define PB08202_2C_LPDDR_MODE                                                                                           0xB082022CUL
#define PB08202_80_WEIGHT_ENABLE                                                                                        0xB0820280UL
#define PB08202_84_WEIGHT_PRIORITY                                                                                      0xB0820284UL
#define PB08202_88_WEIGHT_DIERECTION                                                                                    0xB0820288UL
#define PB08202_8C_WEIGHT_LENGTH                                                                                        0xB082028CUL
#define PB08202_90_WEIGHT_BANK                                                                                          0xB0820290UL
#define PB08202_F0_MULTI_CLIENT                                                                                         0xB08202F0UL
#define PB08202_F4_EXPRESS_LANE_DEBUG                                                                                   0xB08202F4UL
#define PB08202_F8_WEIGHT_DEBUG                                                                                         0xB08202F8UL


//--------------------------------------------------
// DC_PHY Part4 (Page B08203)
//--------------------------------------------------
#define PB08203_00_DDR4_CTRL                                                                                            0xB0820300UL
#define PB08203_04_DDR4_TM0                                                                                             0xB0820304UL
#define PB08203_08_DDR4_MR45                                                                                            0xB0820308UL
#define PB08203_0C_DDR4_MR6                                                                                             0xB082030CUL
#define PB08203_10_DDR4_ALERT_STATUS                                                                                    0xB0820310UL
#define PB08203_14_DC_DDR4_CTL                                                                                          0xB0820314UL
#define PB08203_18_DDR4_EXE_RW_CMD                                                                                      0xB0820318UL
#define PB08203_1C_BLOCK_REQ                                                                                            0xB082031CUL
#define PB08203_20_DDR4_FAIL_CMD                                                                                        0xB0820320UL
#define PB08203_24_DDR4_FAIL_CMD                                                                                        0xB0820324UL
#define PB08203_28_DDR4_FAIL_CMD                                                                                        0xB0820328UL
#define PB08203_2C_DDR4_FAIL_CMD                                                                                        0xB082032CUL
#define PB08203_30_DDR4_FAIL_CMD                                                                                        0xB0820330UL
#define PB08203_34_DDR4_FAIL_CMD                                                                                        0xB0820334UL
#define PB08203_38_DDR4_FAIL_CMD                                                                                        0xB0820338UL
#define PB08203_3C_DDR4_FAIL_CMD                                                                                        0xB082033CUL
#define PB08203_40_DDR4_FAIL_CMD                                                                                        0xB0820340UL
#define PB08203_44_DDR4_FAIL_CMD                                                                                        0xB0820344UL
#define PB08203_48_DDR4_FAIL_CMD                                                                                        0xB0820348UL
#define PB08203_4C_DDR4_FAIL_CMD                                                                                        0xB082034CUL
#define PB08203_50_DDR4_FAIL_CMD                                                                                        0xB0820350UL
#define PB08203_54_DDR4_FAIL_CMD                                                                                        0xB0820354UL
#define PB08203_58_DDR4_FAIL_CMD                                                                                        0xB0820358UL
#define PB08203_5C_DDR4_FAIL_CMD                                                                                        0xB082035CUL
#define PB08203_60_DDR4_MPR_RD_DAT0                                                                                     0xB0820360UL
#define PB08203_64_DDR4_MPR_RD_DAT1                                                                                     0xB0820364UL
#define PB08203_68_DDR4_MPR_RD_DAT2                                                                                     0xB0820368UL
#define PB08203_6C_DDR4_MPR_RD_DAT3                                                                                     0xB082036CUL
#define PB08203_70_DDR4_MPR_RD_DAT4                                                                                     0xB0820370UL
#define PB08203_74_DDR4_MPR_RD_DAT5                                                                                     0xB0820374UL
#define PB08203_78_DDR4_MPR_RD_DAT6                                                                                     0xB0820378UL
#define PB08203_7C_DDR4_MPR_RD_DAT6                                                                                     0xB082037CUL
#define PB08203_80_CTS_FIFO_CTRL                                                                                        0xB0820380UL
#define PB08203_94_DC_SYS1_CTRL                                                                                         0xB0820394UL
#define PB08203_98_DC_SYS2_CTRL                                                                                         0xB0820398UL
#define PB08203_A0_QOS_CTRL                                                                                             0xB08203A0UL
#define PB08203_A4_QOS_CTRL                                                                                             0xB08203A4UL
#define PB08203_A8_QOS_OT                                                                                               0xB08203A8UL
#define PB08203_AC_QOS_OT                                                                                               0xB08203ACUL
#define PB08203_B0_QOS_BW0                                                                                              0xB08203B0UL
#define PB08203_B4_QOS_BW0                                                                                              0xB08203B4UL
#define PB08203_B8_QOS_BW1                                                                                              0xB08203B8UL
#define PB08203_BC_QOS_BW1                                                                                              0xB08203BCUL
#define PB08203_C0_QOS_BW2                                                                                              0xB08203C0UL
#define PB08203_C4_QOS_BW2                                                                                              0xB08203C4UL
#define PB08203_C8_QOS_BW3                                                                                              0xB08203C8UL
#define PB08203_CC_QOS_BW3                                                                                              0xB08203CCUL
#define PB08203_D0_QOS_LAT0                                                                                             0xB08203D0UL
#define PB08203_D4_QOS_LAT0                                                                                             0xB08203D4UL
#define PB08203_D8_DDR_INFO                                                                                             0xB08203D8UL
#define PB08203_DC_DDR_INFO                                                                                             0xB08203DCUL
#define PB08203_E0_DDR_INFO                                                                                             0xB08203E0UL
#define PB08203_E4_DDR_INFO                                                                                             0xB08203E4UL
#define PB08203_E8_DDR_INFO                                                                                             0xB08203E8UL


//--------------------------------------------------
// DC_PHY Part5 (Page B08204)
//--------------------------------------------------
#define PB08204_80_EFF_MEAS_CTRL                                                                                        0xB0820480UL
#define PB08204_84_READ_CMD                                                                                             0xB0820484UL
#define PB08204_88_WRITE_CMD                                                                                            0xB0820488UL
#define PB08204_8C_READ_CHOP_CMD                                                                                        0xB082048CUL
#define PB08204_90_WRITE_CHOP_CMD                                                                                       0xB0820490UL
#define PB08204_94_ACT_BANK_0                                                                                           0xB0820494UL
#define PB08204_98_PRECHG_BANK_0                                                                                        0xB0820498UL
#define PB08204_9C_ACT_BANK_1_FC                                                                                        0xB082049CUL
#define PB08204_A0_PRECHG_BANK_1                                                                                        0xB08204A0UL
#define PB08204_A4_ACT_BANK_2                                                                                           0xB08204A4UL
#define PB08204_A8_PRECHG_BANK_2                                                                                        0xB08204A8UL
#define PB08204_AC_ACT_BANK_3                                                                                           0xB08204ACUL
#define PB08204_B0_PRECHG_BANK_3                                                                                        0xB08204B0UL
#define PB08204_B4_ACT_BANK_4                                                                                           0xB08204B4UL
#define PB08204_B8_PRECHG_BANK_4                                                                                        0xB08204B8UL
#define PB08204_BC_ACT_BANK_5                                                                                           0xB08204BCUL
#define PB08204_C0_PRECHG_BANK_5                                                                                        0xB08204C0UL
#define PB08204_C4_ACT_BANK_6                                                                                           0xB08204C4UL
#define PB08204_C8_PRECHG_BANK_6                                                                                        0xB08204C8UL
#define PB08204_CC_ACT_BANK_7                                                                                           0xB08204CCUL
#define PB08204_D0_PRECHG_BANK_7                                                                                        0xB08204D0UL
#define PB08204_D4_WRITE_TO_READ                                                                                        0xB08204D4UL
#define PB08204_D8_READ_TO_WRITE                                                                                        0xB08204D8UL
#define PB08204_DC_WRITE_CMD_LATENCY                                                                                    0xB08204DCUL
#define PB08204_E0_READ_CMD_LATENCY                                                                                     0xB08204E0UL
#define PB08204_E4_BANK_CONFLICT                                                                                        0xB08204E4UL
#define PB08204_E8_WRITE_MERGE                                                                                          0xB08204E8UL
#define PB08204_EC_READ_BYPASS                                                                                          0xB08204ECUL
#define PB08204_F0_DC_SYS1_READ_BYPASS                                                                                  0xB08204F0UL
#define PB08204_F4_READ_CMD_AP                                                                                          0xB08204F4UL
#define PB08204_F8_WRITE_CMD_AP                                                                                         0xB08204F8UL


//--------------------------------------------------
// DC_PHY Part6 (Page B08205)
//--------------------------------------------------
#define PB08205_00_FIFO_ARB_0                                                                                           0xB0820500UL
#define PB08205_04_FIFO_ARB_1                                                                                           0xB0820504UL
#define PB08205_08_FIFO_ARB_2                                                                                           0xB0820508UL
#define PB08205_0C_FIFO_ARB_3                                                                                           0xB082050CUL
#define PB08205_10_FIFO_ARB_4                                                                                           0xB0820510UL
#define PB08205_14_FIFO_ARB_5                                                                                           0xB0820514UL
#define PB08205_18_FIFO_ARB_6                                                                                           0xB0820518UL
#define PB08205_1C_FIFO_ARB_7                                                                                           0xB082051CUL
#define PB08205_20_FIFO_ARB_8                                                                                           0xB0820520UL
#define PB08205_24_FIFO_ARB_9                                                                                           0xB0820524UL
#define PB08205_28_FIFO_ARB_10                                                                                          0xB0820528UL
#define PB08205_2C_FIFO_ARB_11                                                                                          0xB082052CUL
#define PB08205_34_FIFO_ARB_13                                                                                          0xB0820534UL
#define PB08205_40_FIFO_ARB_16                                                                                          0xB0820540UL
#define PB08205_44_FIFO_ARB_17                                                                                          0xB0820544UL
#define PB08205_48_FIFO_ARB_18                                                                                          0xB0820548UL
#define PB08205_4C_FIFO_ARB_19                                                                                          0xB082054CUL
#define PB08205_50_FIFO_ARB_20                                                                                          0xB0820550UL
#define PB08205_54_FIFO_ARB_21                                                                                          0xB0820554UL
#define PB08205_58_FIFO_ARB_22                                                                                          0xB0820558UL
#define PB08205_5C_FIFO_ARB_23                                                                                          0xB082055CUL
#define PB08205_60_FIFO_ARB_24                                                                                          0xB0820560UL
#define PB08205_64_FIFO_ARB_25                                                                                          0xB0820564UL
#define PB08205_68_FIFO_ARB_26                                                                                          0xB0820568UL
#define PB08205_6C_FIFO_ARB_27                                                                                          0xB082056CUL
#define PB08205_70_FIFO_ARB_28                                                                                          0xB0820570UL
#define PB08205_74_SCRAMBLE_CTRL                                                                                        0xB0820574UL
#define PB08205_78_SCRAMBLE_KEY_01                                                                                      0xB0820578UL
#define PB08205_7C_SCRAMBLE_KEY_23                                                                                      0xB082057CUL
#define PB08205_80_SCRAMBLE_KEY_45                                                                                      0xB0820580UL
#define PB08205_84_SCRAMBLE_KEY_67                                                                                      0xB0820584UL
#define PB08205_88_SCRAMBLE_KEY_89                                                                                      0xB0820588UL
#define PB08205_8C_SCRAMBLE_KEY_1011                                                                                    0xB082058CUL
#define PB08205_90_SCRAMBLE_KEY_1213                                                                                    0xB0820590UL
#define PB08205_94_SCRAMBLE_KEY_1415                                                                                    0xB0820594UL
#define PB08205_98_SCRAMBLE_KEY_1617                                                                                    0xB0820598UL
#define PB08205_9C_SCRAMBLE_KEY_1819                                                                                    0xB082059CUL
#define PB08205_A0_SCRAMBLE_KEY_2021                                                                                    0xB08205A0UL
#define PB08205_A4_SCRAMBLE_KEY_2223                                                                                    0xB08205A4UL
#define PB08205_A8_SCRAMBLE_KEY_2425                                                                                    0xB08205A8UL
#define PB08205_AC_SCRAMBLE_KEY_2627                                                                                    0xB08205ACUL
#define PB08205_B0_SCRAMBLE_KEY_2829                                                                                    0xB08205B0UL
#define PB08205_B4_SCRAMBLE_KEY_3031                                                                                    0xB08205B4UL
#define PB08205_E0_DUMMY_0                                                                                              0xB08205E0UL
#define PB08205_E4_DUMMY_1                                                                                              0xB08205E4UL
#define PB08205_E8_DUMMY_2                                                                                              0xB08205E8UL
#define PB08205_EC_DUMMY_3                                                                                              0xB08205ECUL
#define PB08205_F0_DUMMY_4                                                                                              0xB08205F0UL
#define PB08205_F4_DUMMY_5                                                                                              0xB08205F4UL
#define PB08205_F8_CS_CTRL                                                                                              0xB08205F8UL


//--------------------------------------------------
// DC_PHY Part7 (Page B08206)
//--------------------------------------------------
#define PB08206_00_CMD_DLY_1T                                                                                           0xB0820600UL
#define PB08206_04_EXP_LANE_CTRL                                                                                        0xB0820604UL
#define PB08206_18_SCPU_PC_TOTA_MON_NUM                                                                                 0xB0820618UL
#define PB08206_1C_SCPU_PC_TOTA_ACK_NUM                                                                                 0xB082061CUL
#define PB08206_20_SCPU_PC_TOTA_IDL_NUM                                                                                 0xB0820620UL
#define PB08206_24_SCPU_PC_ACC_LAT                                                                                      0xB0820624UL
#define PB08206_28_SCPU_PC_MAX_LAT                                                                                      0xB0820628UL
#define PB08206_2C_SCPU_PC_REQ_NUM                                                                                      0xB082062CUL
#define PB08206_30_SCPU_PC_ACK_NUM                                                                                      0xB0820630UL
#define PB08206_34_SCPU_PC_CTRL                                                                                         0xB0820634UL
#define PB08206_38_GCK_CTRL                                                                                             0xB0820638UL
#define PB08206_3C_SCPU_LEAKY_BUCKET_CTRL_0                                                                             0xB082063CUL
#define PB08206_40_SCPU_LEAKY_BUCKET_CTRL_1                                                                             0xB0820640UL
#define PB08206_44_SCPU_LEAKY_BUCKET_CTRL_2                                                                             0xB0820644UL
#define PB08206_48_SCPU_PC_MERGE_NUM                                                                                    0xB0820648UL
#define PB08206_4C_SCPU_PC_WR_REQ_NUM                                                                                   0xB082064CUL
#define PB08206_50_SPEED_SENSOR_CTRL                                                                                    0xB0820650UL
#define PB08206_54_SPEED_SENSOR_STATUS                                                                                  0xB0820654UL
#define PB08206_58_EXPRESS_LANE_CTRL_MISC                                                                               0xB0820658UL
#define PB08206_64_DEBUG01                                                                                              0xB0820664UL
#define PB08206_68_DEBUG23                                                                                              0xB0820668UL
#define PB08206_C0_DC_PHY_BIST_MODE                                                                                     0xB08206C0UL
#define PB08206_C4_DC_PHY_BIST_DONE                                                                                     0xB08206C4UL
#define PB08206_C8_DC_PHY_BIST_FAIL                                                                                     0xB08206C8UL
#define PB08206_CC_DC_PHY_BIST_DRF                                                                                      0xB08206CCUL
#define PB08206_D0_DC_PHY_BIST_RESUME                                                                                   0xB08206D0UL
#define PB08206_D4_DC_PHY_BIST0_DRF_DONE                                                                                0xB08206D4UL
#define PB08206_D8_DC_PHY_BIST_DRF_PAUSE                                                                                0xB08206D8UL
#define PB08206_DC_DC_PHY_BIST_DRF_FAIL                                                                                 0xB08206DCUL
#define PB08206_E0_DC_PHY_BIST_DETAIL                                                                                   0xB08206E0UL
#define PB08206_E4_DC_PHY_BIST_RM                                                                                       0xB08206E4UL
#define PB08206_F8_PTG_READY                                                                                            0xB08206F8UL
#define PB08206_FC_PTG_SELECT                                                                                           0xB08206FCUL


//--------------------------------------------------
// DP Rx0 AUX Analog PHY (Page B18000)
//--------------------------------------------------
#define PB18000_00_DIG_TX_04                                                                                            0xB1800000UL
#define PB18000_04_AUX_1                                                                                                0xB1800004UL
#define PB18000_08_AUX_2                                                                                                0xB1800008UL
#define PB18000_0C_AUX_3                                                                                                0xB180000CUL
#define PB18000_10_AUX_4                                                                                                0xB1800010UL
#define PB18000_14_AUX_5                                                                                                0xB1800014UL
#define PB18000_18_AUX_6                                                                                                0xB1800018UL
#define PB18000_1C_DIG_TX_03_1                                                                                          0xB180001CUL
#define PB18000_20_AUX_7                                                                                                0xB1800020UL
#define PB18000_24_AUX_REV_0                                                                                            0xB1800024UL
#define PB18000_28_AUX_REV_1                                                                                            0xB1800028UL
#define PB18000_2C_AUX_REV_2                                                                                            0xB180002CUL
#define PB18000_30_AUX_REV_3                                                                                            0xB1800030UL
#define PB18000_34_AUX_D                                                                                                0xB1800034UL
#define PB18000_38_AUX_E                                                                                                0xB1800038UL
#define PB18000_3C_DIG_TX_03_2                                                                                          0xB180003CUL


//--------------------------------------------------
// DP Rx0 AUX Digital PHY (Page B18001)
//--------------------------------------------------
#define PB18001_00_AUX_DIG_PHY                                                                                          0xB1800100UL
#define PB18001_04_AUX_DIG_PHY                                                                                          0xB1800104UL
#define PB18001_08_AUX_IRQ_EN                                                                                           0xB1800108UL
#define PB18001_0C_AUX_IRQ_FLAG                                                                                         0xB180010CUL
#define PB18001_10_GDI_POWER_FLAG                                                                                       0xB1800110UL
#define PB18001_14_AUX_DELAY_TIMER                                                                                      0xB1800114UL
#define PB18001_18_AUX_DELAY_FIFO                                                                                       0xB1800118UL
#define PB18001_1C_AUX_DEBUG                                                                                            0xB180011CUL
#define PB18001_20_AUX_SIGNAL_DETECT                                                                                    0xB1800120UL
#define PB18001_24_AUX_EDGE_DETECT_1                                                                                    0xB1800124UL
#define PB18001_28_AUX_EDGE_DETECT_2                                                                                    0xB1800128UL
#define PB18001_2C_AUX_EDGE_DETECT_CNT                                                                                  0xB180012CUL
#define PB18001_30_GDI_POWER_TIMER                                                                                      0xB1800130UL
#define PB18001_34_AUX_SRAM_MARGIN_CTRL                                                                                 0xB1800134UL
#define PB18001_38_AUXCH_DIG_TEST_SEL                                                                                   0xB1800138UL


//--------------------------------------------------
// DP Rx0 AUX MAC Part1 (Page B18001)
//--------------------------------------------------
#define PB18001_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB180013CUL
#define PB18001_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1800140UL
#define PB18001_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1800144UL
#define PB18001_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1800148UL
#define PB18001_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB180014CUL
#define PB18001_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1800150UL
#define PB18001_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1800154UL
#define PB18001_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1800158UL
#define PB18001_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB180015CUL
#define PB18001_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1800160UL
#define PB18001_70_DPCD_CONFIG_CTRL                                                                                     0xB1800170UL
#define PB18001_74_DPCD_CONFIG_ADDR_FLAG                                                                                0xB1800174UL
#define PB18001_80_AUX_HDCP_01                                                                                          0xB1800180UL
#define PB18001_88_AUX_HDCP_IRQ_EN                                                                                      0xB1800188UL
#define PB18001_8C_AUX_HDCP_IRQ_FLAG                                                                                    0xB180018CUL
#define PB18001_C0_AUX_PAYLOAD_CTRL                                                                                     0xB18001C0UL
#define PB18001_C4_AUX_PAYLOAD_IRQ_EN                                                                                   0xB18001C4UL
#define PB18001_C8_AUX_PAYLOAD_IRQ_FLAG                                                                                 0xB18001C8UL
#define PB18001_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB18001D0UL
#define PB18001_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB18001D4UL
#define PB18001_D8_AUX_WILDCARD_ADDR0                                                                                   0xB18001D8UL
#define PB18001_DC_AUX_WILDCARD_ADDR1                                                                                   0xB18001DCUL
#define PB18001_E0_AUX_WILDCARD_ADDR2                                                                                   0xB18001E0UL
#define PB18001_E4_AUX_WILDCARD_ADDR3                                                                                   0xB18001E4UL
#define PB18001_E8_AUX_WILDCARD_ADDR4                                                                                   0xB18001E8UL


//--------------------------------------------------
// DP Rx0 AUX MAC Part2 (Page B18002)
//--------------------------------------------------
#define PB18002_00_AUX_MAC_CTRL                                                                                         0xB1800200UL
#define PB18002_04_AUX_MAC_CTRL1                                                                                        0xB1800204UL
#define PB18002_10_AUX_STATUS                                                                                           0xB1800210UL
#define PB18002_14_AUX_ADDR_SRC                                                                                         0xB1800214UL
#define PB18002_18_AUX_RX_ADDR                                                                                          0xB1800218UL
#define PB18002_1C_AUX_RX_DATA                                                                                          0xB180021CUL
#define PB18002_20_AUX_TX_CMD                                                                                           0xB1800220UL
#define PB18002_24_AUX_TX_START                                                                                         0xB1800224UL
#define PB18002_28_FAKE_LT                                                                                              0xB1800228UL
#define PB18002_2C_TPS_OCCR                                                                                             0xB180022CUL
#define PB18002_30_DPCD_ADDR_PORT                                                                                       0xB1800230UL
#define PB18002_34_DPCD_DATA_PORT_34                                                                                    0xB1800234UL
#define PB18002_40_DPCD_MISC_CTRL                                                                                       0xB1800240UL
#define PB18002_50_AUX_DPCD_MISC0_IRQ_EN                                                                                0xB1800250UL
#define PB18002_54_AUX_DPCD_MISC0_IRQ_FLAG                                                                              0xB1800254UL
#define PB18002_58_AUX_DPCD_MISC1_IRQ_EN                                                                                0xB1800258UL
#define PB18002_5C_AUX_DPCD_MISC1_IRQ_FLAG                                                                              0xB180025CUL
#define PB18002_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1800260UL
#define PB18002_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1800264UL
#define PB18002_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1800268UL
#define PB18002_70_AUX_AUTO_NACK1                                                                                       0xB1800270UL
#define PB18002_74_AUX_AUTO_NACK2                                                                                       0xB1800274UL
#define PB18002_78_AUX_AUTO_NACK3                                                                                       0xB1800278UL
#define PB18002_7C_AUX_AUTO_NACK4                                                                                       0xB180027CUL
#define PB18002_C0_AUX_TX_TIMER                                                                                         0xB18002C0UL
#define PB18002_C4_DUMMY                                                                                                0xB18002C4UL
#define PB18002_D0_IIC_CTRL0                                                                                            0xB18002D0UL
#define PB18002_D4_IIC_CTRL1                                                                                            0xB18002D4UL
#define PB18002_D8_IIC_STATUS                                                                                           0xB18002D8UL
#define PB18002_DC_IIC_DUMMY                                                                                            0xB18002DCUL
#define PB18002_E0_HDCP22_SRAM_BIST_0                                                                                   0xB18002E0UL
#define PB18002_E4_HDCP22_SRAM_BIST_1                                                                                   0xB18002E4UL
#define PB18002_F0_DUMMY_0                                                                                              0xB18002F0UL
#define PB18002_FC_TEST_FUNCTION                                                                                        0xB18002FCUL


//--------------------------------------------------
// DP Rx0 AUX DownReq MSG (Page B18003)
//--------------------------------------------------
#define PB18003_00_AUX_RX_MSG_RX_CTRL                                                                                   0xB1800300UL
#define PB18003_04_MSG_RX_IRQ_EN                                                                                        0xB1800304UL
#define PB18003_08_MSG_RX_IRQ_FLAG                                                                                      0xB1800308UL
#define PB18003_0C_MSG_RX_STATUS                                                                                        0xB180030CUL
#define PB18003_10_MSG_RX_BUF_CLR                                                                                       0xB1800310UL
#define PB18003_14_MSG_RX_DATA0                                                                                         0xB1800314UL
#define PB18003_18_MSG_RX_DATA1                                                                                         0xB1800318UL
#define PB18003_1C_MSG_RX_DATA2                                                                                         0xB180031CUL
#define PB18003_20_MSG_RX_BUF0                                                                                          0xB1800320UL
#define PB18003_24_MSG_RX_BUF0_WRPTR                                                                                    0xB1800324UL
#define PB18003_28_MSG_RX_BUF0_RDPTR                                                                                    0xB1800328UL
#define PB18003_2C_MSG_RX_BUF0_RD_DATA                                                                                  0xB180032CUL
#define PB18003_30_MSG_RX_BUF1_LEN                                                                                      0xB1800330UL
#define PB18003_34_MSG_RX_BUF1_WRPTR                                                                                    0xB1800334UL
#define PB18003_38_MSG_RX_BUF1_RDPTR                                                                                    0xB1800338UL
#define PB18003_3C_MSG_RX_BUF1_RD_DATA                                                                                  0xB180033CUL
#define PB18003_40_MSG_BUF_DEFER_WL                                                                                     0xB1800340UL
#define PB18003_44_MSG_SRAM_BIST_CTRL0                                                                                  0xB1800344UL
#define PB18003_48_MSG_SRAM_DRF_BIST_CTRL0                                                                              0xB1800348UL


//--------------------------------------------------
// DP Rx0 AUX UpRep MSG (Page B18003)
//--------------------------------------------------
#define PB18003_50_AUX_RX_MSG_RX_CTRL                                                                                   0xB1800350UL
#define PB18003_54_MSG_RX_FINISH_IRQ_EN                                                                                 0xB1800354UL
#define PB18003_58_MSG_RX_FINISH                                                                                        0xB1800358UL
#define PB18003_5C_MSG_RX_FLAG                                                                                          0xB180035CUL
#define PB18003_60_MSG_RX_BUF_CLR                                                                                       0xB1800360UL
#define PB18003_64_MSG_RX_DATA0                                                                                         0xB1800364UL
#define PB18003_68_MSG_RX_DATA1                                                                                         0xB1800368UL
#define PB18003_6C_MSG_RX_DATA2                                                                                         0xB180036CUL
#define PB18003_70_MSG_RX_BUF0_LEN                                                                                      0xB1800370UL
#define PB18003_74_MSG_RX_BUF0_WRPTR                                                                                    0xB1800374UL
#define PB18003_78_MSG_RX_BUF0_RDPTR                                                                                    0xB1800378UL
#define PB18003_7C_MSG_RX_BUF0_RD_DATA                                                                                  0xB180037CUL
#define PB18003_80_MSG_RX_BUF1_LEN                                                                                      0xB1800380UL
#define PB18003_84_MSG_RX_BUF1_WRPTR                                                                                    0xB1800384UL
#define PB18003_88_MSG_RX_BUF1_RDPTR                                                                                    0xB1800388UL
#define PB18003_8C_MSG_RX_BUF1_RD_DATA                                                                                  0xB180038CUL
#define PB18003_90_MSG_BUF_DEFER_WL                                                                                     0xB1800390UL


//--------------------------------------------------
// DP Rx0 AUX UpStream MSG (Page B18003)
//--------------------------------------------------
#define PB18003_A0_AUX_RX_MSG_TX_CTRL                                                                                   0xB18003A0UL
#define PB18003_A4_MSG_TX_IRQ_FLAG                                                                                      0xB18003A4UL
#define PB18003_A8_MSG_TX_LENGTH                                                                                        0xB18003A8UL
#define PB18003_AC_MSG_TX_SET0                                                                                          0xB18003ACUL
#define PB18003_B0_MSG_TX_SET1                                                                                          0xB18003B0UL
#define PB18003_B4_MSG_TX_SET2                                                                                          0xB18003B4UL
#define PB18003_B8_BUF_RDPTR                                                                                            0xB18003B8UL
#define PB18003_BC_BUF_CLR                                                                                              0xB18003BCUL
#define PB18003_E0_BUF_FW_WRPTR                                                                                         0xB18003E0UL
#define PB18003_E4_BUF_FW_WR_DATA                                                                                       0xB18003E4UL
#define PB18003_E8_TX_READ_FLAG                                                                                         0xB18003E8UL


//--------------------------------------------------
// DP Rx0 AUX MAC II Part1 (Page B18005)
//--------------------------------------------------
#define PB18005_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB180053CUL
#define PB18005_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1800540UL
#define PB18005_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1800544UL
#define PB18005_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1800548UL
#define PB18005_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB180054CUL
#define PB18005_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1800550UL
#define PB18005_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1800554UL
#define PB18005_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1800558UL
#define PB18005_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB180055CUL
#define PB18005_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1800560UL
#define PB18005_64_DP_MANUAL_DPCD_REMAP_ADDR9                                                                           0xB1800564UL
#define PB18005_68_DP_MANUAL_DPCD_REMAP_ADDR10                                                                          0xB1800568UL
#define PB18005_6C_DP_MANUAL_DPCD_REMAP_ADDR11                                                                          0xB180056CUL
#define PB18005_70_DP_MANUAL_DPCD_REMAP_ADDR12                                                                          0xB1800570UL
#define PB18005_74_DP_MANUAL_DPCD_REMAP_ADDR13                                                                          0xB1800574UL
#define PB18005_78_DP_MANUAL_DPCD_REMAP_ADDR14                                                                          0xB1800578UL
#define PB18005_7C_DP_MANUAL_DPCD_REMAP_ADDR15                                                                          0xB180057CUL
#define PB18005_80_DP_MANUAL_DPCD_REMAP_ADDR16                                                                          0xB1800580UL
#define PB18005_84_DP_MANUAL_DPCD_REMAP_ADDR17                                                                          0xB1800584UL
#define PB18005_88_DP_MANUAL_DPCD_REMAP_ADDR18                                                                          0xB1800588UL
#define PB18005_8C_DP_MANUAL_DPCD_REMAP_ADDR19                                                                          0xB180058CUL
#define PB18005_90_DP_MANUAL_DPCD_REMAP_ADDR20                                                                          0xB1800590UL
#define PB18005_94_DP_MANUAL_DPCD_REMAP_ADDR21                                                                          0xB1800594UL
#define PB18005_98_DP_MANUAL_DPCD_REMAP_ADDR22                                                                          0xB1800598UL
#define PB18005_9C_DP_MANUAL_DPCD_REMAP_ADDR23                                                                          0xB180059CUL
#define PB18005_A0_DP_MANUAL_DPCD_REMAP_ADDR24                                                                          0xB18005A0UL
#define PB18005_A4_DP_MANUAL_DPCD_REMAP_ADDR25                                                                          0xB18005A4UL
#define PB18005_A8_DP_MANUAL_DPCD_REMAP_ADDR26                                                                          0xB18005A8UL
#define PB18005_AC_DP_MANUAL_DPCD_REMAP_ADDR27                                                                          0xB18005ACUL
#define PB18005_B0_DP_MANUAL_DPCD_REMAP_ADDR28                                                                          0xB18005B0UL
#define PB18005_B4_DP_MANUAL_DPCD_REMAP_ADDR29                                                                          0xB18005B4UL
#define PB18005_B8_DP_MANUAL_DPCD_REMAP_ADDR30                                                                          0xB18005B8UL
#define PB18005_BC_DP_MANUAL_DPCD_REMAP_ADDR31                                                                          0xB18005BCUL
#define PB18005_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB18005D0UL
#define PB18005_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB18005D4UL
#define PB18005_D8_AUX_WILDCARD_ADDR0                                                                                   0xB18005D8UL
#define PB18005_DC_AUX_WILDCARD_ADDR1                                                                                   0xB18005DCUL
#define PB18005_E0_AUX_WILDCARD_ADDR2                                                                                   0xB18005E0UL
#define PB18005_E4_AUX_WILDCARD_ADDR3                                                                                   0xB18005E4UL
#define PB18005_E8_AUX_WILDCARD_ADDR4                                                                                   0xB18005E8UL
#define PB18005_EC_AUX_WILDCARD_ADDR5                                                                                   0xB18005ECUL
#define PB18005_F0_AUX_WILDCARD_ADDR6                                                                                   0xB18005F0UL
#define PB18005_F4_AUX_WILDCARD_ADDR7                                                                                   0xB18005F4UL
#define PB18005_F8_AUX_WILDCARD_ADDR8                                                                                   0xB18005F8UL
#define PB18005_FC_AUX_WILDCARD_ADDR9                                                                                   0xB18005FCUL


//--------------------------------------------------
// DP Rx0 AUX MAC II Part2 (Page B18006)
//--------------------------------------------------
#define PB18006_00_AUX_MAC_CTRL                                                                                         0xB1800600UL
#define PB18006_04_AUX_MAC_CTRL1                                                                                        0xB1800604UL
#define PB18006_08_AUX_MAC_CTRL2                                                                                        0xB1800608UL
#define PB18006_0C_AUX_MAC_CTRL3                                                                                        0xB180060CUL
#define PB18006_10_AUX_STATUS                                                                                           0xB1800610UL
#define PB18006_14_AUX_ADDR_SRC                                                                                         0xB1800614UL
#define PB18006_18_AUX_RX_ADDR                                                                                          0xB1800618UL
#define PB18006_1C_AUX_RX_DATA                                                                                          0xB180061CUL
#define PB18006_20_AUX_TX_CMD                                                                                           0xB1800620UL
#define PB18006_24_AUX_TX_START                                                                                         0xB1800624UL
#define PB18006_28_AUX_INT_CMD                                                                                          0xB1800628UL
#define PB18006_2C_TPS_OCCR                                                                                             0xB180062CUL
#define PB18006_30_DPCD_ADDR_PORT                                                                                       0xB1800630UL
#define PB18006_34_DPCD_DATA_PORT                                                                                       0xB1800634UL
#define PB18006_38_DPCD_IRQ_FLAG                                                                                        0xB1800638UL
#define PB18006_3C_DUMMY                                                                                                0xB180063CUL
#define PB18006_40_DPCD_MISC_CTRL                                                                                       0xB1800640UL
#define PB18006_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1800660UL
#define PB18006_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1800664UL
#define PB18006_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1800668UL
#define PB18006_C0_AUX_TX_TIMER                                                                                         0xB18006C0UL
#define PB18006_C4_DUMMY                                                                                                0xB18006C4UL
#define PB18006_D0_IIC_CTRL0                                                                                            0xB18006D0UL
#define PB18006_D4_IIC_CTRL1                                                                                            0xB18006D4UL
#define PB18006_D8_IIC_STATUS                                                                                           0xB18006D8UL
#define PB18006_DC_IIC_DUMMY                                                                                            0xB18006DCUL
#define PB18006_E0_DPCD_SRAM_BIST                                                                                       0xB18006E0UL
#define PB18006_E4_REMAPPING_SRAM_BIST                                                                                  0xB18006E4UL
#define PB18006_E8_DPCD_ROM_BIST                                                                                        0xB18006E8UL
#define PB18006_EC_DPCD_ROM_BIST                                                                                        0xB18006ECUL
#define PB18006_F0_DUMMY                                                                                                0xB18006F0UL
#define PB18006_FC_TEST_FUNCTION                                                                                        0xB18006FCUL


//--------------------------------------------------
// DP Tx AUX Analog PHY (Page B18080)
//--------------------------------------------------
#define PB18080_00_DIG_TX_04                                                                                            0xB1808000UL
#define PB18080_04_AUX_1                                                                                                0xB1808004UL
#define PB18080_08_AUX_2                                                                                                0xB1808008UL
#define PB18080_0C_AUX_3                                                                                                0xB180800CUL
#define PB18080_10_AUX_4                                                                                                0xB1808010UL
#define PB18080_14_AUX_5                                                                                                0xB1808014UL
#define PB18080_18_AUX_6                                                                                                0xB1808018UL
#define PB18080_1C_DIG_TX_03_1                                                                                          0xB180801CUL
#define PB18080_20_AUX_7                                                                                                0xB1808020UL
#define PB18080_24_AUX_REV_0                                                                                            0xB1808024UL
#define PB18080_28_AUX_REV_1                                                                                            0xB1808028UL
#define PB18080_2C_AUX_REV_2                                                                                            0xB180802CUL
#define PB18080_30_AUX_REV_3                                                                                            0xB1808030UL
#define PB18080_34_AUX_D                                                                                                0xB1808034UL
#define PB18080_38_AUX_E                                                                                                0xB1808038UL
#define PB18080_3C_DIG_TX_03_2                                                                                          0xB180803CUL


//--------------------------------------------------
// DP Tx AUX Digital PHY (Page B18081)
//--------------------------------------------------
#define PB18081_00_AUX_DIG_PHY                                                                                          0xB1808100UL
#define PB18081_04_AUX_DIG_PHY                                                                                          0xB1808104UL
#define PB18081_08_AUX_IRQ_EN                                                                                           0xB1808108UL
#define PB18081_0C_AUX_IRQ_FLAG                                                                                         0xB180810CUL
#define PB18081_10_AUX_DEBUG                                                                                            0xB1808110UL
#define PB18081_14_AUX_SIGNAL_DETECT                                                                                    0xB1808114UL
#define PB18081_18_AUX_EDGE_DETECT_1                                                                                    0xB1808118UL
#define PB18081_1C_AUX_EDGE_DETECT_2                                                                                    0xB180811CUL
#define PB18081_20_AUX_EDGE_DETECT_CNT                                                                                  0xB1808120UL
#define PB18081_24_AUX_AUTO_K                                                                                           0xB1808124UL
#define PB18081_28_AUX_AUTO_K                                                                                           0xB1808128UL


//--------------------------------------------------
// DP Tx AUX MAC (Page B18081)
//--------------------------------------------------
#define PB18081_40_AUX_TX_CTRL                                                                                          0xB1808140UL
#define PB18081_44_AUX_TIMEOUT                                                                                          0xB1808144UL
#define PB18081_48_AUX_FSM_STATUS                                                                                       0xB1808148UL
#define PB18081_4C_AUXTX_TRAN_CTRL                                                                                      0xB180814CUL
#define PB18081_50_AUXTX_REQ_CMD                                                                                        0xB1808150UL
#define PB18081_54_AUXTX_REQ_DATA                                                                                       0xB1808154UL
#define PB18081_58_AUX_REPLY_CMD                                                                                        0xB1808158UL
#define PB18081_5C_AUX_REPLY_DATA                                                                                       0xB180815CUL
#define PB18081_6C_AUX_FIFO_CTRL                                                                                        0xB180816CUL
#define PB18081_70_AUX_TX_FIFO_STATUS                                                                                   0xB1808170UL
#define PB18081_74_AUX_FIFO_RD_PTR                                                                                      0xB1808174UL
#define PB18081_78_AUX_FIFO_WR_PTR                                                                                      0xB1808178UL
#define PB18081_7C_AUX_RETRY_1                                                                                          0xB180817CUL
#define PB18081_80_AUX_RETRY_2                                                                                          0xB1808180UL
#define PB18081_84_AUX_IRQ_EVENT                                                                                        0xB1808184UL
#define PB18081_88_AUX_IRQ_EN                                                                                           0xB1808188UL
#define PB18081_8C_DUMMY_0                                                                                              0xB180818CUL


//--------------------------------------------------
// DP Tx AUX MSG Write CTRL (Page B18083)
//--------------------------------------------------
#define PB18083_00_MSG_WR_CTRL                                                                                          0xB1808300UL
#define PB18083_04_MSG_WR_FINISH                                                                                        0xB1808304UL
#define PB18083_08_MSG_WR_LENGTH                                                                                        0xB1808308UL
#define PB18083_0C_MSG_WR_BUR_LENGTH                                                                                    0xB180830CUL
#define PB18083_10_MSG_WR_SET0                                                                                          0xB1808310UL
#define PB18083_14_MSG_WR_SET1                                                                                          0xB1808314UL
#define PB18083_18_MSG_WR_SET2                                                                                          0xB1808318UL
#define PB18083_20_BUF_RDPTR                                                                                            0xB1808320UL
#define PB18083_24_BUF_CLR                                                                                              0xB1808324UL
#define PB18083_28_BUF_FW_WRPTR                                                                                         0xB1808328UL
#define PB18083_2C_BUF_FW_WR_DATA                                                                                       0xB180832CUL
#define PB18083_30_MSG_DUMMY_0                                                                                          0xB1808330UL
#define PB18083_34_MSG_DUMMY_1                                                                                          0xB1808334UL


//--------------------------------------------------
// DP Tx AUX MSG Read CTRL (Page B18083)
//--------------------------------------------------
#define PB18083_80_AUX_TX_MSG_RD_CTRL                                                                                   0xB1808380UL
#define PB18083_84_MSG_RD_FINISH_IRQ                                                                                    0xB1808384UL
#define PB18083_88_MSG_RD_FINISH                                                                                        0xB1808388UL
#define PB18083_8C_MSG_RD_LENGTH                                                                                        0xB180838CUL
#define PB18083_90_MSG_RD_BUR_LENGTH                                                                                    0xB1808390UL
#define PB18083_94_MSG_RD_DATA0                                                                                         0xB1808394UL
#define PB18083_98_MSG_RD_DATA1                                                                                         0xB1808398UL
#define PB18083_9C_MSG_RD_DATA2                                                                                         0xB180839CUL
#define PB18083_A0_MSG_BUF_RDPTR                                                                                        0xB18083A0UL
#define PB18083_A4_MSG_BUF_RD_DATA                                                                                      0xB18083A4UL
#define PB18083_A8_MSG_BUF_CLR                                                                                          0xB18083A8UL
#define PB18083_AC_BUF_FW_WRPTR                                                                                         0xB18083ACUL
#define PB18083_B0_MSG_SRAM_BIST_CTRL                                                                                   0xB18083B0UL
#define PB18083_B4_MSG_SRAM_DRF_BIST_CTRL                                                                               0xB18083B4UL
#define PB18083_B8_MSG_SRAM_MARGIN_CTRL                                                                                 0xB18083B8UL


//--------------------------------------------------
// DP Rx1 AUX Analog PHY (Page B19000)
//--------------------------------------------------
#define PB19000_00_DIG_TX_04                                                                                            0xB1900000UL
#define PB19000_04_AUX_1                                                                                                0xB1900004UL
#define PB19000_08_AUX_2                                                                                                0xB1900008UL
#define PB19000_0C_AUX_3                                                                                                0xB190000CUL
#define PB19000_10_AUX_4                                                                                                0xB1900010UL
#define PB19000_14_AUX_5                                                                                                0xB1900014UL
#define PB19000_18_AUX_6                                                                                                0xB1900018UL
#define PB19000_1C_DIG_TX_03_1                                                                                          0xB190001CUL
#define PB19000_20_AUX_7                                                                                                0xB1900020UL
#define PB19000_24_AUX_REV_0                                                                                            0xB1900024UL
#define PB19000_28_AUX_REV_1                                                                                            0xB1900028UL
#define PB19000_2C_AUX_REV_2                                                                                            0xB190002CUL
#define PB19000_30_AUX_REV_3                                                                                            0xB1900030UL
#define PB19000_34_AUX_D                                                                                                0xB1900034UL
#define PB19000_38_AUX_E                                                                                                0xB1900038UL
#define PB19000_3C_DIG_TX_03_2                                                                                          0xB190003CUL


//--------------------------------------------------
// DP Rx1 AUX Digital PHY (Page B19001)
//--------------------------------------------------
#define PB19001_00_AUX_DIG_PHY                                                                                          0xB1900100UL
#define PB19001_04_AUX_DIG_PHY                                                                                          0xB1900104UL
#define PB19001_08_AUX_IRQ_EN                                                                                           0xB1900108UL
#define PB19001_0C_AUX_IRQ_FLAG                                                                                         0xB190010CUL
#define PB19001_10_GDI_POWER_FLAG                                                                                       0xB1900110UL
#define PB19001_14_AUX_DELAY_TIMER                                                                                      0xB1900114UL
#define PB19001_18_AUX_DELAY_FIFO                                                                                       0xB1900118UL
#define PB19001_1C_AUX_DEBUG                                                                                            0xB190011CUL
#define PB19001_20_AUX_SIGNAL_DETECT                                                                                    0xB1900120UL
#define PB19001_24_AUX_EDGE_DETECT_1                                                                                    0xB1900124UL
#define PB19001_28_AUX_EDGE_DETECT_2                                                                                    0xB1900128UL
#define PB19001_2C_AUX_EDGE_DETECT_CNT                                                                                  0xB190012CUL
#define PB19001_30_GDI_POWER_TIMER                                                                                      0xB1900130UL
#define PB19001_34_AUX_SRAM_MARGIN_CTRL                                                                                 0xB1900134UL
#define PB19001_38_AUXCH_DIG_TEST_SEL                                                                                   0xB1900138UL


//--------------------------------------------------
// DP Rx1 AUX MAC Part1 (Page B19001)
//--------------------------------------------------
#define PB19001_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB190013CUL
#define PB19001_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1900140UL
#define PB19001_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1900144UL
#define PB19001_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1900148UL
#define PB19001_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB190014CUL
#define PB19001_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1900150UL
#define PB19001_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1900154UL
#define PB19001_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1900158UL
#define PB19001_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB190015CUL
#define PB19001_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1900160UL
#define PB19001_70_DPCD_CONFIG_CTRL                                                                                     0xB1900170UL
#define PB19001_74_DPCD_CONFIG_ADDR_FLAG                                                                                0xB1900174UL
#define PB19001_80_AUX_HDCP_01                                                                                          0xB1900180UL
#define PB19001_88_AUX_HDCP_IRQ_EN                                                                                      0xB1900188UL
#define PB19001_8C_AUX_HDCP_IRQ_FLAG                                                                                    0xB190018CUL
#define PB19001_C0_AUX_PAYLOAD_CTRL                                                                                     0xB19001C0UL
#define PB19001_C4_AUX_PAYLOAD_IRQ_EN                                                                                   0xB19001C4UL
#define PB19001_C8_AUX_PAYLOAD_IRQ_FLAG                                                                                 0xB19001C8UL
#define PB19001_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB19001D0UL
#define PB19001_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB19001D4UL
#define PB19001_D8_AUX_WILDCARD_ADDR0                                                                                   0xB19001D8UL
#define PB19001_DC_AUX_WILDCARD_ADDR1                                                                                   0xB19001DCUL
#define PB19001_E0_AUX_WILDCARD_ADDR2                                                                                   0xB19001E0UL
#define PB19001_E4_AUX_WILDCARD_ADDR3                                                                                   0xB19001E4UL
#define PB19001_E8_AUX_WILDCARD_ADDR4                                                                                   0xB19001E8UL


//--------------------------------------------------
// DP Rx1 AUX MAC Part2 (Page B19002)
//--------------------------------------------------
#define PB19002_00_AUX_MAC_CTRL                                                                                         0xB1900200UL
#define PB19002_04_AUX_MAC_CTRL1                                                                                        0xB1900204UL
#define PB19002_10_AUX_STATUS                                                                                           0xB1900210UL
#define PB19002_14_AUX_ADDR_SRC                                                                                         0xB1900214UL
#define PB19002_18_AUX_RX_ADDR                                                                                          0xB1900218UL
#define PB19002_1C_AUX_RX_DATA                                                                                          0xB190021CUL
#define PB19002_20_AUX_TX_CMD                                                                                           0xB1900220UL
#define PB19002_24_AUX_TX_START                                                                                         0xB1900224UL
#define PB19002_28_FAKE_LT                                                                                              0xB1900228UL
#define PB19002_2C_TPS_OCCR                                                                                             0xB190022CUL
#define PB19002_30_DPCD_ADDR_PORT                                                                                       0xB1900230UL
#define PB19002_34_DPCD_DATA_PORT_34                                                                                    0xB1900234UL
#define PB19002_40_DPCD_MISC_CTRL                                                                                       0xB1900240UL
#define PB19002_50_AUX_DPCD_MISC0_IRQ_EN                                                                                0xB1900250UL
#define PB19002_54_AUX_DPCD_MISC0_IRQ_FLAG                                                                              0xB1900254UL
#define PB19002_58_AUX_DPCD_MISC1_IRQ_EN                                                                                0xB1900258UL
#define PB19002_5C_AUX_DPCD_MISC1_IRQ_FLAG                                                                              0xB190025CUL
#define PB19002_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1900260UL
#define PB19002_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1900264UL
#define PB19002_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1900268UL
#define PB19002_70_AUX_AUTO_NACK1                                                                                       0xB1900270UL
#define PB19002_74_AUX_AUTO_NACK2                                                                                       0xB1900274UL
#define PB19002_78_AUX_AUTO_NACK3                                                                                       0xB1900278UL
#define PB19002_7C_AUX_AUTO_NACK4                                                                                       0xB190027CUL
#define PB19002_C0_AUX_TX_TIMER                                                                                         0xB19002C0UL
#define PB19002_C4_DUMMY                                                                                                0xB19002C4UL
#define PB19002_D0_IIC_CTRL0                                                                                            0xB19002D0UL
#define PB19002_D4_IIC_CTRL1                                                                                            0xB19002D4UL
#define PB19002_D8_IIC_STATUS                                                                                           0xB19002D8UL
#define PB19002_DC_IIC_DUMMY                                                                                            0xB19002DCUL
#define PB19002_E0_HDCP22_SRAM_BIST_0                                                                                   0xB19002E0UL
#define PB19002_E4_HDCP22_SRAM_BIST_1                                                                                   0xB19002E4UL
#define PB19002_F0_DUMMY_0                                                                                              0xB19002F0UL
#define PB19002_FC_TEST_FUNCTION                                                                                        0xB19002FCUL


//--------------------------------------------------
// DP Rx1 AUX DownReq MSG (Page B19003)
//--------------------------------------------------
#define PB19003_00_AUX_RX_MSG_RX_CTRL                                                                                   0xB1900300UL
#define PB19003_04_MSG_RX_IRQ_EN                                                                                        0xB1900304UL
#define PB19003_08_MSG_RX_IRQ_FLAG                                                                                      0xB1900308UL
#define PB19003_0C_MSG_RX_STATUS                                                                                        0xB190030CUL
#define PB19003_10_MSG_RX_BUF_CLR                                                                                       0xB1900310UL
#define PB19003_14_MSG_RX_DATA0                                                                                         0xB1900314UL
#define PB19003_18_MSG_RX_DATA1                                                                                         0xB1900318UL
#define PB19003_1C_MSG_RX_DATA2                                                                                         0xB190031CUL
#define PB19003_20_MSG_RX_BUF0                                                                                          0xB1900320UL
#define PB19003_24_MSG_RX_BUF0_WRPTR                                                                                    0xB1900324UL
#define PB19003_28_MSG_RX_BUF0_RDPTR                                                                                    0xB1900328UL
#define PB19003_2C_MSG_RX_BUF0_RD_DATA                                                                                  0xB190032CUL
#define PB19003_30_MSG_RX_BUF1_LEN                                                                                      0xB1900330UL
#define PB19003_34_MSG_RX_BUF1_WRPTR                                                                                    0xB1900334UL
#define PB19003_38_MSG_RX_BUF1_RDPTR                                                                                    0xB1900338UL
#define PB19003_3C_MSG_RX_BUF1_RD_DATA                                                                                  0xB190033CUL
#define PB19003_40_MSG_BUF_DEFER_WL                                                                                     0xB1900340UL
#define PB19003_44_MSG_SRAM_BIST_CTRL0                                                                                  0xB1900344UL
#define PB19003_48_MSG_SRAM_DRF_BIST_CTRL0                                                                              0xB1900348UL


//--------------------------------------------------
// DP Rx1 AUX UpRep MSG (Page B19003)
//--------------------------------------------------
#define PB19003_50_AUX_RX_MSG_RX_CTRL                                                                                   0xB1900350UL
#define PB19003_54_MSG_RX_FINISH_IRQ_EN                                                                                 0xB1900354UL
#define PB19003_58_MSG_RX_FINISH                                                                                        0xB1900358UL
#define PB19003_5C_MSG_RX_FLAG                                                                                          0xB190035CUL
#define PB19003_60_MSG_RX_BUF_CLR                                                                                       0xB1900360UL
#define PB19003_64_MSG_RX_DATA0                                                                                         0xB1900364UL
#define PB19003_68_MSG_RX_DATA1                                                                                         0xB1900368UL
#define PB19003_6C_MSG_RX_DATA2                                                                                         0xB190036CUL
#define PB19003_70_MSG_RX_BUF0_LEN                                                                                      0xB1900370UL
#define PB19003_74_MSG_RX_BUF0_WRPTR                                                                                    0xB1900374UL
#define PB19003_78_MSG_RX_BUF0_RDPTR                                                                                    0xB1900378UL
#define PB19003_7C_MSG_RX_BUF0_RD_DATA                                                                                  0xB190037CUL
#define PB19003_80_MSG_RX_BUF1_LEN                                                                                      0xB1900380UL
#define PB19003_84_MSG_RX_BUF1_WRPTR                                                                                    0xB1900384UL
#define PB19003_88_MSG_RX_BUF1_RDPTR                                                                                    0xB1900388UL
#define PB19003_8C_MSG_RX_BUF1_RD_DATA                                                                                  0xB190038CUL
#define PB19003_90_MSG_BUF_DEFER_WL                                                                                     0xB1900390UL


//--------------------------------------------------
// DP Rx1 AUX UpStream MSG (Page B19003)
//--------------------------------------------------
#define PB19003_A0_AUX_RX_MSG_TX_CTRL                                                                                   0xB19003A0UL
#define PB19003_A4_MSG_TX_IRQ_FLAG                                                                                      0xB19003A4UL
#define PB19003_A8_MSG_TX_LENGTH                                                                                        0xB19003A8UL
#define PB19003_AC_MSG_TX_SET0                                                                                          0xB19003ACUL
#define PB19003_B0_MSG_TX_SET1                                                                                          0xB19003B0UL
#define PB19003_B4_MSG_TX_SET2                                                                                          0xB19003B4UL
#define PB19003_B8_BUF_RDPTR                                                                                            0xB19003B8UL
#define PB19003_BC_BUF_CLR                                                                                              0xB19003BCUL
#define PB19003_E0_BUF_FW_WRPTR                                                                                         0xB19003E0UL
#define PB19003_E4_BUF_FW_WR_DATA                                                                                       0xB19003E4UL
#define PB19003_E8_TX_READ_FLAG                                                                                         0xB19003E8UL


//--------------------------------------------------
// DP Rx1 AUX MAC II Part1 (Page B19005)
//--------------------------------------------------
#define PB19005_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB190053CUL
#define PB19005_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1900540UL
#define PB19005_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1900544UL
#define PB19005_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1900548UL
#define PB19005_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB190054CUL
#define PB19005_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1900550UL
#define PB19005_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1900554UL
#define PB19005_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1900558UL
#define PB19005_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB190055CUL
#define PB19005_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1900560UL
#define PB19005_64_DP_MANUAL_DPCD_REMAP_ADDR9                                                                           0xB1900564UL
#define PB19005_68_DP_MANUAL_DPCD_REMAP_ADDR10                                                                          0xB1900568UL
#define PB19005_6C_DP_MANUAL_DPCD_REMAP_ADDR11                                                                          0xB190056CUL
#define PB19005_70_DP_MANUAL_DPCD_REMAP_ADDR12                                                                          0xB1900570UL
#define PB19005_74_DP_MANUAL_DPCD_REMAP_ADDR13                                                                          0xB1900574UL
#define PB19005_78_DP_MANUAL_DPCD_REMAP_ADDR14                                                                          0xB1900578UL
#define PB19005_7C_DP_MANUAL_DPCD_REMAP_ADDR15                                                                          0xB190057CUL
#define PB19005_80_DP_MANUAL_DPCD_REMAP_ADDR16                                                                          0xB1900580UL
#define PB19005_84_DP_MANUAL_DPCD_REMAP_ADDR17                                                                          0xB1900584UL
#define PB19005_88_DP_MANUAL_DPCD_REMAP_ADDR18                                                                          0xB1900588UL
#define PB19005_8C_DP_MANUAL_DPCD_REMAP_ADDR19                                                                          0xB190058CUL
#define PB19005_90_DP_MANUAL_DPCD_REMAP_ADDR20                                                                          0xB1900590UL
#define PB19005_94_DP_MANUAL_DPCD_REMAP_ADDR21                                                                          0xB1900594UL
#define PB19005_98_DP_MANUAL_DPCD_REMAP_ADDR22                                                                          0xB1900598UL
#define PB19005_9C_DP_MANUAL_DPCD_REMAP_ADDR23                                                                          0xB190059CUL
#define PB19005_A0_DP_MANUAL_DPCD_REMAP_ADDR24                                                                          0xB19005A0UL
#define PB19005_A4_DP_MANUAL_DPCD_REMAP_ADDR25                                                                          0xB19005A4UL
#define PB19005_A8_DP_MANUAL_DPCD_REMAP_ADDR26                                                                          0xB19005A8UL
#define PB19005_AC_DP_MANUAL_DPCD_REMAP_ADDR27                                                                          0xB19005ACUL
#define PB19005_B0_DP_MANUAL_DPCD_REMAP_ADDR28                                                                          0xB19005B0UL
#define PB19005_B4_DP_MANUAL_DPCD_REMAP_ADDR29                                                                          0xB19005B4UL
#define PB19005_B8_DP_MANUAL_DPCD_REMAP_ADDR30                                                                          0xB19005B8UL
#define PB19005_BC_DP_MANUAL_DPCD_REMAP_ADDR31                                                                          0xB19005BCUL
#define PB19005_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB19005D0UL
#define PB19005_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB19005D4UL
#define PB19005_D8_AUX_WILDCARD_ADDR0                                                                                   0xB19005D8UL
#define PB19005_DC_AUX_WILDCARD_ADDR1                                                                                   0xB19005DCUL
#define PB19005_E0_AUX_WILDCARD_ADDR2                                                                                   0xB19005E0UL
#define PB19005_E4_AUX_WILDCARD_ADDR3                                                                                   0xB19005E4UL
#define PB19005_E8_AUX_WILDCARD_ADDR4                                                                                   0xB19005E8UL
#define PB19005_EC_AUX_WILDCARD_ADDR5                                                                                   0xB19005ECUL
#define PB19005_F0_AUX_WILDCARD_ADDR6                                                                                   0xB19005F0UL
#define PB19005_F4_AUX_WILDCARD_ADDR7                                                                                   0xB19005F4UL
#define PB19005_F8_AUX_WILDCARD_ADDR8                                                                                   0xB19005F8UL
#define PB19005_FC_AUX_WILDCARD_ADDR9                                                                                   0xB19005FCUL


//--------------------------------------------------
// DP Rx1 AUX MAC II Part2 (Page B19006)
//--------------------------------------------------
#define PB19006_00_AUX_MAC_CTRL                                                                                         0xB1900600UL
#define PB19006_04_AUX_MAC_CTRL1                                                                                        0xB1900604UL
#define PB19006_08_AUX_MAC_CTRL2                                                                                        0xB1900608UL
#define PB19006_0C_AUX_MAC_CTRL3                                                                                        0xB190060CUL
#define PB19006_10_AUX_STATUS                                                                                           0xB1900610UL
#define PB19006_14_AUX_ADDR_SRC                                                                                         0xB1900614UL
#define PB19006_18_AUX_RX_ADDR                                                                                          0xB1900618UL
#define PB19006_1C_AUX_RX_DATA                                                                                          0xB190061CUL
#define PB19006_20_AUX_TX_CMD                                                                                           0xB1900620UL
#define PB19006_24_AUX_TX_START                                                                                         0xB1900624UL
#define PB19006_28_AUX_INT_CMD                                                                                          0xB1900628UL
#define PB19006_2C_TPS_OCCR                                                                                             0xB190062CUL
#define PB19006_30_DPCD_ADDR_PORT                                                                                       0xB1900630UL
#define PB19006_34_DPCD_DATA_PORT                                                                                       0xB1900634UL
#define PB19006_38_DPCD_IRQ_FLAG                                                                                        0xB1900638UL
#define PB19006_3C_DUMMY                                                                                                0xB190063CUL
#define PB19006_40_DPCD_MISC_CTRL                                                                                       0xB1900640UL
#define PB19006_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1900660UL
#define PB19006_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1900664UL
#define PB19006_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1900668UL
#define PB19006_C0_AUX_TX_TIMER                                                                                         0xB19006C0UL
#define PB19006_C4_DUMMY                                                                                                0xB19006C4UL
#define PB19006_D0_IIC_CTRL0                                                                                            0xB19006D0UL
#define PB19006_D4_IIC_CTRL1                                                                                            0xB19006D4UL
#define PB19006_D8_IIC_STATUS                                                                                           0xB19006D8UL
#define PB19006_DC_IIC_DUMMY                                                                                            0xB19006DCUL
#define PB19006_E0_DPCD_SRAM_BIST                                                                                       0xB19006E0UL
#define PB19006_E4_REMAPPING_SRAM_BIST                                                                                  0xB19006E4UL
#define PB19006_E8_DPCD_ROM_BIST                                                                                        0xB19006E8UL
#define PB19006_EC_DPCD_ROM_BIST                                                                                        0xB19006ECUL
#define PB19006_F0_DUMMY                                                                                                0xB19006F0UL
#define PB19006_FC_TEST_FUNCTION                                                                                        0xB19006FCUL


//--------------------------------------------------
// DP Rx2 AUX Analog PHY (Page B1A000)
//--------------------------------------------------
#define PB1A000_00_DIG_TX_04                                                                                            0xB1A00000UL
#define PB1A000_04_AUX_1                                                                                                0xB1A00004UL
#define PB1A000_08_AUX_2                                                                                                0xB1A00008UL
#define PB1A000_0C_AUX_3                                                                                                0xB1A0000CUL
#define PB1A000_10_AUX_4                                                                                                0xB1A00010UL
#define PB1A000_14_AUX_5                                                                                                0xB1A00014UL
#define PB1A000_18_AUX_6                                                                                                0xB1A00018UL
#define PB1A000_1C_DIG_TX_03_1                                                                                          0xB1A0001CUL
#define PB1A000_20_AUX_7                                                                                                0xB1A00020UL
#define PB1A000_24_AUX_REV_0                                                                                            0xB1A00024UL
#define PB1A000_28_AUX_REV_1                                                                                            0xB1A00028UL
#define PB1A000_2C_AUX_REV_2                                                                                            0xB1A0002CUL
#define PB1A000_30_AUX_REV_3                                                                                            0xB1A00030UL
#define PB1A000_34_AUX_D                                                                                                0xB1A00034UL
#define PB1A000_38_AUX_E                                                                                                0xB1A00038UL
#define PB1A000_3C_DIG_TX_03_2                                                                                          0xB1A0003CUL


//--------------------------------------------------
// DP Rx2 AUX Digital PHY (Page B1A001)
//--------------------------------------------------
#define PB1A001_00_AUX_DIG_PHY                                                                                          0xB1A00100UL
#define PB1A001_04_AUX_DIG_PHY                                                                                          0xB1A00104UL
#define PB1A001_08_AUX_IRQ_EN                                                                                           0xB1A00108UL
#define PB1A001_0C_AUX_IRQ_FLAG                                                                                         0xB1A0010CUL
#define PB1A001_10_GDI_POWER_FLAG                                                                                       0xB1A00110UL
#define PB1A001_14_AUX_DELAY_TIMER                                                                                      0xB1A00114UL
#define PB1A001_18_AUX_DELAY_FIFO                                                                                       0xB1A00118UL
#define PB1A001_1C_AUX_DEBUG                                                                                            0xB1A0011CUL
#define PB1A001_20_AUX_SIGNAL_DETECT                                                                                    0xB1A00120UL
#define PB1A001_24_AUX_EDGE_DETECT_1                                                                                    0xB1A00124UL
#define PB1A001_28_AUX_EDGE_DETECT_2                                                                                    0xB1A00128UL
#define PB1A001_2C_AUX_EDGE_DETECT_CNT                                                                                  0xB1A0012CUL
#define PB1A001_30_GDI_POWER_TIMER                                                                                      0xB1A00130UL
#define PB1A001_34_AUX_SRAM_MARGIN_CTRL                                                                                 0xB1A00134UL
#define PB1A001_38_AUXCH_DIG_TEST_SEL                                                                                   0xB1A00138UL


//--------------------------------------------------
// DP Rx2 AUX MAC Part1 (Page B1A001)
//--------------------------------------------------
#define PB1A001_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB1A0013CUL
#define PB1A001_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1A00140UL
#define PB1A001_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1A00144UL
#define PB1A001_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1A00148UL
#define PB1A001_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB1A0014CUL
#define PB1A001_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1A00150UL
#define PB1A001_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1A00154UL
#define PB1A001_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1A00158UL
#define PB1A001_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB1A0015CUL
#define PB1A001_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1A00160UL
#define PB1A001_70_DPCD_CONFIG_CTRL                                                                                     0xB1A00170UL
#define PB1A001_74_DPCD_CONFIG_ADDR_FLAG                                                                                0xB1A00174UL
#define PB1A001_80_AUX_HDCP_01                                                                                          0xB1A00180UL
#define PB1A001_88_AUX_HDCP_IRQ_EN                                                                                      0xB1A00188UL
#define PB1A001_8C_AUX_HDCP_IRQ_FLAG                                                                                    0xB1A0018CUL
#define PB1A001_C0_AUX_PAYLOAD_CTRL                                                                                     0xB1A001C0UL
#define PB1A001_C4_AUX_PAYLOAD_IRQ_EN                                                                                   0xB1A001C4UL
#define PB1A001_C8_AUX_PAYLOAD_IRQ_FLAG                                                                                 0xB1A001C8UL
#define PB1A001_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB1A001D0UL
#define PB1A001_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB1A001D4UL
#define PB1A001_D8_AUX_WILDCARD_ADDR0                                                                                   0xB1A001D8UL
#define PB1A001_DC_AUX_WILDCARD_ADDR1                                                                                   0xB1A001DCUL
#define PB1A001_E0_AUX_WILDCARD_ADDR2                                                                                   0xB1A001E0UL
#define PB1A001_E4_AUX_WILDCARD_ADDR3                                                                                   0xB1A001E4UL
#define PB1A001_E8_AUX_WILDCARD_ADDR4                                                                                   0xB1A001E8UL


//--------------------------------------------------
// DP Rx2 AUX MAC Part2 (Page B1A002)
//--------------------------------------------------
#define PB1A002_00_AUX_MAC_CTRL                                                                                         0xB1A00200UL
#define PB1A002_04_AUX_MAC_CTRL1                                                                                        0xB1A00204UL
#define PB1A002_10_AUX_STATUS                                                                                           0xB1A00210UL
#define PB1A002_14_AUX_ADDR_SRC                                                                                         0xB1A00214UL
#define PB1A002_18_AUX_RX_ADDR                                                                                          0xB1A00218UL
#define PB1A002_1C_AUX_RX_DATA                                                                                          0xB1A0021CUL
#define PB1A002_20_AUX_TX_CMD                                                                                           0xB1A00220UL
#define PB1A002_24_AUX_TX_START                                                                                         0xB1A00224UL
#define PB1A002_28_FAKE_LT                                                                                              0xB1A00228UL
#define PB1A002_2C_TPS_OCCR                                                                                             0xB1A0022CUL
#define PB1A002_30_DPCD_ADDR_PORT                                                                                       0xB1A00230UL
#define PB1A002_34_DPCD_DATA_PORT_34                                                                                    0xB1A00234UL
#define PB1A002_40_DPCD_MISC_CTRL                                                                                       0xB1A00240UL
#define PB1A002_50_AUX_DPCD_MISC0_IRQ_EN                                                                                0xB1A00250UL
#define PB1A002_54_AUX_DPCD_MISC0_IRQ_FLAG                                                                              0xB1A00254UL
#define PB1A002_58_AUX_DPCD_MISC1_IRQ_EN                                                                                0xB1A00258UL
#define PB1A002_5C_AUX_DPCD_MISC1_IRQ_FLAG                                                                              0xB1A0025CUL
#define PB1A002_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1A00260UL
#define PB1A002_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1A00264UL
#define PB1A002_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1A00268UL
#define PB1A002_70_AUX_AUTO_NACK1                                                                                       0xB1A00270UL
#define PB1A002_74_AUX_AUTO_NACK2                                                                                       0xB1A00274UL
#define PB1A002_78_AUX_AUTO_NACK3                                                                                       0xB1A00278UL
#define PB1A002_7C_AUX_AUTO_NACK4                                                                                       0xB1A0027CUL
#define PB1A002_C0_AUX_TX_TIMER                                                                                         0xB1A002C0UL
#define PB1A002_C4_DUMMY                                                                                                0xB1A002C4UL
#define PB1A002_D0_IIC_CTRL0                                                                                            0xB1A002D0UL
#define PB1A002_D4_IIC_CTRL1                                                                                            0xB1A002D4UL
#define PB1A002_D8_IIC_STATUS                                                                                           0xB1A002D8UL
#define PB1A002_DC_IIC_DUMMY                                                                                            0xB1A002DCUL
#define PB1A002_E0_HDCP22_SRAM_BIST_0                                                                                   0xB1A002E0UL
#define PB1A002_E4_HDCP22_SRAM_BIST_1                                                                                   0xB1A002E4UL
#define PB1A002_F0_DUMMY_0                                                                                              0xB1A002F0UL
#define PB1A002_FC_TEST_FUNCTION                                                                                        0xB1A002FCUL


//--------------------------------------------------
// DP Rx2 AUX DownReq MSG (Page B1A003)
//--------------------------------------------------
#define PB1A003_00_AUX_RX_MSG_RX_CTRL                                                                                   0xB1A00300UL
#define PB1A003_04_MSG_RX_IRQ_EN                                                                                        0xB1A00304UL
#define PB1A003_08_MSG_RX_IRQ_FLAG                                                                                      0xB1A00308UL
#define PB1A003_0C_MSG_RX_STATUS                                                                                        0xB1A0030CUL
#define PB1A003_10_MSG_RX_BUF_CLR                                                                                       0xB1A00310UL
#define PB1A003_14_MSG_RX_DATA0                                                                                         0xB1A00314UL
#define PB1A003_18_MSG_RX_DATA1                                                                                         0xB1A00318UL
#define PB1A003_1C_MSG_RX_DATA2                                                                                         0xB1A0031CUL
#define PB1A003_20_MSG_RX_BUF0                                                                                          0xB1A00320UL
#define PB1A003_24_MSG_RX_BUF0_WRPTR                                                                                    0xB1A00324UL
#define PB1A003_28_MSG_RX_BUF0_RDPTR                                                                                    0xB1A00328UL
#define PB1A003_2C_MSG_RX_BUF0_RD_DATA                                                                                  0xB1A0032CUL
#define PB1A003_30_MSG_RX_BUF1_LEN                                                                                      0xB1A00330UL
#define PB1A003_34_MSG_RX_BUF1_WRPTR                                                                                    0xB1A00334UL
#define PB1A003_38_MSG_RX_BUF1_RDPTR                                                                                    0xB1A00338UL
#define PB1A003_3C_MSG_RX_BUF1_RD_DATA                                                                                  0xB1A0033CUL
#define PB1A003_40_MSG_BUF_DEFER_WL                                                                                     0xB1A00340UL
#define PB1A003_44_MSG_SRAM_BIST_CTRL0                                                                                  0xB1A00344UL
#define PB1A003_48_MSG_SRAM_DRF_BIST_CTRL0                                                                              0xB1A00348UL


//--------------------------------------------------
// DP Rx2 AUX UpRep MSG (Page B1A003)
//--------------------------------------------------
#define PB1A003_50_AUX_RX_MSG_RX_CTRL                                                                                   0xB1A00350UL
#define PB1A003_54_MSG_RX_FINISH_IRQ_EN                                                                                 0xB1A00354UL
#define PB1A003_58_MSG_RX_FINISH                                                                                        0xB1A00358UL
#define PB1A003_5C_MSG_RX_FLAG                                                                                          0xB1A0035CUL
#define PB1A003_60_MSG_RX_BUF_CLR                                                                                       0xB1A00360UL
#define PB1A003_64_MSG_RX_DATA0                                                                                         0xB1A00364UL
#define PB1A003_68_MSG_RX_DATA1                                                                                         0xB1A00368UL
#define PB1A003_6C_MSG_RX_DATA2                                                                                         0xB1A0036CUL
#define PB1A003_70_MSG_RX_BUF0_LEN                                                                                      0xB1A00370UL
#define PB1A003_74_MSG_RX_BUF0_WRPTR                                                                                    0xB1A00374UL
#define PB1A003_78_MSG_RX_BUF0_RDPTR                                                                                    0xB1A00378UL
#define PB1A003_7C_MSG_RX_BUF0_RD_DATA                                                                                  0xB1A0037CUL
#define PB1A003_80_MSG_RX_BUF1_LEN                                                                                      0xB1A00380UL
#define PB1A003_84_MSG_RX_BUF1_WRPTR                                                                                    0xB1A00384UL
#define PB1A003_88_MSG_RX_BUF1_RDPTR                                                                                    0xB1A00388UL
#define PB1A003_8C_MSG_RX_BUF1_RD_DATA                                                                                  0xB1A0038CUL
#define PB1A003_90_MSG_BUF_DEFER_WL                                                                                     0xB1A00390UL


//--------------------------------------------------
// DP Rx2 AUX UpStream MSG (Page B1A003)
//--------------------------------------------------
#define PB1A003_A0_AUX_RX_MSG_TX_CTRL                                                                                   0xB1A003A0UL
#define PB1A003_A4_MSG_TX_IRQ_FLAG                                                                                      0xB1A003A4UL
#define PB1A003_A8_MSG_TX_LENGTH                                                                                        0xB1A003A8UL
#define PB1A003_AC_MSG_TX_SET0                                                                                          0xB1A003ACUL
#define PB1A003_B0_MSG_TX_SET1                                                                                          0xB1A003B0UL
#define PB1A003_B4_MSG_TX_SET2                                                                                          0xB1A003B4UL
#define PB1A003_B8_BUF_RDPTR                                                                                            0xB1A003B8UL
#define PB1A003_BC_BUF_CLR                                                                                              0xB1A003BCUL
#define PB1A003_E0_BUF_FW_WRPTR                                                                                         0xB1A003E0UL
#define PB1A003_E4_BUF_FW_WR_DATA                                                                                       0xB1A003E4UL
#define PB1A003_E8_TX_READ_FLAG                                                                                         0xB1A003E8UL


//--------------------------------------------------
// DP Rx2 AUX MAC II Part1 (Page B1A005)
//--------------------------------------------------
#define PB1A005_3C_DP_MANUAL_DPCD_REMAP_IRQ_FLAG                                                                        0xB1A0053CUL
#define PB1A005_40_DP_MANUAL_DPCD_REMAP_ADDR0                                                                           0xB1A00540UL
#define PB1A005_44_DP_MANUAL_DPCD_REMAP_ADDR1                                                                           0xB1A00544UL
#define PB1A005_48_DP_MANUAL_DPCD_REMAP_ADDR2                                                                           0xB1A00548UL
#define PB1A005_4C_DP_MANUAL_DPCD_REMAP_ADDR3                                                                           0xB1A0054CUL
#define PB1A005_50_DP_MANUAL_DPCD_REMAP_ADDR4                                                                           0xB1A00550UL
#define PB1A005_54_DP_MANUAL_DPCD_REMAP_ADDR5                                                                           0xB1A00554UL
#define PB1A005_58_DP_MANUAL_DPCD_REMAP_ADDR6                                                                           0xB1A00558UL
#define PB1A005_5C_DP_MANUAL_DPCD_REMAP_ADDR7                                                                           0xB1A0055CUL
#define PB1A005_60_DP_MANUAL_DPCD_REMAP_ADDR8                                                                           0xB1A00560UL
#define PB1A005_64_DP_MANUAL_DPCD_REMAP_ADDR9                                                                           0xB1A00564UL
#define PB1A005_68_DP_MANUAL_DPCD_REMAP_ADDR10                                                                          0xB1A00568UL
#define PB1A005_6C_DP_MANUAL_DPCD_REMAP_ADDR11                                                                          0xB1A0056CUL
#define PB1A005_70_DP_MANUAL_DPCD_REMAP_ADDR12                                                                          0xB1A00570UL
#define PB1A005_74_DP_MANUAL_DPCD_REMAP_ADDR13                                                                          0xB1A00574UL
#define PB1A005_78_DP_MANUAL_DPCD_REMAP_ADDR14                                                                          0xB1A00578UL
#define PB1A005_7C_DP_MANUAL_DPCD_REMAP_ADDR15                                                                          0xB1A0057CUL
#define PB1A005_80_DP_MANUAL_DPCD_REMAP_ADDR16                                                                          0xB1A00580UL
#define PB1A005_84_DP_MANUAL_DPCD_REMAP_ADDR17                                                                          0xB1A00584UL
#define PB1A005_88_DP_MANUAL_DPCD_REMAP_ADDR18                                                                          0xB1A00588UL
#define PB1A005_8C_DP_MANUAL_DPCD_REMAP_ADDR19                                                                          0xB1A0058CUL
#define PB1A005_90_DP_MANUAL_DPCD_REMAP_ADDR20                                                                          0xB1A00590UL
#define PB1A005_94_DP_MANUAL_DPCD_REMAP_ADDR21                                                                          0xB1A00594UL
#define PB1A005_98_DP_MANUAL_DPCD_REMAP_ADDR22                                                                          0xB1A00598UL
#define PB1A005_9C_DP_MANUAL_DPCD_REMAP_ADDR23                                                                          0xB1A0059CUL
#define PB1A005_A0_DP_MANUAL_DPCD_REMAP_ADDR24                                                                          0xB1A005A0UL
#define PB1A005_A4_DP_MANUAL_DPCD_REMAP_ADDR25                                                                          0xB1A005A4UL
#define PB1A005_A8_DP_MANUAL_DPCD_REMAP_ADDR26                                                                          0xB1A005A8UL
#define PB1A005_AC_DP_MANUAL_DPCD_REMAP_ADDR27                                                                          0xB1A005ACUL
#define PB1A005_B0_DP_MANUAL_DPCD_REMAP_ADDR28                                                                          0xB1A005B0UL
#define PB1A005_B4_DP_MANUAL_DPCD_REMAP_ADDR29                                                                          0xB1A005B4UL
#define PB1A005_B8_DP_MANUAL_DPCD_REMAP_ADDR30                                                                          0xB1A005B8UL
#define PB1A005_BC_DP_MANUAL_DPCD_REMAP_ADDR31                                                                          0xB1A005BCUL
#define PB1A005_D0_AUX_WILDCARD_ADDR_IRQ_EN                                                                             0xB1A005D0UL
#define PB1A005_D4_AUX_WILDCARD_ADDR_IRQ_FLAG                                                                           0xB1A005D4UL
#define PB1A005_D8_AUX_WILDCARD_ADDR0                                                                                   0xB1A005D8UL
#define PB1A005_DC_AUX_WILDCARD_ADDR1                                                                                   0xB1A005DCUL
#define PB1A005_E0_AUX_WILDCARD_ADDR2                                                                                   0xB1A005E0UL
#define PB1A005_E4_AUX_WILDCARD_ADDR3                                                                                   0xB1A005E4UL
#define PB1A005_E8_AUX_WILDCARD_ADDR4                                                                                   0xB1A005E8UL
#define PB1A005_EC_AUX_WILDCARD_ADDR5                                                                                   0xB1A005ECUL
#define PB1A005_F0_AUX_WILDCARD_ADDR6                                                                                   0xB1A005F0UL
#define PB1A005_F4_AUX_WILDCARD_ADDR7                                                                                   0xB1A005F4UL
#define PB1A005_F8_AUX_WILDCARD_ADDR8                                                                                   0xB1A005F8UL
#define PB1A005_FC_AUX_WILDCARD_ADDR9                                                                                   0xB1A005FCUL


//--------------------------------------------------
// DP Rx2 AUX MAC II Part2 (Page B1A006)
//--------------------------------------------------
#define PB1A006_00_AUX_MAC_CTRL                                                                                         0xB1A00600UL
#define PB1A006_04_AUX_MAC_CTRL1                                                                                        0xB1A00604UL
#define PB1A006_08_AUX_MAC_CTRL2                                                                                        0xB1A00608UL
#define PB1A006_0C_AUX_MAC_CTRL3                                                                                        0xB1A0060CUL
#define PB1A006_10_AUX_STATUS                                                                                           0xB1A00610UL
#define PB1A006_14_AUX_ADDR_SRC                                                                                         0xB1A00614UL
#define PB1A006_18_AUX_RX_ADDR                                                                                          0xB1A00618UL
#define PB1A006_1C_AUX_RX_DATA                                                                                          0xB1A0061CUL
#define PB1A006_20_AUX_TX_CMD                                                                                           0xB1A00620UL
#define PB1A006_24_AUX_TX_START                                                                                         0xB1A00624UL
#define PB1A006_28_AUX_INT_CMD                                                                                          0xB1A00628UL
#define PB1A006_2C_TPS_OCCR                                                                                             0xB1A0062CUL
#define PB1A006_30_DPCD_ADDR_PORT                                                                                       0xB1A00630UL
#define PB1A006_34_DPCD_DATA_PORT                                                                                       0xB1A00634UL
#define PB1A006_38_DPCD_IRQ_FLAG                                                                                        0xB1A00638UL
#define PB1A006_3C_DUMMY                                                                                                0xB1A0063CUL
#define PB1A006_40_DPCD_MISC_CTRL                                                                                       0xB1A00640UL
#define PB1A006_60_AUX_DPCD_ACCESS_ADDR                                                                                 0xB1A00660UL
#define PB1A006_64_AUX_DPCD_ACCESS_DATA                                                                                 0xB1A00664UL
#define PB1A006_68_AUX_DPCD_ACCESS_CONTROL                                                                              0xB1A00668UL
#define PB1A006_C0_AUX_TX_TIMER                                                                                         0xB1A006C0UL
#define PB1A006_C4_DUMMY                                                                                                0xB1A006C4UL
#define PB1A006_D0_IIC_CTRL0                                                                                            0xB1A006D0UL
#define PB1A006_D4_IIC_CTRL1                                                                                            0xB1A006D4UL
#define PB1A006_D8_IIC_STATUS                                                                                           0xB1A006D8UL
#define PB1A006_DC_IIC_DUMMY                                                                                            0xB1A006DCUL
#define PB1A006_E0_DPCD_SRAM_BIST                                                                                       0xB1A006E0UL
#define PB1A006_E4_REMAPPING_SRAM_BIST                                                                                  0xB1A006E4UL
#define PB1A006_E8_DPCD_ROM_BIST                                                                                        0xB1A006E8UL
#define PB1A006_EC_DPCD_ROM_BIST                                                                                        0xB1A006ECUL
#define PB1A006_F0_DUMMY                                                                                                0xB1A006F0UL
#define PB1A006_FC_TEST_FUNCTION                                                                                        0xB1A006FCUL


//--------------------------------------------------
// eDP 1.4 Tx0 AUX Analog PHY (Page B58000)
//--------------------------------------------------
#define PB58000_00_DIG_TX_04                                                                                            0xB5800000UL
#define PB58000_04_AUX_1                                                                                                0xB5800004UL
#define PB58000_08_AUX_2                                                                                                0xB5800008UL
#define PB58000_0C_AUX_3                                                                                                0xB580000CUL
#define PB58000_10_AUX_4                                                                                                0xB5800010UL
#define PB58000_14_AUX_5                                                                                                0xB5800014UL
#define PB58000_18_AUX_6                                                                                                0xB5800018UL
#define PB58000_1C_DIG_TX_03_1                                                                                          0xB580001CUL
#define PB58000_20_AUX_7                                                                                                0xB5800020UL
#define PB58000_24_AUX_REV_0                                                                                            0xB5800024UL
#define PB58000_28_AUX_REV_1                                                                                            0xB5800028UL
#define PB58000_2C_AUX_REV_2                                                                                            0xB580002CUL
#define PB58000_30_AUX_REV_3                                                                                            0xB5800030UL
#define PB58000_34_AUX_D                                                                                                0xB5800034UL
#define PB58000_38_AUX_E                                                                                                0xB5800038UL
#define PB58000_3C_DIG_TX_03_2                                                                                          0xB580003CUL


//--------------------------------------------------
// eDP 1.4 Tx0 AUX Digital PHY (Page B58001)
//--------------------------------------------------
#define PB58001_00_AUX_DIG_PHY                                                                                          0xB5800100UL
#define PB58001_04_AUX_DIG_PHY                                                                                          0xB5800104UL
#define PB58001_08_AUX_IRQ_EN                                                                                           0xB5800108UL
#define PB58001_0C_AUX_IRQ_FLAG                                                                                         0xB580010CUL
#define PB58001_10_AUX_DEBUG                                                                                            0xB5800110UL
#define PB58001_14_AUX_SIGNAL_DETECT                                                                                    0xB5800114UL
#define PB58001_18_AUX_EDGE_DETECT_1                                                                                    0xB5800118UL
#define PB58001_1C_AUX_EDGE_DETECT_2                                                                                    0xB580011CUL
#define PB58001_20_AUX_EDGE_DETECT_CNT                                                                                  0xB5800120UL
#define PB58001_24_AUX_AUTO_K                                                                                           0xB5800124UL
#define PB58001_28_AUX_AUTO_K                                                                                           0xB5800128UL


//--------------------------------------------------
// eDP 1.4 Tx0 AUX MAC (Page B58001)
//--------------------------------------------------
#define PB58001_40_AUX_TX_CTRL                                                                                          0xB5800140UL
#define PB58001_44_AUX_TIMEOUT                                                                                          0xB5800144UL
#define PB58001_48_AUX_FSM_STATUS                                                                                       0xB5800148UL
#define PB58001_4C_AUXTX_TRAN_CTRL                                                                                      0xB580014CUL
#define PB58001_50_AUXTX_REQ_CMD                                                                                        0xB5800150UL
#define PB58001_54_AUXTX_REQ_DATA                                                                                       0xB5800154UL
#define PB58001_58_AUX_REPLY_CMD                                                                                        0xB5800158UL
#define PB58001_5C_AUX_REPLY_DATA                                                                                       0xB580015CUL
#define PB58001_6C_AUX_FIFO_CTRL                                                                                        0xB580016CUL
#define PB58001_70_AUX_TX_FIFO_STATUS                                                                                   0xB5800170UL
#define PB58001_74_AUX_FIFO_RD_PTR                                                                                      0xB5800174UL
#define PB58001_78_AUX_FIFO_WR_PTR                                                                                      0xB5800178UL
#define PB58001_7C_AUX_RETRY_1                                                                                          0xB580017CUL
#define PB58001_80_AUX_RETRY_2                                                                                          0xB5800180UL
#define PB58001_84_AUX_IRQ_EVENT                                                                                        0xB5800184UL
#define PB58001_88_AUX_IRQ_EN                                                                                           0xB5800188UL
#define PB58001_8C_DUMMY_0                                                                                              0xB580018CUL


//--------------------------------------------------
// eDP 1.4 Tx0 MAC CTRL (Page B58010)
//--------------------------------------------------
#define PB58010_00_DP_MAC_CTRL                                                                                          0xB5801000UL
#define PB58010_04_DP_RESET_CTRL                                                                                        0xB5801004UL
#define PB58010_08_DP_DEBUG_CTRL                                                                                        0xB5801008UL
#define PB58010_0C_DPTX_IRQ_CTRL                                                                                        0xB580100CUL
#define PB58010_10_PG_FIFO_CTRL                                                                                         0xB5801010UL
#define PB58010_14_MAX_WL                                                                                               0xB5801014UL
#define PB58010_18_LFIFO_WL                                                                                             0xB5801018UL
#define PB58010_1C_PG_INTERRUPT_CTRL_9C                                                                                 0xB580101CUL
#define PB58010_20_MN_VID_AUTO_EN_1                                                                                     0xB5801020UL
#define PB58010_24_MN_M_VID                                                                                             0xB5801024UL
#define PB58010_28_MN_N_VID                                                                                             0xB5801028UL
#define PB58010_2C_MVID_AUTO                                                                                            0xB580102CUL
#define PB58010_30_NVID_ASYNC_M                                                                                         0xB5801030UL
#define PB58010_34_NVID_ASYNC_L                                                                                         0xB5801034UL
#define PB58010_38_MSA_CTRL                                                                                             0xB5801038UL
#define PB58010_3C_MSA_MISC0                                                                                            0xB580103CUL
#define PB58010_40_MN_STRM_ATTR_HTT                                                                                     0xB5801040UL
#define PB58010_44_MN_STRM_ATTR_HST                                                                                     0xB5801044UL
#define PB58010_48_MN_STRM_ATTR_HWD                                                                                     0xB5801048UL
#define PB58010_4C_MN_STRM_ATTR_HSW                                                                                     0xB580104CUL
#define PB58010_50_MN_STRM_ATTR_VTTE                                                                                    0xB5801050UL
#define PB58010_54_MN_STRM_ATTR_VST                                                                                     0xB5801054UL
#define PB58010_58_MN_STRM_ATTR_VHT                                                                                     0xB5801058UL
#define PB58010_5C_MN_STRM_ATTR_VSW                                                                                     0xB580105CUL
#define PB58010_60_VBID                                                                                                 0xB5801060UL
#define PB58010_64_VBID_FW_CTL                                                                                          0xB5801064UL
#define PB58010_68_ARBITER_CTRL                                                                                         0xB5801068UL
#define PB58010_6C_V_DATA_PER_LINE0                                                                                     0xB580106CUL
#define PB58010_70_TU_SIZE                                                                                              0xB5801070UL
#define PB58010_74_TU_DATA_SIZE                                                                                         0xB5801074UL
#define PB58010_78_HDEALY                                                                                               0xB5801078UL
#define PB58010_7C_ARBITER_SEC_END_CNT                                                                                  0xB580107CUL
#define PB58010_80_ARBITER_DEBUG                                                                                        0xB5801080UL
#define PB58010_84_DPTX_CTSFIFO_CTRL                                                                                    0xB5801084UL
#define PB58010_88_DPTX_CTSFIFO_RSV1                                                                                    0xB5801088UL
#define PB58010_8C_DPTX_TOP_CTL                                                                                         0xB580108CUL
#define PB58010_90_DPTX_TOP_RSV1                                                                                        0xB5801090UL
#define PB58010_94_DPTX_TOP_RSV2                                                                                        0xB5801094UL
#define PB58010_98_ARBITER_MIN_H_BLANK_WIDTH                                                                            0xB5801098UL
#define PB58010_9C_ARBITER_INTERRUPT_CTRL                                                                               0xB580109CUL
#define PB58010_A0_VESA_FMT_REGEN                                                                                       0xB58010A0UL
#define PB58010_A4_PG_MBIST_CTRL                                                                                        0xB58010A4UL
#define PB58010_A8_PG_DRF_MBIST_CTRL                                                                                    0xB58010A8UL
#define PB58010_AC_ARBITER_SEC_IDLE_END_CNT                                                                             0xB58010ACUL
#define PB58010_B0_DPTX_TOP_RSV3                                                                                        0xB58010B0UL
#define PB58010_B4_DPTX_TOP_RSV8                                                                                        0xB58010B4UL
#define PB58010_B8_DPTX_TOP_RSV9                                                                                        0xB58010B8UL


//--------------------------------------------------
// eDP 1.4 Tx0 HPD Detection (Page B58010)
//--------------------------------------------------
#define PB58010_C0_HPD_CTRL                                                                                             0xB58010C0UL
#define PB58010_C4_HPD_IRQ                                                                                              0xB58010C4UL
#define PB58010_C8_HPD_IRQ_EN                                                                                           0xB58010C8UL
#define PB58010_CC_HPD_TIMER1                                                                                           0xB58010CCUL
#define PB58010_D0_HPD_TIMER2                                                                                           0xB58010D0UL
#define PB58010_D4_HPD_TIMER3                                                                                           0xB58010D4UL
#define PB58010_D8_HPD_TIMER4                                                                                           0xB58010D8UL
#define PB58010_DC_HPD_TIMER5                                                                                           0xB58010DCUL
#define PB58010_E0_HPD_TIMER6                                                                                           0xB58010E0UL
#define PB58010_E4_HPD_TIMER7                                                                                           0xB58010E4UL
#define PB58010_E8_HPD_LONG0                                                                                            0xB58010E8UL
#define PB58010_EC_HPD_LONG1                                                                                            0xB58010ECUL
#define PB58010_F0_HPD_STATE                                                                                            0xB58010F0UL
#define PB58010_F4_RESERVED_0                                                                                           0xB58010F4UL
#define PB58010_F8_RESERVED_1                                                                                           0xB58010F8UL


//--------------------------------------------------
// eDP 1.4 Tx0 SEC Data (Page B58011)
//--------------------------------------------------
#define PB58011_00_SEC_FUNCTION_CTRL                                                                                    0xB5801100UL
#define PB58011_10_SEC_PH_HB0                                                                                           0xB5801110UL
#define PB58011_14_SEC_PH_PB0                                                                                           0xB5801114UL
#define PB58011_18_SEC_INFO_VSIF_ADDR                                                                                   0xB5801118UL
#define PB58011_1C_SEC_INFO_VSIF_DATA                                                                                   0xB580111CUL


//--------------------------------------------------
// eDP 1.4 Tx0 Digital PHY CTRL (Page B58020)
//--------------------------------------------------
#define PB58020_00_DP_PHY_CTRL                                                                                          0xB5802000UL
#define PB58020_04_DPTX_ML_PAT_SEL                                                                                      0xB5802004UL
#define PB58020_08_CUSTOM_PATTERN_0                                                                                     0xB5802008UL
#define PB58020_0C_CUSTOM_PATTERN_1                                                                                     0xB580200CUL
#define PB58020_10_CUSTOM_PATTERN_2                                                                                     0xB5802010UL
#define PB58020_30_COMPLIANCE_EYE_PATTERN                                                                               0xB5802030UL
#define PB58020_34_DPTX_PHY_CTRL                                                                                        0xB5802034UL
#define PB58020_38_DPTX_LANE_SWAP                                                                                       0xB5802038UL
#define PB58020_3C_DPTX_8B10B_TST                                                                                       0xB580203CUL
#define PB58020_40_DPTX_PHY_SR_CTRL0                                                                                    0xB5802040UL
#define PB58020_44_DPTX_PHY_SKEW_CTRL_0                                                                                 0xB5802044UL
#define PB58020_48_DPTX_PHY_SKEW_CTRL_1                                                                                 0xB5802048UL
#define PB58020_4C_DUMMY_2                                                                                              0xB580204CUL
#define PB58020_50_DUMMY_3                                                                                              0xB5802050UL
#define PB58020_54_EDPTX0_SFIFO_CTRL0                                                                                   0xB5802054UL
#define PB58020_58_EDPTX0_SFIFO_CTRL1                                                                                   0xB5802058UL
#define PB58020_5C_EDPTX0_SFIFO_CTRL2                                                                                   0xB580205CUL
#define PB58020_60_EDPTX_SFIFO_INT_EN                                                                                   0xB5802060UL


//--------------------------------------------------
// eDP 1.4 Tx Common CTRL (Page B58030)
//--------------------------------------------------
#define PB58030_00_VBY1_EDPTX_CLOCK_GEN                                                                                 0xB5803000UL


//--------------------------------------------------
// VbyOne DisplayPort Analog PLL PHY CTRL (Page B58050)
//--------------------------------------------------
#define PB58050_00_DP14_TX_CMU0                                                                                         0xB5805000UL
#define PB58050_04_DP14_TX_CMU4                                                                                         0xB5805004UL
#define PB58050_08_DP14_TX_CMU8                                                                                         0xB5805008UL
#define PB58050_0C_N_CODE_MAX                                                                                           0xB580500CUL
#define PB58050_10_DP1P3_TX_CMU11                                                                                       0xB5805010UL
#define PB58050_14_DP1P3_TX_CMU15                                                                                       0xB5805014UL
#define PB58050_18_DP1P3_TX_CMU19                                                                                       0xB5805018UL
#define PB58050_1C_DP1P3_TX_CMU23                                                                                       0xB580501CUL
#define PB58050_20_DP1P3_TX_CMU27                                                                                       0xB5805020UL
#define PB58050_24_DP1P3_TX_CMU31                                                                                       0xB5805024UL
#define PB58050_28_EDP1P4_TX_PORT_SWAP                                                                                  0xB5805028UL
#define PB58050_2C_VBY1_EDP1P4_D2A_CLK_CTRL                                                                             0xB580502CUL


//--------------------------------------------------
// VbyOne Combo eDPTx Analog PHY CTRL0 (Page B58060)
//--------------------------------------------------
#define PB58060_00_DP14_TX_IB_DRV_EN0                                                                                   0xB5806000UL
#define PB58060_04_DP14_TX_EM_EN0                                                                                       0xB5806004UL
#define PB58060_08_DP14_TX_IBHN_TRIM                                                                                    0xB5806008UL
#define PB58060_0C_DP14_TX_POW_CKBUF0                                                                                   0xB580600CUL
#define PB58060_10_DP14_TX_IB_DRV_CH0                                                                                   0xB5806010UL
#define PB58060_14_DP14_TX_IB_DRV_CH4                                                                                   0xB5806014UL
#define PB58060_18_DP14_TX_IB_DRV_CH8                                                                                   0xB5806018UL
#define PB58060_1C_DP14_TX_IB_DRV_CH12                                                                                  0xB580601CUL
#define PB58060_20_DP14_TX_EM_DRV_CH0                                                                                   0xB5806020UL
#define PB58060_24_DP14_TX_EM_DRV_CH4                                                                                   0xB5806024UL
#define PB58060_28_DP14_TX_EM_DRV_CH8                                                                                   0xB5806028UL
#define PB58060_2C_DP14_TX_EM_DRV_CH12                                                                                  0xB580602CUL
#define PB58060_30_DP14_TX_AC_RX_DET_1                                                                                  0xB5806030UL
#define PB58060_34_DP14_TX_AC_RX_DET                                                                                    0xB5806034UL
#define PB58060_38_DP14_TX_RESERVED0                                                                                    0xB5806038UL
#define PB58060_3C_DP14_TX_TERM_EN_0                                                                                    0xB580603CUL
#define PB58060_40_DP14_TX_TXTERM_RES_0                                                                                 0xB5806040UL
#define PB58060_44_DP14_TX_TXTERM_RES_4                                                                                 0xB5806044UL
#define PB58060_48_DP14_TX_TXTERM_RES_8                                                                                 0xB5806048UL
#define PB58060_4C_DP14_TX_TXTERM_RES_12                                                                                0xB580604CUL
#define PB58060_50_DP14_TX_DUMMY0_L0                                                                                    0xB5806050UL
#define PB58060_54_DP14_TX_DUMMY0_L4                                                                                    0xB5806054UL
#define PB58060_58_DP14_TX_DUMMY0_L8                                                                                    0xB5806058UL
#define PB58060_5C_DP14_TX_DUMMY0_L12                                                                                   0xB580605CUL
#define PB58060_70_DP14_TX_POW_SER0                                                                                     0xB5806070UL
#define PB58060_74_DP14_TX_ENDDET0                                                                                      0xB5806074UL
#define PB58060_78_DP14_TX_RX_SHORTPIN0                                                                                 0xB5806078UL


//--------------------------------------------------
// VbyOne MAC0 (Page B58070)
//--------------------------------------------------
#define PB58070_00_MAC0_VIDEO_FORMAT_0                                                                                  0xB5807000UL
#define PB58070_04_MAC0_LANE_STATUS_0                                                                                   0xB5807004UL
#define PB58070_08_MAC0_CTL_0                                                                                           0xB5807008UL
#define PB58070_0C_MAC0_PLL_TRACKING_0                                                                                  0xB580700CUL
#define PB58070_10_MAC0_TRANSMIT_CONTROL_0                                                                              0xB5807010UL
#define PB58070_14_MAC0_TRANSMIT_STATUS_0                                                                               0xB5807014UL
#define PB58070_18_MAC0_INTERRUPT_0                                                                                     0xB5807018UL
#define PB58070_1C_MAC0_CRC_RESULT_0                                                                                    0xB580701CUL
#define PB58070_20_MAC0_CRC_CONTROL_0                                                                                   0xB5807020UL
#define PB58070_24_MAC0_CTS_FIFO_0                                                                                      0xB5807024UL
#define PB58070_28_MAC0_VBY1_BIST_CTRL_0                                                                                0xB5807028UL
#define PB58070_2C_MAC0_VBY1_BIST_CTRL_4                                                                                0xB580702CUL
#define PB58070_30_MAC0_VBY1_BIST_0                                                                                     0xB5807030UL
#define PB58070_34_MAC0_VBY1_DRF_BIST_0                                                                                 0xB5807034UL
#define PB58070_38_MAC0_VBY1_BIST_DELAY_CTRL_0                                                                          0xB5807038UL
#define PB58070_3C_MAC0_VBY1_BIST_DELAY_CTRL_4                                                                          0xB580703CUL
#define PB58070_40_MAC0_VBY1_BIST_DELAY_ENABLE_0                                                                        0xB5807040UL
#define PB58070_44_MAC0_VBY1_DEBUG_0                                                                                    0xB5807044UL
#define PB58070_48_MAC0_VBY1_FW_CTRL_0                                                                                  0xB5807048UL
#define PB58070_4C_MAC0_VBY1_IRQ_CTRL_0                                                                                 0xB580704CUL
#define PB58070_50_MAC0_VBY1_BIT_SHIFT_CTRL_0                                                                           0xB5807050UL
#define PB58070_54_MAC0_VBY1_LCLK_SOURCE_CTRL_0                                                                         0xB5807054UL


//--------------------------------------------------
// VbyOne Digital PHY CTRL0 (Page B58080)
//--------------------------------------------------
#define PB58080_00_PHY0_PN_SWAP0                                                                                        0xB5808000UL
#define PB58080_04_PHY0_PORT_SWAP0                                                                                      0xB5808004UL
#define PB58080_08_PHY0_LANE_SWAP0                                                                                      0xB5808008UL
#define PB58080_0C_PHY0_SKEW_CTRL0                                                                                      0xB580800CUL
#define PB58080_10_PHY0_SKEW_CTRL4                                                                                      0xB5808010UL
#define PB58080_14_PHY0_TXBIST_CTRL0                                                                                    0xB5808014UL
#define PB58080_18_PHY0_TXBIST_CONTENT0                                                                                 0xB5808018UL
#define PB58080_1C_PHY0_LANE_ENABLE0                                                                                    0xB580801CUL
#define PB58080_20_PHY0_DEBUG0                                                                                          0xB5808020UL
#define PB58080_24_PHY0_CUSTOM_PATTERN_0                                                                                0xB5808024UL
#define PB58080_28_PHY0_CUSTOM_PATTERN_4                                                                                0xB5808028UL
#define PB58080_2C_PHY0_CUSTOM_PATTERN_8                                                                                0xB580802CUL
#define PB58080_30_PHY0_COMPLIANCE_EYE_PATTERN_0                                                                        0xB5808030UL
#define PB58080_34_PHY0_TXBIST_SKEW_0                                                                                   0xB5808034UL
#define PB58080_38_PHY0_TXBIST_SKEW_4                                                                                   0xB5808038UL


//--------------------------------------------------
// eDP 1.4 Tx1 AUX Analog PHY (Page B59000)
//--------------------------------------------------
#define PB59000_00_DIG_TX_04                                                                                            0xB5900000UL
#define PB59000_04_AUX_1                                                                                                0xB5900004UL
#define PB59000_08_AUX_2                                                                                                0xB5900008UL
#define PB59000_0C_AUX_3                                                                                                0xB590000CUL
#define PB59000_10_AUX_4                                                                                                0xB5900010UL
#define PB59000_14_AUX_5                                                                                                0xB5900014UL
#define PB59000_18_AUX_6                                                                                                0xB5900018UL
#define PB59000_1C_DIG_TX_03_1                                                                                          0xB590001CUL
#define PB59000_20_AUX_7                                                                                                0xB5900020UL
#define PB59000_24_AUX_REV_0                                                                                            0xB5900024UL
#define PB59000_28_AUX_REV_1                                                                                            0xB5900028UL
#define PB59000_2C_AUX_REV_2                                                                                            0xB590002CUL
#define PB59000_30_AUX_REV_3                                                                                            0xB5900030UL
#define PB59000_34_AUX_D                                                                                                0xB5900034UL
#define PB59000_38_AUX_E                                                                                                0xB5900038UL
#define PB59000_3C_DIG_TX_03_2                                                                                          0xB590003CUL


//--------------------------------------------------
// eDP 1.4 Tx1 AUX Digital PHY (Page B59001)
//--------------------------------------------------
#define PB59001_00_AUX_DIG_PHY                                                                                          0xB5900100UL
#define PB59001_04_AUX_DIG_PHY                                                                                          0xB5900104UL
#define PB59001_08_AUX_IRQ_EN                                                                                           0xB5900108UL
#define PB59001_0C_AUX_IRQ_FLAG                                                                                         0xB590010CUL
#define PB59001_10_AUX_DEBUG                                                                                            0xB5900110UL
#define PB59001_14_AUX_SIGNAL_DETECT                                                                                    0xB5900114UL
#define PB59001_18_AUX_EDGE_DETECT_1                                                                                    0xB5900118UL
#define PB59001_1C_AUX_EDGE_DETECT_2                                                                                    0xB590011CUL
#define PB59001_20_AUX_EDGE_DETECT_CNT                                                                                  0xB5900120UL
#define PB59001_24_AUX_AUTO_K                                                                                           0xB5900124UL
#define PB59001_28_AUX_AUTO_K                                                                                           0xB5900128UL


//--------------------------------------------------
// eDP 1.4 Tx1 AUX MAC (Page B59001)
//--------------------------------------------------
#define PB59001_40_AUX_TX_CTRL                                                                                          0xB5900140UL
#define PB59001_44_AUX_TIMEOUT                                                                                          0xB5900144UL
#define PB59001_48_AUX_FSM_STATUS                                                                                       0xB5900148UL
#define PB59001_4C_AUXTX_TRAN_CTRL                                                                                      0xB590014CUL
#define PB59001_50_AUXTX_REQ_CMD                                                                                        0xB5900150UL
#define PB59001_54_AUXTX_REQ_DATA                                                                                       0xB5900154UL
#define PB59001_58_AUX_REPLY_CMD                                                                                        0xB5900158UL
#define PB59001_5C_AUX_REPLY_DATA                                                                                       0xB590015CUL
#define PB59001_6C_AUX_FIFO_CTRL                                                                                        0xB590016CUL
#define PB59001_70_AUX_TX_FIFO_STATUS                                                                                   0xB5900170UL
#define PB59001_74_AUX_FIFO_RD_PTR                                                                                      0xB5900174UL
#define PB59001_78_AUX_FIFO_WR_PTR                                                                                      0xB5900178UL
#define PB59001_7C_AUX_RETRY_1                                                                                          0xB590017CUL
#define PB59001_80_AUX_RETRY_2                                                                                          0xB5900180UL
#define PB59001_84_AUX_IRQ_EVENT                                                                                        0xB5900184UL
#define PB59001_88_AUX_IRQ_EN                                                                                           0xB5900188UL
#define PB59001_8C_DUMMY_0                                                                                              0xB590018CUL


//--------------------------------------------------
// eDP 1.4 Tx1 MAC CTRL (Page B59010)
//--------------------------------------------------
#define PB59010_00_DP_MAC_CTRL                                                                                          0xB5901000UL
#define PB59010_04_DP_RESET_CTRL                                                                                        0xB5901004UL
#define PB59010_08_DP_DEBUG_CTRL                                                                                        0xB5901008UL
#define PB59010_0C_DPTX_IRQ_CTRL                                                                                        0xB590100CUL
#define PB59010_10_PG_FIFO_CTRL                                                                                         0xB5901010UL
#define PB59010_14_MAX_WL                                                                                               0xB5901014UL
#define PB59010_18_LFIFO_WL                                                                                             0xB5901018UL
#define PB59010_1C_PG_INTERRUPT_CTRL_9C                                                                                 0xB590101CUL
#define PB59010_20_MN_VID_AUTO_EN_1                                                                                     0xB5901020UL
#define PB59010_24_MN_M_VID                                                                                             0xB5901024UL
#define PB59010_28_MN_N_VID                                                                                             0xB5901028UL
#define PB59010_2C_MVID_AUTO                                                                                            0xB590102CUL
#define PB59010_30_NVID_ASYNC_M                                                                                         0xB5901030UL
#define PB59010_34_NVID_ASYNC_L                                                                                         0xB5901034UL
#define PB59010_38_MSA_CTRL                                                                                             0xB5901038UL
#define PB59010_3C_MSA_MISC0                                                                                            0xB590103CUL
#define PB59010_40_MN_STRM_ATTR_HTT                                                                                     0xB5901040UL
#define PB59010_44_MN_STRM_ATTR_HST                                                                                     0xB5901044UL
#define PB59010_48_MN_STRM_ATTR_HWD                                                                                     0xB5901048UL
#define PB59010_4C_MN_STRM_ATTR_HSW                                                                                     0xB590104CUL
#define PB59010_50_MN_STRM_ATTR_VTTE                                                                                    0xB5901050UL
#define PB59010_54_MN_STRM_ATTR_VST                                                                                     0xB5901054UL
#define PB59010_58_MN_STRM_ATTR_VHT                                                                                     0xB5901058UL
#define PB59010_5C_MN_STRM_ATTR_VSW                                                                                     0xB590105CUL
#define PB59010_60_VBID                                                                                                 0xB5901060UL
#define PB59010_64_VBID_FW_CTL                                                                                          0xB5901064UL
#define PB59010_68_ARBITER_CTRL                                                                                         0xB5901068UL
#define PB59010_6C_V_DATA_PER_LINE0                                                                                     0xB590106CUL
#define PB59010_70_TU_SIZE                                                                                              0xB5901070UL
#define PB59010_74_TU_DATA_SIZE                                                                                         0xB5901074UL
#define PB59010_78_HDEALY                                                                                               0xB5901078UL
#define PB59010_7C_ARBITER_SEC_END_CNT                                                                                  0xB590107CUL
#define PB59010_80_ARBITER_DEBUG                                                                                        0xB5901080UL
#define PB59010_84_DPTX_CTSFIFO_CTRL                                                                                    0xB5901084UL
#define PB59010_88_DPTX_CTSFIFO_RSV1                                                                                    0xB5901088UL
#define PB59010_8C_DPTX_TOP_CTL                                                                                         0xB590108CUL
#define PB59010_90_DPTX_TOP_RSV1                                                                                        0xB5901090UL
#define PB59010_94_DPTX_TOP_RSV2                                                                                        0xB5901094UL
#define PB59010_98_ARBITER_MIN_H_BLANK_WIDTH                                                                            0xB5901098UL
#define PB59010_9C_ARBITER_INTERRUPT_CTRL                                                                               0xB590109CUL
#define PB59010_A0_VESA_FMT_REGEN                                                                                       0xB59010A0UL
#define PB59010_A4_PG_MBIST_CTRL                                                                                        0xB59010A4UL
#define PB59010_A8_PG_DRF_MBIST_CTRL                                                                                    0xB59010A8UL
#define PB59010_AC_ARBITER_SEC_IDLE_END_CNT                                                                             0xB59010ACUL
#define PB59010_B0_DPTX_TOP_RSV3                                                                                        0xB59010B0UL
#define PB59010_B4_DPTX_TOP_RSV8                                                                                        0xB59010B4UL
#define PB59010_B8_DPTX_TOP_RSV9                                                                                        0xB59010B8UL


//--------------------------------------------------
// eDP 1.4 Tx1 HPD Detection (Page B59010)
//--------------------------------------------------
#define PB59010_C0_HPD_CTRL                                                                                             0xB59010C0UL
#define PB59010_C4_HPD_IRQ                                                                                              0xB59010C4UL
#define PB59010_C8_HPD_IRQ_EN                                                                                           0xB59010C8UL
#define PB59010_CC_HPD_TIMER1                                                                                           0xB59010CCUL
#define PB59010_D0_HPD_TIMER2                                                                                           0xB59010D0UL
#define PB59010_D4_HPD_TIMER3                                                                                           0xB59010D4UL
#define PB59010_D8_HPD_TIMER4                                                                                           0xB59010D8UL
#define PB59010_DC_HPD_TIMER5                                                                                           0xB59010DCUL
#define PB59010_E0_HPD_TIMER6                                                                                           0xB59010E0UL
#define PB59010_E4_HPD_TIMER7                                                                                           0xB59010E4UL
#define PB59010_E8_HPD_LONG0                                                                                            0xB59010E8UL
#define PB59010_EC_HPD_LONG1                                                                                            0xB59010ECUL
#define PB59010_F0_HPD_STATE                                                                                            0xB59010F0UL
#define PB59010_F4_RESERVED_0                                                                                           0xB59010F4UL
#define PB59010_F8_RESERVED_1                                                                                           0xB59010F8UL


//--------------------------------------------------
// eDP 1.4 Tx1 SEC Data (Page B59011)
//--------------------------------------------------
#define PB59011_00_SEC_FUNCTION_CTRL                                                                                    0xB5901100UL
#define PB59011_10_SEC_PH_HB0                                                                                           0xB5901110UL
#define PB59011_14_SEC_PH_PB0                                                                                           0xB5901114UL
#define PB59011_18_SEC_INFO_VSIF_ADDR                                                                                   0xB5901118UL
#define PB59011_1C_SEC_INFO_VSIF_DATA                                                                                   0xB590111CUL


//--------------------------------------------------
// eDP 1.4 Tx1 Digital PHY CTRL (Page B59020)
//--------------------------------------------------
#define PB59020_00_DP_PHY_CTRL                                                                                          0xB5902000UL
#define PB59020_04_DPTX_ML_PAT_SEL                                                                                      0xB5902004UL
#define PB59020_08_CUSTOM_PATTERN_0                                                                                     0xB5902008UL
#define PB59020_0C_CUSTOM_PATTERN_1                                                                                     0xB590200CUL
#define PB59020_10_CUSTOM_PATTERN_2                                                                                     0xB5902010UL
#define PB59020_30_COMPLIANCE_EYE_PATTERN                                                                               0xB5902030UL
#define PB59020_34_DPTX_PHY_CTRL                                                                                        0xB5902034UL
#define PB59020_38_DPTX_LANE_SWAP                                                                                       0xB5902038UL
#define PB59020_3C_DPTX_8B10B_TST                                                                                       0xB590203CUL
#define PB59020_40_DPTX_PHY_SR_CTRL0                                                                                    0xB5902040UL
#define PB59020_44_DPTX_PHY_SKEW_CTRL_0                                                                                 0xB5902044UL
#define PB59020_48_DPTX_PHY_SKEW_CTRL_1                                                                                 0xB5902048UL
#define PB59020_4C_DUMMY_2                                                                                              0xB590204CUL
#define PB59020_50_DUMMY_3                                                                                              0xB5902050UL
#define PB59020_54_EDPTX0_SFIFO_CTRL0                                                                                   0xB5902054UL
#define PB59020_58_EDPTX0_SFIFO_CTRL1                                                                                   0xB5902058UL
#define PB59020_5C_EDPTX0_SFIFO_CTRL2                                                                                   0xB590205CUL
#define PB59020_60_EDPTX_SFIFO_INT_EN                                                                                   0xB5902060UL


//--------------------------------------------------
// MIPS CPU Reset Vector Redirect (Page BFC000)
//--------------------------------------------------
#define PBFC000_00_CPU_RESET_INST_BUF_0                                                                                 0xBFC00000UL
#define PBFC000_04_CPU_RESET_INST_BUF_1                                                                                 0xBFC00004UL
#define PBFC000_08_CPU_RESET_INST_BUF_2                                                                                 0xBFC00008UL
#define PBFC000_0C_CPU_RESET_INST_BUF_3                                                                                 0xBFC0000CUL


//--------------------------------------------------
// MIPS CPU Exception Vector Redirect (Page BFC001)
//--------------------------------------------------
#define PBFC001_80_CPU_EXCEPTION_INST_BUF_0                                                                             0xBFC00180UL
#define PBFC001_84_CPU_EXCEPTION_INST_BUF_1                                                                             0xBFC00184UL
#define PBFC001_88_CPU_EXCEPTION_INST_BUF_2                                                                             0xBFC00188UL
#define PBFC001_8C_CPU_EXCEPTION_INST_BUF_3                                                                             0xBFC0018CUL
#define PBFC001_90_CPU_EXCEPTION_INST_BUF_4                                                                             0xBFC00190UL
#define PBFC001_94_CPU_EXCEPTION_INST_BUF_5                                                                             0xBFC00194UL
#define PBFC001_98_ISR_TABLE_ADDR                                                                                       0xBFC00198UL