Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 31 13:01:13 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Practica8_1_timing_summary_routed.rpt -pb Practica8_1_timing_summary_routed.pb -rpx Practica8_1_timing_summary_routed.rpx -warn_on_violation
| Design       : Practica8_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin
                            (input port)
  Destination:            bout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.543ns  (logic 5.228ns (38.606%)  route 8.314ns (61.394%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  bin (IN)
                         net (fo=0)                   0.000     0.000    bin
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  bin_IBUF_inst/O
                         net (fo=3, routed)           4.289     5.748    bin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124     5.872 r  salida_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.930     6.802    salida_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.926 r  bout_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.095    10.021    bout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.543 r  bout_OBUF_inst/O
                         net (fo=0)                   0.000    13.543    bout
    L1                                                                r  bout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin
                            (input port)
  Destination:            salida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.698ns  (logic 5.214ns (41.065%)  route 7.483ns (58.935%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  bin (IN)
                         net (fo=0)                   0.000     0.000    bin
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  bin_IBUF_inst/O
                         net (fo=3, routed)           4.289     5.748    bin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124     5.872 r  salida_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.646     6.518    salida_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.642 r  salida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.548     9.190    salida_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.698 r  salida_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.698    salida[2]
    N3                                                                r  salida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector
                            (input port)
  Destination:            salida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.268ns  (logic 5.092ns (41.506%)  route 7.176ns (58.494%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  selector (IN)
                         net (fo=0)                   0.000     0.000    selector
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  selector_IBUF_inst/O
                         net (fo=15, routed)          4.573     6.023    selector_IBUF
    SLICE_X65Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.147 r  salida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.603     8.750    salida_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.268 r  salida_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.268    salida[1]
    P3                                                                r  salida[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin
                            (input port)
  Destination:            salida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.221ns  (logic 5.222ns (42.732%)  route 6.999ns (57.268%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  bin (IN)
                         net (fo=0)                   0.000     0.000    bin
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  bin_IBUF_inst/O
                         net (fo=3, routed)           4.289     5.748    bin_IBUF
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124     5.872 r  salida_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.648     6.520    salida_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.644 r  salida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.706    salida_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.221 r  salida_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.221    salida[3]
    P1                                                                r  salida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector
                            (input port)
  Destination:            salida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 5.077ns (44.405%)  route 6.357ns (55.595%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  selector (IN)
                         net (fo=0)                   0.000     0.000    selector
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  selector_IBUF_inst/O
                         net (fo=15, routed)          4.475     5.925    selector_IBUF
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.049 r  salida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.882     7.931    salida_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.435 r  salida_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.435    salida[0]
    U3                                                                r  salida[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.079ns  (logic 5.108ns (46.109%)  route 5.970ns (53.891%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  Cin_IBUF_inst/O
                         net (fo=10, routed)          4.297     5.750    Cin_IBUF
    SLICE_X64Y11         LUT6 (Prop_lut6_I3_O)        0.124     5.874 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     7.547    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.079 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.079    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum1[1]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.841ns  (logic 5.110ns (47.133%)  route 5.732ns (52.867%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sum1[1] (IN)
                         net (fo=0)                   0.000     0.000    sum1[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sum1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.866     5.317    sum1_IBUF[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.865     7.306    display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.841 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.841    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum1[1]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 5.110ns (47.156%)  route 5.727ns (52.844%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sum1[1] (IN)
                         net (fo=0)                   0.000     0.000    sum1[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sum1_IBUF[1]_inst/O
                         net (fo=9, routed)           3.874     5.325    sum1_IBUF[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.449 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.852     7.301    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.837 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.837    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum2[1]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.826ns  (logic 5.098ns (47.096%)  route 5.727ns (52.904%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sum2[1] (IN)
                         net (fo=0)                   0.000     0.000    sum2[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sum2_IBUF[1]_inst/O
                         net (fo=9, routed)           3.868     5.331    sum2_IBUF[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     7.315    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.826 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.826    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum2[1]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 5.117ns (47.898%)  route 5.566ns (52.102%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sum2[1] (IN)
                         net (fo=0)                   0.000     0.000    sum2[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sum2_IBUF[1]_inst/O
                         net (fo=9, routed)           3.854     5.317    sum2_IBUF[1]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.154    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.683 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.683    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum2[0]
                            (input port)
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.480ns (65.433%)  route 0.782ns (34.567%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sum2[0] (IN)
                         net (fo=0)                   0.000     0.000    sum2[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sum2_IBUF[0]_inst/O
                         net (fo=10, routed)          0.355     0.584    sum2_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.629 r  res_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.056    res_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.262 r  res_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.262    res[0]
    U16                                                               r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            salida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.487ns (64.159%)  route 0.830ns (35.841%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  num1_IBUF[0]_inst/O
                         net (fo=3, routed)           0.416     0.653    num1_IBUF[0]
    SLICE_X64Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.698 r  salida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.112    salida_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.317 r  salida_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.317    salida[0]
    U3                                                                r  salida[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum2[1]
                            (input port)
  Destination:            acarreo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.479ns (63.651%)  route 0.845ns (36.349%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sum2[1] (IN)
                         net (fo=0)                   0.000     0.000    sum2[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sum2_IBUF[1]_inst/O
                         net (fo=9, routed)           0.502     0.734    sum2_IBUF[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.779 r  acarreo_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.121    acarreo_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.324 r  acarreo_OBUF_inst/O
                         net (fo=0)                   0.000     2.324    acarreo
    U19                                                               r  acarreo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[2]
                            (input port)
  Destination:            salida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.487ns (63.453%)  route 0.857ns (36.547%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  num2[2] (IN)
                         net (fo=0)                   0.000     0.000    num2[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  num2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.348     0.574    num2_IBUF[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  salida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.128    salida_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.344 r  salida_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.344    salida[3]
    P1                                                                r  salida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            salida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.485ns (57.242%)  route 1.109ns (42.758%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.388     0.609    num1_IBUF[1]
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.654 r  salida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.375    salida_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.594 r  salida_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.594    salida[1]
    P3                                                                r  salida[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum2[0]
                            (input port)
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.505ns (56.583%)  route 1.155ns (43.417%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sum2[0] (IN)
                         net (fo=0)                   0.000     0.000    sum2[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sum2_IBUF[0]_inst/O
                         net (fo=10, routed)          0.457     0.687    sum2_IBUF[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.732 r  res_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.698     1.429    res_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.660 r  res_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.660    res[1]
    E19                                                               r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[2]
                            (input port)
  Destination:            salida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.479ns (54.879%)  route 1.216ns (45.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  num2[2] (IN)
                         net (fo=0)                   0.000     0.000    num2[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  num2_IBUF[2]_inst/O
                         net (fo=3, routed)           0.487     0.713    num2_IBUF[2]
    SLICE_X65Y47         LUT4 (Prop_lut4_I1_O)        0.045     0.758 r  salida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.729     1.487    salida_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.696 r  salida_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.696    salida[2]
    N3                                                                r  salida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[3]
                            (input port)
  Destination:            bout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.492ns (53.103%)  route 1.317ns (46.897%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num1[3] (IN)
                         net (fo=0)                   0.000     0.000    num1[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  num1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.347     0.572    num1_IBUF[3]
    SLICE_X65Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.617 r  bout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.970     1.587    bout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.809 r  bout_OBUF_inst/O
                         net (fo=0)                   0.000     2.809    bout
    L1                                                                r  bout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum2[0]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.504ns (45.822%)  route 1.779ns (54.178%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sum2[0] (IN)
                         net (fo=0)                   0.000     0.000    sum2[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sum2_IBUF[0]_inst/O
                         net (fo=10, routed)          1.421     1.651    sum2_IBUF[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.696 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.053    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.283 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.283    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.484ns (44.833%)  route 1.826ns (55.167%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  selector (IN)
                         net (fo=0)                   0.000     0.000    selector
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  selector_IBUF_inst/O
                         net (fo=15, routed)          1.489     1.707    selector_IBUF
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.089    display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.310 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.310    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------





