# mips_multicycle_cpu
This is an implementation of a simple MIPS CPU in system verilog and its test bench.
You can syntesize this cpu in quartus on this device:
    DE2-115
    Cyclone IV
    EP4CE115F29C7
