INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/VLSI/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'laptop' (Windows NT_amd64 version 6.2) on Mon Jul 17 12:19:28 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1'
INFO: [HLS 200-10] Opening project 'C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1'.
INFO: [HLS 200-10] Opening solution 'C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/VLSI/Vivado/2018.2/msys64/mingw64/bin/g++"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/VLSI/Vivado/2018.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'User' on host 'laptop' (Windows NT_amd64 version 6.2) on Mon Jul 17 12:19:36 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fir_test.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/VLSI/Vivado/2018.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'User' on host 'laptop' (Windows NT_amd64 version 6.2) on Mon Jul 17 12:19:40 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\User\Desktop\HLS\ug871-design-files\Introduction\lab1\fir_ask1\solution1\sim\vhdl>set PATH= 

C:\Users\User\Desktop\HLS\ug871-design-files\Introduction\lab1\fir_ask1\solution1\sim\vhdl>call C:/VLSI/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile "C:/VLSI/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/VLSI/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/VLSI/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile C:/VLSI/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/AESL_automem_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_fir_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir_mac_muladd_8nbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_8nbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity fir_mac_muladd_8nbkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir_shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_shift_reg_ram
INFO: [VRFC 10-307] analyzing entity fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.fir_shift_reg_ram [\fir_shift_reg_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.fir_shift_reg [fir_shift_reg_default]
Compiling architecture behav of entity xil_defaultlib.fir_mac_muladd_8nbkb_DSP48_0 [fir_mac_muladd_8nbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.fir_mac_muladd_8nbkb [\fir_mac_muladd_8nbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.fir [fir_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_c [aesl_automem_c_default]
Compiling architecture behav of entity xil_defaultlib.apatb_fir_top
Built simulation snapshot fir

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 17 12:19:48 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex
## set c_group [add_wave_group c(memory) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/c_q0 -into $c_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/c_ce0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/c_address0 -into $c_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex
## set tb_c_group [add_wave_group c(memory) -into $tbcinputgroup]
## add_wave /apatb_fir_top/c_q0 -into $tb_c_group -radix hex
## add_wave /apatb_fir_top/c_ce0 -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/c_address0 -into $tb_c_group -radix hex
## save_wave_config fir.wcfg
## run all
Note: simulation done!
Time: 4595 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 4595 ns  Iteration: 1  Process: /apatb_fir_top/generate_sim_done_proc  File: C:/Users/User/Desktop/HLS/ug871-design-files/Introduction/lab1/fir_ask1/solution1/sim/vhdl/fir.autotb.vhd
$finish called at time : 4595 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 17 12:19:54 2023...
INFO: [COSIM 212-316] Starting C post checking ...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
