.= 4
MOV N, R0 		; R0 = 7 address 4
XOR R1, R1 		; R1 = 0 address 6
MOV #20, R3 	; R3 = 20 address 7
; memory is word addressable, so there isno
; problem in having odd addresses, why?
.= 12
Label3:         ; address 12
MOV -(R3), M 	; M = 5 , R3= 19 address 12
DEC R0 			; R0 = 6 address 14
CMP #18, @R3 	; C=1,N=1 address 15
BHI Label1 		; Not taken address 17
MOV #18,@R3 	; M=18 address 18
Label1: 		; address 20
DEC R0 			; R0=5 address 20
BEQ Label2 		; not taken address 21
INC R3 			; R3=20 address 22
Label2: 		; address 23
BR Label3 		; address 23
HLT 			; address 24
mov @100(R1) , R2 ; address 25
Define N 7 ; address 27
Define M 5 ; address 28