Analysis & Synthesis report for DroneTop
Tue May 21 10:08:03 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DroneTop|RecieveLogic:Inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: PWM_sig:u1|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: PWM_sig:u2|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: PWM_sig:u3|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: PWM_sig:u4|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 24. Port Connectivity Checks: "RecieveLogic:Inst"
 25. Signal Tap Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 21 10:08:03 2024       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DroneTop                                    ;
; Top-level Entity Name           ; DroneTop                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1067                                        ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 278,528                                     ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; DroneTop           ; DroneTop           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; DroneTop.vhd                                                       ; yes             ; User VHDL File                               ; F:/DroneQuartus/DroneTop.vhd                                                                   ;             ;
; PWM_sig.vhd                                                        ; yes             ; User VHDL File                               ; F:/DroneQuartus/PWM_sig.vhd                                                                    ;             ;
; RecieveLogic.vhd                                                   ; yes             ; User VHDL File                               ; F:/DroneQuartus/RecieveLogic.vhd                                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/aglobal171.inc                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_8l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/altsyncram_8l84.tdf                                                         ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/decode_5la.tdf                                                              ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/mux_5hb.tdf                                                                 ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/mux_jlc.tdf                                                                 ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/decode_vnf.tdf                                                              ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cntr_39i.tdf                                                                ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cmpr_d9c.tdf                                                                ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cntr_t3j.tdf                                                                ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cntr_69i.tdf                                                                ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cntr_kri.tdf                                                                ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/cmpr_99c.tdf                                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld1a6ac226/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/DroneQuartus/db/ip/sld1a6ac226/alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab.v                         ; alt_sld_fab ;
; db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; alt_sld_fab ;
; db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; alt_sld_fab ;
; db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; alt_sld_fab ;
; db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/lpm_divide.tdf                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/abs_divider.inc                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/yud bet/eandk/quartus17.2/quartus/libraries/megafunctions/sign_div_unsign.inc               ;             ;
; db/lpm_divide_qqo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/lpm_divide_qqo.tdf                                                          ;             ;
; db/abs_divider_3dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/abs_divider_3dg.tdf                                                         ;             ;
; db/alt_u_div_m2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/alt_u_div_m2f.tdf                                                           ;             ;
; db/lpm_abs_3p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/lpm_abs_3p9.tdf                                                             ;             ;
; db/lpm_abs_5p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/lpm_abs_5p9.tdf                                                             ;             ;
; db/lpm_divide_fpo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/lpm_divide_fpo.tdf                                                          ;             ;
; db/abs_divider_obg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/abs_divider_obg.tdf                                                         ;             ;
; db/alt_u_div_00f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/alt_u_div_00f.tdf                                                           ;             ;
; db/lpm_abs_on9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/DroneQuartus/db/lpm_abs_on9.tdf                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 2353       ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 4320       ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 160        ;
;     -- 5 input functions                    ; 598        ;
;     -- 4 input functions                    ; 1066       ;
;     -- <=3 input functions                  ; 2496       ;
;                                             ;            ;
; Dedicated logic registers                   ; 1067       ;
;                                             ;            ;
; I/O pins                                    ; 19         ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 278528     ;
;                                             ;            ;
; Total DSP Blocks                            ; 8          ;
;                                             ;            ;
; Maximum fan-out node                        ; gclk~input ;
; Maximum fan-out                             ; 712        ;
; Total fan-out                               ; 18715      ;
; Average fan-out                             ; 3.42       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DroneTop                                                                                                                               ; 4320 (35)           ; 1067 (65)                 ; 278528            ; 8          ; 19   ; 0            ; |DroneTop                                                                                                                                                                                                                                                                                                                                            ; DroneTop                          ; work         ;
;    |PWM_sig:u1|                                                                                                                         ; 838 (95)            ; 66 (66)                   ; 0                 ; 2          ; 0    ; 0            ; |DroneTop|PWM_sig:u1                                                                                                                                                                                                                                                                                                                                 ; PWM_sig                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_qqo:auto_generated|                                                                                                ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u1|lpm_divide:Div0|lpm_divide_qqo:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_qqo                    ; work         ;
;             |abs_divider_3dg:divider|                                                                                                   ; 743 (46)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u1|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider                                                                                                                                                                                                                                                           ; abs_divider_3dg                   ; work         ;
;                |alt_u_div_m2f:divider|                                                                                                  ; 665 (665)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u1|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|alt_u_div_m2f:divider                                                                                                                                                                                                                                     ; alt_u_div_m2f                     ; work         ;
;                |lpm_abs_5p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u1|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|lpm_abs_5p9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_5p9                       ; work         ;
;    |PWM_sig:u2|                                                                                                                         ; 798 (55)            ; 33 (33)                   ; 0                 ; 2          ; 0    ; 0            ; |DroneTop|PWM_sig:u2                                                                                                                                                                                                                                                                                                                                 ; PWM_sig                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_qqo:auto_generated|                                                                                                ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u2|lpm_divide:Div0|lpm_divide_qqo:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_qqo                    ; work         ;
;             |abs_divider_3dg:divider|                                                                                                   ; 743 (46)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u2|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider                                                                                                                                                                                                                                                           ; abs_divider_3dg                   ; work         ;
;                |alt_u_div_m2f:divider|                                                                                                  ; 665 (665)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u2|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|alt_u_div_m2f:divider                                                                                                                                                                                                                                     ; alt_u_div_m2f                     ; work         ;
;                |lpm_abs_5p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u2|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|lpm_abs_5p9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_5p9                       ; work         ;
;    |PWM_sig:u3|                                                                                                                         ; 798 (55)            ; 33 (33)                   ; 0                 ; 2          ; 0    ; 0            ; |DroneTop|PWM_sig:u3                                                                                                                                                                                                                                                                                                                                 ; PWM_sig                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u3|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_qqo:auto_generated|                                                                                                ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u3|lpm_divide:Div0|lpm_divide_qqo:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_qqo                    ; work         ;
;             |abs_divider_3dg:divider|                                                                                                   ; 743 (46)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u3|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider                                                                                                                                                                                                                                                           ; abs_divider_3dg                   ; work         ;
;                |alt_u_div_m2f:divider|                                                                                                  ; 665 (665)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u3|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|alt_u_div_m2f:divider                                                                                                                                                                                                                                     ; alt_u_div_m2f                     ; work         ;
;                |lpm_abs_5p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u3|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|lpm_abs_5p9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_5p9                       ; work         ;
;    |PWM_sig:u4|                                                                                                                         ; 798 (55)            ; 33 (33)                   ; 0                 ; 2          ; 0    ; 0            ; |DroneTop|PWM_sig:u4                                                                                                                                                                                                                                                                                                                                 ; PWM_sig                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u4|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_qqo:auto_generated|                                                                                                ; 743 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u4|lpm_divide:Div0|lpm_divide_qqo:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_qqo                    ; work         ;
;             |abs_divider_3dg:divider|                                                                                                   ; 743 (46)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u4|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider                                                                                                                                                                                                                                                           ; abs_divider_3dg                   ; work         ;
;                |alt_u_div_m2f:divider|                                                                                                  ; 665 (665)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u4|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|alt_u_div_m2f:divider                                                                                                                                                                                                                                     ; alt_u_div_m2f                     ; work         ;
;                |lpm_abs_5p9:my_abs_num|                                                                                                 ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|PWM_sig:u4|lpm_divide:Div0|lpm_divide_qqo:auto_generated|abs_divider_3dg:divider|lpm_abs_5p9:my_abs_num                                                                                                                                                                                                                                    ; lpm_abs_5p9                       ; work         ;
;    |RecieveLogic:Inst|                                                                                                                  ; 29 (29)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|RecieveLogic:Inst                                                                                                                                                                                                                                                                                                                          ; RecieveLogic                      ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_fpo:auto_generated|                                                                                                   ; 640 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|lpm_divide:Div0|lpm_divide_fpo:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_fpo                    ; work         ;
;          |abs_divider_obg:divider|                                                                                                      ; 640 (29)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                                                                                                                                                                                                                                                                      ; abs_divider_obg                   ; work         ;
;             |alt_u_div_00f:divider|                                                                                                     ; 579 (579)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider                                                                                                                                                                                                                                                ; alt_u_div_00f                     ; work         ;
;             |lpm_abs_5p9:my_abs_num|                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|lpm_divide:Div0|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_5p9:my_abs_num                                                                                                                                                                                                                                               ; lpm_abs_5p9                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 292 (2)             ; 709 (34)                  ; 278528            ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 290 (0)             ; 675 (0)                   ; 278528            ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 290 (68)            ; 675 (254)                 ; 278528            ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 278528            ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8l84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 278528            ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated                                                                                                                                                 ; altsyncram_8l84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 22 (1)              ; 101 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 17 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 17 (0)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 59 (10)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                             ; cntr_39i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DroneTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 17           ; 16384        ; 17           ; 278528 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Independent 18x18 plus 36         ; 4           ;
; Total number of DSP blocks        ; 8           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DroneTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DroneTop|RecieveLogic:Inst|state                                                                                    ;
+-----------------------------+------------------------+-----------------------------+----------------------+--------------------------+
; Name                        ; state.counts_for_8_bit ; state.wait_for_middle_point ; state.start_bit_skip ; state.wait_for_start_bit ;
+-----------------------------+------------------------+-----------------------------+----------------------+--------------------------+
; state.wait_for_start_bit    ; 0                      ; 0                           ; 0                    ; 0                        ;
; state.start_bit_skip        ; 0                      ; 0                           ; 1                    ; 1                        ;
; state.wait_for_middle_point ; 0                      ; 1                           ; 0                    ; 1                        ;
; state.counts_for_8_bit      ; 1                      ; 0                           ; 0                    ; 1                        ;
+-----------------------------+------------------------+-----------------------------+----------------------+--------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; ResInt[8..30]                           ; Stuck at GND due to stuck port data_in ;
; DC3[5]                                  ; Merged with DC4[5]                     ;
; DC2[5]                                  ; Merged with DC4[5]                     ;
; DC1[5]                                  ; Merged with DC4[5]                     ;
; DC3[4]                                  ; Merged with DC4[4]                     ;
; DC2[4]                                  ; Merged with DC4[4]                     ;
; DC1[4]                                  ; Merged with DC4[4]                     ;
; DC3[3]                                  ; Merged with DC4[3]                     ;
; DC2[3]                                  ; Merged with DC4[3]                     ;
; DC1[3]                                  ; Merged with DC4[3]                     ;
; DC3[2]                                  ; Merged with DC4[2]                     ;
; DC2[2]                                  ; Merged with DC4[2]                     ;
; DC1[2]                                  ; Merged with DC4[2]                     ;
; DC3[1]                                  ; Merged with DC4[1]                     ;
; DC2[1]                                  ; Merged with DC4[1]                     ;
; DC1[1]                                  ; Merged with DC4[1]                     ;
; DC3[0]                                  ; Merged with DC4[0]                     ;
; DC2[0]                                  ; Merged with DC4[0]                     ;
; DC1[0]                                  ; Merged with DC4[0]                     ;
; DC3[6]                                  ; Merged with DC4[6]                     ;
; DC2[6]                                  ; Merged with DC4[6]                     ;
; DC1[6]                                  ; Merged with DC4[6]                     ;
; DC3[7]                                  ; Merged with DC4[7]                     ;
; DC2[7]                                  ; Merged with DC4[7]                     ;
; DC1[7]                                  ; Merged with DC4[7]                     ;
; DC3[8]                                  ; Merged with DC4[8]                     ;
; DC2[8]                                  ; Merged with DC4[8]                     ;
; DC1[8]                                  ; Merged with DC4[8]                     ;
; DC3[9]                                  ; Merged with DC4[9]                     ;
; DC2[9]                                  ; Merged with DC4[9]                     ;
; DC1[9]                                  ; Merged with DC4[9]                     ;
; DC3[10]                                 ; Merged with DC4[10]                    ;
; DC2[10]                                 ; Merged with DC4[10]                    ;
; DC1[10]                                 ; Merged with DC4[10]                    ;
; DC3[11]                                 ; Merged with DC4[11]                    ;
; DC2[11]                                 ; Merged with DC4[11]                    ;
; DC1[11]                                 ; Merged with DC4[11]                    ;
; DC3[12]                                 ; Merged with DC4[12]                    ;
; DC2[12]                                 ; Merged with DC4[12]                    ;
; DC1[12]                                 ; Merged with DC4[12]                    ;
; DC3[13]                                 ; Merged with DC4[13]                    ;
; DC2[13]                                 ; Merged with DC4[13]                    ;
; DC1[13]                                 ; Merged with DC4[13]                    ;
; DC3[14]                                 ; Merged with DC4[14]                    ;
; DC2[14]                                 ; Merged with DC4[14]                    ;
; DC1[14]                                 ; Merged with DC4[14]                    ;
; DC3[15]                                 ; Merged with DC4[15]                    ;
; DC2[15]                                 ; Merged with DC4[15]                    ;
; DC1[15]                                 ; Merged with DC4[15]                    ;
; DC3[16]                                 ; Merged with DC4[16]                    ;
; DC2[16]                                 ; Merged with DC4[16]                    ;
; DC1[16]                                 ; Merged with DC4[16]                    ;
; DC3[17]                                 ; Merged with DC4[17]                    ;
; DC2[17]                                 ; Merged with DC4[17]                    ;
; DC1[17]                                 ; Merged with DC4[17]                    ;
; DC3[18]                                 ; Merged with DC4[18]                    ;
; DC2[18]                                 ; Merged with DC4[18]                    ;
; DC1[18]                                 ; Merged with DC4[18]                    ;
; DC3[19]                                 ; Merged with DC4[19]                    ;
; DC2[19]                                 ; Merged with DC4[19]                    ;
; DC1[19]                                 ; Merged with DC4[19]                    ;
; DC3[20]                                 ; Merged with DC4[20]                    ;
; DC2[20]                                 ; Merged with DC4[20]                    ;
; DC1[20]                                 ; Merged with DC4[20]                    ;
; DC3[21]                                 ; Merged with DC4[21]                    ;
; DC2[21]                                 ; Merged with DC4[21]                    ;
; DC1[21]                                 ; Merged with DC4[21]                    ;
; DC3[22]                                 ; Merged with DC4[22]                    ;
; DC2[22]                                 ; Merged with DC4[22]                    ;
; DC1[22]                                 ; Merged with DC4[22]                    ;
; DC3[23]                                 ; Merged with DC4[23]                    ;
; DC2[23]                                 ; Merged with DC4[23]                    ;
; DC1[23]                                 ; Merged with DC4[23]                    ;
; DC3[24]                                 ; Merged with DC4[24]                    ;
; DC2[24]                                 ; Merged with DC4[24]                    ;
; DC1[24]                                 ; Merged with DC4[24]                    ;
; DC3[25]                                 ; Merged with DC4[25]                    ;
; DC2[25]                                 ; Merged with DC4[25]                    ;
; DC1[25]                                 ; Merged with DC4[25]                    ;
; DC3[26]                                 ; Merged with DC4[26]                    ;
; DC2[26]                                 ; Merged with DC4[26]                    ;
; DC1[26]                                 ; Merged with DC4[26]                    ;
; DC3[27]                                 ; Merged with DC4[27]                    ;
; DC2[27]                                 ; Merged with DC4[27]                    ;
; DC1[27]                                 ; Merged with DC4[27]                    ;
; DC3[28]                                 ; Merged with DC4[28]                    ;
; DC2[28]                                 ; Merged with DC4[28]                    ;
; DC1[28]                                 ; Merged with DC4[28]                    ;
; DC3[29]                                 ; Merged with DC4[29]                    ;
; DC2[29]                                 ; Merged with DC4[29]                    ;
; DC1[29]                                 ; Merged with DC4[29]                    ;
; DC3[30]                                 ; Merged with DC4[30]                    ;
; DC2[30]                                 ; Merged with DC4[30]                    ;
; DC1[30]                                 ; Merged with DC4[30]                    ;
; DC3[31]                                 ; Merged with DC4[31]                    ;
; DC2[31]                                 ; Merged with DC4[31]                    ;
; DC1[31]                                 ; Merged with DC4[31]                    ;
; PWM_sig:u2|cou[31]                      ; Merged with PWM_sig:u1|cou[31]         ;
; PWM_sig:u3|cou[31]                      ; Merged with PWM_sig:u1|cou[31]         ;
; PWM_sig:u4|cou[31]                      ; Merged with PWM_sig:u1|cou[31]         ;
; PWM_sig:u2|cou[30]                      ; Merged with PWM_sig:u1|cou[30]         ;
; PWM_sig:u3|cou[30]                      ; Merged with PWM_sig:u1|cou[30]         ;
; PWM_sig:u4|cou[30]                      ; Merged with PWM_sig:u1|cou[30]         ;
; PWM_sig:u2|cou[29]                      ; Merged with PWM_sig:u1|cou[29]         ;
; PWM_sig:u3|cou[29]                      ; Merged with PWM_sig:u1|cou[29]         ;
; PWM_sig:u4|cou[29]                      ; Merged with PWM_sig:u1|cou[29]         ;
; PWM_sig:u2|cou[28]                      ; Merged with PWM_sig:u1|cou[28]         ;
; PWM_sig:u3|cou[28]                      ; Merged with PWM_sig:u1|cou[28]         ;
; PWM_sig:u4|cou[28]                      ; Merged with PWM_sig:u1|cou[28]         ;
; PWM_sig:u2|cou[27]                      ; Merged with PWM_sig:u1|cou[27]         ;
; PWM_sig:u3|cou[27]                      ; Merged with PWM_sig:u1|cou[27]         ;
; PWM_sig:u4|cou[27]                      ; Merged with PWM_sig:u1|cou[27]         ;
; PWM_sig:u2|cou[26]                      ; Merged with PWM_sig:u1|cou[26]         ;
; PWM_sig:u3|cou[26]                      ; Merged with PWM_sig:u1|cou[26]         ;
; PWM_sig:u4|cou[26]                      ; Merged with PWM_sig:u1|cou[26]         ;
; PWM_sig:u2|cou[25]                      ; Merged with PWM_sig:u1|cou[25]         ;
; PWM_sig:u3|cou[25]                      ; Merged with PWM_sig:u1|cou[25]         ;
; PWM_sig:u4|cou[25]                      ; Merged with PWM_sig:u1|cou[25]         ;
; PWM_sig:u2|cou[24]                      ; Merged with PWM_sig:u1|cou[24]         ;
; PWM_sig:u3|cou[24]                      ; Merged with PWM_sig:u1|cou[24]         ;
; PWM_sig:u4|cou[24]                      ; Merged with PWM_sig:u1|cou[24]         ;
; PWM_sig:u2|cou[23]                      ; Merged with PWM_sig:u1|cou[23]         ;
; PWM_sig:u3|cou[23]                      ; Merged with PWM_sig:u1|cou[23]         ;
; PWM_sig:u4|cou[23]                      ; Merged with PWM_sig:u1|cou[23]         ;
; PWM_sig:u2|cou[22]                      ; Merged with PWM_sig:u1|cou[22]         ;
; PWM_sig:u3|cou[22]                      ; Merged with PWM_sig:u1|cou[22]         ;
; PWM_sig:u4|cou[22]                      ; Merged with PWM_sig:u1|cou[22]         ;
; PWM_sig:u2|cou[21]                      ; Merged with PWM_sig:u1|cou[21]         ;
; PWM_sig:u3|cou[21]                      ; Merged with PWM_sig:u1|cou[21]         ;
; PWM_sig:u4|cou[21]                      ; Merged with PWM_sig:u1|cou[21]         ;
; PWM_sig:u2|cou[20]                      ; Merged with PWM_sig:u1|cou[20]         ;
; PWM_sig:u3|cou[20]                      ; Merged with PWM_sig:u1|cou[20]         ;
; PWM_sig:u4|cou[20]                      ; Merged with PWM_sig:u1|cou[20]         ;
; PWM_sig:u2|cou[19]                      ; Merged with PWM_sig:u1|cou[19]         ;
; PWM_sig:u3|cou[19]                      ; Merged with PWM_sig:u1|cou[19]         ;
; PWM_sig:u4|cou[19]                      ; Merged with PWM_sig:u1|cou[19]         ;
; PWM_sig:u2|cou[18]                      ; Merged with PWM_sig:u1|cou[18]         ;
; PWM_sig:u3|cou[18]                      ; Merged with PWM_sig:u1|cou[18]         ;
; PWM_sig:u4|cou[18]                      ; Merged with PWM_sig:u1|cou[18]         ;
; PWM_sig:u2|cou[17]                      ; Merged with PWM_sig:u1|cou[17]         ;
; PWM_sig:u3|cou[17]                      ; Merged with PWM_sig:u1|cou[17]         ;
; PWM_sig:u4|cou[17]                      ; Merged with PWM_sig:u1|cou[17]         ;
; PWM_sig:u2|cou[16]                      ; Merged with PWM_sig:u1|cou[16]         ;
; PWM_sig:u3|cou[16]                      ; Merged with PWM_sig:u1|cou[16]         ;
; PWM_sig:u4|cou[16]                      ; Merged with PWM_sig:u1|cou[16]         ;
; PWM_sig:u2|cou[15]                      ; Merged with PWM_sig:u1|cou[15]         ;
; PWM_sig:u3|cou[15]                      ; Merged with PWM_sig:u1|cou[15]         ;
; PWM_sig:u4|cou[15]                      ; Merged with PWM_sig:u1|cou[15]         ;
; PWM_sig:u2|cou[14]                      ; Merged with PWM_sig:u1|cou[14]         ;
; PWM_sig:u3|cou[14]                      ; Merged with PWM_sig:u1|cou[14]         ;
; PWM_sig:u4|cou[14]                      ; Merged with PWM_sig:u1|cou[14]         ;
; PWM_sig:u2|cou[13]                      ; Merged with PWM_sig:u1|cou[13]         ;
; PWM_sig:u3|cou[13]                      ; Merged with PWM_sig:u1|cou[13]         ;
; PWM_sig:u4|cou[13]                      ; Merged with PWM_sig:u1|cou[13]         ;
; PWM_sig:u2|cou[12]                      ; Merged with PWM_sig:u1|cou[12]         ;
; PWM_sig:u3|cou[12]                      ; Merged with PWM_sig:u1|cou[12]         ;
; PWM_sig:u4|cou[12]                      ; Merged with PWM_sig:u1|cou[12]         ;
; PWM_sig:u2|cou[11]                      ; Merged with PWM_sig:u1|cou[11]         ;
; PWM_sig:u3|cou[11]                      ; Merged with PWM_sig:u1|cou[11]         ;
; PWM_sig:u4|cou[11]                      ; Merged with PWM_sig:u1|cou[11]         ;
; PWM_sig:u2|cou[10]                      ; Merged with PWM_sig:u1|cou[10]         ;
; PWM_sig:u3|cou[10]                      ; Merged with PWM_sig:u1|cou[10]         ;
; PWM_sig:u4|cou[10]                      ; Merged with PWM_sig:u1|cou[10]         ;
; PWM_sig:u2|cou[9]                       ; Merged with PWM_sig:u1|cou[9]          ;
; PWM_sig:u3|cou[9]                       ; Merged with PWM_sig:u1|cou[9]          ;
; PWM_sig:u4|cou[9]                       ; Merged with PWM_sig:u1|cou[9]          ;
; PWM_sig:u2|cou[8]                       ; Merged with PWM_sig:u1|cou[8]          ;
; PWM_sig:u3|cou[8]                       ; Merged with PWM_sig:u1|cou[8]          ;
; PWM_sig:u4|cou[8]                       ; Merged with PWM_sig:u1|cou[8]          ;
; PWM_sig:u2|cou[7]                       ; Merged with PWM_sig:u1|cou[7]          ;
; PWM_sig:u3|cou[7]                       ; Merged with PWM_sig:u1|cou[7]          ;
; PWM_sig:u4|cou[7]                       ; Merged with PWM_sig:u1|cou[7]          ;
; PWM_sig:u2|cou[6]                       ; Merged with PWM_sig:u1|cou[6]          ;
; PWM_sig:u3|cou[6]                       ; Merged with PWM_sig:u1|cou[6]          ;
; PWM_sig:u4|cou[6]                       ; Merged with PWM_sig:u1|cou[6]          ;
; PWM_sig:u2|cou[5]                       ; Merged with PWM_sig:u1|cou[5]          ;
; PWM_sig:u3|cou[5]                       ; Merged with PWM_sig:u1|cou[5]          ;
; PWM_sig:u4|cou[5]                       ; Merged with PWM_sig:u1|cou[5]          ;
; PWM_sig:u2|cou[4]                       ; Merged with PWM_sig:u1|cou[4]          ;
; PWM_sig:u3|cou[4]                       ; Merged with PWM_sig:u1|cou[4]          ;
; PWM_sig:u4|cou[4]                       ; Merged with PWM_sig:u1|cou[4]          ;
; PWM_sig:u2|cou[3]                       ; Merged with PWM_sig:u1|cou[3]          ;
; PWM_sig:u3|cou[3]                       ; Merged with PWM_sig:u1|cou[3]          ;
; PWM_sig:u4|cou[3]                       ; Merged with PWM_sig:u1|cou[3]          ;
; PWM_sig:u2|cou[2]                       ; Merged with PWM_sig:u1|cou[2]          ;
; PWM_sig:u3|cou[2]                       ; Merged with PWM_sig:u1|cou[2]          ;
; PWM_sig:u4|cou[2]                       ; Merged with PWM_sig:u1|cou[2]          ;
; PWM_sig:u2|cou[1]                       ; Merged with PWM_sig:u1|cou[1]          ;
; PWM_sig:u3|cou[1]                       ; Merged with PWM_sig:u1|cou[1]          ;
; PWM_sig:u4|cou[1]                       ; Merged with PWM_sig:u1|cou[1]          ;
; PWM_sig:u2|cou[0]                       ; Merged with PWM_sig:u1|cou[0]          ;
; PWM_sig:u3|cou[0]                       ; Merged with PWM_sig:u1|cou[0]          ;
; PWM_sig:u4|cou[0]                       ; Merged with PWM_sig:u1|cou[0]          ;
; PWM_sig:u2|flag                         ; Merged with PWM_sig:u1|flag            ;
; PWM_sig:u3|flag                         ; Merged with PWM_sig:u1|flag            ;
; PWM_sig:u4|flag                         ; Merged with PWM_sig:u1|flag            ;
; RecieveLogic:Inst|sample_cnt[4..7]      ; Lost fanout                            ;
; CalcPrec[27..30]                        ; Merged with CalcPrec[26]               ;
; DC4[27..30]                             ; Merged with DC4[26]                    ;
; Total Number of Removed Registers = 230 ;                                        ;
+-----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+---------------------------------+--------------------+-------------------------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register                            ;
+---------------------------------+--------------------+-------------------------------------------------------------------+
; RecieveLogic:Inst|sample_cnt[7] ; Lost Fanouts       ; RecieveLogic:Inst|sample_cnt[6], RecieveLogic:Inst|sample_cnt[5], ;
;                                 ;                    ; RecieveLogic:Inst|sample_cnt[4]                                   ;
+---------------------------------+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1067  ;
; Number of registers using Synchronous Clear  ; 170   ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 334   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 568   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PWM_sig:u1|FixedDC[31]                                                                                                                                                                                                                                                                                                          ; 2       ;
; PWM_sig:u1|FixedDC[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; PWM_sig:u1|flag                                                                                                                                                                                                                                                                                                                 ; 5       ;
; PWM_sig:u2|FixedDC[31]                                                                                                                                                                                                                                                                                                          ; 2       ;
; PWM_sig:u2|FixedDC[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; PWM_sig:u3|FixedDC[31]                                                                                                                                                                                                                                                                                                          ; 2       ;
; PWM_sig:u3|FixedDC[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; PWM_sig:u4|FixedDC[31]                                                                                                                                                                                                                                                                                                          ; 2       ;
; PWM_sig:u4|FixedDC[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; DC4[31]                                                                                                                                                                                                                                                                                                                         ; 4       ;
; CalcPrec[31]                                                                                                                                                                                                                                                                                                                    ; 1       ;
; DC4[0]                                                                                                                                                                                                                                                                                                                          ; 4       ;
; CalcPrec[0]                                                                                                                                                                                                                                                                                                                     ; 1       ;
; ResInt[31]                                                                                                                                                                                                                                                                                                                      ; 1       ;
; ResInt[0]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; RecieveLogic:Inst|q1                                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DroneTop|PWM_sig:u3|pwm          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DroneTop|RecieveLogic:Inst|state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                               ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                           ; Untyped        ;
; sld_segment_size                                ; 16384                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                            ; String         ;
; sld_inversion_mask_length                       ; 79                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 17                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PWM_sig:u1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 13             ; Untyped                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_qqo ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PWM_sig:u2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 13             ; Untyped                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_qqo ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PWM_sig:u3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 13             ; Untyped                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_qqo ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PWM_sig:u4|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                           ;
; LPM_WIDTHD             ; 13             ; Untyped                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_qqo ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RecieveLogic:Inst"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; counterrecieve ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 267                         ;
;     CLR               ; 13                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 25                          ;
;     ENA CLR SCLR      ; 4                           ;
;     SLD               ; 26                          ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 3935                        ;
;     arith             ; 1942                        ;
;         0 data inputs ; 124                         ;
;         1 data inputs ; 951                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 553                         ;
;     normal            ; 1961                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 721                         ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 477                         ;
;         5 data inputs ; 509                         ;
;         6 data inputs ; 81                          ;
;     shared            ; 32                          ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 17                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 81.00                       ;
; Average LUT depth     ; 67.67                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PmodCLP:lcd_inst|lcd_cmd_ptr[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PmodCLP:lcd_inst|lcd_cmd_ptr[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[0]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[0]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[1]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[1]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[2]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[2]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[3]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[3]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[7]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YA[7]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[4]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[5]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; YB[6]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; gclk                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gclk                                ; N/A                                                                                                                                                            ;
; rst                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A                                                                                                                                                            ;
; rst                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue May 21 10:07:07 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Drone -c DroneTop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dronetop.vhd
    Info (12022): Found design unit 1: DroneTop-ARC_DroneTop File: F:/DroneQuartus/DroneTop.vhd Line: 33
    Info (12023): Found entity 1: DroneTop File: F:/DroneQuartus/DroneTop.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: F:/DroneQuartus/PLL.vhd Line: 22
    Info (12023): Found entity 1: PLL File: F:/DroneQuartus/PLL.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file active_reset.vhd
    Info (12022): Found design unit 1: Active_reset-Active_reset_architecture File: F:/DroneQuartus/Active_reset.vhd Line: 25
    Info (12023): Found entity 1: Active_reset File: F:/DroneQuartus/Active_reset.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: F:/DroneQuartus/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: F:/DroneQuartus/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file pwm_sig.vhd
    Info (12022): Found design unit 1: PWM_sig-PWM_sig_architecture File: F:/DroneQuartus/PWM_sig.vhd Line: 27
    Info (12023): Found entity 1: PWM_sig File: F:/DroneQuartus/PWM_sig.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pmodclp.vhd
    Info (12022): Found design unit 1: PmodCLP-Behavioral File: F:/DroneQuartus/PmodCLP.vhd Line: 22
    Info (12023): Found entity 1: PmodCLP File: F:/DroneQuartus/PmodCLP.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file old.vhd
    Info (12022): Found design unit 1: a-aa File: F:/DroneQuartus/old.vhd Line: 39
    Info (12023): Found entity 1: a File: F:/DroneQuartus/old.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file recievelogic.vhd
    Info (12022): Found design unit 1: RecieveLogic-Behavioral File: F:/DroneQuartus/RecieveLogic.vhd Line: 17
    Info (12023): Found entity 1: RecieveLogic File: F:/DroneQuartus/RecieveLogic.vhd Line: 7
Info (12127): Elaborating entity "DroneTop" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(8): used implicit default value for signal "Q" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(9): used implicit default value for signal "TestA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(10): used implicit default value for signal "TestB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(11): used implicit default value for signal "TestC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(12): used implicit default value for signal "TestD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(13): used implicit default value for signal "TestE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(14): used implicit default value for signal "TestF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(15): used implicit default value for signal "TestG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(16): used implicit default value for signal "TestH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(17): used implicit default value for signal "TestI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(18): used implicit default value for signal "TestJ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at DroneTop.vhd(19): used implicit default value for signal "TestK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/DroneQuartus/DroneTop.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at DroneTop.vhd(36): object "s_CounterRecieve" assigned a value but never read File: F:/DroneQuartus/DroneTop.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at DroneTop.vhd(37): object "s_Done" assigned a value but never read File: F:/DroneQuartus/DroneTop.vhd Line: 37
Info (12128): Elaborating entity "RecieveLogic" for hierarchy "RecieveLogic:Inst" File: F:/DroneQuartus/DroneTop.vhd Line: 75
Info (12128): Elaborating entity "PWM_sig" for hierarchy "PWM_sig:u1" File: F:/DroneQuartus/DroneTop.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8l84.tdf
    Info (12023): Found entity 1: altsyncram_8l84 File: F:/DroneQuartus/db/altsyncram_8l84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: F:/DroneQuartus/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: F:/DroneQuartus/db/mux_5hb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: F:/DroneQuartus/db/mux_jlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: F:/DroneQuartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: F:/DroneQuartus/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: F:/DroneQuartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: F:/DroneQuartus/db/cntr_t3j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: F:/DroneQuartus/db/cntr_69i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: F:/DroneQuartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: F:/DroneQuartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.21.10:07:41 Progress: Loading sld1a6ac226/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a6ac226/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/DroneQuartus/db/ip/sld1a6ac226/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/DroneQuartus/db/ip/sld1a6ac226/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PWM_sig:u1|Div0" File: F:/DroneQuartus/PWM_sig.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PWM_sig:u2|Div0" File: F:/DroneQuartus/PWM_sig.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PWM_sig:u3|Div0" File: F:/DroneQuartus/PWM_sig.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PWM_sig:u4|Div0" File: F:/DroneQuartus/PWM_sig.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: F:/DroneQuartus/DroneTop.vhd Line: 123
Info (12130): Elaborated megafunction instantiation "PWM_sig:u1|lpm_divide:Div0" File: F:/DroneQuartus/PWM_sig.vhd Line: 46
Info (12133): Instantiated megafunction "PWM_sig:u1|lpm_divide:Div0" with the following parameter: File: F:/DroneQuartus/PWM_sig.vhd Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qqo.tdf
    Info (12023): Found entity 1: lpm_divide_qqo File: F:/DroneQuartus/db/lpm_divide_qqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf
    Info (12023): Found entity 1: abs_divider_3dg File: F:/DroneQuartus/db/abs_divider_3dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f File: F:/DroneQuartus/db/alt_u_div_m2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_3p9.tdf
    Info (12023): Found entity 1: lpm_abs_3p9 File: F:/DroneQuartus/db/lpm_abs_3p9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9 File: F:/DroneQuartus/db/lpm_abs_5p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: F:/DroneQuartus/DroneTop.vhd Line: 123
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: F:/DroneQuartus/DroneTop.vhd Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fpo.tdf
    Info (12023): Found entity 1: lpm_divide_fpo File: F:/DroneQuartus/db/lpm_divide_fpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg File: F:/DroneQuartus/db/abs_divider_obg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: F:/DroneQuartus/db/alt_u_div_00f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf
    Info (12023): Found entity 1: lpm_abs_on9 File: F:/DroneQuartus/db/lpm_abs_on9.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Q" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 8
    Warning (13410): Pin "TestA" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 9
    Warning (13410): Pin "TestB" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 10
    Warning (13410): Pin "TestC" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 11
    Warning (13410): Pin "TestD" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 12
    Warning (13410): Pin "TestE" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 13
    Warning (13410): Pin "TestF" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 14
    Warning (13410): Pin "TestG" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 15
    Warning (13410): Pin "TestH" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 16
    Warning (13410): Pin "TestI" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 17
    Warning (13410): Pin "TestJ" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 18
    Warning (13410): Pin "TestK" is stuck at GND File: F:/DroneQuartus/DroneTop.vhd Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5026 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 4960 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Tue May 21 10:08:05 2024
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:01


