#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 31 14:41:52 2025
# Process ID         : 77026
# Current directory  : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1
# Command line       : vivado -log LayerNorm_axis_broadcaster_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LayerNorm_axis_broadcaster_top_0_0.tcl
# Log file           : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/LayerNorm_axis_broadcaster_top_0_0.vds
# Journal file       : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/vivado.jou
# Running On         : Hua
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 3800.038 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16476 MB
# Swap memory        : 0 MB
# Total Virtual      : 16476 MB
# Available Virtual  : 10095 MB
#-----------------------------------------------------------
source LayerNorm_axis_broadcaster_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top LayerNorm_axis_broadcaster_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 77289
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.164 ; gain = 126.656 ; free physical = 1036 ; free virtual = 4874
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LayerNorm_axis_broadcaster_top_0_0' [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_axis_broadcaster_top_0_0/synth/LayerNorm_axis_broadcaster_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_top' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/axis_broadcaster_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_0' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/.Xil/Vivado-77026-Hua/realtime/axis_broadcaster_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/.Xil/Vivado-77026-Hua/realtime/axis_broadcaster_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_top' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/axis_broadcaster_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'LayerNorm_axis_broadcaster_top_0_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_axis_broadcaster_top_0_0/synth/LayerNorm_axis_broadcaster_top_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.133 ; gain = 198.625 ; free physical = 768 ; free virtual = 4607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.133 ; gain = 198.625 ; free physical = 781 ; free virtual = 4621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.133 ; gain = 198.625 ; free physical = 781 ; free virtual = 4621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.133 ; gain = 0.000 ; free physical = 781 ; free virtual = 4622
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0/axis_broadcaster_0_in_context.xdc] for cell 'inst/u_brdcstip'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/axis_broadcaster_0/axis_broadcaster_0/axis_broadcaster_0_in_context.xdc] for cell 'inst/u_brdcstip'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_axis_broadcaster_top_0_0/LayerNorm_axis_broadcaster_top_0_0_ooc.xdc'.
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.785 ; gain = 0.000 ; free physical = 793 ; free virtual = 4633
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.785 ; gain = 0.000 ; free physical = 793 ; free virtual = 4633
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2565.785 ; gain = 246.277 ; free physical = 864 ; free virtual = 4705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.789 ; gain = 254.281 ; free physical = 864 ; free virtual = 4705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_brdcstip. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.789 ; gain = 254.281 ; free physical = 864 ; free virtual = 4705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.789 ; gain = 254.281 ; free physical = 862 ; free virtual = 4704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2573.789 ; gain = 254.281 ; free physical = 884 ; free virtual = 4725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3220.457 ; gain = 900.949 ; free physical = 162 ; free virtual = 3813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3220.457 ; gain = 900.949 ; free physical = 162 ; free virtual = 3813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3230.473 ; gain = 910.965 ; free physical = 149 ; free virtual = 3797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |axis_broadcaster_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axis_broadcaster |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 194 ; free virtual = 3417
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3392.285 ; gain = 1025.125 ; free physical = 184 ; free virtual = 3388
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.285 ; gain = 1072.777 ; free physical = 184 ; free virtual = 3388
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.285 ; gain = 0.000 ; free physical = 183 ; free virtual = 3387
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.285 ; gain = 0.000 ; free physical = 172 ; free virtual = 3380
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: aeb61dbc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3392.285 ; gain = 1980.730 ; free physical = 159 ; free virtual = 3367
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2349.954; main = 2349.954; forked = 208.666
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3687.008; main = 3318.457; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_axis_broadcaster_top_0_0_synth_1/LayerNorm_axis_broadcaster_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LayerNorm_axis_broadcaster_top_0_0_utilization_synth.rpt -pb LayerNorm_axis_broadcaster_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 14:42:19 2025...
