Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 26 12:24:25 2021
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : 7a100tftg256-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |    0 |     0 |     63400 |  0.00 |
|   LUT as Logic          |    0 |     0 |     63400 |  0.00 |
|   LUT as Memory         |    0 |     0 |     19000 |  0.00 |
| Slice Registers         |    0 |     0 |    126800 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    126800 |  0.00 |
|   Register as Latch     |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                |    0 |     0 |     31700 |  0.00 |
| F8 Muxes                |    0 |     0 |     15850 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       135 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       135 |  0.00 |
|   RAMB18       |    0 |     0 |       270 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   31 |     0 |       170 | 18.24 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       163 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       170 |  0.00 |
| OLOGIC                      |    0 |     0 |       170 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   17 |                  IO |
| OBUFT    |   15 |                  IO |
| OBUF     |   14 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| design_1_xbar_1                             |    1 |
| design_1_xbar_0                             |    1 |
| design_1_xadc_wiz_0_0                       |    1 |
| design_1_util_vector_logic_1_0              |    1 |
| design_1_util_vector_logic_0_1              |    1 |
| design_1_util_vector_logic_0_0              |    1 |
| design_1_util_ds_buf_4_0                    |    1 |
| design_1_util_ds_buf_3_0                    |    1 |
| design_1_system_ila_0_3                     |    1 |
| design_1_qspi_programmer_0_0                |    1 |
| design_1_proc_sys_reset_0_0                 |    1 |
| design_1_dlconstant_gpio_3_0                |    1 |
| design_1_dlconstant_gpio_2_0                |    1 |
| design_1_dlconstant_gpio_1_0                |    1 |
| design_1_dlconstant_gpio_0_0                |    1 |
| design_1_clk_wiz_1_0                        |    1 |
| design_1_clk_wiz_0_0                        |    1 |
| design_1_axis_broadcaster_1_0               |    1 |
| design_1_axis_broadcaster_0_1               |    1 |
| design_1_axis_broadcaster_0_0               |    1 |
| design_1_axi_quad_spi_0_0                   |    1 |
| design_1_axi_iic_0_0                        |    1 |
| design_1_axi_bram_ctrl_0_bram_0             |    1 |
| design_1_axi_bram_ctrl_0_0                  |    1 |
| design_1_auto_ss_slidr_0                    |    1 |
| design_1_auto_pc_3                          |    1 |
| design_1_auto_pc_2                          |    1 |
| design_1_auto_pc_1                          |    1 |
| design_1_auto_pc_0                          |    1 |
| design_1_TDCChannelSlice_2_0                |    1 |
| design_1_TDCChannelSlice_1_0                |    1 |
| design_1_TDCChannelSlice_0_0                |    1 |
| design_1_StartStopGenerator_0_0             |    1 |
| design_1_MME_0_0                            |    1 |
| design_1_InputLogic_2_0                     |    1 |
| design_1_InputLogic_1_0                     |    1 |
| design_1_InputLogic_0_0                     |    1 |
| design_1_CoarseTreeDistributor_0_0          |    1 |
| design_1_BeltBus_TTM_0_0                    |    1 |
| design_1_BeltBus_TDCHistogrammer_1_0        |    1 |
| design_1_BeltBus_TDCHistogrammer_0_0        |    1 |
| design_1_BeltBus_TDCCounter_0_0             |    1 |
| design_1_BeltBus_NodeInserter_0_2           |    1 |
| design_1_BeltBus_NodeInserter_0_1           |    1 |
| design_1_BeltBus_NodeInserter_0_0           |    1 |
| design_1_BeltBus_LedCounter_0_0             |    1 |
| design_1_AXI4_TDC_Wrapper_0_0               |    1 |
| design_1_AXI4_BitstreamUpdater_0_0          |    1 |
| design_1_AXI4_AXIToIIC_0_0                  |    1 |
| design_1_AXI4Stream_X7S_VirtualTDL_0_2      |    1 |
| design_1_AXI4Stream_X7S_VirtualTDL_0_1      |    1 |
| design_1_AXI4Stream_X7S_VirtualTDL_0_0      |    1 |
| design_1_AXI4Stream_Synchronizer_0_2        |    1 |
| design_1_AXI4Stream_Synchronizer_0_1        |    1 |
| design_1_AXI4Stream_Synchronizer_0_0        |    1 |
| design_1_AXI4Stream_PeriodMet_0_0           |    1 |
| design_1_AXI4Stream_OverflowCounter_0_2     |    1 |
| design_1_AXI4Stream_OverflowCounter_0_1     |    1 |
| design_1_AXI4Stream_OverflowCounter_0_0     |    1 |
| design_1_AXI4Stream_MuxDebugg_0_0           |    1 |
| design_1_AXI4Stream_MagicCalibrator_0_2     |    1 |
| design_1_AXI4Stream_MagicCalibrator_0_1     |    1 |
| design_1_AXI4Stream_MagicCalibrator_0_0     |    1 |
| design_1_AXI4Stream_IperDecoder_0_2         |    1 |
| design_1_AXI4Stream_IperDecoder_0_1         |    1 |
| design_1_AXI4Stream_IperDecoder_0_0         |    1 |
| design_1_AXI4Stream_FT245Sync_0_0           |    1 |
| design_1_AXI4Stream_CoarseExtensionCore_0_2 |    1 |
| design_1_AXI4Stream_CoarseExtensionCore_0_1 |    1 |
| design_1_AXI4Stream_CoarseExtensionCore_0_0 |    1 |
+---------------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


