/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Tue Apr 18 16:58:21 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_10("\n", 1u);
static std::string const __str_literal_26(" ALU output: %x", 15u);
static std::string const __str_literal_24(" Ctrl instr ", 12u);
static std::string const __str_literal_23(" MEM ", 5u);
static std::string const __str_literal_15(" MMIO ", 6u);
static std::string const __str_literal_13(" Potential r1: %x, Potential r2: %x", 35u);
static std::string const __str_literal_25(" Standard instr ", 16u);
static std::string const __str_literal_22(" }", 2u);
static std::string const __str_literal_18("'h%h", 4u);
static std::string const __str_literal_19(", ", 2u);
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_11("D", 1u);
static std::string const __str_literal_14("E", 1u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_12("Instr bits: %x", 14u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("L\t%d\t%d\t", 8u);
static std::string const __str_literal_16("Mem { ", 6u);
static std::string const __str_literal_9("PC %x", 5u);
static std::string const __str_literal_28("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_27("W", 1u);
static std::string const __str_literal_20("addr: ", 6u);
static std::string const __str_literal_17("byte_en: ", 9u);
static std::string const __str_literal_21("data: ", 6u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 222u, 2u, (tUInt8)1u, 0u),
    INST_e2w(simHdl, "e2w", this, 126u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mEpoch(simHdl, "mEpoch", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_program_counter(simHdl, "program_counter", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_scoreboard(simHdl, "scoreboard", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d558(69u),
    DEF_toDmem_rv_port1__read____d554(69u),
    DEF_toImem_rv_port1__read____d550(69u),
    DEF_d2e_first____d221(222u),
    DEF_e2w_first____d414(126u),
    DEF_f2d_first____d21(113u),
    DEF_fromMMIO_rv_port1__read____d422(69u),
    DEF_fromMMIO_rv_port0__read____d560(69u),
    DEF_toMMIO_rv_port0__read____d278(69u),
    DEF_fromDmem_rv_port1__read____d424(69u),
    DEF_fromDmem_rv_port0__read____d556(69u),
    DEF_toDmem_rv_port0__read____d281(69u),
    DEF_fromImem_rv_port1__read____d24(69u),
    DEF_fromImem_rv_port0__read____d552(69u),
    DEF_toImem_rv_port0__read____d4(69u),
    DEF_TASK_fopen___d2(2863311530u),
    DEF_f2d_first__1_BITS_112_TO_48___d216(65u),
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219(222u),
    DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218(117u),
    DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405(126u),
    DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404(88u),
    DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19(113u),
    DEF__16_CONCAT_program_counter_1_CONCAT_0___d16(69u),
    DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313(69u),
    DEF__1_CONCAT_getMMIOResp_a___d559(69u),
    DEF__1_CONCAT_getDResp_a___d555(69u),
    DEF__1_CONCAT_getIResp_a___d551(69u),
    DEF__0_CONCAT_DONTCARE___d47(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 77u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[2u], "dEpoch__h8268", SYM_DEF, &DEF_dEpoch__h8268, 1u);
  init_symbol(&symbols[3u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[4u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[5u], "fEpoch__h5053", SYM_DEF, &DEF_fEpoch__h5053, 1u);
  init_symbol(&symbols[6u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[7u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[8u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[9u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[10u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[11u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[12u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[13u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[14u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[15u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[16u], "imm__h8426", SYM_DEF, &DEF_imm__h8426, 32u);
  init_symbol(&symbols[17u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[18u], "mEpoch", SYM_MODULE, &INST_mEpoch);
  init_symbol(&symbols[19u], "program_counter", SYM_MODULE, &INST_program_counter);
  init_symbol(&symbols[20u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[21u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[22u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[23u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[24u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[25u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[26u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[27u], "rd_idx__h11773", SYM_DEF, &DEF_rd_idx__h11773, 5u);
  init_symbol(&symbols[28u], "rd_idx__h5079", SYM_DEF, &DEF_rd_idx__h5079, 5u);
  init_symbol(&symbols[29u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[30u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[31u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[32u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[33u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[34u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[35u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[36u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[37u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[38u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[39u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[40u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[41u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[42u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[43u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[44u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[45u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[46u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[47u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[48u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[49u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[50u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[51u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[52u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[53u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[54u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[55u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[56u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[57u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[58u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[59u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[60u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[61u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[62u], "rs1_idx__h5077", SYM_DEF, &DEF_rs1_idx__h5077, 5u);
  init_symbol(&symbols[63u], "rs2_idx__h5078", SYM_DEF, &DEF_rs2_idx__h5078, 5u);
  init_symbol(&symbols[64u], "rv1__h8271", SYM_DEF, &DEF_rv1__h8271, 32u);
  init_symbol(&symbols[65u], "scoreboard", SYM_MODULE, &INST_scoreboard);
  init_symbol(&symbols[66u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[67u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[68u], "starting__h4059", SYM_DEF, &DEF_starting__h4059, 1u);
  init_symbol(&symbols[69u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[70u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[71u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[72u], "x__h8643", SYM_DEF, &DEF_x__h8643, 12u);
  init_symbol(&symbols[73u], "x__h8691", SYM_DEF, &DEF_x__h8691, 12u);
  init_symbol(&symbols[74u], "x__h8761", SYM_DEF, &DEF_x__h8761, 13u);
  init_symbol(&symbols[75u], "x__h8924", SYM_DEF, &DEF_x__h8924, 21u);
  init_symbol(&symbols[76u], "y__h8422", SYM_DEF, &DEF_y__h8422, 1u);
}


/* Rule actions */

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_starting__h4059 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4059)
      DEF_TASK_fopen___d2 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d2 = 2863311530u;
  if (DEF_starting__h4059)
    INST_lfh.METH_write(DEF_TASK_fopen___d2);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4059)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d2, &__str_literal_3);
  if (DEF_starting__h4059)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt32 DEF_x__h4521;
  tUInt64 DEF_x__h4560;
  tUInt32 DEF_x__h5034;
  tUInt64 DEF_v__h4546;
  DEF_signed_0___d15 = 0u;
  DEF_v__h4546 = INST_fresh_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_x__h5034 = INST_program_counter.METH_read();
  DEF_y__h8422 = INST_mEpoch.METH_read();
  DEF_x__h4560 = 281474976710655llu & (DEF_v__h4546 + 1llu);
  DEF_x__h4521 = DEF_x__h5034 + 4u;
  DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19.set_bits_in_word((tUInt32)(DEF_x__h5034 >> 15u),
										3u,
										0u,
										17u).set_whole_word((((tUInt32)(32767u & DEF_x__h5034)) << 17u) | (tUInt32)(DEF_x__h4521 >> 15u),
												    2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h4521)) << 17u) | (((tUInt32)(DEF_y__h8422)) << 16u)) | (tUInt32)(DEF_v__h4546 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF_v__h4546),
																	  0u);
  DEF__16_CONCAT_program_counter_1_CONCAT_0___d16.set_bits_in_word((tUInt8)16u,
								   2u,
								   0u,
								   5u).set_whole_word(DEF_x__h5034,
										      1u).set_whole_word(0u, 0u);
  INST_program_counter.METH_write(DEF_x__h4521);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d3,
		    &__str_literal_5,
		    DEF_v__h4546,
		    DEF_v__h4546,
		    (tUInt8)0u);
  INST_fresh_id.METH_write(DEF_x__h4560);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_v__h4546,
		    DEF_signed_0___d15,
		    &__str_literal_7);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d3,
		  &__str_literal_8,
		  DEF_v__h4546,
		  DEF_signed_0___d15);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_9, DEF_x__h5034);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_program_counter_1_CONCAT_0___d16);
  INST_f2d.METH_enq(DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d108;
  tUInt8 DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d107;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__4_BIT_25_32___d133;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d114;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d115;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d123;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d119;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d126;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d128;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d103;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b0___d92;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b100___d95;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b101___d96;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d187;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d93;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d90;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d94;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d91;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_30_EQ_ETC___d131;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d146;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d113;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d148;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_65_ETC___d173;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d179;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_ETC___d155;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d116;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d182;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d185;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d186;
  tUInt8 DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212;
  tUInt32 DEF_rs2__h5081;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d50;
  tUInt32 DEF_rs1__h5080;
  tUInt8 DEF_x__h7039;
  tUInt8 DEF_x__h6652;
  tUInt8 DEF_x__h7125;
  tUInt8 DEF_x__h6999;
  tUInt8 DEF_x__h7328;
  tUInt32 DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d165;
  tUInt32 DEF_imemInst__h5049;
  tUInt64 DEF_current_id__h5054;
  tUInt32 DEF__read__h2256;
  tUInt32 DEF__read__h2287;
  tUInt32 DEF__read__h2318;
  tUInt32 DEF__read__h2349;
  tUInt32 DEF__read__h2380;
  tUInt32 DEF__read__h2411;
  tUInt32 DEF__read__h2442;
  tUInt32 DEF__read__h2473;
  tUInt32 DEF__read__h2504;
  tUInt32 DEF__read__h2535;
  tUInt32 DEF__read__h2566;
  tUInt32 DEF__read__h2597;
  tUInt32 DEF__read__h2628;
  tUInt32 DEF__read__h2659;
  tUInt32 DEF__read__h2690;
  tUInt32 DEF__read__h2721;
  tUInt32 DEF__read__h2752;
  tUInt32 DEF__read__h2783;
  tUInt32 DEF__read__h2814;
  tUInt32 DEF__read__h2845;
  tUInt32 DEF__read__h2876;
  tUInt32 DEF__read__h2907;
  tUInt32 DEF__read__h2938;
  tUInt32 DEF__read__h2969;
  tUInt32 DEF__read__h3000;
  tUInt32 DEF__read__h3031;
  tUInt32 DEF__read__h3062;
  tUInt32 DEF__read__h3093;
  tUInt32 DEF__read__h3124;
  tUInt32 DEF__read__h3155;
  tUInt32 DEF__read__h3186;
  tUInt8 DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d102;
  DEF_signed_0___d15 = 0u;
  DEF_f2d_first____d21 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d24 = INST_fromImem_rv.METH_port1__read();
  DEF_rd_idx__h5079 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 7u, 5u);
  DEF_rs1_idx__h5077 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h5078 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 20u, 5u);
  DEF__read__h3186 = INST_rf_31.METH_read();
  DEF__read__h3093 = INST_rf_28.METH_read();
  DEF__read__h3155 = INST_rf_30.METH_read();
  DEF__read__h3062 = INST_rf_27.METH_read();
  DEF__read__h3124 = INST_rf_29.METH_read();
  DEF__read__h3031 = INST_rf_26.METH_read();
  DEF__read__h3000 = INST_rf_25.METH_read();
  DEF__read__h2938 = INST_rf_23.METH_read();
  DEF__read__h2969 = INST_rf_24.METH_read();
  DEF__read__h2907 = INST_rf_22.METH_read();
  DEF__read__h2876 = INST_rf_21.METH_read();
  DEF__read__h2845 = INST_rf_20.METH_read();
  DEF__read__h2814 = INST_rf_19.METH_read();
  DEF__read__h2783 = INST_rf_18.METH_read();
  DEF__read__h2752 = INST_rf_17.METH_read();
  DEF__read__h2690 = INST_rf_15.METH_read();
  DEF__read__h2721 = INST_rf_16.METH_read();
  DEF__read__h2659 = INST_rf_14.METH_read();
  DEF__read__h2628 = INST_rf_13.METH_read();
  DEF__read__h2597 = INST_rf_12.METH_read();
  DEF__read__h2566 = INST_rf_11.METH_read();
  DEF__read__h2473 = INST_rf_8.METH_read();
  DEF__read__h2535 = INST_rf_10.METH_read();
  DEF__read__h2442 = INST_rf_7.METH_read();
  DEF__read__h2504 = INST_rf_9.METH_read();
  DEF__read__h2411 = INST_rf_6.METH_read();
  DEF__read__h2380 = INST_rf_5.METH_read();
  DEF__read__h2349 = INST_rf_4.METH_read();
  DEF__read__h2287 = INST_rf_2.METH_read();
  DEF__read__h2318 = INST_rf_3.METH_read();
  DEF__read__h2256 = INST_rf_1.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = INST_scoreboard.METH_search3(DEF_rd_idx__h5079);
  DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = INST_scoreboard.METH_search2(DEF_rs2_idx__h5078);
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d21,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__1_BITS_112_TO_48___d216);
  DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = INST_scoreboard.METH_search1(DEF_rs1_idx__h5077);
  DEF_current_id__h5054 = primExtract64(48u, 113u, DEF_f2d_first____d21, 32u, 47u, 32u, 0u);
  DEF_y__h8422 = INST_mEpoch.METH_read();
  DEF_imemInst__h5049 = DEF_fromImem_rv_port1__read____d24.get_whole_word(0u);
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d165 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word32(0u,
													      20u,
													      12u);
  DEF_x__h7328 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h7125 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h6999 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h6652 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h7039 = DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u, 12u, 3u);
  DEF_fEpoch__h5053 = DEF_f2d_first____d21.get_bits_in_word8(1u, 16u, 1u);
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_fEpoch__h5053 == DEF_y__h8422;
  DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d50 = DEF_rs1_idx__h5077 == (tUInt8)0u;
  switch (DEF_rs1_idx__h5077) {
  case (tUInt8)0u:
    DEF_rs1__h5080 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h5080 = DEF__read__h2256;
    break;
  case (tUInt8)2u:
    DEF_rs1__h5080 = DEF__read__h2287;
    break;
  case (tUInt8)3u:
    DEF_rs1__h5080 = DEF__read__h2318;
    break;
  case (tUInt8)4u:
    DEF_rs1__h5080 = DEF__read__h2349;
    break;
  case (tUInt8)5u:
    DEF_rs1__h5080 = DEF__read__h2380;
    break;
  case (tUInt8)6u:
    DEF_rs1__h5080 = DEF__read__h2411;
    break;
  case (tUInt8)7u:
    DEF_rs1__h5080 = DEF__read__h2442;
    break;
  case (tUInt8)8u:
    DEF_rs1__h5080 = DEF__read__h2473;
    break;
  case (tUInt8)9u:
    DEF_rs1__h5080 = DEF__read__h2504;
    break;
  case (tUInt8)10u:
    DEF_rs1__h5080 = DEF__read__h2535;
    break;
  case (tUInt8)11u:
    DEF_rs1__h5080 = DEF__read__h2566;
    break;
  case (tUInt8)12u:
    DEF_rs1__h5080 = DEF__read__h2597;
    break;
  case (tUInt8)13u:
    DEF_rs1__h5080 = DEF__read__h2628;
    break;
  case (tUInt8)14u:
    DEF_rs1__h5080 = DEF__read__h2659;
    break;
  case (tUInt8)15u:
    DEF_rs1__h5080 = DEF__read__h2690;
    break;
  case (tUInt8)16u:
    DEF_rs1__h5080 = DEF__read__h2721;
    break;
  case (tUInt8)17u:
    DEF_rs1__h5080 = DEF__read__h2752;
    break;
  case (tUInt8)18u:
    DEF_rs1__h5080 = DEF__read__h2783;
    break;
  case (tUInt8)19u:
    DEF_rs1__h5080 = DEF__read__h2814;
    break;
  case (tUInt8)20u:
    DEF_rs1__h5080 = DEF__read__h2845;
    break;
  case (tUInt8)21u:
    DEF_rs1__h5080 = DEF__read__h2876;
    break;
  case (tUInt8)22u:
    DEF_rs1__h5080 = DEF__read__h2907;
    break;
  case (tUInt8)23u:
    DEF_rs1__h5080 = DEF__read__h2938;
    break;
  case (tUInt8)24u:
    DEF_rs1__h5080 = DEF__read__h2969;
    break;
  case (tUInt8)25u:
    DEF_rs1__h5080 = DEF__read__h3000;
    break;
  case (tUInt8)26u:
    DEF_rs1__h5080 = DEF__read__h3031;
    break;
  case (tUInt8)27u:
    DEF_rs1__h5080 = DEF__read__h3062;
    break;
  case (tUInt8)28u:
    DEF_rs1__h5080 = DEF__read__h3093;
    break;
  case (tUInt8)29u:
    DEF_rs1__h5080 = DEF__read__h3124;
    break;
  case (tUInt8)30u:
    DEF_rs1__h5080 = DEF__read__h3155;
    break;
  case (tUInt8)31u:
    DEF_rs1__h5080 = DEF__read__h3186;
    break;
  default:
    DEF_rs1__h5080 = 2863311530u;
  }
  switch (DEF_rs2_idx__h5078) {
  case (tUInt8)0u:
    DEF_rs2__h5081 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h5081 = DEF__read__h2256;
    break;
  case (tUInt8)2u:
    DEF_rs2__h5081 = DEF__read__h2287;
    break;
  case (tUInt8)3u:
    DEF_rs2__h5081 = DEF__read__h2318;
    break;
  case (tUInt8)4u:
    DEF_rs2__h5081 = DEF__read__h2349;
    break;
  case (tUInt8)5u:
    DEF_rs2__h5081 = DEF__read__h2380;
    break;
  case (tUInt8)6u:
    DEF_rs2__h5081 = DEF__read__h2411;
    break;
  case (tUInt8)7u:
    DEF_rs2__h5081 = DEF__read__h2442;
    break;
  case (tUInt8)8u:
    DEF_rs2__h5081 = DEF__read__h2473;
    break;
  case (tUInt8)9u:
    DEF_rs2__h5081 = DEF__read__h2504;
    break;
  case (tUInt8)10u:
    DEF_rs2__h5081 = DEF__read__h2535;
    break;
  case (tUInt8)11u:
    DEF_rs2__h5081 = DEF__read__h2566;
    break;
  case (tUInt8)12u:
    DEF_rs2__h5081 = DEF__read__h2597;
    break;
  case (tUInt8)13u:
    DEF_rs2__h5081 = DEF__read__h2628;
    break;
  case (tUInt8)14u:
    DEF_rs2__h5081 = DEF__read__h2659;
    break;
  case (tUInt8)15u:
    DEF_rs2__h5081 = DEF__read__h2690;
    break;
  case (tUInt8)16u:
    DEF_rs2__h5081 = DEF__read__h2721;
    break;
  case (tUInt8)17u:
    DEF_rs2__h5081 = DEF__read__h2752;
    break;
  case (tUInt8)18u:
    DEF_rs2__h5081 = DEF__read__h2783;
    break;
  case (tUInt8)19u:
    DEF_rs2__h5081 = DEF__read__h2814;
    break;
  case (tUInt8)20u:
    DEF_rs2__h5081 = DEF__read__h2845;
    break;
  case (tUInt8)21u:
    DEF_rs2__h5081 = DEF__read__h2876;
    break;
  case (tUInt8)22u:
    DEF_rs2__h5081 = DEF__read__h2907;
    break;
  case (tUInt8)23u:
    DEF_rs2__h5081 = DEF__read__h2938;
    break;
  case (tUInt8)24u:
    DEF_rs2__h5081 = DEF__read__h2969;
    break;
  case (tUInt8)25u:
    DEF_rs2__h5081 = DEF__read__h3000;
    break;
  case (tUInt8)26u:
    DEF_rs2__h5081 = DEF__read__h3031;
    break;
  case (tUInt8)27u:
    DEF_rs2__h5081 = DEF__read__h3062;
    break;
  case (tUInt8)28u:
    DEF_rs2__h5081 = DEF__read__h3093;
    break;
  case (tUInt8)29u:
    DEF_rs2__h5081 = DEF__read__h3124;
    break;
  case (tUInt8)30u:
    DEF_rs2__h5081 = DEF__read__h3155;
    break;
  case (tUInt8)31u:
    DEF_rs2__h5081 = DEF__read__h3186;
    break;
  default:
    DEF_rs2__h5081 = 2863311530u;
  }
  switch (DEF_x__h6652) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d186 = DEF_x__h6652 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112 = DEF_x__h7039 == (tUInt8)0u;
  switch (DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d165) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_65_ETC___d173 = DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d50;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_65_ETC___d173 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_20___d165 == 261u && DEF_fromImem_rv_port1__read__4_BITS_19_TO_15_6_EQ_0___d50;
  }
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d113 = DEF_x__h7039 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d146 = DEF_x__h7328 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d148 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d146 || DEF_x__h7328 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_30_EQ_ETC___d131 = DEF_x__h7125 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d93 = DEF_x__h6652 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d91 = DEF_x__h6652 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d94 = DEF_x__h6652 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d90 = DEF_x__h6652 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d187 = DEF_x__h6652 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b101___d96 = DEF_x__h6652 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b100___d95 = DEF_x__h6652 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d103 = DEF_rd_idx__h5079 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b0___d92 = DEF_x__h6652 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d102 = DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d90 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d91 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b0___d92 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d93 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d94 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b100___d95 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b101___d96)))));
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d128 = DEF_x__h7039 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d126 = DEF_x__h7039 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d119 = DEF_x__h7039 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117 = DEF_x__h7039 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d123 = DEF_x__h7039 == (tUInt8)3u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d114 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d113;
  switch (DEF_x__h6999) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d179 = (((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d114 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d119) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d126) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d128;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d179 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d179 = DEF_x__h6999 == (tUInt8)111u || (DEF_x__h6999 == (tUInt8)115u && (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112 && (DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d103 && DEF_IF_fromImem_rv_port1__read__4_BITS_31_TO_20_65_ETC___d173)));
  }
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d115 = DEF_x__h7039 == (tUInt8)2u;
  DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d116 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d114 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d115;
  switch (DEF_x__h7039) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_ETC___d155 = DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d148;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_ETC___d155 = (((((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d113 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d115) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d123) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d126) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d128) && DEF_fromImem_rv_port1__read__4_BITS_31_TO_25_45_EQ_ETC___d146;
  }
  switch (DEF_x__h6999) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d182 = DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d116;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d182 = DEF_IF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_ETC___d155;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d182 = DEF_x__h6999 == (tUInt8)55u || DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d179;
  }
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 = (!DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 && !DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29) && !DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46 = DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 || !DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
  DEF_NOT_fromImem_rv_port1__read__4_BIT_25_32___d133 = !DEF_fromImem_rv_port1__read____d24.get_bits_in_word8(0u,
													      25u,
													      1u);
  switch (DEF_x__h6999) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d185 = (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d116 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d119;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d185 = (((((DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d112 || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d115) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d123) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d117) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d126) || DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d128) || (DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d113 ? DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_30_EQ_ETC___d131 && DEF_NOT_fromImem_rv_port1__read__4_BIT_25_32___d133 : DEF_fromImem_rv_port1__read__4_BITS_14_TO_12_11_EQ_ETC___d119 && ((DEF_fromImem_rv_port1__read__4_BITS_31_TO_26_30_EQ_ETC___d131 || DEF_x__h7125 == (tUInt8)16u) && DEF_NOT_fromImem_rv_port1__read__4_BIT_25_32___d133));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d185 = DEF_x__h6999 == (tUInt8)23u || DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d182;
  }
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d107 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44 && (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d102 && !DEF_fromImem_rv_port1__read__4_BITS_11_TO_7_1_EQ_0___d103));
  DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d108 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 && DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d44;
  DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218.set_bits_in_word((tUInt32)(DEF_rs1__h5080 >> 11u),
										 3u,
										 0u,
										 21u).set_whole_word((((tUInt32)(2047u & DEF_rs1__h5080)) << 21u) | (tUInt32)(DEF_rs2__h5081 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_rs2__h5081)) << 21u) | (((tUInt32)(DEF_rd_idx__h5079)) << 16u)) | (tUInt32)(DEF_current_id__h5054 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_current_id__h5054),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219.set_bits_in_word(1073741823u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d185)) << 29u) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d186 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b0___d92 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d187 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d93 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d94 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b100___d95)))))) << 28u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d186 || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d187 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d93))) << 27u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d102)) << 26u)) | (((tUInt32)(((((DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b0___d92 || DEF_x__h6652 == (tUInt8)1u) || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b100___d95) || DEF_x__h6652 == (tUInt8)6u) || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d94) || ((DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b101___d96 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d90) || ((DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d187 || DEF_x__h6652 == (tUInt8)9u) || (DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d186 || DEF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_0b_ETC___d91))))) << 25u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_2_9_EQ_ETC___d212)) << 22u)) | (tUInt32)(DEF_imemInst__h5049 >> 10u)),
										 6u,
										 0u,
										 30u).set_whole_word((((tUInt32)(1023u & DEF_imemInst__h5049)) << 22u) | primExtract32(22u,
																				       65u,
																				       DEF_f2d_first__1_BITS_112_TO_48___d216,
																				       32u,
																				       64u,
																				       32u,
																				       43u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__1_BITS_112_TO_48___d216,
																      32u,
																      42u,
																      32u,
																      11u),
															4u).set_whole_word((DEF_f2d_first__1_BITS_112_TO_48___d216.get_bits_in_word32(0u,
																								      0u,
																								      11u) << 21u) | DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218.get_bits_in_word32(3u,
																																				      0u,
																																				      21u),
																	   3u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218.get_whole_word(0u),
																								    0u);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46)
    INST_f2d.METH_deq();
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,48,-32,s",
		      DEF_lfh___d3,
		      &__str_literal_6,
		      DEF_current_id__h5054,
		      DEF_signed_0___d15,
		      &__str_literal_11);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h5054,
		    DEF_signed_0___d15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_12, DEF_imemInst__h5049);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h5054,
		    DEF_signed_0___d15);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d3,
		    &__str_literal_13,
		    DEF_rs1__h5080,
		    DEF_rs2__h5081);
    if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d107)
    INST_scoreboard.METH_insert(DEF_rd_idx__h5079);
  if (DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7_3_AND_NOT_sc_ETC___d108)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt32 DEF_x__h9338;
  tUInt8 DEF_x__h10643;
  tUInt8 DEF_shift_amount__h8536;
  tUInt8 DEF_x__h10267;
  tUInt8 DEF_x__h10260;
  tUInt8 DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294;
  tUInt8 DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320;
  tUInt8 DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d324;
  tUInt8 DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d327;
  tUInt8 DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d362;
  tUInt8 DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_24_ETC___d411;
  tUInt8 DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d293;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d273;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d274;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d275;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_ULT_d2e_first__ETC___d348;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_SLT_d2e_first__ETC___d344;
  tUInt8 DEF_d2e_first__21_BITS_116_TO_85_31_EQ_d2e_first___ETC___d340;
  tUInt8 DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306;
  tUInt8 DEF_req_byte_en__h9147;
  tUInt32 DEF_x__h9339;
  tUInt8 DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292;
  tUInt32 DEF_data__h10335;
  tUInt32 DEF_v__h9720;
  tUInt8 DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322;
  tUInt32 DEF_nextPc__h10338;
  tUInt32 DEF_v__h9755;
  tUInt8 DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354;
  tUInt32 DEF__theResult___fst__h10535;
  tUInt32 DEF_nextPC__h10518;
  tUInt32 DEF__theResult___fst__h10515;
  tUInt32 DEF__theResult___fst__h10449;
  tUInt32 DEF_rd_val__h10107;
  tUInt32 DEF_rd_val__h10103;
  tUInt32 DEF_data__h8428;
  tUInt8 DEF_d2e_first__21_BIT_184___d329;
  tUInt8 DEF_d2e_first__21_BIT_185___d330;
  tUInt8 DEF_d2e_first__21_BIT_187___d295;
  tUInt8 DEF_d2e_first__21_BIT_212___d367;
  tUInt8 DEF_offset__h8433;
  tUInt8 DEF_size__h8431;
  tUInt8 DEF_funct3__h10105;
  tUInt32 DEF_alu_src2__h10104;
  tUInt8 DEF_shamt__h10110;
  tUInt8 DEF_rd_idx__h8273;
  tUInt32 DEF_rv2__h8272;
  tUInt32 DEF_ppc__h8270;
  tUInt32 DEF_pc__h8269;
  tUInt64 DEF_current_id__h8274;
  DEF_signed_0___d15 = 0u;
  DEF_d2e_first____d221 = INST_d2e.METH_first();
  DEF_d2e_first__21_BIT_188___d226 = DEF_d2e_first____d221.get_bits_in_word8(5u, 28u, 1u);
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_y__h8422 = INST_mEpoch.METH_read();
  DEF_current_id__h8274 = primExtract64(48u, 222u, DEF_d2e_first____d221, 32u, 47u, 32u, 0u);
  DEF_pc__h8269 = primExtract32(32u, 222u, DEF_d2e_first____d221, 32u, 181u, 32u, 150u);
  DEF_rv2__h8272 = primExtract32(32u, 222u, DEF_d2e_first____d221, 32u, 84u, 32u, 53u);
  DEF_ppc__h8270 = primExtract32(32u, 222u, DEF_d2e_first____d221, 32u, 149u, 32u, 118u);
  DEF_x__h8643 = DEF_d2e_first____d221.get_bits_in_word32(6u, 10u, 12u);
  DEF_rv1__h8271 = primExtract32(32u, 222u, DEF_d2e_first____d221, 32u, 116u, 32u, 85u);
  DEF_rd_idx__h8273 = DEF_d2e_first____d221.get_bits_in_word8(1u, 16u, 5u);
  DEF_funct3__h10105 = DEF_d2e_first____d221.get_bits_in_word8(6u, 2u, 3u);
  DEF_d2e_first__21_BIT_213___d247 = DEF_d2e_first____d221.get_bits_in_word8(6u, 21u, 1u);
  DEF_size__h8431 = DEF_d2e_first____d221.get_bits_in_word8(6u, 2u, 2u);
  DEF_d2e_first__21_BIT_217___d232 = DEF_d2e_first____d221.get_bits_in_word8(6u, 25u, 1u);
  DEF_d2e_first__21_BIT_212___d367 = DEF_d2e_first____d221.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__21_BIT_187___d295 = DEF_d2e_first____d221.get_bits_in_word8(5u, 27u, 1u);
  DEF_d2e_first__21_BIT_185___d330 = DEF_d2e_first____d221.get_bits_in_word8(5u, 25u, 1u);
  DEF_dEpoch__h8268 = DEF_d2e_first____d221.get_bits_in_word8(3u, 21u, 1u);
  DEF_d2e_first__21_BIT_184___d329 = DEF_d2e_first____d221.get_bits_in_word8(5u, 24u, 1u);
  DEF_v__h9755 = DEF_pc__h8269 + 4u;
  DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322 = DEF_d2e_first____d221.get_bits_in_word8(5u,
												 26u,
												 3u) == (tUInt8)6u;
  DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 = DEF_d2e_first____d221.get_bits_in_word8(6u,
													  22u,
													  3u);
  DEF_d2e_first__21_BITS_116_TO_85_31_EQ_d2e_first___ETC___d340 = DEF_rv1__h8271 == DEF_rv2__h8272;
  DEF_d2e_first__21_BITS_116_TO_85_31_SLT_d2e_first__ETC___d344 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rv1__h8271),
									   32u,
									   (tUInt32)(DEF_rv2__h8272));
  DEF_d2e_first__21_BITS_116_TO_85_31_ULT_d2e_first__ETC___d348 = DEF_rv1__h8271 < DEF_rv2__h8272;
  switch (DEF_funct3__h10105) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = DEF_d2e_first__21_BITS_116_TO_85_31_EQ_d2e_first___ETC___d340;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = !DEF_d2e_first__21_BITS_116_TO_85_31_EQ_d2e_first___ETC___d340;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = DEF_d2e_first__21_BITS_116_TO_85_31_SLT_d2e_first__ETC___d344;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = !DEF_d2e_first__21_BITS_116_TO_85_31_SLT_d2e_first__ETC___d344;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = DEF_d2e_first__21_BITS_116_TO_85_31_ULT_d2e_first__ETC___d348;
    break;
  default:
    DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 = !DEF_d2e_first__21_BITS_116_TO_85_31_ULT_d2e_first__ETC___d348;
  }
  DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228 = DEF_d2e_first____d221.get_bits_in_word8(5u,
											       25u,
											       2u) == (tUInt8)0u;
  DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230 = DEF_d2e_first__21_BIT_188___d226 || !DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228;
  DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292 = !DEF_d2e_first__21_BIT_188___d226 && DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228;
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 = DEF_dEpoch__h8268 == DEF_y__h8422;
  DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224 = !DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223;
  DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_24_ETC___d411 = DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224 && (DEF_d2e_first____d221.get_bits_in_word8(6u,
																				     26u,
																				     1u) && !(DEF_rd_idx__h8273 == (tUInt8)0u));
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d327 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 && (DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230 && !DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322);
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d324 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 && (DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230 && DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322);
  DEF_x__h8924 = 2097151u & (((((((tUInt32)(DEF_d2e_first__21_BIT_213___d247)) << 20u) | (((tUInt32)(DEF_d2e_first____d221.get_bits_in_word8(6u,
																	     2u,
																	     8u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d221.get_bits_in_word8(6u,
																										  10u,
																										  1u))) << 11u)) | (DEF_d2e_first____d221.get_bits_in_word32(6u,
																																	     11u,
																																	     10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h8761 = 8191u & (((((((tUInt32)(DEF_d2e_first__21_BIT_213___d247)) << 12u) | (((tUInt32)(DEF_d2e_first____d221.get_bits_in_word8(5u,
																	  29u,
																	  1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d221.get_bits_in_word8(6u,
																									       15u,
																									       6u))) << 5u)) | (((tUInt32)(primExtract8(4u,
																															222u,
																															DEF_d2e_first____d221,
																															32u,
																															193u,
																															32u,
																															190u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h8691 = 4095u & ((((tUInt32)(DEF_d2e_first____d221.get_bits_in_word8(6u,
									      15u,
									      7u))) << 5u) | (tUInt32)(primExtract8(5u,
														    222u,
														    DEF_d2e_first____d221,
														    32u,
														    193u,
														    32u,
														    189u)));
  DEF_imm__h8426 = DEF_d2e_first__21_BIT_217___d232 && DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 == (tUInt8)0u ? primSignExt32(32u,
																		   12u,
																		   (tUInt32)(DEF_x__h8643)) : (DEF_d2e_first__21_BIT_217___d232 && DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 == (tUInt8)1u ? primSignExt32(32u,
																																					       12u,
																																					       (tUInt32)(DEF_x__h8691)) : (DEF_d2e_first__21_BIT_217___d232 && DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 == (tUInt8)2u ? primSignExt32(32u,
																																																									   13u,
																																																									   (tUInt32)(DEF_x__h8761)) : (DEF_d2e_first__21_BIT_217___d232 && DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 == (tUInt8)3u ? DEF_d2e_first____d221.get_bits_in_word32(6u,
																																																																																  2u,
																																																																																  20u) << 12u : (DEF_d2e_first__21_BIT_217___d232 && DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																		 21u,
																																																																																																		 (tUInt32)(DEF_x__h8924)) : 0u))));
  DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271 = DEF_rv1__h8271 + DEF_imm__h8426;
  DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 = (tUInt32)(DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271 >> 2u);
  DEF_alu_src2__h10104 = DEF_d2e_first__21_BIT_187___d295 ? DEF_rv2__h8272 : DEF_imm__h8426;
  DEF_shamt__h10110 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h10104);
  DEF_offset__h8433 = (tUInt8)((tUInt8)3u & DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271);
  DEF_rd_val__h10103 = DEF_pc__h8269 + DEF_imm__h8426;
  DEF_nextPC__h10518 = (((tUInt32)(DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___fst__h10535 = DEF_IF_d2e_first__21_BITS_196_TO_194_38_EQ_0b0_39__ETC___d354 ? DEF_rd_val__h10103 : DEF_v__h9755;
  DEF__theResult___fst__h10515 = DEF_d2e_first__21_BIT_184___d329 && !DEF_d2e_first__21_BIT_185___d330 ? DEF_nextPC__h10518 : DEF__theResult___fst__h10535;
  DEF__theResult___fst__h10449 = DEF_d2e_first__21_BIT_184___d329 && DEF_d2e_first__21_BIT_185___d330 ? DEF_rd_val__h10103 : DEF__theResult___fst__h10515;
  DEF_nextPc__h10338 = DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322 ? DEF__theResult___fst__h10449 : DEF_v__h9755;
  switch (DEF_size__h8431) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h8433));
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h8433));
    break;
  case (tUInt8)2u:
    DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h8433));
    break;
  default:
    DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306 = (tUInt8)0u;
  }
  DEF_req_byte_en__h9147 = DEF_d2e_first__21_BIT_187___d295 ? DEF_IF_d2e_first__21_BITS_195_TO_194_96_EQ_0b0_97__ETC___d306 : (tUInt8)0u;
  DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d275 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 == 1006649342u;
  DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d273 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 == 1006649340u;
  DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d274 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 == 1006649341u;
  DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d293 = DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292 && (DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d273 || (DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d274 || DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d275));
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d362 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 && !(DEF_ppc__h8270 == DEF_nextPc__h10338);
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 && (DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292 && (!DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d273 && (!DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d274 && !DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d275)));
  DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 && DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d293;
  DEF_x__h10260 = primSLT8(1u, 32u, (tUInt32)(DEF_rv1__h8271), 32u, (tUInt32)(DEF_alu_src2__h10104));
  DEF_x__h10267 = DEF_rv1__h8271 < DEF_alu_src2__h10104;
  switch (DEF_funct3__h10105) {
  case (tUInt8)0u:
    DEF_rd_val__h10107 = DEF_d2e_first__21_BIT_187___d295 && DEF_d2e_first__21_BIT_212___d367 ? DEF_rv1__h8271 - DEF_alu_src2__h10104 : DEF_rv1__h8271 + DEF_alu_src2__h10104;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h10107 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rv1__h8271),
				      5u,
				      (tUInt8)(DEF_shamt__h10110));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h10107 = (tUInt32)(DEF_x__h10260);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h10107 = (tUInt32)(DEF_x__h10267);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h10107 = DEF_rv1__h8271 ^ DEF_alu_src2__h10104;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h10107 = DEF_d2e_first__21_BIT_212___d367 ? primShiftRA32(32u,
									  32u,
									  (tUInt32)(DEF_rv1__h8271),
									  5u,
									  (tUInt8)(DEF_shamt__h10110)) : primShiftR32(32u,
														      32u,
														      (tUInt32)(DEF_rv1__h8271),
														      5u,
														      (tUInt8)(DEF_shamt__h10110));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h10107 = DEF_rv1__h8271 | DEF_alu_src2__h10104;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h10107 = DEF_rv1__h8271 & DEF_alu_src2__h10104;
    break;
  default:
    DEF_rd_val__h10107 = 0u;
  }
  DEF_data__h8428 = DEF_d2e_first__21_BIT_184___d329 && DEF_d2e_first__21_BIT_187___d295 ? DEF_imm__h8426 : (DEF_d2e_first__21_BIT_184___d329 && !DEF_d2e_first__21_BIT_187___d295 ? DEF_rd_val__h10103 : DEF_rd_val__h10107);
  DEF_v__h9720 = DEF_d2e_first__21_BITS_188_TO_186_21_EQ_0b110___d322 ? DEF_v__h9755 : DEF_data__h8428;
  DEF_shift_amount__h8536 = (tUInt8)31u & (DEF_offset__h8433 << 3u);
  DEF_x__h9339 = primShiftL32(32u,
			      32u,
			      (tUInt32)(DEF_rv2__h8272),
			      5u,
			      (tUInt8)(DEF_shift_amount__h8536));
  DEF_data__h10335 = DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292 ? DEF_x__h9339 : DEF_v__h9720;
  DEF_x__h10643 = (tUInt8)1u & (DEF_y__h8422 + (tUInt8)1u);
  DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404.set_bits_in_word(DEF_d2e_first____d221.get_bits_in_word32(6u,
															  6u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    222u,
														    DEF_d2e_first____d221,
														    32u,
														    197u,
														    32u,
														    182u) << 16u) | (tUInt32)(DEF_current_id__h8274 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_current_id__h8274),
															0u);
  DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d292 && DEF_d2e_first____d221.get_bits_in_word8(6u,
																											4u,
																											1u))) << 29u) | (((tUInt32)(DEF_size__h8431)) << 27u)) | (((tUInt32)(DEF_offset__h8433)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d293)) << 24u)) | (tUInt32)(DEF_data__h10335 >> 8u)),
										 3u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h10335))) << 24u) | DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404.get_bits_in_word32(2u,
																															0u,
																															24u),
												     2u).set_whole_word(DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404.get_whole_word(1u),
															1u).set_whole_word(DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404.get_whole_word(0u),
																	   0u);
  DEF_x__h9338 = (DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h9147,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h9338,
															  1u).set_whole_word(DEF_x__h9339,
																	     0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15,
		    &__str_literal_14);
  INST_d2e.METH_deq();
  if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_16, &__str_literal_17);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_18, DEF_req_byte_en__h9147);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_20);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_18, DEF_x__h9338);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_21);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_18,
		    DEF_x__h9339,
		    &__str_literal_22);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d294)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_23);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_16, &__str_literal_17);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d3, &__str_literal_18, DEF_req_byte_en__h9147);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_20);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_18, DEF_x__h9338);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d3, &__str_literal_19, &__str_literal_21);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d3,
		    &__str_literal_18,
		    DEF_x__h9339,
		    &__str_literal_22);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d320)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d324)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d324)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_24);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d324)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d327)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d327)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_25);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_d2_ETC___d327)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d362)
    INST_mEpoch.METH_write(DEF_x__h10643);
  if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_AND_NO_ETC___d362)
    INST_program_counter.METH_write(DEF_nextPc__h10338);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_8,
		    DEF_current_id__h8274,
		    DEF_signed_0___d15);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d3, &__str_literal_26, DEF_data__h10335);
    if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d3, &__str_literal_10);
  }
  if (DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405);
  if (DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23_24_ETC___d411)
    INST_scoreboard.METH_remove1(DEF_rd_idx__h8273);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt8 DEF_x__h11546;
  tUInt8 DEF_NOT_e2w_first__14_BIT_87_57___d458;
  tUInt8 DEF_e2w_first__14_BIT_84_28_AND_NOT_e2w_first__14__ETC___d460;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0_31_AND_e2w_ETC___d461;
  tUInt8 DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d454;
  tUInt8 DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d456;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_1_81_AND_e2w_ETC___d482;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_2_83_AND_e2w_ETC___d484;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_3_85_AND_e2w_ETC___d486;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_4_87_AND_e2w_ETC___d488;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_5_89_AND_e2w_ETC___d490;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_6_91_AND_e2w_ETC___d492;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_7_93_AND_e2w_ETC___d494;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_8_95_AND_e2w_ETC___d496;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_9_97_AND_e2w_ETC___d498;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_10_99_AND_e2_ETC___d500;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_11_01_AND_e2_ETC___d502;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_12_03_AND_e2_ETC___d504;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_13_05_AND_e2_ETC___d506;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_14_07_AND_e2_ETC___d508;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_15_09_AND_e2_ETC___d510;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_16_11_AND_e2_ETC___d512;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_17_13_AND_e2_ETC___d514;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_18_15_AND_e2_ETC___d516;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_19_17_AND_e2_ETC___d518;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_20_19_AND_e2_ETC___d520;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_21_21_AND_e2_ETC___d522;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_22_23_AND_e2_ETC___d524;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_23_25_AND_e2_ETC___d526;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_24_27_AND_e2_ETC___d528;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_25_29_AND_e2_ETC___d530;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_26_31_AND_e2_ETC___d532;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_27_33_AND_e2_ETC___d534;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_28_35_AND_e2_ETC___d536;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_29_37_AND_e2_ETC___d538;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_30_39_AND_e2_ETC___d540;
  tUInt8 DEF_e2w_first__14_BITS_59_TO_55_30_EQ_31_41_AND_e2_ETC___d542;
  tUInt32 DEF_mem_data__h11494;
  tUInt32 DEF_v__h11200;
  tUInt8 DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d453;
  tUInt32 DEF_v__h11123;
  tUInt8 DEF_x__h11516;
  tUInt32 DEF_mem_data__h11495;
  tUInt32 DEF_x__h11575;
  tUInt32 DEF_x_first_data__h11353;
  tUInt32 DEF_x_first_data__h11478;
  tUInt32 DEF_data__h10978;
  tUInt64 DEF_current_id__h10980;
  DEF_signed_0___d15 = 0u;
  DEF_e2w_first____d414 = INST_e2w.METH_first();
  DEF_rd_idx__h11773 = DEF_e2w_first____d414.get_bits_in_word8(1u, 23u, 5u);
  DEF_fromMMIO_rv_port1__read____d422 = INST_fromMMIO_rv.METH_port1__read();
  DEF_fromDmem_rv_port1__read____d424 = INST_fromDmem_rv.METH_port1__read();
  DEF_current_id__h10980 = primExtract64(48u, 126u, DEF_e2w_first____d414, 32u, 47u, 32u, 0u);
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_data__h10978 = primExtract32(32u, 126u, DEF_e2w_first____d414, 32u, 119u, 32u, 88u);
  DEF_x_first_data__h11478 = DEF_fromDmem_rv_port1__read____d424.get_whole_word(0u);
  DEF_x_first_data__h11353 = DEF_fromMMIO_rv_port1__read____d422.get_whole_word(0u);
  DEF_e2w_first__14_BITS_125_TO_123___d432 = DEF_e2w_first____d414.get_bits_in_word8(3u, 27u, 3u);
  DEF_e2w_first__14_BIT_120___d420 = DEF_e2w_first____d414.get_bits_in_word8(3u, 24u, 1u);
  DEF_e2w_first__14_BIT_84___d428 = DEF_e2w_first____d414.get_bits_in_word8(2u, 20u, 1u);
  DEF_e2w_first__14_BIT_54___d415 = DEF_e2w_first____d414.get_bits_in_word8(1u, 22u, 1u);
  DEF_mem_data__h11494 = DEF_e2w_first__14_BIT_120___d420 ? DEF_x_first_data__h11353 : DEF_x_first_data__h11478;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431 = DEF_rd_idx__h11773 == (tUInt8)0u;
  DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417 = DEF_e2w_first____d414.get_bits_in_word8(1u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d453 = !DEF_e2w_first__14_BIT_54___d415 && DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_30_39_AND_e2_ETC___d540 = DEF_rd_idx__h11773 == (tUInt8)30u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_31_41_AND_e2_ETC___d542 = DEF_rd_idx__h11773 == (tUInt8)31u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_29_37_AND_e2_ETC___d538 = DEF_rd_idx__h11773 == (tUInt8)29u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_28_35_AND_e2_ETC___d536 = DEF_rd_idx__h11773 == (tUInt8)28u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_27_33_AND_e2_ETC___d534 = DEF_rd_idx__h11773 == (tUInt8)27u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_26_31_AND_e2_ETC___d532 = DEF_rd_idx__h11773 == (tUInt8)26u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_25_29_AND_e2_ETC___d530 = DEF_rd_idx__h11773 == (tUInt8)25u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_23_25_AND_e2_ETC___d526 = DEF_rd_idx__h11773 == (tUInt8)23u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_24_27_AND_e2_ETC___d528 = DEF_rd_idx__h11773 == (tUInt8)24u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_22_23_AND_e2_ETC___d524 = DEF_rd_idx__h11773 == (tUInt8)22u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_21_21_AND_e2_ETC___d522 = DEF_rd_idx__h11773 == (tUInt8)21u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_20_19_AND_e2_ETC___d520 = DEF_rd_idx__h11773 == (tUInt8)20u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_19_17_AND_e2_ETC___d518 = DEF_rd_idx__h11773 == (tUInt8)19u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_18_15_AND_e2_ETC___d516 = DEF_rd_idx__h11773 == (tUInt8)18u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_17_13_AND_e2_ETC___d514 = DEF_rd_idx__h11773 == (tUInt8)17u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_16_11_AND_e2_ETC___d512 = DEF_rd_idx__h11773 == (tUInt8)16u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_15_09_AND_e2_ETC___d510 = DEF_rd_idx__h11773 == (tUInt8)15u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_14_07_AND_e2_ETC___d508 = DEF_rd_idx__h11773 == (tUInt8)14u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_13_05_AND_e2_ETC___d506 = DEF_rd_idx__h11773 == (tUInt8)13u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_12_03_AND_e2_ETC___d504 = DEF_rd_idx__h11773 == (tUInt8)12u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_11_01_AND_e2_ETC___d502 = DEF_rd_idx__h11773 == (tUInt8)11u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_10_99_AND_e2_ETC___d500 = DEF_rd_idx__h11773 == (tUInt8)10u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_9_97_AND_e2w_ETC___d498 = DEF_rd_idx__h11773 == (tUInt8)9u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_8_95_AND_e2w_ETC___d496 = DEF_rd_idx__h11773 == (tUInt8)8u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_7_93_AND_e2w_ETC___d494 = DEF_rd_idx__h11773 == (tUInt8)7u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_6_91_AND_e2w_ETC___d492 = DEF_rd_idx__h11773 == (tUInt8)6u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_5_89_AND_e2w_ETC___d490 = DEF_rd_idx__h11773 == (tUInt8)5u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_4_87_AND_e2w_ETC___d488 = DEF_rd_idx__h11773 == (tUInt8)4u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_3_85_AND_e2w_ETC___d486 = DEF_rd_idx__h11773 == (tUInt8)3u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_2_83_AND_e2w_ETC___d484 = DEF_rd_idx__h11773 == (tUInt8)2u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_1_81_AND_e2w_ETC___d482 = DEF_rd_idx__h11773 == (tUInt8)1u && DEF_e2w_first__14_BIT_84___d428;
  DEF_e2w_first__14_BIT_84_28_AND_NOT_e2w_first__14__ETC___d460 = DEF_e2w_first__14_BIT_84___d428 && !DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431;
  DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d456 = DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d453 && !DEF_e2w_first__14_BIT_120___d420;
  DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d454 = DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d453 && DEF_e2w_first__14_BIT_120___d420;
  DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0_31_AND_e2w_ETC___d461 = DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431 && DEF_e2w_first__14_BIT_84_28_AND_NOT_e2w_first__14__ETC___d460;
  DEF_NOT_e2w_first__14_BIT_87_57___d458 = !DEF_e2w_first____d414.get_bits_in_word8(2u, 23u, 1u);
  DEF_x__h11546 = (tUInt8)31u & (DEF_e2w_first____d414.get_bits_in_word8(3u, 25u, 2u) << 3u);
  DEF_mem_data__h11495 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h11494),
				      5u,
				      (tUInt8)(DEF_x__h11546));
  DEF_x__h11575 = (tUInt32)(65535u & DEF_mem_data__h11495);
  DEF_x__h11516 = (tUInt8)((tUInt8)255u & DEF_mem_data__h11495);
  switch (DEF_e2w_first__14_BITS_125_TO_123___d432) {
  case (tUInt8)0u:
    DEF_v__h11200 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h11516));
    break;
  case (tUInt8)1u:
    DEF_v__h11200 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h11575));
    break;
  case (tUInt8)4u:
    DEF_v__h11200 = (tUInt32)(DEF_x__h11516);
    break;
  case (tUInt8)5u:
    DEF_v__h11200 = DEF_x__h11575;
    break;
  case (tUInt8)2u:
    DEF_v__h11200 = DEF_mem_data__h11495;
    break;
  default:
    DEF_v__h11200 = DEF_data__h10978;
  }
  DEF_v__h11123 = DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d453 ? DEF_v__h11200 : DEF_data__h10978;
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d3,
		    &__str_literal_6,
		    DEF_current_id__h10980,
		    DEF_signed_0___d15,
		    &__str_literal_27);
  INST_e2w.METH_deq();
  INST_retired.METH_enq(DEF_current_id__h10980);
  if (DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d456)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (DEF_NOT_e2w_first__14_BIT_54_15_52_AND_e2w_first___ETC___d454)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  if (DEF_NOT_e2w_first__14_BIT_87_57___d458)
    INST_program_counter.METH_write(0u);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_1_81_AND_e2w_ETC___d482)
    INST_rf_1.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0_31_AND_e2w_ETC___d461)
    INST_rf_0.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_2_83_AND_e2w_ETC___d484)
    INST_rf_2.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_3_85_AND_e2w_ETC___d486)
    INST_rf_3.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_4_87_AND_e2w_ETC___d488)
    INST_rf_4.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_5_89_AND_e2w_ETC___d490)
    INST_rf_5.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_6_91_AND_e2w_ETC___d492)
    INST_rf_6.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_7_93_AND_e2w_ETC___d494)
    INST_rf_7.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_8_95_AND_e2w_ETC___d496)
    INST_rf_8.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_9_97_AND_e2w_ETC___d498)
    INST_rf_9.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_10_99_AND_e2_ETC___d500)
    INST_rf_10.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_11_01_AND_e2_ETC___d502)
    INST_rf_11.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_12_03_AND_e2_ETC___d504)
    INST_rf_12.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_14_07_AND_e2_ETC___d508)
    INST_rf_14.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_13_05_AND_e2_ETC___d506)
    INST_rf_13.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_15_09_AND_e2_ETC___d510)
    INST_rf_15.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_16_11_AND_e2_ETC___d512)
    INST_rf_16.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_17_13_AND_e2_ETC___d514)
    INST_rf_17.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_18_15_AND_e2_ETC___d516)
    INST_rf_18.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_19_17_AND_e2_ETC___d518)
    INST_rf_19.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_20_19_AND_e2_ETC___d520)
    INST_rf_20.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_21_21_AND_e2_ETC___d522)
    INST_rf_21.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_22_23_AND_e2_ETC___d524)
    INST_rf_22.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_23_25_AND_e2_ETC___d526)
    INST_rf_23.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_24_27_AND_e2_ETC___d528)
    INST_rf_24.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_26_31_AND_e2_ETC___d532)
    INST_rf_26.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_25_29_AND_e2_ETC___d530)
    INST_rf_25.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_27_33_AND_e2_ETC___d534)
    INST_rf_27.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_28_35_AND_e2_ETC___d536)
    INST_rf_28.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_29_37_AND_e2_ETC___d538)
    INST_rf_29.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_30_39_AND_e2_ETC___d540)
    INST_rf_30.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BITS_59_TO_55_30_EQ_31_41_AND_e2_ETC___d542)
    INST_rf_31.METH_write(DEF_v__h11123);
  if (DEF_e2w_first__14_BIT_84_28_AND_NOT_e2w_first__14__ETC___d460)
    INST_scoreboard.METH_remove2(DEF_rd_idx__h11773);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h12517;
  tUInt64 DEF__read__h3809;
  tUInt64 DEF_f__h12506;
  DEF_signed_0___d15 = 0u;
  DEF_f__h12506 = INST_retired.METH_first();
  DEF__read__h3809 = INST_commit_id.METH_read();
  DEF_lfh___d3 = INST_lfh.METH_read();
  DEF_x__h12517 = 281474976710655llu & (DEF__read__h3809 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h12517);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d3,
		    &__str_literal_28,
		    DEF_f__h12506,
		    DEF__read__h3809,
		    DEF_signed_0___d15);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h12640;
  tUInt32 DEF_signed_1___d549;
  DEF_signed_1___d549 = 1u;
  DEF_signed_0___d15 = 0u;
  DEF_f__h12640 = INST_squashed.METH_first();
  DEF_lfh___d3 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d3,
		    &__str_literal_28,
		    DEF_f__h12640,
		    DEF_signed_0___d15,
		    DEF_signed_1___d549);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF_toImem_rv_port1__read____d550 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d550, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d550 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d550.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d551.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d551);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d552 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d552.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF_toDmem_rv_port1__read____d554 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d554, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d554 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d554.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d555.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d555);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d556 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d556.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF_toMMIO_rv_port1__read____d558 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d558,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d47.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d47);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d558 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d558.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d559.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d559);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d560 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d560.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_scoreboard.reset_RST_N(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_program_counter.reset_RST(ARG_rst_in);
  INST_mEpoch.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mEpoch.dump_state(indent + 2u);
  INST_program_counter.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_scoreboard.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 120u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405", 126u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d2", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d47", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_program_counter_1_CONCAT_0___d16", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d555", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d551", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d559", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BIT_188___d226", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BIT_213___d247", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__21_BIT_217___d232", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d221", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dEpoch__h8268", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BITS_125_TO_123___d432", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BITS_59_TO_55_30_EQ_0___d431", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BIT_120___d420", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BIT_54___d415", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__14_BIT_84___d428", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d414", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__1_BITS_112_TO_48___d216", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d21", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fEpoch__h5053", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d556", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d424", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d552", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d24", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d560", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d422", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h8426", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d3", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h11773", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h5079", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h5077", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h5078", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1__h8271", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d15", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4059", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d281", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d554", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d4", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d550", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d278", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d558", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8643", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8691", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8761", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8924", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h8422", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mEpoch.dump_VCD_defs(num);
  num = INST_program_counter.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_scoreboard.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234) != DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234, 3u);
	backing.DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 = DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218) != DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218, 117u);
	backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218 = DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219) != DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219, 222u);
	backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219 = DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224) != DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224, 1u);
	backing.DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224 = DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405) != DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405, 126u);
	backing.DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405 = DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d2) != DEF_TASK_fopen___d2)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d2, 32u);
	backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d47) != DEF__0_CONCAT_DONTCARE___d47)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d47, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d47 = DEF__0_CONCAT_DONTCARE___d47;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16) != DEF__16_CONCAT_program_counter_1_CONCAT_0___d16)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_program_counter_1_CONCAT_0___d16, 69u);
	backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16 = DEF__16_CONCAT_program_counter_1_CONCAT_0___d16;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313) != DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313 = DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d555) != DEF__1_CONCAT_getDResp_a___d555)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d555, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d555 = DEF__1_CONCAT_getDResp_a___d555;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d551) != DEF__1_CONCAT_getIResp_a___d551)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d551, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d551 = DEF__1_CONCAT_getIResp_a___d551;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d559) != DEF__1_CONCAT_getMMIOResp_a___d559)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d559, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d559 = DEF__1_CONCAT_getMMIOResp_a___d559;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271) != DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271, 32u);
	backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272) != DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272, 30u);
	backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228) != DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228, 1u);
	backing.DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228 = DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404) != DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404, 88u);
	backing.DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404 = DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223) != DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223, 1u);
	backing.DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230) != DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230, 1u);
	backing.DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230 = DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BIT_188___d226) != DEF_d2e_first__21_BIT_188___d226)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BIT_188___d226, 1u);
	backing.DEF_d2e_first__21_BIT_188___d226 = DEF_d2e_first__21_BIT_188___d226;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BIT_213___d247) != DEF_d2e_first__21_BIT_213___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BIT_213___d247, 1u);
	backing.DEF_d2e_first__21_BIT_213___d247 = DEF_d2e_first__21_BIT_213___d247;
      }
      ++num;
      if ((backing.DEF_d2e_first__21_BIT_217___d232) != DEF_d2e_first__21_BIT_217___d232)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__21_BIT_217___d232, 1u);
	backing.DEF_d2e_first__21_BIT_217___d232 = DEF_d2e_first__21_BIT_217___d232;
      }
      ++num;
      if ((backing.DEF_d2e_first____d221) != DEF_d2e_first____d221)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d221, 222u);
	backing.DEF_d2e_first____d221 = DEF_d2e_first____d221;
      }
      ++num;
      if ((backing.DEF_dEpoch__h8268) != DEF_dEpoch__h8268)
      {
	vcd_write_val(sim_hdl, num, DEF_dEpoch__h8268, 1u);
	backing.DEF_dEpoch__h8268 = DEF_dEpoch__h8268;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BITS_125_TO_123___d432) != DEF_e2w_first__14_BITS_125_TO_123___d432)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BITS_125_TO_123___d432, 3u);
	backing.DEF_e2w_first__14_BITS_125_TO_123___d432 = DEF_e2w_first__14_BITS_125_TO_123___d432;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417) != DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417, 1u);
	backing.DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417 = DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431) != DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431, 1u);
	backing.DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431 = DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BIT_120___d420) != DEF_e2w_first__14_BIT_120___d420)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BIT_120___d420, 1u);
	backing.DEF_e2w_first__14_BIT_120___d420 = DEF_e2w_first__14_BIT_120___d420;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BIT_54___d415) != DEF_e2w_first__14_BIT_54___d415)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BIT_54___d415, 1u);
	backing.DEF_e2w_first__14_BIT_54___d415 = DEF_e2w_first__14_BIT_54___d415;
      }
      ++num;
      if ((backing.DEF_e2w_first__14_BIT_84___d428) != DEF_e2w_first__14_BIT_84___d428)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__14_BIT_84___d428, 1u);
	backing.DEF_e2w_first__14_BIT_84___d428 = DEF_e2w_first__14_BIT_84___d428;
      }
      ++num;
      if ((backing.DEF_e2w_first____d414) != DEF_e2w_first____d414)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d414, 126u);
	backing.DEF_e2w_first____d414 = DEF_e2w_first____d414;
      }
      ++num;
      if ((backing.DEF_f2d_first__1_BITS_112_TO_48___d216) != DEF_f2d_first__1_BITS_112_TO_48___d216)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__1_BITS_112_TO_48___d216, 65u);
	backing.DEF_f2d_first__1_BITS_112_TO_48___d216 = DEF_f2d_first__1_BITS_112_TO_48___d216;
      }
      ++num;
      if ((backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23) != DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23, 1u);
	backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
      }
      ++num;
      if ((backing.DEF_f2d_first____d21) != DEF_f2d_first____d21)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d21, 113u);
	backing.DEF_f2d_first____d21 = DEF_f2d_first____d21;
      }
      ++num;
      if ((backing.DEF_fEpoch__h5053) != DEF_fEpoch__h5053)
      {
	vcd_write_val(sim_hdl, num, DEF_fEpoch__h5053, 1u);
	backing.DEF_fEpoch__h5053 = DEF_fEpoch__h5053;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d556) != DEF_fromDmem_rv_port0__read____d556)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d556, 69u);
	backing.DEF_fromDmem_rv_port0__read____d556 = DEF_fromDmem_rv_port0__read____d556;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d424) != DEF_fromDmem_rv_port1__read____d424)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d424, 69u);
	backing.DEF_fromDmem_rv_port1__read____d424 = DEF_fromDmem_rv_port1__read____d424;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d552) != DEF_fromImem_rv_port0__read____d552)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d552, 69u);
	backing.DEF_fromImem_rv_port0__read____d552 = DEF_fromImem_rv_port0__read____d552;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d24) != DEF_fromImem_rv_port1__read____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d24, 69u);
	backing.DEF_fromImem_rv_port1__read____d24 = DEF_fromImem_rv_port1__read____d24;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d560) != DEF_fromMMIO_rv_port0__read____d560)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d560, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d560 = DEF_fromMMIO_rv_port0__read____d560;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d422) != DEF_fromMMIO_rv_port1__read____d422)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d422, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d422 = DEF_fromMMIO_rv_port1__read____d422;
      }
      ++num;
      if ((backing.DEF_imm__h8426) != DEF_imm__h8426)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h8426, 32u);
	backing.DEF_imm__h8426 = DEF_imm__h8426;
      }
      ++num;
      if ((backing.DEF_lfh___d3) != DEF_lfh___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d3, 32u);
	backing.DEF_lfh___d3 = DEF_lfh___d3;
      }
      ++num;
      if ((backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19) != DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19)
      {
	vcd_write_val(sim_hdl, num, DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19, 113u);
	backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19 = DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19;
      }
      ++num;
      if ((backing.DEF_rd_idx__h11773) != DEF_rd_idx__h11773)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h11773, 5u);
	backing.DEF_rd_idx__h11773 = DEF_rd_idx__h11773;
      }
      ++num;
      if ((backing.DEF_rd_idx__h5079) != DEF_rd_idx__h5079)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h5079, 5u);
	backing.DEF_rd_idx__h5079 = DEF_rd_idx__h5079;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h5077) != DEF_rs1_idx__h5077)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h5077, 5u);
	backing.DEF_rs1_idx__h5077 = DEF_rs1_idx__h5077;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h5078) != DEF_rs2_idx__h5078)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h5078, 5u);
	backing.DEF_rs2_idx__h5078 = DEF_rs2_idx__h5078;
      }
      ++num;
      if ((backing.DEF_rv1__h8271) != DEF_rv1__h8271)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1__h8271, 32u);
	backing.DEF_rv1__h8271 = DEF_rv1__h8271;
      }
      ++num;
      if ((backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27) != DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27, 1u);
	backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27;
      }
      ++num;
      if ((backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29) != DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29, 1u);
	backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29;
      }
      ++num;
      if ((backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32) != DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32, 1u);
	backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
      }
      ++num;
      if ((backing.DEF_signed_0___d15) != DEF_signed_0___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d15, 32u);
	backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      }
      ++num;
      if ((backing.DEF_starting__h4059) != DEF_starting__h4059)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4059, 1u);
	backing.DEF_starting__h4059 = DEF_starting__h4059;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d281) != DEF_toDmem_rv_port0__read____d281)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d281, 69u);
	backing.DEF_toDmem_rv_port0__read____d281 = DEF_toDmem_rv_port0__read____d281;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d554) != DEF_toDmem_rv_port1__read____d554)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d554, 69u);
	backing.DEF_toDmem_rv_port1__read____d554 = DEF_toDmem_rv_port1__read____d554;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d4) != DEF_toImem_rv_port0__read____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d4, 69u);
	backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d550) != DEF_toImem_rv_port1__read____d550)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d550, 69u);
	backing.DEF_toImem_rv_port1__read____d550 = DEF_toImem_rv_port1__read____d550;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d278) != DEF_toMMIO_rv_port0__read____d278)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d278, 69u);
	backing.DEF_toMMIO_rv_port0__read____d278 = DEF_toMMIO_rv_port0__read____d278;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d558) != DEF_toMMIO_rv_port1__read____d558)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d558, 69u);
	backing.DEF_toMMIO_rv_port1__read____d558 = DEF_toMMIO_rv_port1__read____d558;
      }
      ++num;
      if ((backing.DEF_x__h8643) != DEF_x__h8643)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8643, 12u);
	backing.DEF_x__h8643 = DEF_x__h8643;
      }
      ++num;
      if ((backing.DEF_x__h8691) != DEF_x__h8691)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8691, 12u);
	backing.DEF_x__h8691 = DEF_x__h8691;
      }
      ++num;
      if ((backing.DEF_x__h8761) != DEF_x__h8761)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8761, 13u);
	backing.DEF_x__h8761 = DEF_x__h8761;
      }
      ++num;
      if ((backing.DEF_x__h8924) != DEF_x__h8924)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8924, 21u);
	backing.DEF_x__h8924 = DEF_x__h8924;
      }
      ++num;
      if ((backing.DEF_y__h8422) != DEF_y__h8422)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h8422, 1u);
	backing.DEF_y__h8422 = DEF_y__h8422;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234, 3u);
      backing.DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234 = DEF_IF_d2e_first__21_BIT_217_32_THEN_d2e_first__21_ETC___d234;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218, 117u);
      backing.DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218 = DEF_IF_fromImem_rv_port1__read__4_BITS_19_TO_15_6__ETC___d218;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219, 222u);
      backing.DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219 = DEF_IF_fromImem_rv_port1__read__4_BITS_6_TO_0_09_E_ETC___d219;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224, 1u);
      backing.DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224 = DEF_NOT_d2e_first__21_BIT_117_22_EQ_mEpoch_7_23___d224;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405, 126u);
      backing.DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405 = DEF_NOT_d2e_first__21_BIT_188_26_91_AND_d2e_first__ETC___d405;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d2, 32u);
      backing.DEF_TASK_fopen___d2 = DEF_TASK_fopen___d2;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d47, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d47 = DEF__0_CONCAT_DONTCARE___d47;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_program_counter_1_CONCAT_0___d16, 69u);
      backing.DEF__16_CONCAT_program_counter_1_CONCAT_0___d16 = DEF__16_CONCAT_program_counter_1_CONCAT_0___d16;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313 = DEF__1_CONCAT_IF_d2e_first__21_BIT_187_95_THEN_IF_d_ETC___d313;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d555, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d555 = DEF__1_CONCAT_getDResp_a___d555;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d551, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d551 = DEF__1_CONCAT_getIResp_a___d551;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d559, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d559 = DEF__1_CONCAT_getMMIOResp_a___d559;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271, 32u);
      backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d271;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272, 30u);
      backing.DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272 = DEF_d2e_first__21_BITS_116_TO_85_31_PLUS_IF_d2e_fi_ETC___d272;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228, 1u);
      backing.DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228 = DEF_d2e_first__21_BITS_186_TO_185_27_EQ_0b0___d228;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404, 88u);
      backing.DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404 = DEF_d2e_first__21_BITS_221_TO_182_03_CONCAT_d2e_fi_ETC___d404;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223, 1u);
      backing.DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223 = DEF_d2e_first__21_BIT_117_22_EQ_mEpoch_7___d223;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230, 1u);
      backing.DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230 = DEF_d2e_first__21_BIT_188_26_OR_NOT_d2e_first__21__ETC___d230;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BIT_188___d226, 1u);
      backing.DEF_d2e_first__21_BIT_188___d226 = DEF_d2e_first__21_BIT_188___d226;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BIT_213___d247, 1u);
      backing.DEF_d2e_first__21_BIT_213___d247 = DEF_d2e_first__21_BIT_213___d247;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__21_BIT_217___d232, 1u);
      backing.DEF_d2e_first__21_BIT_217___d232 = DEF_d2e_first__21_BIT_217___d232;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d221, 222u);
      backing.DEF_d2e_first____d221 = DEF_d2e_first____d221;
      vcd_write_val(sim_hdl, num++, DEF_dEpoch__h8268, 1u);
      backing.DEF_dEpoch__h8268 = DEF_dEpoch__h8268;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BITS_125_TO_123___d432, 3u);
      backing.DEF_e2w_first__14_BITS_125_TO_123___d432 = DEF_e2w_first__14_BITS_125_TO_123___d432;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417, 1u);
      backing.DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417 = DEF_e2w_first__14_BITS_52_TO_51_16_EQ_0b0___d417;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431, 1u);
      backing.DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431 = DEF_e2w_first__14_BITS_59_TO_55_30_EQ_0___d431;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BIT_120___d420, 1u);
      backing.DEF_e2w_first__14_BIT_120___d420 = DEF_e2w_first__14_BIT_120___d420;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BIT_54___d415, 1u);
      backing.DEF_e2w_first__14_BIT_54___d415 = DEF_e2w_first__14_BIT_54___d415;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__14_BIT_84___d428, 1u);
      backing.DEF_e2w_first__14_BIT_84___d428 = DEF_e2w_first__14_BIT_84___d428;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d414, 126u);
      backing.DEF_e2w_first____d414 = DEF_e2w_first____d414;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__1_BITS_112_TO_48___d216, 65u);
      backing.DEF_f2d_first__1_BITS_112_TO_48___d216 = DEF_f2d_first__1_BITS_112_TO_48___d216;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23, 1u);
      backing.DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23 = DEF_f2d_first__1_BIT_48_2_EQ_mEpoch_7___d23;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d21, 113u);
      backing.DEF_f2d_first____d21 = DEF_f2d_first____d21;
      vcd_write_val(sim_hdl, num++, DEF_fEpoch__h5053, 1u);
      backing.DEF_fEpoch__h5053 = DEF_fEpoch__h5053;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d556, 69u);
      backing.DEF_fromDmem_rv_port0__read____d556 = DEF_fromDmem_rv_port0__read____d556;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d424, 69u);
      backing.DEF_fromDmem_rv_port1__read____d424 = DEF_fromDmem_rv_port1__read____d424;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d552, 69u);
      backing.DEF_fromImem_rv_port0__read____d552 = DEF_fromImem_rv_port0__read____d552;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d24, 69u);
      backing.DEF_fromImem_rv_port1__read____d24 = DEF_fromImem_rv_port1__read____d24;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d560, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d560 = DEF_fromMMIO_rv_port0__read____d560;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d422, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d422 = DEF_fromMMIO_rv_port1__read____d422;
      vcd_write_val(sim_hdl, num++, DEF_imm__h8426, 32u);
      backing.DEF_imm__h8426 = DEF_imm__h8426;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d3, 32u);
      backing.DEF_lfh___d3 = DEF_lfh___d3;
      vcd_write_val(sim_hdl, num++, DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19, 113u);
      backing.DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19 = DEF_program_counter_1_CONCAT_program_counter_1_PLU_ETC___d19;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h11773, 5u);
      backing.DEF_rd_idx__h11773 = DEF_rd_idx__h11773;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h5079, 5u);
      backing.DEF_rd_idx__h5079 = DEF_rd_idx__h5079;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h5077, 5u);
      backing.DEF_rs1_idx__h5077 = DEF_rs1_idx__h5077;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h5078, 5u);
      backing.DEF_rs2_idx__h5078 = DEF_rs2_idx__h5078;
      vcd_write_val(sim_hdl, num++, DEF_rv1__h8271, 32u);
      backing.DEF_rv1__h8271 = DEF_rv1__h8271;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27, 1u);
      backing.DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27 = DEF_scoreboard_search1_fromImem_rv_port1__read__4__ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29, 1u);
      backing.DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29 = DEF_scoreboard_search2_fromImem_rv_port1__read__4__ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32, 1u);
      backing.DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32 = DEF_scoreboard_search3_fromImem_rv_port1__read__4__ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d15, 32u);
      backing.DEF_signed_0___d15 = DEF_signed_0___d15;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4059, 1u);
      backing.DEF_starting__h4059 = DEF_starting__h4059;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d281, 69u);
      backing.DEF_toDmem_rv_port0__read____d281 = DEF_toDmem_rv_port0__read____d281;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d554, 69u);
      backing.DEF_toDmem_rv_port1__read____d554 = DEF_toDmem_rv_port1__read____d554;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d4, 69u);
      backing.DEF_toImem_rv_port0__read____d4 = DEF_toImem_rv_port0__read____d4;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d550, 69u);
      backing.DEF_toImem_rv_port1__read____d550 = DEF_toImem_rv_port1__read____d550;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d278, 69u);
      backing.DEF_toMMIO_rv_port0__read____d278 = DEF_toMMIO_rv_port0__read____d278;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d558, 69u);
      backing.DEF_toMMIO_rv_port1__read____d558 = DEF_toMMIO_rv_port1__read____d558;
      vcd_write_val(sim_hdl, num++, DEF_x__h8643, 12u);
      backing.DEF_x__h8643 = DEF_x__h8643;
      vcd_write_val(sim_hdl, num++, DEF_x__h8691, 12u);
      backing.DEF_x__h8691 = DEF_x__h8691;
      vcd_write_val(sim_hdl, num++, DEF_x__h8761, 13u);
      backing.DEF_x__h8761 = DEF_x__h8761;
      vcd_write_val(sim_hdl, num++, DEF_x__h8924, 21u);
      backing.DEF_x__h8924 = DEF_x__h8924;
      vcd_write_val(sim_hdl, num++, DEF_y__h8422, 1u);
      backing.DEF_y__h8422 = DEF_y__h8422;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mEpoch.dump_VCD(dt, backing.INST_mEpoch);
  INST_program_counter.dump_VCD(dt, backing.INST_program_counter);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_scoreboard.dump_VCD(dt, levels, backing.INST_scoreboard);
}
