#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000208bbb18b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000208bbb18e80 .scope module, "top" "top" 3 4;
 .timescale 0 0;
v00000208bbb291e0_0 .net "ans", 1 0, L_00000208bbb71bc0;  1 drivers
v00000208bbb29280_0 .var/2u "clk", 0 0;
v00000208bbb29320_0 .net "operand1", 0 0, v00000208bbb26d50_0;  1 drivers
v00000208bbb71a80_0 .net "operand2", 0 0, v00000208bbb26df0_0;  1 drivers
S_00000208bb819370 .scope module, "dut" "adder" 3 16, 3 63 0, S_00000208bbb18e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "operand1";
    .port_info 1 /INPUT 1 "operand2";
    .port_info 2 /OUTPUT 2 "ans";
v00000208bb81bf40_0 .net *"_ivl_0", 1 0, L_00000208bbb711c0;  1 drivers
L_00000208bbb72048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000208bb819500_0 .net *"_ivl_3", 0 0, L_00000208bbb72048;  1 drivers
v00000208bbb18940_0 .net *"_ivl_4", 1 0, L_00000208bbb71b20;  1 drivers
L_00000208bbb72090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000208bbb24b10_0 .net *"_ivl_7", 0 0, L_00000208bbb72090;  1 drivers
v00000208bbb24bb0_0 .net "ans", 1 0, L_00000208bbb71bc0;  alias, 1 drivers
v00000208bbb24c50_0 .net "operand1", 0 0, v00000208bbb26d50_0;  alias, 1 drivers
v00000208bbb26a80_0 .net "operand2", 0 0, v00000208bbb26df0_0;  alias, 1 drivers
L_00000208bbb711c0 .concat [ 1 1 0 0], v00000208bbb26d50_0, L_00000208bbb72048;
L_00000208bbb71b20 .concat [ 1 1 0 0], v00000208bbb26df0_0, L_00000208bbb72090;
L_00000208bbb71bc0 .arith/sum 2, L_00000208bbb711c0, L_00000208bbb71b20;
S_00000208bbb26b20 .scope module, "tb" "testbench" 3 11, 3 32 0, S_00000208bbb18e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "operand1";
    .port_info 1 /OUTPUT 1 "operand2";
    .port_info 2 /INPUT 2 "ans";
v00000208bbb26cb0_0 .net "ans", 1 0, L_00000208bbb71bc0;  alias, 1 drivers
v00000208bbb26d50_0 .var "operand1", 0 0;
v00000208bbb26df0_0 .var "operand2", 0 0;
E_00000208bbb17f40 .event anyedge, v00000208bbb24bb0_0;
    .scope S_00000208bbb26b20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208bbb26d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208bbb26df0_0, 0, 1;
T_0.0 ;
    %load/vec4 v00000208bbb26cb0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_00000208bbb17f40;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 41 "$display", "at time = %0d", $time, ", test1 pass" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208bbb26d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208bbb26df0_0, 0, 1;
T_0.2 ;
    %load/vec4 v00000208bbb26cb0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_00000208bbb17f40;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call/w 3 47 "$display", "at time = %0d", $time, ", test2 pass" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208bbb26d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000208bbb26df0_0, 0, 1;
T_0.4 ;
    %load/vec4 v00000208bbb26cb0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_00000208bbb17f40;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call/w 3 53 "$display", "at time = %0d", $time, ", test3 pass" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208bbb26d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000208bbb26df0_0, 0, 1;
T_0.6 ;
    %load/vec4 v00000208bbb26cb0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.7, 6;
    %wait E_00000208bbb17f40;
    %jmp T_0.6;
T_0.7 ;
    %vpi_call/w 3 59 "$display", "at time = %0d", $time, ", test4 pass" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000208bbb18e80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000208bbb29280_0;
    %inv;
    %store/vec4 v00000208bbb29280_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000208bbb18e80;
T_2 ;
    %vpi_call/w 3 23 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 27 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src_interface/top.sv";
