module shifter (
    input alufn[6], //input from ALU
    input a[16],  //input from ALU
    input b[16],  //input from ALU
    output a1[16] //output to ALU
  ) {

  always {
    case(alufn[1:0]){
    b00:
    a1 = a << b[3:0]; //shift left
    b01:
    a1 = a >> b[3:0]; //shift right
    b11:
    a1 = $signed(a)>>>b[3:0]; // shift right arithmetic
      default:
      a1 = a;
    }
  }
}
