#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 11:15:39 2024
# Process ID: 20912
# Current directory: D:/FPGA thi/Câu3/hinhsin_rom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 D:\FPGA thi\Câu3\hinhsin_rom\hinhsin_rom.xpr
# Log file: D:/FPGA thi/Câu3/hinhsin_rom/vivado.log
# Journal file: D:/FPGA thi/Câu3/hinhsin_rom\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/verilog/hinhsin_rom' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA thi/Câu3/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v', nor could it be found using path 'C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA thi/Câu3/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA thi/Câu3/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 27 11:17:22 2024] Launched synth_1...
Run output will be captured here: D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
[Mon May 27 11:17:22 2024] Launched impl_1...
Run output will be captured here: D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
add_files -norecurse {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 27 11:20:20 2024] Launched synth_1...
Run output will be captured here: D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
add_files -norecurse {{D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 27 11:23:54 2024] Launched synth_1...
Run output will be captured here: D:/FPGA thi/Câu3/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 11:37:48 2024...
