// Seed: 698839224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout supply1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2 === 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd93,
    parameter id_5 = 32'd56
) (
    input wire id_0,
    input wire id_1,
    input tri0 _id_2,
    input supply1 id_3,
    input wor id_4,
    input supply0 _id_5,
    input wand id_6,
    input supply0 id_7
);
  logic [id_2 : id_5] id_9;
  logic id_10 = id_5 == "";
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
