# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../my_mano.srcs/sources_1/new/AC_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/ALU.v" \
"../../../../my_mano.srcs/sources_1/new/ARCHITECTURE.v" \
"../../../../my_mano.srcs/sources_1/new/AR_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/BUS_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/BUS_SELECTION.v" \
"../../../../my_mano.srcs/sources_1/new/CONTROLER.v" \
"../../../../my_mano.srcs/sources_1/new/DECODER.v" \
"../../../../my_mano.srcs/sources_1/new/DECODER3_8.v" \
"../../../../my_mano.srcs/sources_1/new/DR_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/ENCODER8_3.v" \
"../../../../my_mano.srcs/sources_1/new/INSTRUCTION_REGISTER.v" \
"../../../../my_mano.srcs/sources_1/new/IR-DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/MEMORY_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/PC_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/PROGRAM_COUNTER.v" \
"../../../../my_mano.srcs/sources_1/new/SC_DESIGN.v" \
"../../../../my_mano.srcs/sources_1/new/SequenceCounter.v" \
"../../../../my_mano.srcs/sources_1/new/memory.v" \
"../../../../my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
