---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /*
{
    "ALU" : ["FADD", "FMUL", "FSUB", "FDIV"],
    "MEMPORT" : ["input", "output"],
    "Constant" : ["const"]
}
*/
    
 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --drc_disable --seed 15 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance_Specific.dot --config config.json --drc_verbose_level 1
mkdir -p build
g++ -g -std=c++17 -Ilib -g -I/usr/include/boost/include -O2 -c src/routing.cpp -o build/routing.o
g++ build/UGRAMM.o build/routing.o build/utilities.o build/drc.o -g -std=c++17 -Ilib -g -I/usr/include/boost/include -O2 -o UGRAMM -L/usr/include/boost/lib -lboost_graph -lboost_program_options
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] seed value set to 15
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] verbose_level set to 0
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] dfile set to scripts/riken_8_8.dot
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] afile set to Kernels/Conv_Balance/conv_nounroll_Balance_Specific.dot
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] pfac_mul set to 1.1
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] hfac_mul set to 2
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] drc is true with verboisty level 0
[2024-11-07 16:53:43.542] [UGRAMM] [info] [CONFIG] config file set to config.json
[2024-11-07 16:53:43.543] [UGRAMM] [info] Parsed JSON file {"skip-placement":["Constant"]} 
[2024-11-07 16:53:43.543] [UGRAMM] [info] Normalized JSON {"SKIP-PLACEMENT":["CONSTANT"]} 
ALU : [ "FADD" "FMUL" "FSUB" "FDIV" ]
CONSTANT : [ "CONST" ]
MEMPORT : [ "INPUT" "OUTPUT" ]
[2024-11-07 16:53:43.583] [UGRAMM] [info] [H] Compatibility of pragma for ALU passed
[2024-11-07 16:53:43.583] [UGRAMM] [info] [H] Compatibility of pragma for CONSTANT passed
[2024-11-07 16:53:43.583] [UGRAMM] [info] [H] Compatibility of pragma for MEMPORT passed
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-11-07 16:53:43.584] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-11-07 16:53:43.760] [UGRAMM] [info] TOTAL OVERUSE: 5
[2024-11-07 16:53:43.760] [UGRAMM] [info] FRACTION OVERLAP: 0.029239766
[2024-11-07 16:53:43.760] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-11-07 16:53:44.118] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-11-07 16:53:44.118] [UGRAMM] [info] FRACTION OVERLAP: 0
[2024-11-07 16:53:44.118] [UGRAMM] [info] UGRAMM_PASSED :: [iterCount] :: 2 :: [frac] :: 0 :: [num_vertices(H)] :: 36
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C6.R5.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1062 	 PE.W32.C6.R5.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1048 	 PE.W32.C6.R5.CROSSBAR_MUX_N
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 893 	 PE.W32.C5.R5.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 895 	 PE.W32.C5.R5.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 900 	 PE.W32.C5.R5.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C3.R4.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 563 	 PE.W32.C3.R4.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 544 	 PE.W32.C3.R4.CROSSBAR_MUX_S
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 711 	 PE.W32.C4.R4.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 894 	 PE.W32.C5.R5.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 896 	 PE.W32.C5.R5.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 902 	 PE.W32.C5.R5.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C6.R4.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1042 	 PE.W32.C6.R4.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1030 	 PE.W32.C6.R4.CROSSBAR_MUX_E
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1053 	 PE.W32.C6.R5.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1055 	 PE.W32.C6.R5.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1061 	 PE.W32.C6.R5.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C2.R4.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 403 	 PE.W32.C2.R4.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 384 	 PE.W32.C2.R4.CROSSBAR_MUX_S
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 554 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 556 	 PE.W32.C3.R4.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 562 	 PE.W32.C3.R4.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C5.R6.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 922 	 PE.W32.C5.R6.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 905 	 PE.W32.C5.R6.CROSSBAR_MUX_SW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1052 	 PE.W32.C6.R5.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1054 	 PE.W32.C6.R5.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1060 	 PE.W32.C6.R5.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C5.R2.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 842 	 PE.W32.C5.R2.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 829 	 PE.W32.C5.R2.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 689 	 PE.W32.C4.R3.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 553 	 PE.W32.C3.R4.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 555 	 PE.W32.C3.R4.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 561 	 PE.W32.C3.R4.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C4.R7.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 783 	 PE.W32.C4.R7.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 765 	 PE.W32.C4.R7.CROSSBAR_MUX_SW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 906 	 PE.W32.C5.R6.CROSSBAR_MUX_W
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 885 	 PE.W32.C5.R5.CROSSBAR_MUX_SW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1033 	 PE.W32.C6.R4.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1036 	 PE.W32.C6.R4.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1041 	 PE.W32.C6.R4.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C5.R5.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 903 	 PE.W32.C5.R5.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 892 	 PE.W32.C5.R5.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1071 	 PE.W32.C6.R6.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 55 	 PE.W32.C7.R7.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 568 	 LS.W32.C9.R6.MEMPORT.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C6.R1.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 983 	 PE.W32.C6.R1.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 969 	 PE.W32.C6.R1.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 832 	 PE.W32.C5.R2.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 835 	 PE.W32.C5.R2.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 840 	 PE.W32.C5.R2.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C3.R0.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 483 	 PE.W32.C3.R0.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 472 	 PE.W32.C3.R0.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 652 	 PE.W32.C4.R1.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 833 	 PE.W32.C5.R2.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 836 	 PE.W32.C5.R2.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 841 	 PE.W32.C5.R2.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C5.R7.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 942 	 PE.W32.C5.R7.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 926 	 PE.W32.C5.R7.CROSSBAR_MUX_W
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 914 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 916 	 PE.W32.C5.R6.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 921 	 PE.W32.C5.R6.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C3.R3.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 543 	 PE.W32.C3.R3.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 529 	 PE.W32.C3.R3.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 393 	 PE.W32.C2.R4.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 395 	 PE.W32.C2.R4.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 400 	 PE.W32.C2.R4.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C5.R1.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 822 	 PE.W32.C5.R1.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 811 	 PE.W32.C5.R1.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 992 	 PE.W32.C6.R2.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1169 	 PE.W32.C7.R3.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1032 	 PE.W32.C6.R4.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1035 	 PE.W32.C6.R4.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1040 	 PE.W32.C6.R4.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C6.R6.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1082 	 PE.W32.C6.R6.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1068 	 PE.W32.C6.R6.CROSSBAR_MUX_N
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 909 	 PE.W32.C5.R6.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 773 	 PE.W32.C4.R7.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 775 	 PE.W32.C4.R7.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 781 	 PE.W32.C4.R7.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C3.R6.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 603 	 PE.W32.C3.R6.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 587 	 PE.W32.C3.R6.CROSSBAR_MUX_NW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 406 	 PE.W32.C2.R5.CROSSBAR_MUX_W
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 394 	 PE.W32.C2.R4.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 396 	 PE.W32.C2.R4.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 402 	 PE.W32.C2.R4.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C3.R7.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 622 	 PE.W32.C3.R7.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 604 	 PE.W32.C3.R7.CROSSBAR_MUX_S
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 774 	 PE.W32.C4.R7.CROSSBAR_MUX_PEINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 776 	 PE.W32.C4.R7.MUX_B
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 782 	 PE.W32.C4.R7.ALU.INPINB
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C6.R7.ALU)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1103 	 PE.W32.C6.R7.ALU.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1086 	 PE.W32.C6.R7.CROSSBAR_MUX_NW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 913 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 915 	 PE.W32.C5.R6.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 920 	 PE.W32.C5.R6.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_0 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1093 	 PE.W32.C6.R7.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1095 	 PE.W32.C6.R7.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1100 	 PE.W32.C6.R7.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_1 | (LS.W32.C0.R6.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 313 	 LS.W32.C0.R6.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1109 	 PE.W32.C7.R0.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 972 	 PE.W32.C6.R1.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 974 	 PE.W32.C6.R1.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 981 	 PE.W32.C6.R1.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_2 | (LS.W32.C0.R1.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 645 	 LS.W32.C0.R1.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 304 	 PE.W32.C2.R0.CROSSBAR_MUX_S
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 473 	 PE.W32.C3.R0.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 475 	 PE.W32.C3.R0.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 481 	 PE.W32.C3.R0.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_3 | (LS.W32.C9.R4.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 512 	 LS.W32.C9.R4.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 932 	 PE.W32.C5.R7.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 935 	 PE.W32.C5.R7.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 940 	 PE.W32.C5.R7.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_4 | (LS.W32.C0.R5.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 279 	 LS.W32.C0.R5.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 949 	 PE.W32.C6.R0.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 809 	 PE.W32.C5.R1.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 670 	 PE.W32.C4.R2.CROSSBAR_MUX_NE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 532 	 PE.W32.C3.R3.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 536 	 PE.W32.C3.R3.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 541 	 PE.W32.C3.R3.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_5 | (LS.W32.C0.R3.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 113 	 LS.W32.C0.R3.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 631 	 PE.W32.C4.R0.CROSSBAR_MUX_SE
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 813 	 PE.W32.C5.R1.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 815 	 PE.W32.C5.R1.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 820 	 PE.W32.C5.R1.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_6 | (LS.W32.C9.R3.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 479 	 LS.W32.C9.R3.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 764 	 PE.W32.C4.R7.CROSSBAR_MUX_S
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 925 	 PE.W32.C5.R7.CROSSBAR_MUX_SW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1072 	 PE.W32.C6.R6.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1074 	 PE.W32.C6.R6.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 1080 	 PE.W32.C6.R6.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_7 | (LS.W32.C9.R1.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 412 	 LS.W32.C9.R1.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 445 	 PE.W32.C2.R7.CROSSBAR_MUX_SW
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 593 	 PE.W32.C3.R6.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 595 	 PE.W32.C3.R6.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 600 	 PE.W32.C3.R6.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for LOAD_8 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 613 	 PE.W32.C3.R7.CROSSBAR_MUX_PEINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 615 	 PE.W32.C3.R7.MUX_A
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 620 	 PE.W32.C3.R7.ALU.INPINA
[2024-11-07 16:53:44.118] [UGRAMM] [info] ** routing for STORE_26 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-11-07 16:53:44.118] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-11-07 16:53:44.119] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-11-07 16:53:44.119] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-11-07 16:53:44.119] [UGRAMM] [info] Total time taken for [mapping] :: 0.535577 Seconds
[2024-11-07 16:53:44.119] [UGRAMM] [info] Total time taken for [UGRAMM]:: 0.577284 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
