#ifndef __TSA_H__
#define __TSA_H__

#define SIMODE_SMC2		0x80000000
#define SIMODE_SMC1		0x00008000

#define SIMODE_TDMa(x)	((x)<<0)
#define SIMODE_TDMb(x)	((x)<<16)

#define SIMODE_TDM_MASK		0x0fff
#define SIMODE_SDM_MASK		0x0c00
#define SIMODE_SDM_NORM		0x0000
#define SIMODE_SDM_ECHO		0x0400
#define SIMODE_SDM_INTL_LOOP	0x0800
#define SIMODE_SDM_LOOP_CTL	0x0c00
#define SIMODE_RFSD_MASK	0x0300
#define SIMODE_RFSD_0		0x0000
#define SIMODE_RFSD_1		0x0100
#define SIMODE_RFSD_2		0x0200
#define SIMODE_RFSD_3		0x0300
#define SIMODE_DSC		0x0080
#define SIMODE_CRT		0x0040
#define SIMODE_STZ		0x0020
#define SIMODE_CE		0x0010
#define SIMODE_FE		0x0008
#define SIMODE_GM		0x0004
#define SIMODE_TFSD_MASK	0x0003
#define SIMODE_TFSD_0		0x0000
#define SIMODE_TFSD_1		0x0001
#define SIMODE_TFSD_2		0x0002
#define SIMODE_TFSD_3		0x0003

#define SICR_GR4		0x80000000
#define SICR_SC4		0x40000000
#define SICR_GR3		0x00800000
#define SICR_SC3		0x00400000
#define SICR_GR2		0x00008000
#define SICR_SC2		0x00004000
#define SICR_GR1		0x00000080
#define SICR_SC1		0x00000040

#define siram_entry u32

#define SIRAM_LOOP		0x80000000
#define SIRAM_SWTR		0x40000000
#define SIRAM_SSEL4		0x20000000
#define SIRAM_SSEL3		0x10000000
#define SIRAM_SSEL2		0x08000000
#define SIRAM_SSEL1		0x04000000
#define SIRAM_CSEL_MASK		0x01c00000
#define SIRAM_CSEL_NOT_USED	0x00000000
#define SIRAM_CSEL_SCC1		0x00400000
#define SIRAM_CSEL_SCC2		0x00800000
#define SIRAM_CSEL_SCC3		0x00c00000
#define SIRAM_CSEL_SCC4		0x01000000
#define SIRAM_CSEL_SMC1		0x01400000
#define SIRAM_CSEL_SMC2		0x01800000
#define SIRAM_CNT_MASK		0x003c0000
#define SIRAM_CNT(x)		(((x-1)<<18) & SIRAM_CNT_MASK)
#define SIRAM_BYT		0x00020000
#define SIRAM_LST		0x00010000

#define SIGMR_ENb		0x08
#define SIGMR_ENa		0x04
#define SIGMR_RDM_STATIC_TDMa	0x00
#define SIGMR_RDM_DYN_TDMa	0x01
#define SIGMR_RDM_STATIC_TDMab	0x02
#define SIGMR_RDM_DYN_TDMab	0x03

#endif /* __TSA_H__ */
