{"Source Block": ["hdl/library/data_offload/data_offload_regmap.v@99:109@HdlIdDef", "  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n\n  wire          up_ddr_calib_done_s;\n  wire  [ 1:0]  up_wr_fsm_status_s;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_regmap.v@97:107", "\n  reg   [31:0]  up_scratch = 'd0;\n  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n\n"], ["hdl/library/data_offload/data_offload_regmap.v@95:105", "\n  // internal registers\n\n  reg   [31:0]  up_scratch = 'd0;\n  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n"], ["hdl/library/data_offload/data_offload_regmap.v@94:104", "  localparam [31:0] CORE_MAGIC = 32'h44414F46;    // DAOF\n\n  // internal registers\n\n  reg   [31:0]  up_scratch = 'd0;\n  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n"], ["hdl/library/data_offload/data_offload_regmap.v@96:106", "  // internal registers\n\n  reg   [31:0]  up_scratch = 'd0;\n  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n"], ["hdl/library/data_offload/data_offload_regmap.v@98:108", "  reg   [31:0]  up_scratch = 'd0;\n  reg           up_sw_resetn = 'd0;\n  reg           up_bypass = 'd0;\n  reg           up_sync = 'd0;\n  reg   [ 1:0]  up_sync_config = 'd0;\n  reg           up_oneshot = 1'b0;\n  reg   [31:0]  up_transfer_length = 'd0;\n\n  //internal signals\n\n  wire          up_ddr_calib_done_s;\n"]], "Diff Content": {"Delete": [[104, "  reg   [31:0]  up_transfer_length = 'd0;\n"]], "Add": [[104, "  reg   [33:0]  up_transfer_length = 'd0;\n"]]}}