Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : branch_check
Version: J-2014.09-SP4
Date   : Thu Mar 10 23:50:48 2016
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           71
Number of nets:                           157
Number of cells:                           87
Number of combinational cells:             87
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         34
Number of references:                      13

Combinational area:                195.182590
Buf/Inv area:                       43.204480
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:              23.838488

Total cell area:                   195.182590
Total area:                        219.021079

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
branch_check                       195.1826    100.0  195.1826     0.0000  0.0000  branch_check
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 195.1826     0.0000  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                         Estimated  Perc. of
  Module Implem.  Count       Area cell area
  ------ -------  ----- ---------- ---------
  DW_cmp apparch      5   119.1427     61.0%
  ------ -------  ----- ---------- ---------
  Total:              5   119.1427     61.0%

Total synthetic cell area:              119.1427  61.0%  (estimated)

1
