$comment
	File created using the following command:
		vcd file somador_4.msim.vcd -direction
$end
$date
	Fri Sep 14 14:30:42 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module somador_4_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # c0 $end
$var wire 1 $ c4 $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / s[0]~output_o $end
$var wire 1 0 s[1]~output_o $end
$var wire 1 1 s[2]~output_o $end
$var wire 1 2 s[3]~output_o $end
$var wire 1 3 c4~output_o $end
$var wire 1 4 c0~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 a[0]~input_o $end
$var wire 1 7 SC0|MS2|s~combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : SC1|MS2|s~combout $end
$var wire 1 ; SC1|cout~combout $end
$var wire 1 < b[2]~input_o $end
$var wire 1 = a[2]~input_o $end
$var wire 1 > SC2|MS2|s~combout $end
$var wire 1 ? b[3]~input_o $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A SC3|MS2|s~combout $end
$var wire 1 B SC3|cout~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#10000
b1000 !
b1100 !
b1110 !
b1111 !
16
19
1=
1@
1A
1>
1:
17
1/
10
11
12
1%
1&
1'
1(
#50000
b1000 "
b1100 "
b1110 "
b1111 "
15
18
1<
1?
1;
1B
0>
07
0/
01
13
1$
0&
0(
1>
11
1&
#70000
b111 !
b11 !
b1 !
b0 !
06
09
0=
0@
0;
0A
0>
17
1/
01
02
0%
0&
1(
0B
1A
1>
11
12
03
0$
1%
1&
#140000
1#
14
1;
0:
07
0/
00
0'
0(
1B
0A
0>
01
02
13
1$
0%
0&
#180000
b111 "
b11 "
b1 "
b0 "
05
08
0<
0?
0;
0B
1>
17
1/
11
03
0$
1&
1(
0>
01
0&
#410000
0#
04
07
0/
0(
#1000000
