{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-6-g22041ed5)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\FPGADev\\LushayLearning\\2-UART\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:5.1-26.10"
      },
      "ports": {
        "uart_tx_pin": {
          "direction": "output",
          "bits": [ 7605 ]
        },
        "uart_rx_pin": {
          "direction": "input",
          "bits": [ 7604 ]
        },
        "led_pins": {
          "direction": "output",
          "bits": [ 8350, 8348, 8346, 8344, 8342, 8340 ]
        },
        "clk_pin": {
          "direction": "input",
          "bits": [ 7602 ]
        }
      },
      "cells": {
        "lb1.led_pins_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y20/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8470 ],
            "I3": [ 7623 ]
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y14/LUT2"
          },
          "port_directions": {
            "F": "output"
          },
          "connections": {
            "F": [ 8468 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y7/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8466 ],
            "I3": [ 7654 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y7/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8464 ],
            "I3": [ 7658 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8462 ],
            "I3": [ 7721 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8460 ],
            "I3": [ 7844 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8458 ],
            "I3": [ 7851 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8456 ],
            "I3": [ 7892 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8454 ],
            "I3": [ 7899 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8452 ],
            "I3": [ 7909 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y3/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8450 ],
            "I3": [ 7919 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y7/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8448 ],
            "I3": [ 7969 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y7/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8446 ],
            "I3": [ 7979 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y13/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8444 ],
            "I3": [ 7669 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y13/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8442 ],
            "I3": [ 7670 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y6/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8440 ],
            "I3": [ 7672 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y11/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8438 ],
            "I3": [ 8211 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y12/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8436 ],
            "I3": [ 8290 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8434 ],
            "I3": [ 7950 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y8/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8432 ],
            "I3": [ 7956 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y8/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8430 ],
            "I3": [ 7964 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y8/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8428 ],
            "I3": [ 7972 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y8/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8426 ],
            "I3": [ 7982 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y10/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8424 ],
            "I3": [ 7990 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y8/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8422 ],
            "I3": [ 7997 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8420 ],
            "I3": [ 8003 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7681 ],
            "CIN": [ 8390 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8389 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8387 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8386 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7741 ],
            "CIN": [ 8385 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8384 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7803 ],
            "CIN": [ 8382 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8381 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8034 ],
            "CIN": [ 8379 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8378 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8044 ],
            "CIN": [ 8377 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8376 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8368 ],
            "COUT": [ 8375 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8368 ]
          }
        },
        "uart_tx_pin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:8.12-8.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8369 ],
            "BOTTOM_IO_PORT_A": [ 8369 ],
            "O": [ 7605 ],
            "I": [ 8293 ]
          }
        },
        "led_pins_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8350 ],
            "I": [ 7643 ]
          }
        },
        "led_pins_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8348 ],
            "I": [ 7637 ]
          }
        },
        "led_pins_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8346 ],
            "I": [ 7631 ]
          }
        },
        "led_pins_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8344 ],
            "I": [ 8368 ]
          }
        },
        "led_pins_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8342 ],
            "I": [ 7628 ]
          }
        },
        "led_pins_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8340 ],
            "I": [ 7624 ]
          }
        },
        "lb1.uart_tx_trigger_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8056 ],
            "I1": [ 8295 ],
            "I0": [ 8047 ],
            "F": [ 8206 ]
          }
        },
        "lb1.uart_tx_trigger_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8235 ]
          }
        },
        "lb1.uart_tx_trigger_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8056 ],
            "I1": [ 8295 ],
            "I0": [ 8047 ],
            "F": [ 8016 ]
          }
        },
        "lb1.uart_tx_trigger_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8295 ],
            "D": [ 7650 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8076 ],
            "D": [ 8420 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8082 ],
            "D": [ 8422 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8115 ],
            "D": [ 8424 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8131 ],
            "D": [ 8426 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8142 ],
            "D": [ 8428 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8140 ],
            "D": [ 8430 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8148 ],
            "D": [ 8432 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8146 ],
            "D": [ 8434 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "lb1.uart1.uart_rx_i_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:7.11-7.22",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7623 ],
            "I": [ 7604 ]
          }
        },
        "lb1.uart1.tx_complete_o_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7651 ],
            "I1": [ 7945 ],
            "I0": [ 8322 ],
            "F": [ 7650 ]
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8044 ],
            "I1": [ 8016 ],
            "I0": [ 8235 ],
            "F": [ 8321 ]
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8369 ],
            "Q": [ 8322 ],
            "D": [ 8235 ],
            "CLK": [ 7609 ],
            "CE": [ 8321 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8310 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8034 ],
            "I2": [ 8056 ],
            "I1": [ 8295 ],
            "I0": [ 8047 ],
            "F": [ 8316 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8056 ],
            "I1": [ 8295 ],
            "I0": [ 8047 ],
            "F": [ 8315 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8044 ],
            "O": [ 8309 ],
            "I1": [ 8316 ],
            "I0": [ 8315 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8056 ],
            "F": [ 8312 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8056 ],
            "D": [ 8312 ],
            "CLK": [ 7609 ],
            "CE": [ 8309 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8047 ],
            "D": [ 8310 ],
            "CLK": [ 7609 ],
            "CE": [ 8309 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110101110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8145 ],
            "I2": [ 8139 ],
            "I1": [ 8020 ],
            "I0": [ 8014 ],
            "F": [ 8305 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8304 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8067 ],
            "O": [ 8300 ],
            "I1": [ 8305 ],
            "I0": [ 8304 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8299 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8034 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8298 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8300 ],
            "O": [ 8290 ],
            "I1": [ 8299 ],
            "I0": [ 8298 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8056 ],
            "I1": [ 8295 ],
            "I0": [ 8047 ],
            "F": [ 8289 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8369 ],
            "Q": [ 8293 ],
            "D": [ 8436 ],
            "CLK": [ 7609 ],
            "CE": [ 8289 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8285 ],
            "I3": [ 8368 ],
            "I1": [ 8153 ],
            "I0": [  ],
            "COUT": [ 8287 ],
            "CIN": [ 8239 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8285 ],
            "I0": [ 8235 ],
            "F": [ 8207 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8204 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8282 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8189 ],
            "D": [ 8282 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8279 ],
            "I3": [ 8368 ],
            "I1": [ 8185 ],
            "I0": [  ],
            "COUT": [ 8275 ],
            "CIN": [ 8203 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8279 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8277 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8185 ],
            "D": [ 8277 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8273 ],
            "I3": [ 8368 ],
            "I1": [ 8181 ],
            "I0": [  ],
            "COUT": [ 8269 ],
            "CIN": [ 8275 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8273 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8271 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8181 ],
            "D": [ 8271 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8267 ],
            "I3": [ 8368 ],
            "I1": [ 8177 ],
            "I0": [  ],
            "COUT": [ 8263 ],
            "CIN": [ 8269 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8267 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8265 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8177 ],
            "D": [ 8265 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8261 ],
            "I3": [ 8368 ],
            "I1": [ 8173 ],
            "I0": [  ],
            "COUT": [ 8257 ],
            "CIN": [ 8263 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8261 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8259 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8173 ],
            "D": [ 8259 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8255 ],
            "I3": [ 8368 ],
            "I1": [ 8169 ],
            "I0": [  ],
            "COUT": [ 8251 ],
            "CIN": [ 8257 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8255 ],
            "I0": [ 8235 ],
            "F": [ 8253 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8169 ],
            "D": [ 8253 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8249 ],
            "I3": [ 8368 ],
            "I1": [ 8165 ],
            "I0": [  ],
            "COUT": [ 8245 ],
            "CIN": [ 8251 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8249 ],
            "I0": [ 8235 ],
            "F": [ 8247 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8165 ],
            "D": [ 8247 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8243 ],
            "I3": [ 8368 ],
            "I1": [ 8161 ],
            "I0": [  ],
            "COUT": [ 8238 ],
            "CIN": [ 8245 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8243 ],
            "I0": [ 8235 ],
            "F": [ 8241 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8161 ],
            "D": [ 8241 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8236 ],
            "I3": [ 8368 ],
            "I1": [ 8157 ],
            "I0": [  ],
            "COUT": [ 8239 ],
            "CIN": [ 8238 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8236 ],
            "I0": [ 8235 ],
            "F": [ 8209 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8056 ],
            "I1": [ 8224 ],
            "I0": [ 8047 ],
            "F": [ 8227 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8224 ],
            "D": [ 8227 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8225 ],
            "I3": [ 8368 ],
            "I1": [ 8224 ],
            "I0": [  ],
            "COUT": [ 8222 ],
            "CIN": [ 8375 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8220 ],
            "I3": [ 8368 ],
            "I1": [ 8196 ],
            "I0": [  ],
            "COUT": [ 8199 ],
            "CIN": [ 8222 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8220 ],
            "I2": [ 8044 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8218 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8196 ],
            "D": [ 8218 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8034 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8214 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8034 ],
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8213 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8201 ],
            "O": [ 8211 ],
            "I1": [ 8214 ],
            "I0": [ 8213 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8193 ],
            "D": [ 8438 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8157 ],
            "D": [ 8209 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8153 ],
            "D": [ 8207 ],
            "CLK": [ 7609 ],
            "CE": [ 8206 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8204 ],
            "I3": [ 8368 ],
            "I1": [ 8189 ],
            "I0": [  ],
            "COUT": [ 8203 ],
            "CIN": [ 8200 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8201 ],
            "I3": [ 8368 ],
            "I1": [ 8193 ],
            "I0": [  ],
            "COUT": [ 8200 ],
            "CIN": [ 8199 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8197 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8196 ],
            "COUT": [ 8192 ],
            "CIN": [ 8376 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8194 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8193 ],
            "COUT": [ 8188 ],
            "CIN": [ 8192 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8190 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8189 ],
            "COUT": [ 8184 ],
            "CIN": [ 8188 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8186 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8185 ],
            "COUT": [ 8180 ],
            "CIN": [ 8184 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8182 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8181 ],
            "COUT": [ 8176 ],
            "CIN": [ 8180 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8178 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8177 ],
            "COUT": [ 8172 ],
            "CIN": [ 8176 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8174 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8173 ],
            "COUT": [ 8168 ],
            "CIN": [ 8172 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8170 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8169 ],
            "COUT": [ 8164 ],
            "CIN": [ 8168 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8166 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8165 ],
            "COUT": [ 8160 ],
            "CIN": [ 8164 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8162 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8161 ],
            "COUT": [ 8156 ],
            "CIN": [ 8160 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8158 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8157 ],
            "COUT": [ 8152 ],
            "CIN": [ 8156 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8154 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8153 ],
            "COUT": [ 8377 ],
            "CIN": [ 8152 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8012 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8014 ],
            "COUT": [ 8379 ],
            "CIN": [ 8024 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_O_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8027 ],
            "I1": [ 8148 ],
            "I0": [ 8146 ],
            "F": [ 8145 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8027 ],
            "I1": [ 8142 ],
            "I0": [ 8140 ],
            "F": [ 8139 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8014 ],
            "I0": [ 8131 ],
            "F": [ 8135 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8014 ],
            "I0": [ 8131 ],
            "F": [ 8134 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8124 ],
            "I1": [ 8135 ],
            "I0": [ 8134 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8014 ],
            "I0": [ 8131 ],
            "F": [ 8127 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8014 ],
            "I0": [ 8131 ],
            "F": [ 8126 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8123 ],
            "I1": [ 8127 ],
            "I0": [ 8126 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8076 ],
            "O": [ 8105 ],
            "I1": [ 8124 ],
            "I0": [ 8123 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8115 ],
            "I0": [ 8014 ],
            "F": [ 8119 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8115 ],
            "I0": [ 8014 ],
            "F": [ 8118 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8108 ],
            "I1": [ 8119 ],
            "I0": [ 8118 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8115 ],
            "I0": [ 8014 ],
            "F": [ 8111 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8020 ],
            "I1": [ 8115 ],
            "I0": [ 8014 ],
            "F": [ 8110 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8107 ],
            "I1": [ 8111 ],
            "I0": [ 8110 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8076 ],
            "O": [ 8104 ],
            "I1": [ 8108 ],
            "I0": [ 8107 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8027 ],
            "O": [ 8066 ],
            "I1": [ 8105 ],
            "I0": [ 8104 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8100 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8099 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8092 ],
            "I1": [ 8100 ],
            "I0": [ 8099 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8095 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8094 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8091 ],
            "I1": [ 8095 ],
            "I0": [ 8094 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8076 ],
            "O": [ 8070 ],
            "I1": [ 8092 ],
            "I0": [ 8091 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8087 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8086 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8073 ],
            "I1": [ 8087 ],
            "I0": [ 8086 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8079 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8078 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8082 ],
            "O": [ 8072 ],
            "I1": [ 8079 ],
            "I0": [ 8078 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8076 ],
            "O": [ 8069 ],
            "I1": [ 8073 ],
            "I0": [ 8072 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8027 ],
            "O": [ 8065 ],
            "I1": [ 8070 ],
            "I0": [ 8069 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8035 ],
            "O": [ 8067 ],
            "I1": [ 8066 ],
            "I0": [ 8065 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8056 ],
            "I0": [ 8047 ],
            "F": [ 8035 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8044 ],
            "I2": [ 8016 ],
            "I1": [ 8035 ],
            "I0": [ 8034 ],
            "F": [ 8011 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8027 ],
            "F": [ 8030 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8016 ],
            "Q": [ 8027 ],
            "D": [ 8030 ],
            "CLK": [ 7609 ],
            "CE": [ 8011 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8028 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8027 ],
            "COUT": [ 8023 ],
            "CIN": [ 8378 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 8018 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 8020 ],
            "COUT": [ 8024 ],
            "CIN": [ 8023 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8016 ],
            "Q": [ 8020 ],
            "D": [ 8018 ],
            "CLK": [ 7609 ],
            "CE": [ 8011 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8016 ],
            "Q": [ 8014 ],
            "D": [ 8012 ],
            "CLK": [ 7609 ],
            "CE": [ 8011 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7646 ],
            "D": [ 8440 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7640 ],
            "D": [ 8442 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7634 ],
            "D": [ 8444 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7701 ],
            "I1": [ 7681 ],
            "I0": [ 7950 ],
            "F": [ 7949 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7690 ],
            "I1": [ 8003 ],
            "I0": [ 7623 ],
            "F": [ 8002 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8003 ],
            "D": [ 8002 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_6_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7694 ],
            "I1": [ 7658 ],
            "I0": [ 7664 ],
            "F": [ 7999 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7999 ],
            "I1": [ 7623 ],
            "I0": [ 7997 ],
            "F": [ 7994 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7997 ],
            "D": [ 7994 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7958 ],
            "I2": [ 7694 ],
            "I1": [ 7623 ],
            "I0": [ 7990 ],
            "F": [ 7989 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7990 ],
            "D": [ 7989 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7694 ],
            "I0": [ 7982 ],
            "F": [ 7985 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7694 ],
            "I2": [ 7664 ],
            "I1": [ 7660 ],
            "I0": [ 7982 ],
            "F": [ 7984 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7701 ],
            "O": [ 7979 ],
            "I1": [ 7985 ],
            "I0": [ 7984 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7982 ],
            "D": [ 8446 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7664 ],
            "I1": [ 7623 ],
            "I0": [ 7972 ],
            "F": [ 7975 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7972 ],
            "F": [ 7974 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7690 ],
            "O": [ 7969 ],
            "I1": [ 7975 ],
            "I0": [ 7974 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7972 ],
            "D": [ 8448 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_2_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7694 ],
            "I1": [ 7658 ],
            "I0": [ 7664 ],
            "F": [ 7966 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7966 ],
            "I1": [ 7623 ],
            "I0": [ 7964 ],
            "F": [ 7961 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7964 ],
            "D": [ 7961 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_1_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7658 ],
            "I0": [ 7664 ],
            "F": [ 7958 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7958 ],
            "I2": [ 7694 ],
            "I1": [ 7623 ],
            "I0": [ 7956 ],
            "F": [ 7953 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7956 ],
            "D": [ 7953 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7950 ],
            "D": [ 7949 ],
            "CLK": [ 7609 ],
            "CE": [ 7704 ]
          }
        },
        "lb1.uart1.rx_byte_ready_o_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7945 ],
            "F": [ 7627 ]
          }
        },
        "lb1.uart1.rx_byte_ready_o_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7945 ],
            "D": [ 7704 ],
            "CLK": [ 7609 ],
            "CE": [ 7656 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7704 ],
            "I0": [ 7681 ],
            "F": [ 7933 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7885 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7672 ],
            "I1": [ 7670 ],
            "I0": [ 7623 ],
            "F": [ 7713 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7727 ],
            "I2": [ 7885 ],
            "I1": [ 7713 ],
            "I0": [ 7669 ],
            "F": [ 7932 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7672 ],
            "I1": [ 7670 ],
            "I0": [ 7669 ],
            "F": [ 7938 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7672 ],
            "D": [ 7938 ],
            "CLK": [ 7609 ],
            "CE": [ 7932 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7681 ],
            "I2": [ 7672 ],
            "I1": [ 7670 ],
            "I0": [ 7669 ],
            "F": [ 7935 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7670 ],
            "D": [ 7935 ],
            "CLK": [ 7609 ],
            "CE": [ 7932 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7669 ],
            "D": [ 7933 ],
            "CLK": [ 7609 ],
            "CE": [ 7932 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7928 ],
            "I3": [ 8368 ],
            "I1": [ 7716 ],
            "I0": [  ],
            "COUT": [ 7930 ],
            "CIN": [ 7861 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7704 ],
            "F": [ 7715 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7924 ],
            "F": [ 7922 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7924 ],
            "I3": [ 8368 ],
            "I1": [ 7793 ],
            "I0": [  ],
            "COUT": [ 7916 ],
            "CIN": [ 7749 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7924 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7921 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7919 ],
            "I1": [ 7922 ],
            "I0": [ 7921 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7793 ],
            "D": [ 8450 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7914 ],
            "F": [ 7912 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7914 ],
            "I3": [ 8368 ],
            "I1": [ 7789 ],
            "I0": [  ],
            "COUT": [ 7906 ],
            "CIN": [ 7916 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7914 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7911 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7909 ],
            "I1": [ 7912 ],
            "I0": [ 7911 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7789 ],
            "D": [ 8452 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7904 ],
            "F": [ 7902 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7904 ],
            "I3": [ 8368 ],
            "I1": [ 7785 ],
            "I0": [  ],
            "COUT": [ 7889 ],
            "CIN": [ 7906 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7904 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7901 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7899 ],
            "I1": [ 7902 ],
            "I0": [ 7901 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7785 ],
            "D": [ 8454 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7890 ],
            "F": [ 7895 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7894 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7892 ],
            "I1": [ 7895 ],
            "I0": [ 7894 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7781 ],
            "D": [ 8456 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7890 ],
            "I3": [ 8368 ],
            "I1": [ 7781 ],
            "I0": [  ],
            "COUT": [ 7887 ],
            "CIN": [ 7889 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7883 ],
            "I3": [ 8368 ],
            "I1": [ 7777 ],
            "I0": [  ],
            "COUT": [ 7879 ],
            "CIN": [ 7887 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7885 ],
            "I1": [ 7704 ],
            "I0": [ 7883 ],
            "F": [ 7881 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7777 ],
            "D": [ 7881 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7877 ],
            "I3": [ 8368 ],
            "I1": [ 7773 ],
            "I0": [  ],
            "COUT": [ 7873 ],
            "CIN": [ 7879 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7704 ],
            "I0": [ 7877 ],
            "F": [ 7875 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7773 ],
            "D": [ 7875 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7871 ],
            "I3": [ 8368 ],
            "I1": [ 7769 ],
            "I0": [  ],
            "COUT": [ 7867 ],
            "CIN": [ 7873 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7704 ],
            "I0": [ 7871 ],
            "F": [ 7869 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7769 ],
            "D": [ 7869 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7865 ],
            "I3": [ 8368 ],
            "I1": [ 7765 ],
            "I0": [  ],
            "COUT": [ 7860 ],
            "CIN": [ 7867 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7704 ],
            "I0": [ 7865 ],
            "F": [ 7863 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7765 ],
            "D": [ 7863 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7858 ],
            "I3": [ 8368 ],
            "I1": [ 7719 ],
            "I0": [  ],
            "COUT": [ 7861 ],
            "CIN": [ 7860 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7858 ],
            "I0": [ 7704 ],
            "F": [ 7718 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7735 ],
            "I2": [ 7672 ],
            "I1": [ 7755 ],
            "I0": [ 7727 ],
            "F": [ 7854 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7735 ],
            "I2": [ 7672 ],
            "I1": [ 7755 ],
            "I0": [ 7727 ],
            "F": [ 7853 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7741 ],
            "O": [ 7851 ],
            "I1": [ 7854 ],
            "I0": [ 7853 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7755 ],
            "D": [ 8458 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7753 ],
            "F": [ 7847 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7753 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7846 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7844 ],
            "I1": [ 7847 ],
            "I0": [ 7846 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7752 ],
            "D": [ 8460 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7746 ],
            "F": [ 7725 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7841 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7755 ],
            "COUT": [ 7838 ],
            "CIN": [ 8381 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7839 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7752 ],
            "COUT": [ 7835 ],
            "CIN": [ 7838 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7836 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7722 ],
            "COUT": [ 7832 ],
            "CIN": [ 7835 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7833 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7793 ],
            "COUT": [ 7829 ],
            "CIN": [ 7832 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7830 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7789 ],
            "COUT": [ 7826 ],
            "CIN": [ 7829 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7827 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7785 ],
            "COUT": [ 7823 ],
            "CIN": [ 7826 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7824 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7781 ],
            "COUT": [ 7820 ],
            "CIN": [ 7823 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7821 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7777 ],
            "COUT": [ 7817 ],
            "CIN": [ 7820 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7818 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7773 ],
            "COUT": [ 7814 ],
            "CIN": [ 7817 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7815 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7769 ],
            "COUT": [ 7811 ],
            "CIN": [ 7814 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7812 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7765 ],
            "COUT": [ 7808 ],
            "CIN": [ 7811 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7809 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7719 ],
            "COUT": [ 7805 ],
            "CIN": [ 7808 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7806 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7716 ],
            "COUT": [ 8382 ],
            "CIN": [ 7805 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7803 ],
            "I2": [ 7672 ],
            "I1": [ 7670 ],
            "I0": [ 7669 ],
            "F": [ 7727 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7704 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7670 ],
            "I0": [ 7669 ],
            "F": [ 7735 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7799 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7752 ],
            "COUT": [ 7796 ],
            "CIN": [ 8384 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7797 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7722 ],
            "COUT": [ 7792 ],
            "CIN": [ 7796 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7794 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7793 ],
            "COUT": [ 7788 ],
            "CIN": [ 7792 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7790 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7789 ],
            "COUT": [ 7784 ],
            "CIN": [ 7788 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7786 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7785 ],
            "COUT": [ 7780 ],
            "CIN": [ 7784 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7782 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7781 ],
            "COUT": [ 7776 ],
            "CIN": [ 7780 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7778 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7777 ],
            "COUT": [ 7772 ],
            "CIN": [ 7776 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7774 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7773 ],
            "COUT": [ 7768 ],
            "CIN": [ 7772 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7770 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7769 ],
            "COUT": [ 7764 ],
            "CIN": [ 7768 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7766 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7765 ],
            "COUT": [ 7761 ],
            "CIN": [ 7764 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7762 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7719 ],
            "COUT": [ 7758 ],
            "CIN": [ 7761 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7759 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7716 ],
            "COUT": [ 8385 ],
            "CIN": [ 7758 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7756 ],
            "I3": [ 8368 ],
            "I1": [ 7755 ],
            "I0": [  ],
            "COUT": [ 7751 ],
            "CIN": [ 8386 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7753 ],
            "I3": [ 8368 ],
            "I1": [ 7752 ],
            "I0": [  ],
            "COUT": [ 7748 ],
            "CIN": [ 7751 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7746 ],
            "I3": [ 8368 ],
            "I1": [ 7722 ],
            "I0": [  ],
            "COUT": [ 7749 ],
            "CIN": [ 7748 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7746 ],
            "I2": [ 7741 ],
            "I1": [ 7735 ],
            "I0": [ 7672 ],
            "F": [ 7724 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7727 ],
            "O": [ 7721 ],
            "I1": [ 7725 ],
            "I0": [ 7724 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7722 ],
            "D": [ 8462 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7719 ],
            "D": [ 7718 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7716 ],
            "D": [ 7715 ],
            "CLK": [ 7609 ],
            "CE": [ 7712 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7704 ],
            "I2": [ 7713 ],
            "I1": [ 7681 ],
            "I0": [ 7669 ],
            "F": [ 7712 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7704 ],
            "I1": [ 7653 ],
            "I0": [ 7681 ],
            "F": [ 7656 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7658 ],
            "I1": [ 7664 ],
            "I0": [ 7623 ],
            "F": [ 7701 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7699 ],
            "I3": [ 8369 ],
            "I1": [ 7664 ],
            "I0": [  ],
            "COUT": [ 7696 ],
            "CIN": [ 8387 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7697 ],
            "I3": [ 8369 ],
            "I1": [ 7660 ],
            "I0": [  ],
            "COUT": [ 7692 ],
            "CIN": [ 7696 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7694 ],
            "I3": [ 8369 ],
            "I1": [ 7655 ],
            "I0": [  ],
            "COUT": [ 7688 ],
            "CIN": [ 7692 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7690 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 7689 ],
            "CIN": [ 7688 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.16-77.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7686 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7664 ],
            "COUT": [ 7684 ],
            "CIN": [ 8389 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.16-77.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7658 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7660 ],
            "COUT": [ 7679 ],
            "CIN": [ 7684 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.16-77.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8368 ],
            "SUM": [ 7654 ],
            "I3": [ 8369 ],
            "I1": [  ],
            "I0": [ 7655 ],
            "COUT": [ 8390 ],
            "CIN": [ 7679 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7672 ],
            "I2": [ 7670 ],
            "I1": [ 7669 ],
            "I0": [ 7623 ],
            "F": [ 7653 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7664 ],
            "F": [ 7662 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7656 ],
            "Q": [ 7664 ],
            "D": [ 7662 ],
            "CLK": [ 7609 ],
            "CE": [ 7653 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7656 ],
            "Q": [ 7660 ],
            "D": [ 8464 ],
            "CLK": [ 7609 ],
            "CE": [ 7653 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7656 ],
            "Q": [ 7655 ],
            "D": [ 8466 ],
            "CLK": [ 7609 ],
            "CE": [ 7653 ]
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7627 ],
            "Q": [ 7651 ],
            "D": [ 8468 ],
            "CLK": [ 7609 ],
            "CE": [ 7650 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8369 ]
          }
        },
        "lb1.led_pins_DFF_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7646 ],
            "F": [ 7642 ]
          }
        },
        "lb1.led_pins_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7643 ],
            "D": [ 7642 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7640 ],
            "F": [ 7636 ]
          }
        },
        "lb1.led_pins_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7637 ],
            "D": [ 7636 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7634 ],
            "F": [ 7630 ]
          }
        },
        "lb1.led_pins_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7631 ],
            "D": [ 7630 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7628 ],
            "D": [ 7627 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7624 ],
            "D": [ 8470 ],
            "CLK": [ 7609 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8368 ]
          }
        },
        "lb1.clk_pin_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:6.11-6.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7609 ],
            "I": [ 7602 ]
          }
        }
      },
      "netnames": {
        "lb1.led_pins_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F3;;1;X1Y20/XD3;X1Y20/XD3/F3;1"
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F2;;1;X2Y14/XD2;X2Y14/XD2/F2;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F0;;1;X3Y7/XD0;X3Y7/XD0/F0;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F3;;1;X3Y7/XD3;X3Y7/XD3/F3;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F4;;1;X1Y3/XD4;X1Y3/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F5;;1;X3Y5/XD5;X3Y5/XD5/F5;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F4;;1;X2Y6/XD4;X2Y6/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F4;;1;X3Y5/XD4;X3Y5/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F3;;1;X2Y3/XD3;X2Y3/XD3/F3;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F3;;1;X1Y3/XD3;X1Y3/XD3/F3;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F1;;1;X1Y3/XD1;X1Y3/XD1/F1;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F3;;1;X1Y7/XD3;X1Y7/XD3/F3;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F5;;1;X3Y7/XD5;X3Y7/XD5/F5;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F4;;1;X1Y13/XD4;X1Y13/XD4/F4;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F2;;1;X1Y13/XD2;X1Y13/XD2/F2;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F5;;1;X1Y6/XD5;X1Y6/XD5/F5;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/XD5;X4Y11/XD5/F5;1"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F5;;1;X4Y12/XD5;X4Y12/XD5/F5;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F4;;1;X4Y8/XD4;X4Y8/XD4/F4;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F3;;1;X4Y8/XD3;X4Y8/XD3/F3;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F2;;1;X1Y8/XD2;X1Y8/XD2/F2;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F3;;1;X1Y8/XD3;X1Y8/XD3/F3;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 8426 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F2;;1;X3Y8/XD2;X3Y8/XD2/F2;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F4;;1;X1Y10/XD4;X1Y10/XD4/F4;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F3;;1;X3Y8/XD3;X3Y8/XD3/F3;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1;X3Y8/XD4;X3Y8/XD4/F4;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT3;;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT0;;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8385 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT1;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8381 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT0;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8379 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT3;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT0;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8377 ] ,
          "attributes": {
            "ROUTING": "X4Y12/COUT0;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT0;;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT0;;1"
          }
        },
        "uart_tx_pin": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:8.12-8.23"
          }
        },
        "led_pins[0]": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[1]": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[2]": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[3]": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[4]": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[5]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "uart_rx_pin": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:7.11-7.22"
          }
        },
        "lb1.uart_tx_ready": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X4Y13/Q0;;1;X4Y13/S130;X4Y13/S130/Q0;1;X4Y14/W270;X4Y14/W270/S131;1;X2Y14/A0;X2Y14/A0/W272;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:12.10-12.23",
            "hdlname": "lb1 uart_tx_ready"
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F7;;1;X3Y13/E270;X3Y13/E270/F7;1;X4Y13/CE0;X4Y13/CE0/E271;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F3;;1;X1Y10/XD3;X1Y10/XD3/F3;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F2;;1;X1Y10/XD2;X1Y10/XD2/F2;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8309 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF6;;1;X4Y11/SN20;X4Y11/SN20/OF6;1;X4Y10/W220;X4Y10/W220/N121;1;X2Y10/W230;X2Y10/W230/W222;1;X1Y10/X06;X1Y10/X06/W231;1;X1Y10/CE1;X1Y10/CE1/X06;1"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF0;;1;X1Y10/E200;X1Y10/E200/OF0;1;X3Y10/E200;X3Y10/E200/E202;1;X4Y10/S200;X4Y10/S200/E201;1;X4Y12/X07;X4Y12/X07/S202;1;X4Y12/SEL6;X4Y12/SEL6/X07;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_trigger": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X4Y11/B6;X4Y11/B6/N252;1;X2Y13/E210;X2Y13/E210/N111;1;X4Y13/B7;X4Y13/B7/E212;1;X2Y13/N250;X2Y13/N250/N111;1;X2Y12/B7;X2Y12/B7/N251;1;X2Y14/N200;X2Y14/N200/Q0;1;X2Y12/E200;X2Y12/E200/N202;1;X4Y12/X01;X4Y12/X01/E202;1;X4Y12/B2;X4Y12/B2/X01;1;X2Y14/Q0;;1;X2Y14/SN10;X2Y14/SN10/Q0;1;X2Y13/E250;X2Y13/E250/N111;1;X4Y13/N250;X4Y13/N250/E252;1;X4Y11/B7;X4Y11/B7/N252;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:13.9-13.24",
            "hdlname": "lb1 uart_tx_trigger"
          }
        },
        "lb1.uart_tx_pin": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X4Y12/Q5;;1;X4Y12/S830;X4Y12/S830/Q5;1;X4Y20/S830;X4Y20/S830/S838;1;X4Y28/W260;X4Y28/W260/S838;1;X2Y28/W270;X2Y28/W270/W262;1;X1Y28/A0;X1Y28/A0/W271;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:4.12-4.23",
            "hdlname": "lb1 uart_tx_pin"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF6;;1;X4Y12/N260;X4Y12/N260/OF6;1;X4Y12/D5;X4Y12/D5/N260;1"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F2;;1;X4Y12/X05;X4Y12/X05/F2;1;X4Y12/CE2;X4Y12/CE2/X05;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F1;;1;X3Y11/E210;X3Y11/E210/F1;1;X4Y11/S210;X4Y11/S210/E211;1;X4Y13/B2;X4Y13/B2/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F4;;1;X1Y12/XD4;X1Y12/XD4/F4;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1;X1Y11/SN20;X1Y11/SN20/F5;1;X1Y12/D2;X1Y12/D2/S121;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F2;;1;X1Y12/XD2;X1Y12/XD2/F2;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X2Y11/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1;X2Y11/S100;X2Y11/S100/F0;1;X2Y12/W200;X2Y12/W200/S101;1;X1Y12/D0;X1Y12/D0/W201;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1;X1Y12/XD0;X1Y12/XD0/F0;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F1;;1;X2Y11/E100;X2Y11/E100/F1;1;X3Y11/D5;X3Y11/D5/E101;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8265 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1;X3Y11/XD5;X3Y11/XD5/F5;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8261 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1;X2Y11/S220;X2Y11/S220/F2;1;X2Y13/E220;X2Y13/E220/S222;1;X3Y13/D1;X3Y13/D1/E221;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F1;;1;X3Y13/XD1;X3Y13/XD1/F1;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8255 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/S230;X2Y11/S230/F3;1;X2Y13/E230;X2Y13/E230/S232;1;X3Y13/B0;X3Y13/B0/E231;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F0;;1;X3Y13/XD0;X3Y13/XD0/F0;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1;X2Y11/S240;X2Y11/S240/F4;1;X2Y13/X03;X2Y13/X03/S242;1;X2Y13/B2;X2Y13/B2/X03;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F2;;1;X2Y13/XD2;X2Y13/XD2/F2;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X2Y11/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F5;;1;X2Y11/S130;X2Y11/S130/F5;1;X2Y12/S230;X2Y12/S230/S131;1;X2Y13/B0;X2Y13/B0/S231;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1;X2Y13/XD0;X2Y13/XD0/F0;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X3Y11/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X3Y11/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1;X3Y11/S200;X3Y11/S200/F0;1;X3Y13/X01;X3Y13/X01/S202;1;X3Y13/B3;X3Y13/B3/X01;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X3Y13/A7;X3Y13/A7/W131;1;X3Y13/A3;X3Y13/A3/W131;1;X2Y13/X01;X2Y13/X01/W202;1;X2Y13/A0;X2Y13/A0/X01;1;X4Y13/W130;X4Y13/W130/F0;1;X3Y13/A0;X3Y13/A0/W131;1;X4Y13/W200;X4Y13/W200/F0;1;X2Y13/X05;X2Y13/X05/W202;1;X2Y13/A2;X2Y13/A2/X05;1;X4Y13/X05;X4Y13/X05/F0;1;X4Y13/A2;X4Y13/A2/X05;1;X4Y13/F0;;1;X4Y13/XD0;X4Y13/XD0/F0;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1;X3Y11/XD2;X3Y11/XD2/F2;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X3Y11/X01;X3Y11/X01/Q2;1;X3Y11/B2;X3Y11/B2/X01;1;X3Y11/Q2;;1;X3Y11/W220;X3Y11/W220/Q2;1;X1Y11/X05;X1Y11/X05/W222;1;X1Y11/B1;X1Y11/B1/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1;X1Y11/S220;X1Y11/S220/F2;1;X1Y12/D3;X1Y12/D3/S221;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F3;;1;X1Y12/XD3;X1Y12/XD3/F3;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF0;;1;X4Y11/E100;X4Y11/E100/OF0;1;X4Y11/W800;X4Y11/W800/E100;1;X3Y11/E100;X3Y11/E100/E808;1;X4Y11/D5;X4Y11/D5/E101;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F3;;1;X3Y13/XD3;X3Y13/XD3/F3;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F2;;1;X4Y13/XD2;X4Y13/XD2/F2;1"
          }
        },
        "lb1.uart_tx_trigger_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X2Y13/CE1;X2Y13/CE1/X06;1;X2Y13/CE0;X2Y13/CE0/X06;1;X1Y12/CE0;X1Y12/CE0/X08;1;X1Y12/CE2;X1Y12/CE2/X08;1;X2Y13/X06;X2Y13/X06/S271;1;X2Y12/S270;X2Y12/S270/F7;1;X2Y12/W270;X2Y12/W270/F7;1;X1Y12/CE1;X1Y12/CE1/X08;1;X1Y12/X08;X1Y12/X08/W271;1;X3Y11/CE2;X3Y11/CE2/E271;1;X3Y13/CE1;X3Y13/CE1/E271;1;X3Y11/CE1;X3Y11/CE1/E271;1;X3Y13/CE0;X3Y13/CE0/E271;1;X2Y12/S130;X2Y12/S130/F7;1;X2Y13/E270;X2Y13/E270/S131;1;X4Y13/CE1;X4Y13/CE1/E272;1;X2Y12/F7;;1;X2Y12/N130;X2Y12/N130/F7;1;X2Y11/E270;X2Y11/E270/N131;1;X4Y11/CE2;X4Y11/CE2/E272;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F4;;1;X1Y11/SN10;X1Y11/SN10/F4;1;X1Y12/D4;X1Y12/D4/S111;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/EW20;X1Y11/EW20/F3;1;X2Y11/E260;X2Y11/E260/E121;1;X4Y11/SEL0;X4Y11/SEL0/E262;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8200 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X1Y11/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X1Y12/EW10;X1Y12/EW10/Q3;1;X2Y12/A1;X2Y12/A1/E111;1;X1Y12/Q3;;1;X1Y12/N130;X1Y12/N130/Q3;1;X1Y11/B2;X1Y11/B2/N131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X4Y11/W250;X4Y11/W250/Q5;1;X2Y11/S250;X2Y11/S250/W252;1;X2Y12/A2;X2Y12/A2/S251;1;X4Y11/Q5;;1;X4Y11/W130;X4Y11/W130/Q5;1;X3Y11/W230;X3Y11/W230/W131;1;X1Y11/B3;X1Y11/B3/W232;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 8189 ] ,
          "attributes": {
            "ROUTING": "X1Y12/N100;X1Y12/N100/Q4;1;X1Y11/B4;X1Y11/B4/N101;1;X2Y12/A3;X2Y12/A3/X07;1;X2Y12/X07;X2Y12/X07/E241;1;X1Y12/E240;X1Y12/E240/Q4;1;X1Y12/Q4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 8185 ] ,
          "attributes": {
            "ROUTING": "X1Y12/N220;X1Y12/N220/Q2;1;X1Y11/X01;X1Y11/X01/N221;1;X1Y11/B5;X1Y11/B5/X01;1;X1Y12/Q2;;1;X1Y12/E220;X1Y12/E220/Q2;1;X2Y12/X05;X2Y12/X05/E221;1;X2Y12/A4;X2Y12/A4/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X1Y12/E130;X1Y12/E130/Q0;1;X2Y12/N230;X2Y12/N230/E131;1;X2Y11/B0;X2Y11/B0/N231;1;X1Y12/Q0;;1;X1Y12/E100;X1Y12/E100/Q0;1;X2Y12/S200;X2Y12/S200/E101;1;X2Y12/A5;X2Y12/A5/S200;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 8177 ] ,
          "attributes": {
            "ROUTING": "X3Y11/EW10;X3Y11/EW10/Q5;1;X2Y11/B1;X2Y11/B1/W111;1;X3Y11/Q5;;1;X3Y11/S130;X3Y11/S130/Q5;1;X3Y12/A0;X3Y12/A0/S131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X3Y12/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X3Y13/SN10;X3Y13/SN10/Q1;1;X3Y12/A1;X3Y12/A1/N111;1;X3Y13/Q1;;1;X3Y13/EW10;X3Y13/EW10/Q1;1;X2Y13/N210;X2Y13/N210/W111;1;X2Y11/B2;X2Y11/B2/N212;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X3Y13/W130;X3Y13/W130/Q0;1;X2Y13/N230;X2Y13/N230/W131;1;X2Y11/B3;X2Y11/B3/N232;1;X3Y13/Q0;;1;X3Y13/N100;X3Y13/N100/Q0;1;X3Y12/E200;X3Y12/E200/N101;1;X3Y12/A2;X3Y12/A2/E200;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X2Y13/N220;X2Y13/N220/Q2;1;X2Y11/X01;X2Y11/X01/N222;1;X2Y11/B4;X2Y11/B4/X01;1;X2Y13/Q2;;1;X2Y13/SN10;X2Y13/SN10/Q2;1;X2Y12/E250;X2Y12/E250/N111;1;X3Y12/A3;X3Y12/A3/E251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8162 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X2Y13/N200;X2Y13/N200/Q0;1;X2Y11/X03;X2Y11/X03/N202;1;X2Y11/B5;X2Y11/B5/X03;1;X2Y13/Q0;;1;X2Y13/EW10;X2Y13/EW10/Q0;1;X3Y13/N210;X3Y13/N210/E111;1;X3Y12/A4;X3Y12/A4/N211;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8160 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8158 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X3Y13/N230;X3Y13/N230/Q3;1;X3Y11/B0;X3Y11/B0/N232;1;X3Y12/A5;X3Y12/A5/N121;1;X3Y13/SN20;X3Y13/SN20/Q3;1;X3Y13/Q3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X4Y13/EW20;X4Y13/EW20/Q2;1;X3Y13/N220;X3Y13/N220/W121;1;X3Y11/X07;X3Y11/X07/N222;1;X3Y11/B1;X3Y11/B1/X07;1;X4Y13/Q2;;1;X4Y13/SN10;X4Y13/SN10/Q2;1;X4Y12/A0;X4Y12/A0/N111;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": "X4Y12/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_data[6]": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X4Y8/Q3;;1;X4Y8/W100;X4Y8/W100/Q3;1;X4Y8/B5;X4Y8/B5/W100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart_tx_data[7]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X4Y8/Q4;;1;X4Y8/E100;X4Y8/E100/Q4;1;X4Y8/A5;X4Y8/A5/E100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F5;;1;X4Y8/S250;X4Y8/S250/F5;1;X4Y10/W250;X4Y10/W250/S252;1;X2Y10/W200;X2Y10/W200/W252;1;X1Y10/D1;X1Y10/D1/W201;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_data[4]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X1Y8/Q3;;1;X1Y8/W100;X1Y8/W100/Q3;1;X1Y8/B5;X1Y8/B5/W100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart_tx_data[5]": {
          "hide_name": 0,
          "bits": [ 8140 ] ,
          "attributes": {
            "ROUTING": "X1Y8/Q2;;1;X1Y8/E100;X1Y8/E100/Q2;1;X1Y8/A5;X1Y8/A5/E100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F5;;1;X1Y8/S250;X1Y8/S250/F5;1;X1Y10/X04;X1Y10/X04/S252;1;X1Y10/C1;X1Y10/C1/X04;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8134 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[3]": {
          "hide_name": 0,
          "bits": [ 8131 ] ,
          "attributes": {
            "ROUTING": "X2Y10/A0;X2Y10/A0/S252;1;X2Y10/A1;X2Y10/A1/S252;1;X2Y10/A3;X2Y10/A3/S252;1;X3Y8/Q2;;1;X3Y8/EW10;X3Y8/EW10/Q2;1;X2Y8/S250;X2Y8/S250/W111;1;X2Y10/A2;X2Y10/A2/S252;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8126 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8124 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8118 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[2]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X2Y10/B6;X2Y10/B6/E131;1;X2Y10/B5;X2Y10/B5/E131;1;X2Y10/B4;X2Y10/B4/E131;1;X1Y10/Q4;;1;X1Y10/E130;X1Y10/E130/Q4;1;X2Y10/B7;X2Y10/B7/E131;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8086 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[1]": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X2Y10/SEL2;X2Y10/SEL2/X07;1;X2Y10/SEL6;X2Y10/SEL6/X07;1;X2Y10/SEL4;X2Y10/SEL4/X07;1;X3Y10/SEL4;X3Y10/SEL4/X08;1;X3Y10/SEL6;X3Y10/SEL6/X08;1;X3Y8/W100;X3Y8/W100/Q3;1;X2Y8/S240;X2Y8/S240/W101;1;X2Y10/X07;X2Y10/X07/S242;1;X2Y10/SEL0;X2Y10/SEL0/X07;1;X3Y10/SEL2;X3Y10/SEL2/X08;1;X3Y8/Q3;;1;X3Y8/S230;X3Y8/S230/Q3;1;X3Y10/X08;X3Y10/X08/S232;1;X3Y10/SEL0;X3Y10/SEL0/X08;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8078 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[0]": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X2Y10/SEL1;X2Y10/SEL1/X04;1;X2Y10/X04;X2Y10/X04/S232;1;X2Y10/SEL5;X2Y10/SEL5/X04;1;X3Y8/W130;X3Y8/W130/Q4;1;X2Y8/S230;X2Y8/S230/W131;1;X3Y10/SEL5;X3Y10/SEL5/X01;1;X3Y8/Q4;;1;X3Y8/S240;X3Y8/S240/Q4;1;X3Y10/X01;X3Y10/X01/S242;1;X3Y10/SEL1;X3Y10/SEL1/X01;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8072 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF7;;1;X2Y10/W270;X2Y10/W270/OF7;1;X1Y10/X08;X1Y10/X08/W271;1;X1Y10/SEL0;X1Y10/SEL0/X08;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF30;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF30;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8056 ] ,
          "attributes": {
            "ROUTING": "X4Y11/B1;X4Y11/B1/E231;1;X1Y11/E220;X1Y11/E220/S121;1;X3Y11/E230;X3Y11/E230/E222;1;X4Y11/B0;X4Y11/B0/E231;1;X4Y13/B0;X4Y13/B0/E231;1;X3Y11/S260;X3Y11/S260/E262;1;X3Y13/E260;X3Y13/E260/S262;1;X4Y13/C7;X4Y13/C7/E261;1;X3Y12/E230;X3Y12/E230/E232;1;X4Y12/B6;X4Y12/B6/E231;1;X1Y12/B4;X1Y12/B4/S271;1;X4Y11/C7;X4Y11/C7/E261;1;X1Y10/X02;X1Y10/X02/Q3;1;X1Y10/A3;X1Y10/A3/X02;1;X1Y12/E230;X1Y12/E230/S232;1;X3Y11/B7;X3Y11/B7/E232;1;X3Y13/B1;X3Y13/B1/E232;1;X1Y13/E230;X1Y13/E230/S232;1;X1Y11/E230;X1Y11/E230/S131;1;X3Y11/B5;X3Y11/B5/E232;1;X1Y12/B0;X1Y12/B0/S232;1;X1Y12/B3;X1Y12/B3/S232;1;X1Y10/S230;X1Y10/S230/Q3;1;X1Y12/B2;X1Y12/B2/S232;1;X2Y10/S200;X2Y10/S200/E101;1;X2Y12/C7;X2Y12/C7/S202;1;X1Y10/SN20;X1Y10/SN20/Q3;1;X1Y11/E260;X1Y11/E260/S121;1;X3Y11/C2;X3Y11/C2/E262;1;X3Y11/E260;X3Y11/E260/E262;1;X1Y10/E100;X1Y10/E100/Q3;1;X2Y10/S240;X2Y10/S240/E101;1;X2Y12/E240;X2Y12/E240/S242;1;X4Y12/C2;X4Y12/C2/E242;1;X3Y13/E230;X3Y13/E230/E232;1;X1Y11/S230;X1Y11/S230/S131;1;X1Y10/Q3;;1;X1Y10/S130;X1Y10/S130/Q3;1;X4Y11/C6;X4Y11/C6/E261;1;X1Y11/S270;X1Y11/S270/S131;1;X1Y10/B2;X1Y10/B2/S130;1",
            "hdlname": "lb1 uart1 txState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:100.11-100.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X4Y13/A7;X4Y13/A7/E251;1;X3Y11/A7;X3Y11/A7/E252;1;X3Y13/A1;X3Y13/A1/S252;1;X4Y13/A0;X4Y13/A0/E251;1;X2Y10/E210;X2Y10/E210/E111;1;X4Y10/S210;X4Y10/S210/E212;1;X4Y12/A6;X4Y12/A6/S212;1;X4Y11/A0;X4Y11/A0/S251;1;X1Y12/X01;X1Y12/X01/S222;1;X1Y12/A0;X1Y12/A0/X01;1;X3Y11/S250;X3Y11/S250/E252;1;X4Y11/A1;X4Y11/A1/S251;1;X1Y12/A2;X1Y12/A2/X05;1;X1Y12/A3;X1Y12/A3/X05;1;X1Y10/S220;X1Y10/S220/Q2;1;X1Y12/X05;X1Y12/X05/S222;1;X1Y12/A4;X1Y12/A4/X05;1;X3Y11/A2;X3Y11/A2/E252;1;X2Y10/S210;X2Y10/S210/E111;1;X2Y12/A7;X2Y12/A7/S212;1;X1Y11/E250;X1Y11/E250/S111;1;X3Y13/E250;X3Y13/E250/S252;1;X1Y10/SN10;X1Y10/SN10/Q2;1;X1Y10/EW10;X1Y10/EW10/Q2;1;X2Y10/E250;X2Y10/E250/E111;1;X4Y10/S250;X4Y10/S250/E252;1;X4Y12/A2;X4Y12/A2/S252;1;X1Y10/X05;X1Y10/X05/Q2;1;X3Y11/A5;X3Y11/A5/E252;1;X1Y10/A2;X1Y10/A2/X05;1;X4Y11/A6;X4Y11/A6/E251;1;X1Y10/Q2;;1;X1Y10/S100;X1Y10/S100/Q2;1;X1Y11/E240;X1Y11/E240/S101;1;X3Y11/E250;X3Y11/E250/E242;1;X4Y11/A7;X4Y11/A7/E251;1",
            "hdlname": "lb1 uart1 txState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:100.11-100.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": "X4Y11/D1;X4Y11/D1/N101;1;X4Y11/D0;X4Y11/D0/N101;1;X2Y12/X02;X2Y12/X02/W212;1;X2Y12/D7;X2Y12/D7/X02;1;X4Y12/X02;X4Y12/X02/F1;1;X4Y12/D6;X4Y12/D6/X02;1;X4Y12/X06;X4Y12/X06/F1;1;X4Y12/D2;X4Y12/D2/X06;1;X4Y12/N210;X4Y12/N210/F1;1;X4Y11/X08;X4Y11/X08/N211;1;X4Y11/SEL6;X4Y11/SEL6/X08;1;X4Y12/N100;X4Y12/N100/F1;1;X4Y11/D3;X4Y11/D3/N101;1;X3Y12/S220;X3Y12/S220/W121;1;X3Y13/C7;X3Y13/C7/S221;1;X3Y11/D2;X3Y11/D2/N221;1;X3Y12/N220;X3Y12/N220/W121;1;X3Y11/C5;X3Y11/C5/N221;1;X3Y12/S260;X3Y12/S260/W121;1;X3Y13/C1;X3Y13/C1/S261;1;X4Y12/EW20;X4Y12/EW20/F1;1;X3Y12/W260;X3Y12/W260/W121;1;X1Y12/C3;X1Y12/C3/W262;1;X1Y12/C0;X1Y12/C0/W241;1;X1Y12/C2;X1Y12/C2/W241;1;X4Y12/F1;;1;X4Y12/W210;X4Y12/W210/F1;1;X2Y12/W240;X2Y12/W240/W212;1;X1Y12/C4;X1Y12/C4/W241;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_LUT4_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X3Y11/N100;X3Y11/N100/F7;1;X3Y10/W240;X3Y10/W240/N101;1;X2Y10/SEL7;X2Y10/SEL7/W241;1;X3Y11/F7;;1;X3Y11/E130;X3Y11/E130/F7;1;X4Y11/B3;X4Y11/B3/E131;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X4Y11/C1;X4Y11/C1/S101;1;X4Y10/S100;X4Y10/S100/F4;1;X4Y11/C0;X4Y11/C0/S101;1;X4Y10/SN20;X4Y10/SN20/F4;1;X4Y11/S220;X4Y11/S220/S121;1;X4Y12/C6;X4Y12/C6/S221;1;X4Y10/S130;X4Y10/S130/F4;1;X4Y11/A3;X4Y11/A3/S131;1;X4Y10/F4;;1;X4Y10/SN10;X4Y10/SN10/F4;1;X4Y11/D7;X4Y11/D7/S111;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1;X4Y11/XD2;X4Y11/XD2/F2;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X4Y10/W210;X4Y10/W210/N111;1;X2Y10/X02;X2Y10/X02/W212;1;X2Y10/SEL3;X2Y10/SEL3/X02;1;X3Y11/N200;X3Y11/N200/W101;1;X3Y9/W200;X3Y9/W200/N202;1;X1Y9/N200;X1Y9/N200/W202;1;X1Y8/C5;X1Y8/C5/N201;1;X4Y11/X05;X4Y11/X05/Q2;1;X4Y11/A2;X4Y11/A2/X05;1;X4Y11/N220;X4Y11/N220/Q2;1;X4Y9/N220;X4Y9/N220/N222;1;X4Y8/C5;X4Y8/C5/N221;1;X4Y11/W100;X4Y11/W100/Q2;1;X3Y11/N240;X3Y11/N240/W101;1;X3Y10/SEL3;X3Y10/SEL3/N241;1;X4Y11/Q2;;1;X4Y11/SN10;X4Y11/SN10/Q2;1;X4Y10/A1;X4Y10/A1/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X4Y10/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 8020 ] ,
          "attributes": {
            "ROUTING": "X4Y10/W130;X4Y10/W130/Q2;1;X3Y10/W230;X3Y10/W230/W131;1;X1Y10/B1;X1Y10/B1/W232;1;X2Y10/C0;X2Y10/C0/W261;1;X2Y10/C5;X2Y10/C5/W261;1;X2Y10/C2;X2Y10/C2/W261;1;X2Y10/C1;X2Y10/C1/W261;1;X2Y10/C7;X2Y10/C7/W261;1;X2Y10/C3;X2Y10/C3/W261;1;X2Y10/C6;X2Y10/C6/W261;1;X4Y10/EW20;X4Y10/EW20/Q2;1;X3Y10/W260;X3Y10/W260/W121;1;X2Y10/C4;X2Y10/C4/W261;1;X4Y10/Q2;;1;X4Y10/X05;X4Y10/X05/Q2;1;X4Y10/A2;X4Y10/A2/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F2;;1;X4Y10/XD2;X4Y10/XD2/F2;1"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8016 ] ,
          "attributes": {
            "ROUTING": "X4Y11/LSR1;X4Y11/LSR1/N272;1;X4Y13/EW10;X4Y13/EW10/F7;1;X3Y13/B7;X3Y13/B7/W111;1;X4Y10/LSR1;X4Y10/LSR1/N272;1;X4Y13/N130;X4Y13/N130/F7;1;X4Y12/N270;X4Y12/N270/N131;1;X4Y13/F7;;1;X4Y13/N270;X4Y13/N270/F7;1;X4Y11/X02;X4Y11/X02/N272;1;X4Y11/C3;X4Y11/C3/X02;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 8014 ] ,
          "attributes": {
            "ROUTING": "X4Y10/EW10;X4Y10/EW10/Q3;1;X3Y10/W250;X3Y10/W250/W111;1;X1Y10/A1;X1Y10/A1/W252;1;X2Y10/B2;X2Y10/B2/W232;1;X2Y10/A6;X2Y10/A6/X06;1;X2Y10/A7;X2Y10/A7/X06;1;X2Y10/A4;X2Y10/A4/X06;1;X2Y10/B3;X2Y10/B3/W232;1;X2Y10/B1;X2Y10/B1/W232;1;X2Y10/B0;X2Y10/B0/W232;1;X4Y10/W230;X4Y10/W230/Q3;1;X2Y10/X06;X2Y10/X06/W232;1;X2Y10/A5;X2Y10/A5/X06;1;X4Y10/Q3;;1;X4Y10/X02;X4Y10/X02/Q3;1;X4Y10/A3;X4Y10/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F3;;1;X4Y10/XD3;X4Y10/XD3/F3;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": "X4Y11/X06;X4Y11/X06/F3;1;X4Y11/CE1;X4Y11/CE1/X06;1;X4Y11/F3;;1;X4Y11/N230;X4Y11/N230/F3;1;X4Y10/X08;X4Y10/X08/N231;1;X4Y10/CE1;X4Y10/CE1/X08;1"
          }
        },
        "lb1.uart_rx_data[0]": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X3Y8/B0;X3Y8/B0/S100;1;X3Y8/Q0;;1;X3Y8/S100;X3Y8/S100/Q0;1;X3Y8/D4;X3Y8/D4/S100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F0;;1;X3Y8/XD0;X3Y8/XD0/F0;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1;X3Y8/EW20;X3Y8/EW20/F5;1;X4Y8/C1;X4Y8/C1/E121;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_rx_data[1]": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X4Y8/N100;X4Y8/N100/Q1;1;X4Y8/A1;X4Y8/A1/N100;1;X4Y8/Q1;;1;X4Y8/EW20;X4Y8/EW20/Q1;1;X3Y8/D3;X3Y8/D3/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7994 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F1;;1;X4Y8/XD1;X4Y8/XD1/F1;1"
          }
        },
        "lb1.uart_rx_data[2]": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": "X1Y7/S220;X1Y7/S220/Q2;1;X1Y9/S220;X1Y9/S220/S222;1;X1Y10/X07;X1Y10/X07/S221;1;X1Y10/D4;X1Y10/D4/X07;1;X1Y7/Q2;;1;X1Y7/X05;X1Y7/X05/Q2;1;X1Y7/A2;X1Y7/A2/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F2;;1;X1Y7/XD2;X1Y7/XD2/F2;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[3]": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": "X3Y7/A6;X3Y7/A6/E130;1;X3Y7/SN20;X3Y7/SN20/Q5;1;X3Y8/D2;X3Y8/D2/S121;1;X3Y7/Q5;;1;X3Y7/E130;X3Y7/E130/Q5;1;X3Y7/A7;X3Y7/A7/E130;1",
            "hdlname": "lb1 uart_rx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7979 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF6;;1;X3Y7/N260;X3Y7/N260/OF6;1;X3Y7/D5;X3Y7/D5/N260;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[4]": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X1Y7/SN20;X1Y7/SN20/Q3;1;X1Y8/D3;X1Y8/D3/S121;1;X1Y7/A0;X1Y7/A0/X02;1;X1Y7/Q3;;1;X1Y7/X02;X1Y7/X02/Q3;1;X1Y7/A1;X1Y7/A1/X02;1",
            "hdlname": "lb1 uart_rx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X1Y7/OF0;;1;X1Y7/W100;X1Y7/W100/OF0;1;X0Y7/W200;X0Y7/W200/W101;1;X1Y7/D3;X1Y7/D3/E202;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_2_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F5;;1;X1Y7/S100;X1Y7/S100/F5;1;X1Y8/C0;X1Y8/C0/S101;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_rx_data[5]": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X1Y8/X01;X1Y8/X01/Q0;1;X1Y8/A0;X1Y8/A0/X01;1;X1Y8/Q0;;1;X1Y8/W130;X1Y8/W130/Q0;1;X1Y8/D2;X1Y8/D2/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1;X1Y8/XD0;X1Y8/XD0/F0;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_1_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X1Y8/N100;X1Y8/N100/F4;1;X1Y7/D2;X1Y7/D2/N101;1;X1Y8/F4;;1;X1Y8/EW20;X1Y8/EW20/F4;1;X2Y8/E220;X2Y8/E220/E121;1;X4Y8/D0;X4Y8/D0/E222;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_rx_data[6]": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X4Y8/W130;X4Y8/W130/Q0;1;X4Y8/D3;X4Y8/D3/W130;1;X4Y8/Q0;;1;X4Y8/X01;X4Y8/X01/Q0;1;X4Y8/A0;X4Y8/A0/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F0;;1;X4Y8/XD0;X4Y8/XD0/F0;1"
          }
        },
        "lb1.uart_rx_data[7]": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X01;X4Y7/X01/Q0;1;X4Y7/A0;X4Y7/A0/X01;1;X4Y7/Q0;;1;X4Y7/SN10;X4Y7/SN10/Q0;1;X4Y8/D4;X4Y8/D4/S111;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F0;;1;X4Y7/XD0;X4Y7/XD0/F0;1"
          }
        },
        "lb1.uart_rx_byte_ready": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X1Y15/N130;X1Y15/N130/S828;1;X1Y14/E230;X1Y14/E230/N131;1;X2Y14/B0;X2Y14/B0/E231;1;X1Y7/Q4;;1;X1Y7/S820;X1Y7/S820/Q4;1;X1Y15/N270;X1Y15/N270/S828;1;X1Y14/X06;X1Y14/X06/N271;1;X1Y14/A4;X1Y14/A4/X06;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:11.10-11.28",
            "hdlname": "lb1 uart_rx_byte_ready"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F1;;1;X1Y6/XD1;X1Y6/XD1/F1;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F2;;1;X1Y6/XD2;X1Y6/XD2/F2;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F0;;1;X1Y6/XD0;X1Y6/XD0/F0;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": "X1Y6/CE1;X1Y6/CE1/X06;1;X1Y6/F3;;1;X1Y6/X06;X1Y6/X06/F3;1;X1Y6/CE0;X1Y6/CE0/X06;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F1;;1;X4Y2/SN10;X4Y2/SN10/F1;1;X4Y3/S210;X4Y3/S210/S111;1;X4Y5/B0;X4Y5/B0/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7924 ] ,
          "attributes": {
            "ROUTING": "X2Y2/W130;X2Y2/W130/F4;1;X1Y2/S230;X1Y2/S230/W131;1;X1Y3/A7;X1Y3/A7/S231;1;X2Y2/F4;;1;X2Y2/SN20;X2Y2/SN20/F4;1;X2Y3/W220;X2Y3/W220/S121;1;X1Y3/D6;X1Y3/D6/W221;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7921 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF6;;1;X1Y3/S260;X1Y3/S260/OF6;1;X1Y3/D1;X1Y3/D1/S260;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X2Y2/SN10;X2Y2/SN10/F5;1;X2Y3/D6;X2Y3/D6/S111;1;X2Y2/F5;;1;X2Y2/S100;X2Y2/S100/F5;1;X2Y3/A7;X2Y3/A7/S101;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7912 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF6;;1;X2Y3/W130;X2Y3/W130/OF6;1;X1Y3/S270;X1Y3/S270/W131;1;X1Y3/D3;X1Y3/D3/S270;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X3Y2/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": "X3Y2/EW20;X3Y2/EW20/F0;1;X2Y2/S260;X2Y2/S260/W121;1;X2Y4/D6;X2Y4/D6/S262;1;X3Y2/F0;;1;X3Y2/EW10;X3Y2/EW10/F0;1;X2Y2/S210;X2Y2/S210/W111;1;X2Y4/A7;X2Y4/A7/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7899 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF6;;1;X2Y4/N260;X2Y4/N260/OF6;1;X2Y3/X03;X2Y3/X03/N261;1;X2Y3/D3;X2Y3/D3/X03;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7892 ] ,
          "attributes": {
            "ROUTING": "X3Y4/OF2;;1;X3Y4/S220;X3Y4/S220/OF2;1;X3Y5/X07;X3Y5/X07/S221;1;X3Y5/D4;X3Y5/D4/X07;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X3Y2/SN10;X3Y2/SN10/F1;1;X3Y3/S250;X3Y3/S250/S111;1;X3Y4/A3;X3Y4/A3/S251;1;X3Y4/D2;X3Y4/D2/X06;1;X3Y2/S210;X3Y2/S210/F1;1;X3Y2/F1;;1;X3Y4/X06;X3Y4/X06/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": "X2Y4/N220;X2Y4/N220/N121;1;X2Y3/C4;X2Y3/C4/N221;1;X2Y5/F7;;1;X2Y5/SN20;X2Y5/SN20/F7;1;X2Y6/W260;X2Y6/W260/S121;1;X1Y6/C3;X1Y6/C3/W261;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F2;;1;X3Y2/W130;X3Y2/W130/F2;1;X2Y2/S230;X2Y2/S230/W131;1;X2Y3/A4;X2Y3/A4/S231;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F4;;1;X2Y3/XD4;X2Y3/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F3;;1;X3Y2/S230;X3Y2/S230/F3;1;X3Y4/A4;X3Y4/A4/S232;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7875 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F4;;1;X3Y4/XD4;X3Y4/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F4;;1;X3Y2/S240;X3Y2/S240/F4;1;X3Y4/S250;X3Y4/S250/S242;1;X3Y6/A0;X3Y6/A0/S252;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7869 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F0;;1;X3Y6/XD0;X3Y6/XD0/F0;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F5;;1;X3Y2/S130;X3Y2/S130/F5;1;X3Y3/W270;X3Y3/W270/S131;1;X2Y3/A1;X2Y3/A1/W271;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F1;;1;X2Y3/XD1;X2Y3/XD1/F1;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7860 ] ,
          "attributes": {
            "ROUTING": "X4Y2/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F0;;1;X4Y2/W130;X4Y2/W130/F0;1;X3Y2/S270;X3Y2/S270/W131;1;X3Y4/B5;X3Y4/B5/S272;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF0;;1;X2Y6/W100;X2Y6/W100/OF0;1;X1Y6/W200;X1Y6/W200/W101;1;X0Y6/E200;X0Y6/E200/E202;1;X2Y6/D4;X2Y6/D4/E202;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF6;;1;X3Y5/N260;X3Y5/N260/OF6;1;X3Y5/D5;X3Y5/D5/N260;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X2Y5/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": "X2Y5/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": "X2Y5/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": "X2Y5/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": "X2Y5/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X2Y5/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X3Y5/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X3Y5/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F2;;1;X3Y5/SN20;X3Y5/SN20/F2;1;X3Y6/W220;X3Y6/W220/S121;1;X2Y6/D3;X2Y6/D3/W221;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:60.16-60.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X1Y4/X02;X1Y4/X02/S211;1;X1Y4/A3;X1Y4/A3/X02;1;X2Y2/B4;X2Y2/B4/E231;1;X1Y3/N130;X1Y3/N130/Q1;1;X1Y2/E230;X1Y2/E230/N131;1;X1Y3/Q1;;1;X1Y3/S210;X1Y3/S210/Q1;1;X1Y5/A4;X1Y5/A4/S212;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7792 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X1Y3/SN10;X1Y3/SN10/Q3;1;X1Y2/E210;X1Y2/E210/N111;1;X2Y2/B5;X2Y2/B5/E211;1;X1Y4/A4;X1Y4/A4/S231;1;X1Y3/Q3;;1;X1Y3/S230;X1Y3/S230/Q3;1;X1Y5/A5;X1Y5/A5/S232;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X2Y3/SN10;X2Y3/SN10/Q3;1;X2Y4/W250;X2Y4/W250/S111;1;X1Y4/A5;X1Y4/A5/W251;1;X2Y3/EW10;X2Y3/EW10/Q3;1;X3Y3/N210;X3Y3/N210/E111;1;X3Y2/B0;X3Y2/B0/N211;1;X2Y3/Q3;;1;X2Y3/S230;X2Y3/S230/Q3;1;X2Y5/X02;X2Y5/X02/S232;1;X2Y5/A0;X2Y5/A0/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X3Y5/SN10;X3Y5/SN10/Q4;1;X3Y4/N210;X3Y4/N210/N111;1;X3Y2/B1;X3Y2/B1/N212;1;X2Y5/N270;X2Y5/N270/W131;1;X2Y4/A0;X2Y4/A0/N271;1;X3Y5/Q4;;1;X3Y5/W130;X3Y5/W130/Q4;1;X2Y5/A1;X2Y5/A1/W131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X2Y4/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X2Y3/E130;X2Y3/E130/Q4;1;X3Y3/N230;X3Y3/N230/E131;1;X3Y2/B2;X3Y2/B2/N231;1;X2Y4/A1;X2Y4/A1/S131;1;X2Y3/S130;X2Y3/S130/Q4;1;X2Y3/Q4;;1;X2Y3/S240;X2Y3/S240/Q4;1;X2Y5/X05;X2Y5/X05/S242;1;X2Y5/A2;X2Y5/A2/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X3Y4/EW10;X3Y4/EW10/Q4;1;X2Y4/S250;X2Y4/S250/W111;1;X2Y5/A3;X2Y5/A3/S251;1;X3Y2/X01;X3Y2/X01/N242;1;X3Y2/B3;X3Y2/B3/X01;1;X3Y4/Q4;;1;X3Y4/W130;X3Y4/W130/Q4;1;X2Y4/A2;X2Y4/A2/W131;1;X3Y4/N240;X3Y4/N240/Q4;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X3Y6/N200;X3Y6/N200/Q0;1;X3Y4/N200;X3Y4/N200/N202;1;X3Y2/X03;X3Y2/X03/N202;1;X3Y2/B4;X3Y2/B4/X03;1;X3Y6/N130;X3Y6/N130/Q0;1;X3Y5/W270;X3Y5/W270/N131;1;X2Y5/A4;X2Y5/A4/W271;1;X3Y6/Q0;;1;X3Y6/W130;X3Y6/W130/Q0;1;X2Y6/N270;X2Y6/N270/W131;1;X2Y4/A3;X2Y4/A3/N272;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X2Y3/N130;X2Y3/N130/Q1;1;X2Y2/E230;X2Y2/E230/N131;1;X3Y2/B5;X3Y2/B5/E231;1;X2Y4/A4;X2Y4/A4/S211;1;X2Y3/Q1;;1;X2Y3/S210;X2Y3/S210/Q1;1;X2Y5/A5;X2Y5/A5/S212;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X3Y4/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:69.16-69.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X2Y6/N240;X2Y6/N240/Q4;1;X2Y4/N240;X2Y4/N240/N242;1;X2Y2/X05;X2Y2/X05/N242;1;X2Y2/B1;X2Y2/B1/X05;1;X2Y6/B0;X2Y6/B0/S100;1;X2Y6/S100;X2Y6/S100/Q4;1;X2Y6/B1;X2Y6/B1/S100;1;X2Y6/Q4;;1;X2Y6/W130;X2Y6/W130/Q4;1;X1Y6/N270;X1Y6/N270/W131;1;X1Y5/A1;X1Y5/A1/N271;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X2Y2/N810;X2Y2/N810/F2;1;X2Y5/E220;X2Y5/E220/S818;1;X3Y5/D6;X3Y5/D6/E221;1;X2Y2/F2;;1;X2Y2/E100;X2Y2/E100/F2;1;X3Y2/S200;X3Y2/S200/E101;1;X3Y4/S210;X3Y4/S210/S202;1;X3Y5/A7;X3Y5/A7/S211;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X3Y4/N230;X3Y4/N230/N131;1;X3Y2/W230;X3Y2/W230/N232;1;X2Y2/B2;X2Y2/B2/W231;1;X3Y5/N130;X3Y5/N130/Q5;1;X3Y4/W270;X3Y4/W270/N131;1;X1Y4/A1;X1Y4/A1/W272;1;X3Y5/Q5;;1;X3Y5/W250;X3Y5/W250/Q5;1;X1Y5/A2;X1Y5/A2/W252;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:64.30-64.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7746 ] ,
          "attributes": {
            "ROUTING": "X2Y2/S130;X2Y2/S130/F3;1;X2Y3/E270;X2Y3/E270/S131;1;X3Y3/A3;X3Y3/A3/E271;1;X2Y2/F3;;1;X2Y2/EW20;X2Y2/EW20/F3;1;X3Y2/S220;X3Y2/S220/E121;1;X3Y3/D2;X3Y3/D2/S221;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X3Y3/W260;X3Y3/W260/N121;1;X1Y3/C6;X1Y3/C6/W262;1;X3Y5/E220;X3Y5/E220/S121;1;X3Y5/C6;X3Y5/C6/E220;1;X2Y6/SEL0;X2Y6/SEL0/X07;1;X2Y4/C6;X2Y4/C6/W101;1;X3Y4/SN20;X3Y4/SN20/F1;1;X3Y3/C2;X3Y3/C2/N121;1;X2Y4/N200;X2Y4/N200/W101;1;X2Y3/C6;X2Y3/C6/N201;1;X3Y4/W100;X3Y4/W100/F1;1;X2Y4/S200;X2Y4/S200/W101;1;X2Y5/C7;X2Y5/C7/S201;1;X3Y4/X02;X3Y4/X02/F1;1;X3Y4/C2;X3Y4/C2/X02;1;X3Y4/F1;;1;X2Y6/X07;X2Y6/X07/S202;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": "X2Y5/B7;X2Y5/B7/E231;1;X3Y3/B2;X3Y3/B2/E232;1;X2Y3/B6;X2Y3/B6/E231;1;X1Y5/E230;X1Y5/E230/N131;1;X3Y5/B6;X3Y5/B6/E232;1;X2Y4/B6;X2Y4/B6/N252;1;X2Y6/D1;X2Y6/D1/E101;1;X1Y6/N260;X1Y6/N260/F6;1;X1Y4/E260;X1Y4/E260/N262;1;X3Y4/X03;X3Y4/X03/E262;1;X3Y4/B2;X3Y4/B2/X03;1;X1Y6/W830;X1Y6/W830/F6;1;X2Y6/N250;X2Y6/N250/E834;1;X1Y6/SN20;X1Y6/SN20/F6;1;X1Y7/B4;X1Y7/B4/S121;1;X1Y6/N130;X1Y6/N130/F6;1;X1Y5/N230;X1Y5/N230/N131;1;X1Y3/E230;X1Y3/E230/N232;1;X2Y6/D0;X2Y6/D0/E101;1;X1Y6/F6;;1;X1Y4/N270;X1Y4/N270/N262;1;X1Y3/B6;X1Y3/B6/N271;1;X1Y6/E100;X1Y6/E100/F6;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X2Y6/A1;X2Y6/A1/X02;1;X2Y6/N230;X2Y6/N230/F3;1;X2Y4/X06;X2Y4/X06/N232;1;X2Y4/SEL6;X2Y4/SEL6/X06;1;X2Y6/X02;X2Y6/X02/F3;1;X2Y6/A0;X2Y6/A0/X02;1;X2Y3/W260;X2Y3/W260/N834;1;X1Y3/SEL6;X1Y3/SEL6/W261;1;X2Y5/N230;X2Y5/N230/N131;1;X2Y3/X06;X2Y3/X06/N232;1;X2Y3/SEL6;X2Y3/SEL6/X06;1;X2Y6/S130;X2Y6/S130/F3;1;X2Y7/N830;X2Y7/N830/S131;1;X2Y3/E260;X2Y3/E260/N834;1;X3Y3/SEL2;X3Y3/SEL2/E261;1;X3Y4/X07;X3Y4/X07/N262;1;X3Y4/SEL2;X3Y4/SEL2/X07;1;X2Y6/N130;X2Y6/N130/F3;1;X3Y6/N260;X3Y6/N260/E121;1;X3Y5/X05;X3Y5/X05/N261;1;X3Y5/SEL6;X3Y5/SEL6/X05;1;X2Y6/F3;;1;X2Y6/EW20;X2Y6/EW20/F3;1;X1Y6/D3;X1Y6/D3/W121;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X1Y3/E130;X1Y3/E130/Q4;1;X2Y3/N230;X2Y3/N230/E131;1;X2Y2/B3;X2Y2/B3/N231;1;X1Y3/S130;X1Y3/S130/Q4;1;X1Y4/A2;X1Y4/A2/S131;1;X1Y3/Q4;;1;X1Y3/S240;X1Y3/S240/Q4;1;X1Y5/X05;X1Y5/X05/S242;1;X1Y5/A3;X1Y5/A3/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF2;;1;X3Y3/W220;X3Y3/W220/OF2;1;X1Y3/D4;X1Y3/D4/W222;1"
          }
        },
        "lb1.uart1.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X3Y4/E130;X3Y4/E130/Q5;1;X4Y4/N230;X4Y4/N230/E131;1;X4Y2/B0;X4Y2/B0/N232;1;X3Y5/A0;X3Y5/A0/S131;1;X3Y4/S130;X3Y4/S130/Q5;1;X3Y4/Q5;;1;X3Y4/W250;X3Y4/W250/Q5;1;X2Y4/A5;X2Y4/A5/W251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F5;;1;X3Y4/XD5;X3Y4/XD5/F5;1"
          }
        },
        "lb1.uart1.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X3Y5/N270;X3Y5/N270/W131;1;X3Y4/A0;X3Y4/A0/N271;1;X4Y5/N200;X4Y5/N200/Q0;1;X4Y3/N210;X4Y3/N210/N202;1;X4Y2/B1;X4Y2/B1/N211;1;X4Y5/Q0;;1;X4Y5/W130;X4Y5/W130/Q0;1;X3Y5/A1;X3Y5/A1/W131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F0;;1;X4Y5/XD0;X4Y5/XD0/F0;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X2Y6/N100;X2Y6/N100/F7;1;X2Y6/N200;X2Y6/N200/N100;1;X2Y5/C6;X2Y5/C6/N201;1;X1Y6/B3;X1Y6/B3/W111;1;X2Y6/F7;;1;X2Y6/EW10;X2Y6/EW10/F7;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": "X2Y5/S100;X2Y5/S100/F6;1;X2Y5/E210;X2Y5/E210/S100;1;X3Y5/CE2;X3Y5/CE2/E211;1;X3Y5/E210;X3Y5/E210/E111;1;X4Y5/CE0;X4Y5/CE0/E211;1;X2Y3/CE0;X2Y3/CE0/X05;1;X2Y3/CE2;X2Y3/CE2/X05;1;X2Y3/CE1;X2Y3/CE1/X05;1;X2Y3/X05;X2Y3/X05/N262;1;X2Y5/N260;X2Y5/N260/F6;1;X2Y5/S260;X2Y5/S260/F6;1;X2Y6/X05;X2Y6/X05/S261;1;X2Y6/CE2;X2Y6/CE2/X05;1;X3Y5/N210;X3Y5/N210/E111;1;X3Y4/CE2;X3Y4/CE2/N211;1;X3Y5/S210;X3Y5/S210/E111;1;X3Y6/CE0;X3Y6/CE0/S211;1;X1Y3/CE1;X1Y3/CE1/N212;1;X1Y3/CE0;X1Y3/CE0/N212;1;X2Y5/F6;;1;X2Y5/EW10;X2Y5/EW10/F6;1;X1Y5/N210;X1Y5/N210/W111;1;X1Y3/CE2;X1Y3/CE2/N212;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X2Y7/E250;X2Y7/E250/E111;1;X4Y7/X08;X4Y7/X08/E252;1;X4Y7/CE0;X4Y7/CE0/X08;1;X3Y6/N230;X3Y6/N230/E232;1;X3Y4/A5;X3Y4/A5/N232;1;X2Y7/N210;X2Y7/N210/E111;1;X2Y5/N210;X2Y5/N210/N212;1;X2Y3/B1;X2Y3/B1/N212;1;X1Y6/E270;X1Y6/E270/N131;1;X3Y6/N270;X3Y6/N270/E272;1;X3Y4/B4;X3Y4/B4/N272;1;X1Y7/X07;X1Y7/X07/F4;1;X1Y7/CE1;X1Y7/CE1/X07;1;X2Y7/N260;X2Y7/N260/E121;1;X2Y5/D6;X2Y5/D6/N262;1;X1Y7/XD4;X1Y7/XD4/F4;1;X1Y7/E240;X1Y7/E240/F4;1;X3Y7/X07;X3Y7/X07/E242;1;X3Y7/CE2;X3Y7/CE2/X07;1;X1Y6/E230;X1Y6/E230/N131;1;X3Y6/B0;X3Y6/B0/E232;1;X3Y8/E270;X3Y8/E270/E272;1;X4Y8/CE0;X4Y8/CE0/E271;1;X2Y5/N250;X2Y5/N250/N252;1;X2Y3/B4;X2Y3/B4/N252;1;X1Y7/S130;X1Y7/S130/F4;1;X1Y8/E270;X1Y8/E270/S131;1;X3Y8/CE0;X3Y8/CE0/E272;1;X1Y7/EW10;X1Y7/EW10/F4;1;X2Y7/N250;X2Y7/N250/E111;1;X2Y5/E250;X2Y5/E250/N252;1;X4Y5/A0;X4Y5/A0/E252;1;X1Y7/N130;X1Y7/N130/F4;1;X1Y6/B0;X1Y6/B0/N131;1;X1Y7/EW20;X1Y7/EW20/F4;1;X2Y7/C7;X2Y7/C7/E121;1;X1Y7/F4;;1;X1Y7/S240;X1Y7/S240/F4;1;X1Y8/X05;X1Y8/X05/S241;1;X1Y8/CE0;X1Y8/CE0/X05;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X3Y8/E100;X3Y8/E100/F7;1;X4Y8/N240;X4Y8/N240/E101;1;X4Y7/C0;X4Y7/C0/N241;1;X3Y8/F7;;1;X3Y8/N270;X3Y8/N270/F7;1;X3Y7/X06;X3Y7/X06/N271;1;X3Y7/SEL6;X3Y7/SEL6/X06;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X2Y8/EW10;X2Y8/EW10/F3;1;X3Y8/N250;X3Y8/N250/E111;1;X3Y7/B7;X3Y7/B7/N251;1;X1Y8/N220;X1Y8/N220/W121;1;X1Y7/C5;X1Y7/C5/N221;1;X3Y8/C5;X3Y8/C5/E121;1;X3Y8/N260;X3Y8/N260/E121;1;X3Y7/D6;X3Y7/D6/N261;1;X2Y8/E230;X2Y8/E230/F3;1;X4Y8/X02;X4Y8/X02/E232;1;X4Y8/C0;X4Y8/C0/X02;1;X2Y8/F3;;1;X2Y8/EW20;X2Y8/EW20/F3;1;X1Y8/N260;X1Y8/N260/W121;1;X1Y7/C2;X1Y7/C2/N261;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X2Y8/SN20;X2Y8/SN20/F4;1;X2Y7/W260;X2Y7/W260/N121;1;X1Y7/SEL0;X1Y7/SEL0/W261;1;X2Y8/F4;;1;X2Y8/E240;X2Y8/E240/F4;1;X3Y8/C0;X3Y8/C0/E241;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:76.13-76.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.16-77.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X03;X2Y7/X03/F4;1;X2Y7/A7;X2Y7/A7/X03;1;X2Y7/E240;X2Y7/E240/F4;1;X4Y7/X07;X4Y7/X07/E242;1;X4Y7/B0;X4Y7/B0/X07;1;X2Y7/N130;X2Y7/N130/F4;1;X2Y6/W270;X2Y6/W270/N131;1;X1Y6/A0;X1Y6/A0/W271;1;X2Y7/N100;X2Y7/N100/F4;1;X2Y6/W200;X2Y6/W200/N101;1;X1Y6/D2;X1Y6/D2/W201;1;X2Y7/F4;;1;X2Y7/N240;X2Y7/N240/F4;1;X2Y5/X07;X2Y5/X07/N242;1;X2Y5/B6;X2Y5/B6/X07;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.16-77.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X1Y6/N210;X1Y6/N210/Q1;1;X1Y4/N210;X1Y4/N210/N212;1;X1Y3/A6;X1Y3/A6/N211;1;X2Y6/C7;X2Y6/C7/E121;1;X3Y5/N250;X3Y5/N250/E252;1;X3Y4/A2;X3Y4/A2/N251;1;X2Y5/A7;X2Y5/A7/E251;1;X2Y3/A6;X2Y3/A6/E251;1;X2Y6/D5;X2Y6/D5/N260;1;X2Y4/A6;X2Y4/A6/X01;1;X2Y6/N260;X2Y6/N260/E121;1;X2Y4/X01;X2Y4/X01/N262;1;X3Y5/A6;X3Y5/A6/E252;1;X1Y6/SN10;X1Y6/SN10/Q1;1;X1Y5/N250;X1Y5/N250/N111;1;X1Y3/E250;X1Y3/E250/N252;1;X3Y3/A2;X3Y3/A2/E252;1;X2Y6/C0;X2Y6/C0/E121;1;X1Y6/D5;X1Y6/D5/X02;1;X1Y6/C1;X1Y6/C1/X02;1;X1Y6/S100;X1Y6/S100/Q1;1;X1Y7/A4;X1Y7/A4/S101;1;X1Y6/X02;X1Y6/X02/Q1;1;X1Y6/C2;X1Y6/C2/X02;1;X2Y6/C1;X2Y6/C1/E121;1;X1Y5/E250;X1Y5/E250/N111;1;X1Y6/Q1;;1;X1Y6/EW20;X1Y6/EW20/Q1;1;X2Y6/C3;X2Y6/C3/E121;1",
            "hdlname": "lb1 uart1 rxState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:34.11-34.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxState[1]": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X2Y6/B7;X2Y6/B7/E131;1;X2Y6/C5;X2Y6/C5/E230;1;X1Y6/S810;X1Y6/S810/Q2;1;X1Y14/N100;X1Y14/N100/S818;1;X1Y13/D2;X1Y13/D2/N101;1;X1Y6/X05;X1Y6/X05/Q2;1;X1Y6/B1;X1Y6/B1/X05;1;X2Y6/E230;X2Y6/E230/E131;1;X1Y6/B6;X1Y6/B6/X05;1;X1Y6/E130;X1Y6/E130/Q2;1;X2Y6/B3;X2Y6/B3/E131;1;X1Y6/Q2;;1;X1Y6/S130;X1Y6/S130/Q2;1;X1Y6/B2;X1Y6/B2/S130;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:34.11-34.18",
            "hdlname": "lb1 uart1 rxState"
          }
        },
        "lb1.uart1.rxState[2]": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X1Y6/S800;X1Y6/S800/Q0;1;X1Y14/N230;X1Y14/N230/S808;1;X1Y13/X02;X1Y13/X02/N231;1;X1Y13/D4;X1Y13/D4/X02;1;X1Y6/A1;X1Y6/A1/X01;1;X2Y6/N210;X2Y6/N210/E111;1;X2Y5/A6;X2Y5/A6/N211;1;X2Y6/B5;X2Y6/B5/X01;1;X1Y6/E200;X1Y6/E200/Q0;1;X1Y6/EW10;X1Y6/EW10/Q0;1;X2Y6/A3;X2Y6/A3/E111;1;X1Y6/A2;X1Y6/A2/E200;1;X2Y6/X01;X2Y6/X01/E201;1;X1Y6/Q0;;1;X1Y6/X01;X1Y6/X01/Q0;1;X1Y6/A6;X1Y6/A6/X01;1;X1Y6/A3;X1Y6/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 rxState"
          }
        },
        "lb1.uart1.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": "X3Y8/E240;X3Y8/E240/S101;1;X3Y8/B7;X3Y8/B7/E240;1;X3Y7/C6;X3Y7/C6/N130;1;X2Y7/W240;X2Y7/W240/W101;1;X1Y7/C1;X1Y7/C1/W241;1;X3Y7/S100;X3Y7/S100/Q2;1;X3Y8/A5;X3Y8/A5/S101;1;X2Y7/W250;X2Y7/W250/W111;1;X1Y7/A5;X1Y7/A5/W251;1;X3Y7/SN10;X3Y7/SN10/Q2;1;X3Y8/W250;X3Y8/W250/S111;1;X1Y8/A4;X1Y8/A4/W252;1;X3Y7/N130;X3Y7/N130/Q2;1;X3Y7/A2;X3Y7/A2/N130;1;X3Y7/W100;X3Y7/W100/Q2;1;X2Y7/N200;X2Y7/N200/W101;1;X2Y7/A1;X2Y7/A1/N200;1;X3Y7/Q2;;1;X3Y7/EW10;X3Y7/EW10/Q2;1;X2Y7/S210;X2Y7/S210/W111;1;X2Y8/B1;X2Y8/B1/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F2;;1;X3Y7/XD2;X3Y7/XD2/F2;1"
          }
        },
        "lb1.uart1.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B6;X3Y7/B6/W130;1;X2Y7/S230;X2Y7/S230/W131;1;X2Y8/B2;X2Y8/B2/S231;1;X3Y7/W130;X3Y7/W130/Q3;1;X2Y7/A2;X2Y7/A2/W131;1;X3Y7/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X1Y7/D1;X1Y7/D1/W121;1;X2Y7/E220;X2Y7/E220/F2;1;X3Y7/D3;X3Y7/D3/E221;1;X2Y7/EW20;X2Y7/EW20/F2;1;X3Y7/S220;X3Y7/S220/E121;1;X3Y8/C7;X3Y8/C7/S221;1;X3Y7/S250;X3Y7/S250/E111;1;X3Y8/B5;X3Y8/B5/S251;1;X1Y7/S250;X1Y7/S250/W111;1;X1Y8/B4;X1Y8/B4/S251;1;X2Y7/F2;;1;X2Y7/EW10;X2Y7/EW10/F2;1;X1Y7/B5;X1Y7/B5/W111;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_byte_ready_o_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X2Y7/W270;X2Y7/W270/F7;1;X1Y7/X08;X1Y7/X08/W271;1;X1Y7/CE2;X1Y7/CE2/X08;1;X3Y7/LSR1;X3Y7/LSR1/E271;1;X2Y7/F7;;1;X2Y7/E270;X2Y7/E270/F7;1;X3Y7/LSR0;X3Y7/LSR0/E271;1"
          }
        },
        "lb1.uart1.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": "X3Y7/W200;X3Y7/W200/Q0;1;X2Y7/X05;X2Y7/X05/W201;1;X2Y7/A3;X2Y7/A3/X05;1;X3Y7/Q0;;1;X3Y7/S130;X3Y7/S130/Q0;1;X3Y8/W230;X3Y8/W230/S131;1;X2Y8/B3;X2Y8/B3/W231;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:36.11-36.22",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F3;;1;X2Y7/E100;X2Y7/E100/F3;1;X3Y7/D0;X3Y7/D0/E101;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X2Y6/S250;X2Y6/S250/F5;1;X2Y7/B7;X2Y7/B7/S251;1;X3Y7/CE0;X3Y7/CE0/E211;1;X3Y7/CE1;X3Y7/CE1/E211;1;X2Y6/F5;;1;X2Y6/SN10;X2Y6/SN10/F5;1;X2Y7/E210;X2Y7/E210/S111;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.tx_loopback_sent_already": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q2;;1;X2Y14/X01;X2Y14/X01/Q2;1;X2Y14/C0;X2Y14/C0/X01;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:29.9-29.33",
            "hdlname": "lb1 tx_loopback_sent_already"
          }
        },
        "lb1.uart1.tx_complete_o_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X1Y14/N210;X1Y14/N210/W111;1;X1Y12/N210;X1Y12/N210/N212;1;X1Y10/CE2;X1Y10/CE2/N212;1;X3Y8/CE2;X3Y8/CE2/S212;1;X1Y14/N810;X1Y14/N810/W111;1;X1Y6/S210;X1Y6/S210/N818;1;X1Y8/CE1;X1Y8/CE1/S212;1;X2Y14/X05;X2Y14/X05/F0;1;X2Y14/CE1;X2Y14/CE1/X05;1;X4Y8/CE1;X4Y8/CE1/X07;1;X3Y6/S210;X3Y6/S210/N818;1;X3Y8/CE1;X3Y8/CE1/S212;1;X2Y10/E200;X2Y10/E200/N804;1;X4Y10/N200;X4Y10/N200/E202;1;X4Y8/X07;X4Y8/X07/N202;1;X4Y8/CE2;X4Y8/CE2/X07;1;X2Y14/F0;;1;X2Y14/EW10;X2Y14/EW10/F0;1;X3Y14/N810;X3Y14/N810/E111;1;X2Y14/N800;X2Y14/N800/F0;1;X2Y14/XD0;X2Y14/XD0/F0;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X1Y4/D2;X1Y4/D2/S270;1;X4Y10/E270;X4Y10/E270/VSS;1;X4Y10/D1;X4Y10/D1/E270;1;X2Y4/D4;X2Y4/D4/W270;1;X3Y4/E270;X3Y4/E270/VSS;1;X3Y4/D0;X3Y4/D0/E270;1;X1Y4/D5;X1Y4/D5/W270;1;X1Y4/W270;X1Y4/W270/VSS;1;X1Y4/D4;X1Y4/D4/W270;1;X2Y5/D1;X2Y5/D1/E270;1;X1Y5/E270;X1Y5/E270/VSS;1;X1Y5/D1;X1Y5/D1/E270;1;X2Y12/D1;X2Y12/D1/E270;1;X2Y12/D2;X2Y12/D2/X03;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X3Y12/D3;X3Y12/D3/S270;1;X2Y5/D5;X2Y5/D5/W270;1;X2Y5/W270;X2Y5/W270/VSS;1;X2Y5/D4;X2Y5/D4/W270;1;X2Y12/D5;X2Y12/D5/X04;1;X2Y4/W270;X2Y4/W270/VSS;1;X2Y4/D5;X2Y4/D5/W270;1;X2Y4/D1;X2Y4/D1/E270;1;X3Y12/D0;X3Y12/D0/E270;1;X3Y12/D4;X3Y12/D4/W270;1;X2Y12/X03;X2Y12/X03/E262;1;X2Y12/D3;X2Y12/D3/X03;1;X2Y5/D3;X2Y5/D3/S270;1;X3Y12/W270;X3Y12/W270/VSS;1;X3Y12/D5;X3Y12/D5/W270;1;X4Y10/D3;X4Y10/D3/S201;1;X2Y4/D2;X2Y4/D2/S270;1;X1Y5/D2;X1Y5/D2/S270;1;X2Y7/D3;X2Y7/D3/S270;1;X1Y12/E250;X1Y12/E250/VSS;1;X2Y12/X04;X2Y12/X04/E251;1;X2Y12/D4;X2Y12/D4/X04;1;X1Y5/D5;X1Y5/D5/W270;1;X1Y28/S260;X1Y28/S260/VSS;1;X1Y28/D6;X1Y28/D6/N261;1;X2Y4/E270;X2Y4/E270/VSS;1;X2Y4/D0;X2Y4/D0/E270;1;X2Y8/W270;X2Y8/W270/VSS;1;X2Y8/D4;X2Y8/D4/W270;1;X2Y4/S270;X2Y4/S270/VSS;1;X2Y4/D3;X2Y4/D3/S270;1;X3Y12/D1;X3Y12/D1/E270;1;X2Y8/D2;X2Y8/D2/S270;1;X3Y5/D1;X3Y5/D1/E270;1;X0Y12/E260;X0Y12/E260/VSS;1;X2Y12/E270;X2Y12/E270/VSS;1;X2Y8/S270;X2Y8/S270/VSS;1;X2Y8/D3;X2Y8/D3/S270;1;X3Y5/E270;X3Y5/E270/VSS;1;X3Y5/D0;X3Y5/D0/E270;1;X1Y4/E270;X1Y4/E270/VSS;1;X1Y4/D1;X1Y4/D1/E270;1;X4Y9/S200;X4Y9/S200/VSS;1;X4Y10/D2;X4Y10/D2/S201;1;X1Y5/S270;X1Y5/S270/VSS;1;X1Y5/D3;X1Y5/D3/S270;1;X2Y9/N220;X2Y9/N220/VSS;1;X2Y7/D1;X2Y7/D1/N222;1;X1Y4/S270;X1Y4/S270/VSS;1;X1Y4/D3;X1Y4/D3/S270;1;X2Y8/E270;X2Y8/E270/VSS;1;X2Y8/D1;X2Y8/D1/E270;1;X2Y5/E270;X2Y5/E270/VSS;1;X2Y5/D0;X2Y5/D0/E270;1;X2Y5/S270;X2Y5/S270/VSS;1;X2Y5/D2;X2Y5/D2/S270;1;X2Y7/S270;X2Y7/S270/VSS;1;X2Y7/D2;X2Y7/D2/S270;1;X3Y12/S270;X3Y12/S270/VSS;1;X3Y12/D2;X3Y12/D2/S270;1;X3Y12/E270;X3Y12/E270/VSS;1;X4Y12/LSR2;X4Y12/LSR2/E271;1;X1Y5/W270;X1Y5/W270/VSS;1;X1Y5/D4;X1Y5/D4/W270;1;X4Y12/E270;X4Y12/E270/VSS;1;X4Y12/D0;X4Y12/D0/E270;1;X0Y0/VSS;;1;X4Y12/S270;X4Y12/S270/VSS;1;X4Y13/LSR0;X4Y13/LSR0/S271;1"
          }
        },
        "lb1.debug_state[0]": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X1Y6/Q5;;1;X1Y6/N100;X1Y6/N100/Q5;1;X1Y6/S200;X1Y6/S200/N100;1;X1Y6/A4;X1Y6/A4/S200;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[0]": {
          "hide_name": 0,
          "bits": [ 7643 ] ,
          "attributes": {
            "ROUTING": "X1Y6/Q4;;1;X1Y6/S820;X1Y6/S820/Q4;1;X1Y14/W270;X1Y14/W270/S828;1;X0Y14/A0;X0Y14/A0/W271;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F4;;1;X1Y6/XD4;X1Y6/XD4/F4;1"
          }
        },
        "lb1.debug_state[1]": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "ROUTING": "X1Y13/Q2;;1;X1Y13/S220;X1Y13/S220/Q2;1;X1Y15/X03;X1Y15/X03/S222;1;X1Y15/A0;X1Y15/A0/X03;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[1]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X1Y15/Q0;;1;X1Y15/EW20;X1Y15/EW20/Q0;1;X0Y15/D1;X0Y15/D1/W121;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F0;;1;X1Y15/XD0;X1Y15/XD0/F0;1"
          }
        },
        "lb1.debug_state[2]": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X1Y13/Q4;;1;X1Y13/S820;X1Y13/S820/Q4;1;X1Y21/N270;X1Y21/N270/S828;1;X1Y19/A0;X1Y19/A0/N272;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[2]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X1Y19/Q0;;1;X1Y19/EW20;X1Y19/EW20/Q0;1;X0Y19/S220;X0Y19/S220/W121;1;X0Y20/D1;X0Y20/D1/S221;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F0;;1;X1Y19/XD0;X1Y19/XD0/F0;1"
          }
        },
        "lb1.led_pins[4]": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q4;;1;X1Y14/EW10;X1Y14/EW10/Q4;1;X0Y14/S810;X0Y14/S810/W111;1;X0Y22/S220;X0Y22/S220/S818;1;X0Y24/D1;X0Y24/D1/S222;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X1Y14/XD4;X1Y14/XD4/F4;1;X1Y14/F4;;1;X1Y14/E240;X1Y14/E240/F4;1;X2Y14/X07;X2Y14/X07/E241;1;X2Y14/LSR1;X2Y14/LSR1/X07;1"
          }
        },
        "lb1.led_pins[5]": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": "X1Y20/Q3;;1;X1Y20/SN10;X1Y20/SN10/Q3;1;X1Y21/S810;X1Y21/S810/S111;1;X1Y25/W220;X1Y25/W220/S814;1;X0Y25/D1;X0Y25/D1/W221;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.uart_rx_pin": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X2Y6/A5;X2Y6/A5/E251;1;X1Y7/B1;X1Y7/B1/S232;1;X4Y8/B1;X4Y8/B1/E211;1;X1Y4/S250;X1Y4/S250/N838;1;X1Y6/E250;X1Y6/E250/S252;1;X2Y6/A7;X2Y6/A7/E251;1;X1Y28/S830;X1Y28/S830/Q6;1;X1Y21/N800;X1Y21/N800/N838;1;X1Y13/N800;X1Y13/N800/N808;1;X1Y5/S230;X1Y5/S230/N808;1;X1Y7/B2;X1Y7/B2/S232;1;X1Y12/N800;X1Y12/N800/N808;1;X1Y8/E200;X1Y8/E200/N804;1;X3Y8/E210;X3Y8/E210/E202;1;X4Y8/B0;X4Y8/B0/E211;1;X3Y8/A7;X3Y8/A7/E252;1;X1Y20/N830;X1Y20/N830/N838;1;X1Y12/N830;X1Y12/N830/N838;1;X1Y8/E250;X1Y8/E250/N834;1;X3Y8/A0;X3Y8/A0/E252;1;X1Y20/E260;X1Y20/E260/N838;1;X1Y20/D3;X1Y20/D3/E260;1;X1Y28/Q6;;1;X1Y28/N830;X1Y28/N830/Q6;1;X1Y20/N800;X1Y20/N800/N838;1;X1Y12/N200;X1Y12/N200/N808;1;X1Y10/N210;X1Y10/N210/N202;1;X1Y8/B0;X1Y8/B0/N212;1",
            "hdlname": "lb1 uart_rx_pin",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:3.11-3.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": "X2Y12/C3;X2Y12/C3/W220;1;X2Y11/D0;X2Y11/D0/X08;1;X3Y5/C1;X3Y5/C1/X04;1;X3Y12/C5;X3Y12/C5/X08;1;X2Y4/C5;X2Y4/C5/X08;1;X3Y11/D0;X3Y11/D0/X08;1;X2Y11/D2;X2Y11/D2/X08;1;X1Y4/C2;X1Y4/C2/X04;1;X2Y5/C0;X2Y5/C0/X04;1;X1Y4/C5;X1Y4/C5/X08;1;X2Y2/D4;X2Y2/D4/X04;1;X2Y2/C0;X2Y2/C0/X04;1;X3Y11/X08;X3Y11/X08/VCC;1;X3Y11/D1;X3Y11/D1/X08;1;X0Y21/W200;X0Y21/W200/VCC;1;X0Y21/D1;X0Y21/D1/E201;1;X3Y2/D2;X3Y2/D2/X08;1;X1Y11/C1;X1Y11/C1/X04;1;X2Y8/C1;X2Y8/C1/X04;1;X2Y4/C3;X2Y4/C3/X04;1;X2Y7/C3;X2Y7/C3/X04;1;X1Y4/X04;X1Y4/X04/VCC;1;X1Y4/C3;X1Y4/C3/X04;1;X2Y12/C0;X2Y12/C0/N220;1;X1Y11/D5;X1Y11/D5/X04;1;X2Y8/C3;X2Y8/C3/X04;1;X2Y11/C3;X2Y11/C3/X04;1;X3Y5/X04;X3Y5/X04/VCC;1;X3Y5/C0;X3Y5/C0/X04;1;X4Y10/S220;X4Y10/S220/VCC;1;X4Y10/C4;X4Y10/C4/S220;1;X4Y10/C2;X4Y10/C2/X04;1;X1Y11/C3;X1Y11/C3/X04;1;X3Y12/C2;X3Y12/C2/X04;1;X2Y7/X04;X2Y7/X04/VCC;1;X2Y7/C2;X2Y7/C2/X04;1;X2Y7/X08;X2Y7/X08/VCC;1;X2Y7/C4;X2Y7/C4/X08;1;X3Y2/D1;X3Y2/D1/X08;1;X2Y2/C5;X2Y2/C5/X08;1;X2Y8/C0;X2Y8/C0/X04;1;X1Y5/C3;X1Y5/C3/X04;1;X3Y2/C5;X3Y2/C5/X08;1;X2Y11/C2;X2Y11/C2/X04;1;X2Y8/X04;X2Y8/X04/VCC;1;X2Y8/C2;X2Y8/C2/X04;1;X4Y10/C3;X4Y10/C3/X04;1;X3Y2/D4;X3Y2/D4/X04;1;X4Y12/C1;X4Y12/C1/N220;1;X2Y11/D3;X2Y11/D3/X08;1;X1Y11/C4;X1Y11/C4/X08;1;X1Y4/X08;X1Y4/X08/VCC;1;X1Y4/C4;X1Y4/C4/X08;1;X2Y12/C5;X2Y12/C5/X08;1;X2Y12/W220;X2Y12/W220/VCC;1;X2Y12/C2;X2Y12/C2/W220;1;X2Y2/D3;X2Y2/D3/X08;1;X3Y2/D5;X3Y2/D5/X04;1;X4Y2/C1;X4Y2/C1/X04;1;X1Y11/D3;X1Y11/D3/X03;1;X2Y2/D2;X2Y2/D2/X08;1;X0Y0/W240;X0Y0/W240/VCC;1;X0Y0/C4;X0Y0/C4/E241;1;X3Y2/C0;X3Y2/C0/X04;1;X2Y7/C0;X2Y7/C0/N220;1;X2Y5/C3;X2Y5/C3/X04;1;X2Y2/C2;X2Y2/C2/X04;1;X2Y4/C0;X2Y4/C0/X04;1;X4Y10/C1;X4Y10/C1/X04;1;X2Y12/N220;X2Y12/N220/VCC;1;X2Y12/C1;X2Y12/C1/N220;1;X2Y7/N220;X2Y7/N220/VCC;1;X2Y7/C1;X2Y7/C1/N220;1;X2Y2/C1;X2Y2/C1/X04;1;X4Y12/N220;X4Y12/N220/VCC;1;X4Y12/C0;X4Y12/C0/N220;1;X3Y11/C0;X3Y11/C0/N220;1;X1Y11/X08;X1Y11/X08/VCC;1;X1Y11/C5;X1Y11/C5/X08;1;X1Y11/C2;X1Y11/C2/X04;1;X3Y2/D0;X3Y2/D0/X08;1;X3Y4/C0;X3Y4/C0/X04;1;X2Y11/C5;X2Y11/C5/X08;1;X3Y12/X08;X3Y12/X08/VCC;1;X3Y12/C4;X3Y12/C4/X08;1;X2Y2/X04;X2Y2/X04/VCC;1;X2Y2/C3;X2Y2/C3/X04;1;X1Y11/D1;X1Y11/D1/X03;1;X2Y11/C0;X2Y11/C0/X04;1;X2Y11/X08;X2Y11/X08/VCC;1;X2Y11/C4;X2Y11/C4/X08;1;X2Y11/D4;X2Y11/D4/X04;1;X2Y4/X04;X2Y4/X04/VCC;1;X2Y4/C1;X2Y4/C1/X04;1;X3Y2/D3;X3Y2/D3/X08;1;X2Y4/W220;X2Y4/W220/VCC;1;X2Y4/C2;X2Y4/C2/W220;1;X3Y12/C0;X3Y12/C0/X04;1;X2Y5/X04;X2Y5/X04/VCC;1;X2Y5/C2;X2Y5/C2/X04;1;X3Y2/C2;X3Y2/C2/X04;1;X4Y2/D1;X4Y2/D1/X03;1;X1Y5/C5;X1Y5/C5/X08;1;X4Y2/X03;X4Y2/X03/VCC;1;X4Y2/D0;X4Y2/D0/X03;1;X2Y2/C4;X2Y2/C4/X08;1;X4Y10/X04;X4Y10/X04/VCC;1;X4Y10/C0;X4Y10/C0/X04;1;X2Y11/C1;X2Y11/C1/X04;1;X2Y2/X08;X2Y2/X08/VCC;1;X2Y2/D1;X2Y2/D1/X08;1;X2Y4/X08;X2Y4/X08/VCC;1;X2Y4/C4;X2Y4/C4/X08;1;X3Y2/X04;X3Y2/X04/VCC;1;X3Y2/C1;X3Y2/C1/X04;1;X1Y5/X08;X1Y5/X08/VCC;1;X1Y5/C4;X1Y5/C4/X08;1;X3Y2/X08;X3Y2/X08/VCC;1;X3Y2/C4;X3Y2/C4/X08;1;X2Y2/W270;X2Y2/W270/VCC;1;X2Y2/D5;X2Y2/D5/W270;1;X1Y5/C0;X1Y5/C0/X04;1;X1Y11/D4;X1Y11/D4/X04;1;X3Y11/N220;X3Y11/N220/VCC;1;X3Y11/C1;X3Y11/C1/N220;1;X2Y5/N220;X2Y5/N220/VCC;1;X2Y5/C1;X2Y5/C1/N220;1;X3Y2/C3;X3Y2/C3/X04;1;X1Y4/C0;X1Y4/C0/N220;1;X2Y11/S260;X2Y11/S260/VCC;1;X2Y11/D1;X2Y11/D1/S260;1;X1Y4/N220;X1Y4/N220/VCC;1;X1Y4/C1;X1Y4/C1/N220;1;X2Y12/X08;X2Y12/X08/VCC;1;X2Y12/C4;X2Y12/C4/X08;1;X1Y5/C2;X1Y5/C2/X04;1;X3Y4/X04;X3Y4/X04/VCC;1;X3Y4/C1;X3Y4/C1/X04;1;X1Y11/X03;X1Y11/X03/VCC;1;X1Y11/D2;X1Y11/D2/X03;1;X2Y5/C4;X2Y5/C4/X08;1;X3Y12/C3;X3Y12/C3/X04;1;X3Y5/W220;X3Y5/W220/VCC;1;X3Y5/C2;X3Y5/C2/W220;1;X4Y2/X04;X4Y2/X04/VCC;1;X4Y2/C0;X4Y2/C0/X04;1;X2Y5/X08;X2Y5/X08/VCC;1;X2Y5/C5;X2Y5/C5/X08;1;X2Y11/X04;X2Y11/X04/VCC;1;X2Y11/D5;X2Y11/D5/X04;1;X1Y11/X04;X1Y11/X04/VCC;1;X1Y11/C0;X1Y11/C0/X04;1;X2Y8/X08;X2Y8/X08/VCC;1;X2Y8/C4;X2Y8/C4/X08;1;X1Y5/X04;X1Y5/X04/VCC;1;X1Y5/C1;X1Y5/C1/X04;1;X0Y0/VCC;;1;X3Y12/X04;X3Y12/X04/VCC;1;X3Y12/C1;X3Y12/C1/X04;1"
          }
        },
        "lb1.clk_pin": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X2Y14/CLK0;X2Y14/CLK0/GB00;5;X3Y8/CLK2;X3Y8/CLK2/GB00;5;X1Y10/CLK2;X1Y10/CLK2/GB00;5;X3Y8/CLK1;X3Y8/CLK1/GB00;5;X1Y8/CLK1;X1Y8/CLK1/GB00;5;X4Y8/CLK1;X4Y8/CLK1/GB00;5;X4Y8/CLK2;X4Y8/CLK2/GB00;5;X4Y13/CLK0;X4Y13/CLK0/GB00;5;X1Y10/CLK1;X1Y10/CLK1/GB00;5;X4Y12/CLK2;X4Y12/CLK2/GB00;5;X1Y12/CLK2;X1Y12/CLK2/GB00;5;X1Y12/CLK0;X1Y12/CLK0/GB00;5;X3Y11/CLK2;X3Y11/CLK2/GB00;5;X3Y13/CLK0;X3Y13/CLK0/GB00;5;X2Y13/CLK1;X2Y13/CLK1/GB00;5;X2Y13/CLK0;X2Y13/CLK0/GB00;5;X3Y11/CLK1;X3Y11/CLK1/GB00;5;X4Y12/GB00;X3Y12/GBO0/GT00;5;X1Y12/CLK1;X1Y12/CLK1/GB00;5;X4Y11/CLK2;X4Y11/CLK2/GB00;5;X3Y13/CLK1;X3Y13/CLK1/GB00;5;X4Y13/CLK1;X4Y13/CLK1/GB00;5;X4Y11/GB00;X3Y11/GBO0/GT00;5;X4Y11/CLK1;X4Y11/CLK1/GB00;5;X2Y10/GB00;X3Y10/GBO0/GT00;5;X4Y10/CLK1;X4Y10/CLK1/GB00;5;X1Y13/CLK1;X1Y13/CLK1/GB00;5;X4Y13/GB00;X3Y13/GBO0/GT00;5;X1Y13/CLK2;X1Y13/CLK2/GB00;5;X3Y8/CLK0;X3Y8/CLK0/GB00;5;X3Y7/CLK2;X3Y7/CLK2/GB00;5;X1Y7/CLK1;X1Y7/CLK1/GB00;5;X1Y8/CLK0;X1Y8/CLK0/GB00;5;X2Y8/GB00;X3Y8/GBO0/GT00;5;X4Y8/CLK0;X4Y8/CLK0/GB00;5;X4Y7/CLK0;X4Y7/CLK0/GB00;5;X1Y7/CLK2;X1Y7/CLK2/GB00;5;X1Y6/CLK1;X1Y6/CLK1/GB00;5;X1Y6/CLK0;X1Y6/CLK0/GB00;5;X1Y3/CLK0;X1Y3/CLK0/GB00;5;X1Y3/CLK1;X1Y3/CLK1/GB00;5;X2Y3/CLK1;X2Y3/CLK1/GB00;5;X2Y3/CLK2;X2Y3/CLK2/GB00;5;X3Y6/CLK0;X3Y6/CLK0/GB00;5;X2Y3/CLK0;X2Y3/CLK0/GB00;5;X2Y6/CLK2;X2Y6/CLK2/GB00;5;X3Y5/CLK2;X3Y5/CLK2/GB00;5;X5Y3/GB00;X3Y3/GBO0/GT00;5;X1Y3/CLK2;X1Y3/CLK2/GB00;5;X5Y4/GB00;X3Y4/GBO0/GT00;5;X3Y4/CLK2;X3Y4/CLK2/GB00;5;X4Y5/GB00;X3Y5/GBO0/GT00;5;X4Y5/CLK0;X4Y5/CLK0/GB00;5;X3Y7/CLK1;X3Y7/CLK1/GB00;5;X2Y7/GB00;X3Y7/GBO0/GT00;5;X3Y7/CLK0;X3Y7/CLK0/GB00;5;X2Y14/CLK1;X2Y14/CLK1/GB00;5;X26Y9/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y0/GT00;X3Y1/GT00/SPINE8;5;X3Y6/GB00;X3Y6/GBO0/GT00;5;X1Y6/CLK2;X1Y6/CLK2/GB00;5;X5Y15/GB00;X3Y15/GBO0/GT00;5;X1Y15/CLK0;X1Y15/CLK0/GB00;5;X2Y19/GB00;X3Y19/GBO0/GT00;5;X1Y19/CLK0;X1Y19/CLK0/GB00;5;X3Y14/GBO0;X3Y14/GBO0/GT00;5;X1Y14/CLK2;X1Y14/CLK2/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y25/GT00;X3Y19/GT00/SPINE16;5;X4Y20/GB00;X3Y20/GBO0/GT00;5;X1Y20/CLK1;X1Y20/CLK1/GB00;5;X46Y16/F6;;5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:9.16-9.21",
            "hdlname": "lb1 uart1 clk_i"
          }
        },
        "clk_pin": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:6.11-6.18"
          }
        }
      }
    }
  }
}
