# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:37:13 on Jun 03,2022
# vcom -reportprogress 300 -work work teclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture rtl of teclado
# End time: 21:37:14 on Jun 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:37:14 on Jun 03,2022
# vcom -reportprogress 300 -work work testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# -- Loading entity teclado
# End time: 21:37:14 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns "+notimingchecks" work.testbench 
# Start time: 21:37:14 on Jun 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testbench)#1
add wave -position end  sim:/testbench/clock_tb
add wave -position end  sim:/testbench/reset_tb
add wave -position end  sim:/testbench/a_in
add wave -position end  sim:/testbench/b_in
add wave -position end  sim:/testbench/h_out
force -freeze sim:/testbench/b_in 1 0
# ** UI-Msg: (vsim-8525) Cannot force an optimized signal.
# 
force -freeze sim:/testbench/a_in 1 0
force -freeze sim:/testbench/h_out 1 0
vsim -t 1ns +notimingchecks work.teclado
# End time: 21:39:40 on Jun 03,2022, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -t 1ns "+notimingchecks" work.teclado 
# Start time: 21:39:41 on Jun 03,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teclado(rtl)#1
add wave -position end  sim:/teclado/TECLA_OUT
vsim -t 1ns +notimingchecks work.testbench
# End time: 21:40:14 on Jun 03,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim -t 1ns "+notimingchecks" work.testbench 
# Start time: 21:40:14 on Jun 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(testbench)#1
add wave -position end  sim:/testbench/clock_tb
add wave -position end  sim:/testbench/reset_tb
add wave -position end  sim:/testbench/a_in
add wave -position end  sim:/testbench/b_in
add wave -position end  sim:/testbench/h_out
force -freeze sim:/testbench/a_in 1 0
force -freeze sim:/testbench/b_in 0 0
# ** UI-Msg: (vsim-8525) Cannot force an optimized signal.
# 
force -freeze sim:/testbench/h_out 1 0
# Load canceled
force -deposit sim:/testbench/a_in 1 0
force -freeze sim:/testbench/clock_tb 1 1, 0 {51 ns} -r 100
vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:54:46 on Jun 03,2022
# vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd 
vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:54:46 on Jun 03,2022
# vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd 
# -- Loading package STANDARD
# ** Warning: (vcom-6) -- Waiting for lock by "greic@DESKTOP-BIB9O8G, pid = 16504
# ". Lockfile is "C:/Users/greic/Desktop/Projeto_VLSI/src/work/_lock".
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture rtl of teclado
# End time: 21:54:46 on Jun 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture rtl of teclado
# End time: 21:54:47 on Jun 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim -t 1ns +notimingchecks work.teclado
# End time: 21:55:53 on Jun 03,2022, Elapsed time: 0:15:39
# Errors: 0, Warnings: 0
# vsim -t 1ns "+notimingchecks" work.teclado 
# Start time: 21:55:54 on Jun 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teclado(rtl)#1
add wave -position end  sim:/teclado/CLOCK
add wave -position end  sim:/teclado/reset
add wave -position end  sim:/teclado/A
add wave -position end  sim:/teclado/B
create_clock -name CLK50MHz -period 50MHz [get_ports {*}]
# invalid command name "get_ports"
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
vsim work.teclado
# End time: 21:59:56 on Jun 03,2022, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
# vsim work.teclado 
# Start time: 21:59:56 on Jun 03,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teclado(rtl)#1
wave created
# unknown or ambiguous subcommand "created": must be activecursor, addcursor, clipboard, collapse, configcursor, create, cursor, cursorconfig, cursortime, deletecursor, edit, editwrite, expand, export, exportvcd, group, guiObjGetUPFInfo, guiObjHasUPFInfo, import, interrupt, map, modify, overlay, pah, positioncursor, refresh, seecursor, seetime, sort, ungroup, write, zoom, zoomcursor, zoomfull, zoomin, zoomlast, zoomout, or zoomrange
wave creat
# Missing signal name or pattern.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
run
add wave -position end  sim:/teclado/CLOCK
add wave -position end  sim:/teclado/reset
add wave -position end  sim:/teclado/A
add wave -position end  sim:/teclado/B
add wave -position end  sim:/teclado/C
add wave -position end  sim:/teclado/D
add wave -position end  sim:/teclado/E
add wave -position end  sim:/teclado/F
add wave -position end  sim:/teclado/G
add wave -position end  sim:/teclado/H
add wave -position end  sim:/teclado/TECLA_OUT
add wave -position end  sim:/teclado/col_state
add wave -position end  sim:/teclado/col_prev
add wave -position end  sim:/teclado/tecla
run
force -freeze sim:/teclado/A 1 0
force -freeze sim:/teclado/E 1 0
run
force -freeze sim:/teclado/B 1 0
force -freeze sim:/teclado/C 1 0
run
run 100ns
# Optimization canceled
# Load canceled
run
force -freeze sim:/teclado/E 0 0
force -freeze sim:/teclado/F 0 0
force -freeze sim:/teclado/G 0 0
force -freeze sim:/teclado/H 0 0
run 200 ns
# Break key hit
# End time: 08:22:59 on Jun 04,2022, Elapsed time: 10:23:03
# Errors: 0, Warnings: 0
