{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573185715934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573185715935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 23:01:55 2019 " "Processing started: Thu Nov 07 23:01:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573185715935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573185715935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Five_Stage_Processor -c Five_Stage_Processor " "Command: quartus_sta Five_Stage_Processor -c Five_Stage_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573185715935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573185716248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573185718214 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1573185718214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573185718861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185718960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185718960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573185719909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Five_Stage_Processor.sdc " "Synopsys Design Constraints File file not found: 'Five_Stage_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573185720235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185720235 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573185720269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573185720269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573185720269 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185720269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185720269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_10Hz_reg clk_div:inst6\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_10Hz_reg clk_div:inst6\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_100hz_reg clk_div:inst6\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_100hz_reg clk_div:inst6\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_1Khz_reg clk_div:inst6\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_1Khz_reg clk_div:inst6\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_10Khz_reg clk_div:inst6\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_10Khz_reg clk_div:inst6\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_100Khz_reg clk_div:inst6\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_100Khz_reg clk_div:inst6\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst6\|clock_1Mhz_reg clk_div:inst6\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:inst6\|clock_1Mhz_reg clk_div:inst6\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX:inst30\|ALUop_out\[0\] ID_EX:inst30\|ALUop_out\[0\] " "create_clock -period 1.000 -name ID_EX:inst30\|ALUop_out\[0\] ID_EX:inst30\|ALUop_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID:inst21\|instr_out\[26\] IF_ID:inst21\|instr_out\[26\] " "create_clock -period 1.000 -name IF_ID:inst21\|instr_out\[26\] IF_ID:inst21\|instr_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573185720280 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185720280 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185720345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185720345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185720345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573185720345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573185720394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185745278 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573185745281 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573185745298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573185745942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573185745942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.857 " "Worst-case setup slack is -17.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.857             -61.180 IF_ID:inst21\|instr_out\[26\]  " "  -17.857             -61.180 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.564            -381.614 ID_EX:inst30\|ALUop_out\[0\]  " "  -12.564            -381.614 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.196            -446.657 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.196            -446.657 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.396           -7578.858 KEY\[0\]  " "   -5.396           -7578.858 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.854             -30.947 CLOCK_50  " "   -2.854             -30.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -6.452 clk_div:inst6\|clock_100Khz_reg  " "   -1.348              -6.452 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302              -8.899 clk_div:inst6\|clock_10Khz_reg  " "   -1.302              -8.899 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289              -7.289 clk_div:inst6\|clock_1Khz_reg  " "   -1.289              -7.289 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280              -6.162 clk_div:inst6\|clock_10Hz_reg  " "   -1.280              -6.162 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276              -6.084 clk_div:inst6\|clock_1Mhz_reg  " "   -1.276              -6.084 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.272              -8.541 clk_div:inst6\|clock_100hz_reg  " "   -1.272              -8.541 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185745957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185745957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.210 " "Worst-case hold slack is -6.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.210            -152.828 KEY\[0\]  " "   -6.210            -152.828 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.221 CLOCK_50  " "   -0.221              -0.221 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.385 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.192              -0.385 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.272               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.680               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.790               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.791               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.791               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.801               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.805               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.821               0.000 IF_ID:inst21\|instr_out\[26\]  " "    5.821               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185746042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185746062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185746082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2092.293 KEY\[0\]  " "   -2.636           -2092.293 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.380 clk_div:inst6\|clock_10Khz_reg  " "   -0.538              -5.380 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.377 clk_div:inst6\|clock_100hz_reg  " "   -0.538              -5.377 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.612 clk_div:inst6\|clock_1Khz_reg  " "   -0.538              -4.612 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.859 clk_div:inst6\|clock_1Mhz_reg  " "   -0.538              -3.859 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.848 clk_div:inst6\|clock_100Khz_reg  " "   -0.538              -3.848 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.848 clk_div:inst6\|clock_10Hz_reg  " "   -0.538              -3.848 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.235 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.055              -0.235 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 IF_ID:inst21\|instr_out\[26\]  " "    0.281               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.139               0.000 CLOCK_50  " "    9.139               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.495               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.495               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185746110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185746110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573185746199 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185746199 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573185746225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573185746327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573185752582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185753143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185753143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185753143 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573185753143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185778091 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573185778277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573185778277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.116 " "Worst-case setup slack is -17.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.116             -59.228 IF_ID:inst21\|instr_out\[26\]  " "  -17.116             -59.228 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.152            -369.553 ID_EX:inst30\|ALUop_out\[0\]  " "  -12.152            -369.553 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.738            -430.019 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.738            -430.019 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308           -7210.784 KEY\[0\]  " "   -5.308           -7210.784 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618             -27.951 CLOCK_50  " "   -2.618             -27.951 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365              -6.482 clk_div:inst6\|clock_100Khz_reg  " "   -1.365              -6.482 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321              -9.014 clk_div:inst6\|clock_10Khz_reg  " "   -1.321              -9.014 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.286              -7.163 clk_div:inst6\|clock_1Khz_reg  " "   -1.286              -7.163 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.120 clk_div:inst6\|clock_10Hz_reg  " "   -1.285              -6.120 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -8.446 clk_div:inst6\|clock_100hz_reg  " "   -1.282              -8.446 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276              -5.983 clk_div:inst6\|clock_1Mhz_reg  " "   -1.276              -5.983 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185778291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.894 " "Worst-case hold slack is -5.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.894            -143.039 KEY\[0\]  " "   -5.894            -143.039 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -0.535 CLOCK_50  " "   -0.485              -0.535 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.389 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.219              -0.389 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.621               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.721               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.726               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.731               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.734               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.736               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.441               0.000 IF_ID:inst21\|instr_out\[26\]  " "    5.441               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185778387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185778401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185778413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2073.739 KEY\[0\]  " "   -2.636           -2073.739 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.397 clk_div:inst6\|clock_100hz_reg  " "   -0.538              -5.397 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.390 clk_div:inst6\|clock_10Khz_reg  " "   -0.538              -5.390 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.633 clk_div:inst6\|clock_1Khz_reg  " "   -0.538              -4.633 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.865 clk_div:inst6\|clock_100Khz_reg  " "   -0.538              -3.865 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.860 clk_div:inst6\|clock_10Hz_reg  " "   -0.538              -3.860 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.847 clk_div:inst6\|clock_1Mhz_reg  " "   -0.538              -3.847 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.015 ID_EX:inst30\|ALUop_out\[0\]  " "   -0.011              -0.015 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 IF_ID:inst21\|instr_out\[26\]  " "    0.286               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.141               0.000 CLOCK_50  " "    9.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.453               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.453               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185778429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185778429 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573185778511 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185778511 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573185778530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573185778931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573185784614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185785193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185785193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185785193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573185785193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185810325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573185810405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573185810405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.255 " "Worst-case setup slack is -10.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.255             -32.546 IF_ID:inst21\|instr_out\[26\]  " "  -10.255             -32.546 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.936            -209.437 ID_EX:inst30\|ALUop_out\[0\]  " "   -6.936            -209.437 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.031            -262.529 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.031            -262.529 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.160           -3665.132 KEY\[0\]  " "   -3.160           -3665.132 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943             -20.328 CLOCK_50  " "   -1.943             -20.328 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -1.781 clk_div:inst6\|clock_10Hz_reg  " "   -0.370              -1.781 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -2.363 clk_div:inst6\|clock_10Khz_reg  " "   -0.368              -2.363 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.998 clk_div:inst6\|clock_1Khz_reg  " "   -0.364              -1.998 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -1.697 clk_div:inst6\|clock_1Mhz_reg  " "   -0.355              -1.697 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -2.310 clk_div:inst6\|clock_100hz_reg  " "   -0.346              -2.310 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -1.719 clk_div:inst6\|clock_100Khz_reg  " "   -0.346              -1.719 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185810420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.385 " "Worst-case hold slack is -3.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385             -89.007 KEY\[0\]  " "   -3.385             -89.007 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 CLOCK_50  " "   -0.142              -0.142 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.012               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.136               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.286               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.315               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.315               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.317               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.320               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.323               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.442               0.000 IF_ID:inst21\|instr_out\[26\]  " "    3.442               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185810516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185810541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185810566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -954.004 KEY\[0\]  " "   -2.174            -954.004 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.049               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.125               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.125               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.143               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.143               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.146               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.165               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 IF_ID:inst21\|instr_out\[26\]  " "    0.363               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.140               0.000 CLOCK_50  " "    9.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.785               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.785               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185810591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185810591 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573185810712 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185810712 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573185810737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185811313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185811313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573185811313 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573185811313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185836068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573185836142 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573185836142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.161 " "Worst-case setup slack is -9.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.161             -29.741 IF_ID:inst21\|instr_out\[26\]  " "   -9.161             -29.741 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.258            -189.287 ID_EX:inst30\|ALUop_out\[0\]  " "   -6.258            -189.287 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.461            -239.625 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.461            -239.625 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881           -3093.401 KEY\[0\]  " "   -2.881           -3093.401 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507             -15.592 CLOCK_50  " "   -1.507             -15.592 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303              -1.941 clk_div:inst6\|clock_10Khz_reg  " "   -0.303              -1.941 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.568 clk_div:inst6\|clock_1Khz_reg  " "   -0.294              -1.568 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.370 clk_div:inst6\|clock_10Hz_reg  " "   -0.294              -1.370 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.340 clk_div:inst6\|clock_1Mhz_reg  " "   -0.288              -1.340 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.397 clk_div:inst6\|clock_100Khz_reg  " "   -0.286              -1.397 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -1.810 clk_div:inst6\|clock_100hz_reg  " "   -0.278              -1.810 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185836169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.103 " "Worst-case hold slack is -3.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.103             -81.676 KEY\[0\]  " "   -3.103             -81.676 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323              -0.790 CLOCK_50  " "   -0.323              -0.790 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.067               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.123               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.243               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.267               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.269               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.271               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.274               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.275               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 IF_ID:inst21\|instr_out\[26\]  " "    3.174               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185836270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185836285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573185836301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -978.633 KEY\[0\]  " "   -2.174            -978.633 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst6\|clock_100Khz_reg  " "    0.127               0.000 clk_div:inst6\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk_div:inst6\|clock_1Khz_reg  " "    0.128               0.000 clk_div:inst6\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ID_EX:inst30\|ALUop_out\[0\]  " "    0.142               0.000 ID_EX:inst30\|ALUop_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_100hz_reg  " "    0.143               0.000 clk_div:inst6\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst6\|clock_10Khz_reg  " "    0.143               0.000 clk_div:inst6\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst6\|clock_10Hz_reg  " "    0.144               0.000 clk_div:inst6\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clk_div:inst6\|clock_1Mhz_reg  " "    0.164               0.000 clk_div:inst6\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 IF_ID:inst21\|instr_out\[26\]  " "    0.384               0.000 IF_ID:inst21\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.156               0.000 CLOCK_50  " "    9.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.786               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.786               0.000 inst20\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573185836324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573185836324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573185836408 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573185836408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573185839018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573185839019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573185839321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 23:03:59 2019 " "Processing ended: Thu Nov 07 23:03:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573185839321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573185839321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573185839321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573185839321 ""}
