Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 15 15:31:40 2024
| Host         : wushen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1195 |
| Unused register locations in slices containing registers |  2580 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |           36 |
|      3 |           11 |
|      4 |           81 |
|      5 |           57 |
|      6 |           51 |
|      7 |           56 |
|      8 |          193 |
|      9 |            2 |
|     10 |           15 |
|     11 |           22 |
|     12 |            6 |
|     13 |            1 |
|     14 |           14 |
|     15 |            1 |
|    16+ |          643 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1055 |          445 |
| No           | No                    | Yes                    |              84 |           21 |
| No           | Yes                   | No                     |            1820 |          818 |
| Yes          | No                    | No                     |           11939 |         3335 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |           13122 |         3443 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/i_op_assign_3_reg_4090                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[2].reg_slice_mi/reset                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[32]_0[0]                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[9]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[4]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[5]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[6]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[7]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[3]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[2]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[1]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[8]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[5][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                               | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[4][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[6][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[2][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[3][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[1][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                   | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                            | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                          | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                               | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/ram_full_i_reg                                                                                           | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                    | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                              | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/wr_en                                                                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                   | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                        | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/wr_en                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                    | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/ram_full_i_reg                                                                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                        | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[3]                                                                                                                                                                                   | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                               | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[3]                                                                                                                                                                                   | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                                    | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                               | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                             | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                                                                                                                             | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                                          | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[9][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[7][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[8][0]                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[5]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[8]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[4]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[6]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[7]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__10_n_0                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[9]_0[0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__12_n_0                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_CS_fsm_state14                                                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/I_RREADY1                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__14_n_0                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__16_n_0                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[12][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__8_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__18_n_0                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__2_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__4_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_CS_fsm_state14                                                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/I_RREADY1                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__6_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/exitcond_reg_3170                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/exitcond_reg_3170                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__0_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/sel                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/sel                                                                                                                                                                                       | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/command_ongoing_reg[0]                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg                                                                                                      | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                   | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/command_ongoing_reg[0]                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm[19]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                  | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                            | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                            | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm[19]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                             | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm[19]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__5_n_0                                                                                                                                                         | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm[19]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                             | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                           | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                                                                                                                                | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                        | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                        | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                       | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                  | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                            | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                                                                                                                                | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm[19]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm[19]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                              | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                           | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                             | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                   | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                                                                         | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/int_dim_V[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                      | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                               | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_reg_0[0]                                                                                                                                                                    | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_dim_V[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                               | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state35                                                                                                                                                                                                                     | design_1_i/Conv2D_1/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[2][0]                                                                                                                                                                               | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1][0]                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state25                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/int_dim_V[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                               | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_reg_0[0]                                                                                                                                                                    | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[2][0]                                                                                                                                                                               | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[1][0]                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                               | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                              | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                      | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_dim_V[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_reg_0[0]                                                                                                                                                             | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                       | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                        | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                               | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/dout_valid_reg[0]                                                                                                                                                          | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                      | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                                | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                               | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                           | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state25                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state35                                                                                                                                                                                                                          | design_1_i/fc2/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state25                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state35                                                                                                                                                                                                                          | design_1_i/fc1/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                          | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                                | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                        | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                           | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                     | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                               | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                       | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                          | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state35                                                                                                                                                                                                                         | design_1_i/attn/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state25                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                                           | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                            | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                             | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                   | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                      | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state35                                                                                                                                                                                                                     | design_1_i/Conv2D_2/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state25                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                  | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                     | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                                                                                                                        | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state25                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state35                                                                                                                                                                                                                    | design_1_i/pos_embed/inst/i_op_assign_3_reg_409                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_kernel_size_V[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_input_width_V[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_input_height_V[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_stride_V[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_padding_V[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[35]_0[0]                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/q_reg[35]_0[0]                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[9]_i_1__0_n_0                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[9]_i_1_n_0                                                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                  | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                             | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                               |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                            | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/could_multi_bursts.sect_handling_reg                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                      | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                           | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                             |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[9]_i_1__0_n_0                                                                                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/could_multi_bursts.sect_handling_reg                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                       | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                         |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[9]_i_1_n_0                                                                                                                                                                 |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                   | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                            | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                            | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                       | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                         |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                          | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                             | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                       | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                        | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                          |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                          | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                        | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                          |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                                  |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                              | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                                   |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                        | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                             |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                              | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                                                                   |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                               | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                       | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                       | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                      | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_2[0]                                                                                                                                         | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                    | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                    | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                            | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_CS_fsm_state3                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state43                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_NS_fsm110_out                                                                                                                                                                                                                      | design_1_i/normal_1/inst/i_op_assign_1_reg_2590                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_input_height_V[15]_i_1_n_0                                                                                                                                                                           | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_input_width_V[15]_i_1_n_0                                                                                                                                                                            | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                        | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                             |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                      | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                   | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                               | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                           | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                         | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg_0                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state43                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                               | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                           | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state43                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                         | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                            | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                           | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                     | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state43                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                     | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state43                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                              | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                   |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                         | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg_0                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                           | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                              | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                     | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/p_0_in0                                                                                                                                                                                                       | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                        | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                    | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                         | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                              |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                    | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                      | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state43                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_input_height_V[15]_i_1_n_0                                                                                                                                                                           | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_NS_fsm110_out                                                                                                                                                                                                                      | design_1_i/normal_2/inst/i_op_assign_1_reg_2590                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_input_width_V[15]_i_1_n_0                                                                                                                                                                            | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_mac_muladdg8j_U7/Conv2D_mac_muladdg8j_DSP48_4_U/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/bus_wide_gen.split_cnt_buf                                                                                                                                                                         | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.rdata_valid_t_reg                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/p_0367_2_reg_362[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_CS_fsm_state3                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_out_channel_V[15]_i_1_n_0                                                                                                                                                                                      | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state18                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state18                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               10 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state18                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state18                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state18                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state18                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                             | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                             | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                             | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                  | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                   | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                                  | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                                 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm119_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm119_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm119_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                             | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm119_out                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm119_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_1[0]                                                                                                                                                                          | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                         | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                                  | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_1[0]                                                                                                                                                      | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                              | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                   | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                                | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                            | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                                                                                              | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm119_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg[0]                                                                                                                                                             | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               10 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state24                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm115_out                                                                                                                                                                                                                     | design_1_i/pos_embed/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state24                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state24                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state24                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm115_out                                                                                                                                                                                                                      | design_1_i/Conv2D_2/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                  |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm115_out                                                                                                                                                                                                                           | design_1_i/fc1/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm115_out                                                                                                                                                                                                                      | design_1_i/Conv2D_1/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                  |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm115_out                                                                                                                                                                                                                           | design_1_i/fc2/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state24                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm115_out                                                                                                                                                                                                                          | design_1_i/attn/inst/i_op_assign_2_reg_374                                                                                                                                                                                                                                      |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state24                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/Conv2D_sdiv_12s_9bkb_div_u_0/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                             | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                              | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                    | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                         | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                         | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                           | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                        | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                              | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                    | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                         |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state22                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm[17]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                          | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                       | design_1_i/fc1/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                  | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                            | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state20                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm[17]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                             | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state22                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                  | design_1_i/Conv2D_1/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                      |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm[17]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state22                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state20                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state22                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                       | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                         | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                             |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm[17]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                        | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                        | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state22                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                       | design_1_i/fc2/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                           |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state22                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                       | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state20                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                            | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                            | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm[17]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                 | design_1_i/pos_embed/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                     |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm[17]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                        | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state20                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                      | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                                  |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                      | design_1_i/attn/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                          | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                  | design_1_i/Conv2D_2/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                      |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                             | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                       | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                         | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                             |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                             | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/could_multi_bursts.sect_handling_reg                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/could_multi_bursts.sect_handling_reg                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state20                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state20                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                              | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[20][0]                                                                                                                                                                                                  |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                           | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                   | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/int_gamma_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/int_mlp_output_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/int_output_V[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                      | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                                 | design_1_i/normal_1/inst/Aff_channel_mac_mbkb_U1/Aff_channel_mac_mbkb_DSP48_0_U/SR[0]                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/int_output_V[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_beta_V[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_color_V[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/int_mlp_output_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_input_data_V[31]_i_1_n_0                                                                                                                                                                             | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                               | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                      | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_0[0]                                                                                                                                                                 | design_1_i/normal_2/inst/Aff_channel_mac_mbkb_U1/Aff_channel_mac_mbkb_DSP48_0_U/SR[0]                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_in_data_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_input_data_V[31]_i_1_n_0                                                                                                                                                                             | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                    | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_out_data_V[31]_i_1_n_0                                                                                                                                                                               | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_color_V[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/int_gamma_V[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_beta_V[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/int_alpha_V[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                     | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_biases_V[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/int_weights_V[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/int_alpha_V[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg                                                                                                                                                                  | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                   | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                             | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_0[0]                                                                                                                                                             | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop                                                                                                                                                                                | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_0[0]                                                                                                                                                             | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                      | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                  | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                       | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                          | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                            | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                              | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                           | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                               | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                             | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop                                                                                                                                                                         | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                    | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                               | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                   | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                               | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                           | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop                                                                                                                                                                                | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                    | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                  | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg                                                                                                                                                                  | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                   | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/wreq_throttl/s_ready_i_reg[0]                                                                                                                                                                                       | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/rreq_handling_reg_0[0]                                                                                                                                                      | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                          | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_sdiv_12s_9bkb_U2/Conv2D_sdiv_12s_9bkb_div_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                    | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/sel                                                                                                                                                                                       | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                         | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                               | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                          | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                        | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               17 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               19 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               20 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               17 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               22 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               19 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               18 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               19 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__3_n_0                                                                                                                                                                              | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__3_n_0                                                                                                                                                                              | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                          | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                         | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                               | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                              | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                     | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                            | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                          | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                            | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                               | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                     | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               17 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                           | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                            | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                            | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_NS_fsm111_out                                                                                                                                                                                                                      | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                       |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Q[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm122_out                                                                                                                                                                                                                           | design_1_i/fc1/inst/i_op_assign_reg_251                                                                                                                                                                                                                                         |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_NS_fsm111_out                                                                                                                                                                                                                      | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm122_out                                                                                                                                                                                                                          | design_1_i/attn/inst/i_op_assign_reg_251                                                                                                                                                                                                                                        |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Q[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Q[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm122_out                                                                                                                                                                                                                     | design_1_i/pos_embed/inst/i_op_assign_reg_251                                                                                                                                                                                                                                   |               15 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Q[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Q[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Q[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm122_out                                                                                                                                                                                                                           | design_1_i/fc2/inst/i_op_assign_reg_251                                                                                                                                                                                                                                         |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm122_out                                                                                                                                                                                                                      | design_1_i/Conv2D_1/inst/i_op_assign_reg_251                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm122_out                                                                                                                                                                                                                      | design_1_i/Conv2D_2/inst/i_op_assign_reg_251                                                                                                                                                                                                                                    |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               30 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state19                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state19                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state19                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state19                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state19                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state19                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm113_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm113_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm113_out                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm113_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm113_out                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm113_out                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[22][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               26 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               24 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               28 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               22 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               23 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               23 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               28 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/full_n_reg[0]                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               11 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               17 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               18 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                      | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                    | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |               20 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                     | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               22 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                     | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                          | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                          | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               20 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                       | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                       | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                       | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               17 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                  | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                       | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_rreq                                                                                                                                                                          | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                 | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                            | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               17 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                           | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                                            | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_rreq                                                                                                                                                                          | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               14 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/fifo_rreq_valid_buf_reg[0]                                                                                                                                                                         | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               24 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_NS_fsm116_out                                                                                                                                                                                                                           | design_1_i/fc1/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                       |               16 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_NS_fsm116_out                                                                                                                                                                                                                     | design_1_i/pos_embed/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                 |               18 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_NS_fsm116_out                                                                                                                                                                                                                      | design_1_i/Conv2D_1/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                  |               15 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_NS_fsm116_out                                                                                                                                                                                                                           | design_1_i/fc2/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                       |               17 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_NS_fsm116_out                                                                                                                                                                                                                      | design_1_i/Conv2D_2/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                  |               17 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_NS_fsm116_out                                                                                                                                                                                                                          | design_1_i/attn/inst/i_op_assign_1_reg_329                                                                                                                                                                                                                                      |               19 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/gmem_addr_4_reg_776[30]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               24 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/gmem_addr_1_reg_7400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               20 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/gmem_addr_1_reg_7400                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               22 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/ap_NS_fsm17_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               24 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               45 |             95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                            |               44 |             95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               23 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               19 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_2/inst/gamma_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               26 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/gamma_1/inst/gamma_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               20 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/normal_2/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               55 |            116 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/normal_1/inst/Aff_channel_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                     |               46 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Conv2D_1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               64 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/attn/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                              |               61 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Conv2D_2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                          |               64 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/fc1/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               61 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/pos_embed/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                         |               60 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/fc2/inst/Conv2D_gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                               |               61 |            147 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_2/inst/Aff_channel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               44 |            195 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/normal_1/inst/Aff_channel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               47 |            195 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               63 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               60 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               53 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               54 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               58 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/Conv2D_AXILiteS_s_axi_U/grp_fu_519_ap_start                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               52 |            196 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_1/inst/ap_CS_fsm_state16                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               47 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pos_embed/inst/ap_CS_fsm_state16                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               59 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Conv2D_2/inst/ap_CS_fsm_state16                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               57 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc1/inst/ap_CS_fsm_state16                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               62 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/attn/inst/ap_CS_fsm_state16                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               62 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fc2/inst/ap_CS_fsm_state16                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               62 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              446 |           1056 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


