/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.41
Hash     : 98521c2
Date     : Feb 20 2024
Type     : Engineering
Log Time   : Tue Feb 20 12:43:04 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.41
Hash     : 98521c2
Date     : Feb 20 2024
Type     : Engineering
Log Time   : Tue Feb 20 12:43:04 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/spis/run_1/synth_1_1/analysis/spis_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_20_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/asyncfifo.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/asyncfifo.sv' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\asyncfifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/levelsync.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/levelsync.sv' to AST representation.
Generating RTLIL representation for module `\levelsync'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/pulse_sync.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/pulse_sync.sv' to AST representation.
Generating RTLIL representation for module `\pulse_sync'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/rst_regen_low.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/rst_regen_low.sv' to AST representation.
Generating RTLIL representation for module `\rst_regen_low'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spi.svh
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spi.svh' to AST representation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spi.vh
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spi.vh' to AST representation.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_intf.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_intf.sv' to AST representation.
Generating RTLIL representation for module `\spis_intf'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_miso_buf.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_miso_buf.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_miso_buf.sv:37)
Generating RTLIL representation for module `\spis_miso_buf'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_reg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_reg.sv' to AST representation.
Generating RTLIL representation for module `\spis_reg'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_reg_top.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_reg_top.sv' to AST representation.
Generating RTLIL representation for module `\spisreg_top'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_top.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spis_top.sv' to AST representation.
Generating RTLIL representation for module `\spis_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spisavb.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/spisavb.sv' to AST representation.
Generating RTLIL representation for module `\spisavb'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo.sv' to AST representation.
Generating RTLIL representation for module `\syncfifo'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_mem1r1w.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_mem1r1w.sv' to AST representation.
Generating RTLIL representation for module `\syncfifo_mem1r1w'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_mem1r1w.sv:103
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_ram.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_ram.sv' to AST representation.
Generating RTLIL representation for module `\syncfifo_ram'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_reg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_reg.sv' to AST representation.
Generating RTLIL representation for module `\syncfifo_reg'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_reg.sv:281
Successfully finished Verilog frontend.

-- Running command `hierarchy -top spis_top' --

18. Executing HIERARCHY pass (managing design hierarchy).

18.1. Analyzing design hierarchy..
Top module:  \spis_top
Used module:     \spis_miso_buf
Used module:     \rst_regen_low
Used module:         \levelsync
Used module:     \spisavb
Used module:     \spisreg_top
Used module:         \spis_reg
Used module:         \asyncfifo
Used module:             \syncfifo_mem1r1w
Used module:         \pulse_sync
Used module:     \spis_intf
Parameter \RESET_VALUE = 1'0

18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\levelsync'.
Parameter \RESET_VALUE = 1'0
Generating RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 4

18.3. Executing AST frontend in derive mode using pre-parsed AST for module `\syncfifo_mem1r1w'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 4
Generating RTLIL representation for module `$paramod$8f9f099f91f10f5be3ccbbb21590838b465f95d5\syncfifo_mem1r1w'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_mem1r1w.sv:103
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 64

18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\asyncfifo'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 64
Generating RTLIL representation for module `$paramod$99ddcd94c4c86b90c7f8c3ea5670755e4ad8f931\asyncfifo'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 64
Found cached RTLIL representation for module `$paramod$99ddcd94c4c86b90c7f8c3ea5670755e4ad8f931\asyncfifo'.
Parameter \FIFO_WIDTH = 32
Parameter \FIFO_DEPTH = 512

18.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spisreg_top'.
Parameter \FIFO_WIDTH = 32
Parameter \FIFO_DEPTH = 512
Generating RTLIL representation for module `$paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\spisreg_top'.

18.6. Analyzing design hierarchy..
Top module:  \spis_top
Used module:     \spis_miso_buf
Used module:     \rst_regen_low
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     \spisavb
Used module:     $paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\spisreg_top
Used module:         \spis_reg
Used module:         \asyncfifo
Used module:             $paramod$8f9f099f91f10f5be3ccbbb21590838b465f95d5\syncfifo_mem1r1w
Used module:         \levelsync
Used module:         \pulse_sync
Used module:     \spis_intf
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 512

18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\asyncfifo'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 512
Generating RTLIL representation for module `$paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\asyncfifo'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 512
Found cached RTLIL representation for module `$paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\asyncfifo'.

18.8. Analyzing design hierarchy..
Top module:  \spis_top
Used module:     \spis_miso_buf
Used module:     \rst_regen_low
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     \spisavb
Used module:     $paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\spisreg_top
Used module:         \spis_reg
Used module:         $paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\asyncfifo
Used module:             \levelsync
Used module:             \syncfifo_mem1r1w
Used module:         \pulse_sync
Used module:     \spis_intf
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \RESET_VALUE = 1'0
Found cached RTLIL representation for module `$paramod\levelsync\RESET_VALUE=1'0'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 512

18.9. Executing AST frontend in derive mode using pre-parsed AST for module `\syncfifo_mem1r1w'.
Parameter \FIFO_WIDTH_WID = 32
Parameter \FIFO_DEPTH_WID = 512
Generating RTLIL representation for module `$paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\syncfifo_mem1r1w'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/EDA-2526/spis/./rtl/syncfifo_mem1r1w.sv:103

18.10. Analyzing design hierarchy..
Top module:  \spis_top
Used module:     \spis_miso_buf
Used module:     \rst_regen_low
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     \spisavb
Used module:     $paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\spisreg_top
Used module:         \spis_reg
Used module:         $paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\asyncfifo
Used module:             $paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\syncfifo_mem1r1w
Used module:         \levelsync
Used module:         \pulse_sync
Used module:     \spis_intf

18.11. Analyzing design hierarchy..
Top module:  \spis_top
Used module:     \spis_miso_buf
Used module:     \rst_regen_low
Used module:         $paramod\levelsync\RESET_VALUE=1'0
Used module:     \spisavb
Used module:     $paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\spisreg_top
Used module:         \spis_reg
Used module:         $paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\asyncfifo
Used module:             $paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\syncfifo_mem1r1w
Used module:         \levelsync
Used module:         \pulse_sync
Used module:     \spis_intf
Removing unused module `$paramod$99ddcd94c4c86b90c7f8c3ea5670755e4ad8f931\asyncfifo'.
Removing unused module `$paramod$8f9f099f91f10f5be3ccbbb21590838b465f95d5\syncfifo_mem1r1w'.
Removing unused module `\syncfifo_reg'.
Removing unused module `\syncfifo_ram'.
Removing unused module `\syncfifo_mem1r1w'.
Removing unused module `\syncfifo'.
Removing unused module `\spisreg_top'.
Removing unused module `\asyncfifo'.
Removed 8 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\\asyncfifo"
 Process module "$paramod$19f7b7e9b2e81f580dad4545b089b53c1b0c6e0e\\syncfifo_mem1r1w"
 Process module "$paramod$4f5affc0d4064037c098fae5c5ad3a4813902e51\\spisreg_top"
 Process module "$paramod\\levelsync\\RESET_VALUE=1'0"
 Process module "levelsync"
 Process module "pulse_sync"
 Process module "rst_regen_low"
 Process module "spis_intf"
 Process module "spis_miso_buf"
 Process module "spis_reg"
 Process module "spisavb"
Dumping file port_info.json ...

Warnings: 4 unique messages, 6 total
End of script. Logfile hash: aee91f085d, CPU: user 0.38s system 0.04s, MEM: 25.31 MB peak
Yosys 0.18+10 (git sha1 9ae216287, gcc 11.2.1 -fPIC -Os)
Time spent: 68% 1x hierarchy (0 sec), 29% 34x read_verilog (0 sec), ...
