<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 10M50DA(.|ES)/10M50DC (0x031050DD)" sof_file="de10_lite_sdram_ctrl_bursts.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="348,135"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="data log widget visible" value="0"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="68"/>
      <single attribute="zoom level numerator" value="64"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="2016"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2024/05/01 20:13:48  #0">
      <clock name="sdram_ctrl_bursts:sdram_ctrl_bursts|Clock" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="DRAM_ADDR[0]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[10]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[11]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[12]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[1]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[2]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[3]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[4]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[5]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[6]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[7]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[8]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[9]" tap_mode="classic"/>
          <wire name="DRAM_BA[0]" tap_mode="classic"/>
          <wire name="DRAM_BA[1]" tap_mode="classic"/>
          <wire name="DRAM_CAS_N" tap_mode="classic"/>
          <wire name="DRAM_CKE" tap_mode="classic"/>
          <wire name="DRAM_CLK" tap_mode="classic"/>
          <wire name="DRAM_CS_N" tap_mode="classic"/>
          <wire name="DRAM_DQMH" tap_mode="classic"/>
          <wire name="DRAM_DQML" tap_mode="classic"/>
          <wire name="DRAM_DQ[0]" tap_mode="classic"/>
          <wire name="DRAM_DQ[10]" tap_mode="classic"/>
          <wire name="DRAM_DQ[11]" tap_mode="classic"/>
          <wire name="DRAM_DQ[12]" tap_mode="classic"/>
          <wire name="DRAM_DQ[13]" tap_mode="classic"/>
          <wire name="DRAM_DQ[14]" tap_mode="classic"/>
          <wire name="DRAM_DQ[15]" tap_mode="classic"/>
          <wire name="DRAM_DQ[1]" tap_mode="classic"/>
          <wire name="DRAM_DQ[2]" tap_mode="classic"/>
          <wire name="DRAM_DQ[3]" tap_mode="classic"/>
          <wire name="DRAM_DQ[4]" tap_mode="classic"/>
          <wire name="DRAM_DQ[5]" tap_mode="classic"/>
          <wire name="DRAM_DQ[6]" tap_mode="classic"/>
          <wire name="DRAM_DQ[7]" tap_mode="classic"/>
          <wire name="DRAM_DQ[8]" tap_mode="classic"/>
          <wire name="DRAM_DQ[9]" tap_mode="classic"/>
          <wire name="DRAM_RAS_N" tap_mode="classic"/>
          <wire name="DRAM_WE_N" tap_mode="classic"/>
          <wire name="ReadReq" tap_mode="classic"/>
          <wire name="Rst_N" tap_mode="classic"/>
          <wire name="WriteReq" tap_mode="classic"/>
          <wire name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="DRAM_ADDR[0]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[10]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[11]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[12]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[1]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[2]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[3]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[4]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[5]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[6]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[7]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[8]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[9]" tap_mode="classic"/>
          <wire name="DRAM_BA[0]" tap_mode="classic"/>
          <wire name="DRAM_BA[1]" tap_mode="classic"/>
          <wire name="DRAM_CAS_N" tap_mode="classic"/>
          <wire name="DRAM_CKE" tap_mode="classic"/>
          <wire name="DRAM_CLK" tap_mode="classic"/>
          <wire name="DRAM_CS_N" tap_mode="classic"/>
          <wire name="DRAM_DQMH" tap_mode="classic"/>
          <wire name="DRAM_DQML" tap_mode="classic"/>
          <wire name="DRAM_DQ[0]" tap_mode="classic"/>
          <wire name="DRAM_DQ[10]" tap_mode="classic"/>
          <wire name="DRAM_DQ[11]" tap_mode="classic"/>
          <wire name="DRAM_DQ[12]" tap_mode="classic"/>
          <wire name="DRAM_DQ[13]" tap_mode="classic"/>
          <wire name="DRAM_DQ[14]" tap_mode="classic"/>
          <wire name="DRAM_DQ[15]" tap_mode="classic"/>
          <wire name="DRAM_DQ[1]" tap_mode="classic"/>
          <wire name="DRAM_DQ[2]" tap_mode="classic"/>
          <wire name="DRAM_DQ[3]" tap_mode="classic"/>
          <wire name="DRAM_DQ[4]" tap_mode="classic"/>
          <wire name="DRAM_DQ[5]" tap_mode="classic"/>
          <wire name="DRAM_DQ[6]" tap_mode="classic"/>
          <wire name="DRAM_DQ[7]" tap_mode="classic"/>
          <wire name="DRAM_DQ[8]" tap_mode="classic"/>
          <wire name="DRAM_DQ[9]" tap_mode="classic"/>
          <wire name="DRAM_RAS_N" tap_mode="classic"/>
          <wire name="DRAM_WE_N" tap_mode="classic"/>
          <wire name="ReadReq" tap_mode="classic"/>
          <wire name="Rst_N" tap_mode="classic"/>
          <wire name="WriteReq" tap_mode="classic"/>
          <wire name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="DRAM_ADDR[0]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[10]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[11]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[12]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[1]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[2]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[3]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[4]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[5]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[6]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[7]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[8]" tap_mode="classic"/>
          <wire name="DRAM_ADDR[9]" tap_mode="classic"/>
          <wire name="DRAM_BA[0]" tap_mode="classic"/>
          <wire name="DRAM_BA[1]" tap_mode="classic"/>
          <wire name="DRAM_CAS_N" tap_mode="classic"/>
          <wire name="DRAM_CKE" tap_mode="classic"/>
          <wire name="DRAM_CLK" tap_mode="classic"/>
          <wire name="DRAM_CS_N" tap_mode="classic"/>
          <wire name="DRAM_DQMH" tap_mode="classic"/>
          <wire name="DRAM_DQML" tap_mode="classic"/>
          <wire name="DRAM_DQ[0]" tap_mode="classic"/>
          <wire name="DRAM_DQ[10]" tap_mode="classic"/>
          <wire name="DRAM_DQ[11]" tap_mode="classic"/>
          <wire name="DRAM_DQ[12]" tap_mode="classic"/>
          <wire name="DRAM_DQ[13]" tap_mode="classic"/>
          <wire name="DRAM_DQ[14]" tap_mode="classic"/>
          <wire name="DRAM_DQ[15]" tap_mode="classic"/>
          <wire name="DRAM_DQ[1]" tap_mode="classic"/>
          <wire name="DRAM_DQ[2]" tap_mode="classic"/>
          <wire name="DRAM_DQ[3]" tap_mode="classic"/>
          <wire name="DRAM_DQ[4]" tap_mode="classic"/>
          <wire name="DRAM_DQ[5]" tap_mode="classic"/>
          <wire name="DRAM_DQ[6]" tap_mode="classic"/>
          <wire name="DRAM_DQ[7]" tap_mode="classic"/>
          <wire name="DRAM_DQ[8]" tap_mode="classic"/>
          <wire name="DRAM_DQ[9]" tap_mode="classic"/>
          <wire name="DRAM_RAS_N" tap_mode="classic"/>
          <wire name="DRAM_WE_N" tap_mode="classic"/>
          <wire name="ReadReq" tap_mode="classic"/>
          <wire name="Rst_N" tap_mode="classic"/>
          <wire name="WriteReq" tap_mode="classic"/>
          <wire name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Rst_N" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
          <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ReadReq" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="WriteReq" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_RAS_N" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CAS_N" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_WE_N" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CKE" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CS_N" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQMH" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQML" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="DRAM_ADDR[12..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="DRAM_BA[1..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="DRAM_DQ[15..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="bidir pin">
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[15]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[14]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[13]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[12]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[11]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[10]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[9]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[8]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[7]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[6]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[5]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[4]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[3]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[1]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[0]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Rst_N" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
          <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ReadReq" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="WriteReq" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_RAS_N" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CAS_N" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_WE_N" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CKE" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CS_N" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQMH" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQML" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_ADDR[12..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_BA[1..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_DQ[15..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="bidir pin">
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[15]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[14]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[13]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[12]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[11]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[10]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[9]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[8]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[7]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[6]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[5]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[4]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[3]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[1]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[0]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="Rst_N" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="low" name="sdram_ctrl_bursts:sdram_ctrl_bursts|Busy" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
          <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="ReadReq" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="WriteReq" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_RAS_N" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CAS_N" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_WE_N" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CKE" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CLK" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_CS_N" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQMH" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQML" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="DRAM_ADDR[12..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_ADDR[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_BA[1..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="output pin">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="DRAM_DQ[15..0]" order="msb_to_lsb" pwr_level-0="alt_or" type="bidir pin">
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[15]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[14]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[13]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[12]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[11]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[10]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[9]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[8]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[7]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[6]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[5]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[4]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[3]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[1]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="DRAM_DQ[0]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="9053B4AA" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2024/05/01 20:13:48  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="128" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'DRAM_CAS_N') && variable(1))), ((mbpm('X', 'DRAM_CKE') && variable(1))), ((mbpm('X', 'DRAM_CLK') && variable(1))), ((mbpm('X', 'DRAM_CS_N') && variable(1))), ((mbpm('X', 'DRAM_DQMH') && variable(1))), ((mbpm('X', 'DRAM_DQML') && variable(1))), ((mbpm('X', 'DRAM_RAS_N') && variable(1))), ((mbpm('X', 'DRAM_WE_N') && variable(1))), ((mbpm('X', 'ReadReq') && variable(1))), ((mbpm('X', 'Rst_N') && variable(1))), ((mbpm('X', 'WriteReq') && variable(1))), ((mbpm('X', 'sdram_ctrl_bursts:sdram_ctrl_bursts|Busy') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_ADDR[0]') && variable(1)), (mbpm('X', 'DRAM_ADDR[10]') && variable(1)), (mbpm('X', 'DRAM_ADDR[11]') && variable(1)), (mbpm('X', 'DRAM_ADDR[12]') && variable(1)), (mbpm('X', 'DRAM_ADDR[1]') && variable(1)), (mbpm('X', 'DRAM_ADDR[2]') && variable(1)), (mbpm('X', 'DRAM_ADDR[3]') && variable(1)), (mbpm('X', 'DRAM_ADDR[4]') && variable(1)), (mbpm('X', 'DRAM_ADDR[5]') && variable(1)), (mbpm('X', 'DRAM_ADDR[6]') && variable(1)), (mbpm('X', 'DRAM_ADDR[7]') && variable(1)), (mbpm('X', 'DRAM_ADDR[8]') && variable(1)), (mbpm('X', 'DRAM_ADDR[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_BA[0]') && variable(1)), (mbpm('X', 'DRAM_BA[1]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_DQ[0]') && variable(1)), (mbpm('X', 'DRAM_DQ[10]') && variable(1)), (mbpm('X', 'DRAM_DQ[11]') && variable(1)), (mbpm('X', 'DRAM_DQ[12]') && variable(1)), (mbpm('X', 'DRAM_DQ[13]') && variable(1)), (mbpm('X', 'DRAM_DQ[14]') && variable(1)), (mbpm('X', 'DRAM_DQ[15]') && variable(1)), (mbpm('X', 'DRAM_DQ[1]') && variable(1)), (mbpm('X', 'DRAM_DQ[2]') && variable(1)), (mbpm('X', 'DRAM_DQ[3]') && variable(1)), (mbpm('X', 'DRAM_DQ[4]') && variable(1)), (mbpm('X', 'DRAM_DQ[5]') && variable(1)), (mbpm('X', 'DRAM_DQ[6]') && variable(1)), (mbpm('X', 'DRAM_DQ[7]') && variable(1)), (mbpm('X', 'DRAM_DQ[8]') && variable(1)), (mbpm('X', 'DRAM_DQ[9]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_or, {((mbpm('X', 'DRAM_CAS_N') && variable(0))), ((mbpm('X', 'DRAM_CKE') && variable(0))), ((mbpm('X', 'DRAM_CLK') && variable(0))), ((mbpm('X', 'DRAM_CS_N') && variable(0))), ((mbpm('X', 'DRAM_DQMH') && variable(0))), ((mbpm('X', 'DRAM_DQML') && variable(0))), ((mbpm('X', 'DRAM_RAS_N') && variable(0))), ((mbpm('X', 'DRAM_WE_N') && variable(0))), ((mbpm('X', 'ReadReq') && variable(0))), ((mbpm('X', 'Rst_N') && variable(0))), ((mbpm('X', 'WriteReq') && variable(0))), ((mbpm('0', 'sdram_ctrl_bursts:sdram_ctrl_bursts|Busy') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_ADDR[0]') && variable(0)), (mbpm('X', 'DRAM_ADDR[10]') && variable(0)), (mbpm('X', 'DRAM_ADDR[11]') && variable(0)), (mbpm('X', 'DRAM_ADDR[12]') && variable(0)), (mbpm('X', 'DRAM_ADDR[1]') && variable(0)), (mbpm('X', 'DRAM_ADDR[2]') && variable(0)), (mbpm('X', 'DRAM_ADDR[3]') && variable(0)), (mbpm('X', 'DRAM_ADDR[4]') && variable(0)), (mbpm('X', 'DRAM_ADDR[5]') && variable(0)), (mbpm('X', 'DRAM_ADDR[6]') && variable(0)), (mbpm('X', 'DRAM_ADDR[7]') && variable(0)), (mbpm('X', 'DRAM_ADDR[8]') && variable(0)), (mbpm('X', 'DRAM_ADDR[9]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_BA[0]') && variable(0)), (mbpm('X', 'DRAM_BA[1]') && variable(0))})), (alt_reduction(alt_false, {(mbpm('X', 'DRAM_DQ[0]') && variable(0)), (mbpm('X', 'DRAM_DQ[10]') && variable(0)), (mbpm('X', 'DRAM_DQ[11]') && variable(0)), (mbpm('X', 'DRAM_DQ[12]') && variable(0)), (mbpm('X', 'DRAM_DQ[13]') && variable(0)), (mbpm('X', 'DRAM_DQ[14]') && variable(0)), (mbpm('X', 'DRAM_DQ[15]') && variable(0)), (mbpm('X', 'DRAM_DQ[1]') && variable(0)), (mbpm('X', 'DRAM_DQ[2]') && variable(0)), (mbpm('X', 'DRAM_DQ[3]') && variable(0)), (mbpm('X', 'DRAM_DQ[4]') && variable(0)), (mbpm('X', 'DRAM_DQ[5]') && variable(0)), (mbpm('X', 'DRAM_DQ[6]') && variable(0)), (mbpm('X', 'DRAM_DQ[7]') && variable(0)), (mbpm('X', 'DRAM_DQ[8]') && variable(0)), (mbpm('X', 'DRAM_DQ[9]') && variable(0))}))})]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2024/05/01 20:24:13 (0:0:0.3 elapsed)" power_up_mode="false" sample_depth="128" trigger_position="16">00000000000000011101111111111111111111101010000000000000001110111111111111111111110101000000000000000111011111111111111111111010100000000000000011101111111111111111111101010000000000000000110111111111111111111010101000000000000000111011111111111111111111010100000000000000011101111111111111111111101010000000000000001110111111111111111111110101000000000000000111011111111111111111111010100000000000000011101111111111111111111101010000000000000001110111111111111111111110101000000000000000111011111111111111111111010100000000000000011101111111111111111111101010000000000000001110111111111111111111110101100010001000000011011111111111111111100010100000000000000011101111111111111111111101010000000000000001110001111111111111111110100000000000000000111000111111111111111111011000000000000000011100011111111111111110101110000000000000001110001111111111111111110111000000100000000011000111111111111111110011100000000000000011100000000000010000001101110000000000000001110000000000001000000110111000000000000000111000000000000100000011011100000000000000011100000000000010000001101110000000000000001110000000000001000000110111000000000000000111000000000000100000011011100000000000000011100000000000010000001101110000000000000001110000000000001000000110111000000000000000111000000000000100000000011100000000000000011100000000000010000001101110000000000000001110000000000001000000110110000000000000000111000000000000100000001011100000000000000011100000000000010000001101110000000100000000110000000000001000000100111000000000000000111000000000000010000011011100000000000000011100000000000001000001101110000000000000001110000000000000100000110111000000000000000111000000000000010000011011100000000000000011100000000000001000001101110000000000000001110000000000000100000110111000000000000000111000000000000010000011011100000000000000011100000000000001000001101110000000000000001110000000000000100000000111000000000000000111000000000000010000011011100000000000000011100000000000001000001101100000000000000001110000000000000100000010111000000000000000111000000000000010000011011100000011000000001100000000000001000001001110000000000000001110000000000001100000110111000000000000000111000000000000110000011011100000000000000011100000000000011000001101110000000000000001110000000000001100000110111000000000000000111000000000000110000011011100000000000000011100000000000011000001101110000000000000001110000000000001100000110111000000000000000111000000000000110000011011100000000000000011100000000000011000000001110000000000000001110000000000001100000110111000000000000000111000000000000110000011011000000000000000011100000000000011000000101010000000000000001110000000000001100000111101000000000000000011000000000000110000011110100000000000000011100000000000011000001111010000000000000001110000000000001100000111101000000000000000111000000000000000000011110100000000000000011100000000000000000001111010000000000000001110000000000000000000111101000000000000000111000000000000000000011110100000000000000011100000000000000000001111010000000000000001110000000000000000000111101000000000000000111000000000000000000011110100000000000000011100000000000000000000011010000000000000001110000000000000000000111101000000000000000111000000000000000000011110000000000000000011100000000000000000000111010000000000000001110000000000000000000111101000000100000000011000000000000000000011110100000000000000011100000000000000000001111010000000000000001110000000000000000000111101000000000000000111000000000000100000011110100000000000000011100000000000010000001111010000000000000001110000000000001000000111101000000000000000111000000000000100000011110100000000000000011100000000000010000001111010000000000000001110000000000001000000111101000000000000000111000000000000100000011110100000000000000011100000000000010000000011010000000000000001110000000000001000000111101000000000000000111000000000000100000011110000000000000000011100000000000010000000111010000000000000001110000000000001000000111101000000010000000011000000000000100000011110100000000000000011100000000000010000001111010000000000000001110000000000001000000111101000000000000000111000000000000010000011110100000000000000011100000000000001000001111010000000000000001110000000000000100000111101000000000000000111000000000000010000011110100000000000000011100000000000001000001111010000000000000001110000000000000100000111101000000000000000111000000000000010000011110100000000000000011100000000000001000000011010000000000000001110000000000000100000111101000000000000000111000000000000010000011110000000000000000011100000000000001000000111010000000000000001110000000000000100000111101000000110000000011000000000000010000011110100000000000000011100000000000001000001111010000000000000001110000000000000100000111101000000000000000111000000000000110000011110100000000000000011100000000000011000001111010000000000000001110000000000001100000111101000000000000000111000000000000110000011110100000000000000011100000000000011000001111010000000000000001110000000000001100000111101000000000000000111000000000000110000011110100000000000000011100000000000011000000011010000000000000001110000000000001100000111101000000000000000111000000000000110000011110000000000000000011100000000000011000000101010000000000000001110000000000001100000110101000000000000000011000000000000110000010010100000000000000011100000000000000000001101010000000000000001110000000000000000000110101000000000000000111000000000000000000011010100000000000000011100000000000000000001101010000000000000001110000000000000000000110101</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
