# Conclusions and Future Work #
<!-- TODO: 
	RLE
	DDR3
	USB 3.0
	Pull request into libsigrok
	PCB design
	32 channels
	250 MHz
	100 MHz
	More samples
-->