<map id="lib/Target/AMDGPU/SIRegisterInfo.h" name="lib/Target/AMDGPU/SIRegisterInfo.h">
<area shape="rect" id="node1" title="Interface definition for SIRegisterInfo." alt="" coords="9017,5,9232,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="815,363,1087,404"/>
<area shape="rect" id="node3" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="2865,363,3098,404"/>
<area shape="rect" id="node4" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4436,273,4698,315"/>
<area shape="rect" id="node5" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="9015,184,9234,225"/>
<area shape="rect" id="node6" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="9603,95,9814,136"/>
<area shape="rect" id="node7" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="8258,95,8449,136"/>
<area shape="rect" id="node32" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="8778,363,8964,404"/>
<area shape="rect" id="node33" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="8988,363,9204,404"/>
<area shape="rect" id="node48" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="9262,273,9477,315"/>
<area shape="rect" id="node8" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="8228,184,8479,225"/>
<area shape="rect" id="node9" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="146,184,412,225"/>
<area shape="rect" id="node15" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="8503,184,8751,225"/>
<area shape="rect" id="node16" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4730,191,4983,218"/>
<area shape="rect" id="node46" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="9048,273,9238,315"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7938,184,8154,225"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="8775,184,8991,225"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="4000,363,4267,404"/>
<area shape="rect" id="node11" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="161,273,397,315"/>
<area shape="rect" id="node12" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="422,273,651,315"/>
<area shape="rect" id="node13" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="676,273,909,315"/>
<area shape="rect" id="node14" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="4291,370,4590,397"/>
<area shape="rect" id="node17" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="4723,273,4990,315"/>
<area shape="rect" id="node18" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="7314,273,7551,315"/>
<area shape="rect" id="node19" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="5014,273,5269,315"/>
<area shape="rect" id="node20" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="5294,281,5590,307"/>
<area shape="rect" id="node21" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="7575,273,7874,315"/>
<area shape="rect" id="node22" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="5614,273,5846,315"/>
<area shape="rect" id="node23" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="7898,273,8130,315"/>
<area shape="rect" id="node24" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="5870,273,6096,315"/>
<area shape="rect" id="node25" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="933,273,1180,315"/>
<area shape="rect" id="node26" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="1204,273,1466,315"/>
<area shape="rect" id="node27" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="8154,281,8476,307"/>
<area shape="rect" id="node28" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="1490,273,1753,315"/>
<area shape="rect" id="node29" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="1777,273,2037,315"/>
<area shape="rect" id="node30" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="8501,273,8769,315"/>
<area shape="rect" id="node31" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="4163,273,4411,315"/>
<area shape="rect" id="node34" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="2061,281,2350,307"/>
<area shape="rect" id="node35" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="2375,273,2599,315"/>
<area shape="rect" id="node36" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6121,281,6413,307"/>
<area shape="rect" id="node37" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="2624,273,2822,315"/>
<area shape="rect" id="node38" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="2847,273,3050,315"/>
<area shape="rect" id="node39" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="3074,273,3294,315"/>
<area shape="rect" id="node40" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="3318,281,3605,307"/>
<area shape="rect" id="node41" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="3629,281,3916,307"/>
<area shape="rect" id="node42" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="6437,273,6625,315"/>
<area shape="rect" id="node43" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="6650,273,6852,315"/>
<area shape="rect" id="node44" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="3940,273,4138,315"/>
<area shape="rect" id="node45" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="6877,273,7076,315"/>
<area shape="rect" id="node47" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="7100,273,7290,315"/>
</map>
