
003I2CTesting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ed8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  080030a8  080030a8  000130a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003220  08003220  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003220  08003220  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003220  08003220  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003220  08003220  00013220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003224  08003224  00013224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08003228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000064  0800328c  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  0800328c  00020154  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000361b  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d8b  00000000  00000000  000236a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000460  00000000  00000000  00024438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000398  00000000  00000000  00024898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a05  00000000  00000000  00024c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005bf6  00000000  00000000  00027635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000e610  00000000  00000000  0002d22b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0003b83b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001790  00000000  00000000  0003b88c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003090 	.word	0x08003090

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08003090 	.word	0x08003090

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <delay_us>:
struct USART_Handle_t Test_USART;
uint32_t * I2C_DEVICE = I2C1;
uint8_t SlaveAddress = 0x27;

void delay_us(uint32_t delay)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	TIM2_Handle.pGeneral_Purpose_Timer->TIMx_CNT = 0;
 80002b8:	4b08      	ldr	r3, [pc, #32]	; (80002dc <delay_us+0x2c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	2200      	movs	r2, #0
 80002be:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM2_Handle.pGeneral_Purpose_Timer->TIMx_CNT < 16*delay);
 80002c0:	bf00      	nop
 80002c2:	4b06      	ldr	r3, [pc, #24]	; (80002dc <delay_us+0x2c>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	011b      	lsls	r3, r3, #4
 80002cc:	429a      	cmp	r2, r3
 80002ce:	d3f8      	bcc.n	80002c2 <delay_us+0x12>
}
 80002d0:	bf00      	nop
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	20000080 	.word	0x20000080

080002e0 <configure_delay_timer>:

void configure_delay_timer(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	//TIM2 Configuration
	TIM2_Handle.pGeneral_Purpose_Timer = (struct General_Purpose_Timer_RegDef_t *) TIM2;
 80002e4:	4b0d      	ldr	r3, [pc, #52]	; (800031c <configure_delay_timer+0x3c>)
 80002e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ea:	601a      	str	r2, [r3, #0]
	memset(&TIM2_Handle.General_Purpose_Timer_Config,0,sizeof(TIM2_Handle.General_Purpose_Timer_Config));
 80002ec:	2228      	movs	r2, #40	; 0x28
 80002ee:	2100      	movs	r1, #0
 80002f0:	480b      	ldr	r0, [pc, #44]	; (8000320 <configure_delay_timer+0x40>)
 80002f2:	f001 fec9 	bl	8002088 <memset>
	TIM2_Handle.General_Purpose_Timer_Config.Timer_PreScalerValue = 0x0;
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <configure_delay_timer+0x3c>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	605a      	str	r2, [r3, #4]
	TIM2_Handle.General_Purpose_Timer_Config.Timer_AutoReloadValue = 0xFFFFFFFF;
 80002fc:	4b07      	ldr	r3, [pc, #28]	; (800031c <configure_delay_timer+0x3c>)
 80002fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000302:	609a      	str	r2, [r3, #8]

	EnablePeriClk(TIM2);
 8000304:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000308:	f001 f93e 	bl	8001588 <EnablePeriClk>
	General_Purpose_Timer_Init(&TIM2_Handle);
 800030c:	4803      	ldr	r0, [pc, #12]	; (800031c <configure_delay_timer+0x3c>)
 800030e:	f000 fa69 	bl	80007e4 <General_Purpose_Timer_Init>
	General_Purpose_Timer_PeripheralEnable(&TIM2_Handle);
 8000312:	4802      	ldr	r0, [pc, #8]	; (800031c <configure_delay_timer+0x3c>)
 8000314:	f000 fca7 	bl	8000c66 <General_Purpose_Timer_PeripheralEnable>
}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	20000080 	.word	0x20000080
 8000320:	20000084 	.word	0x20000084

08000324 <configure_spi>:

void configure_spi(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
	struct SPI_Config_t SPI_Dev_Config;

	//Configuring the GPIO Pins for the SPI Port
	EnablePeriClk(SPI_PORT);
 800032a:	4825      	ldr	r0, [pc, #148]	; (80003c0 <configure_spi+0x9c>)
 800032c:	f001 f92c 	bl	8001588 <EnablePeriClk>
	GPIOSetMode(SPI_PORT,SPI_PIN_MOSI,GPIO_MODE_ALTFN);
 8000330:	2202      	movs	r2, #2
 8000332:	210f      	movs	r1, #15
 8000334:	4822      	ldr	r0, [pc, #136]	; (80003c0 <configure_spi+0x9c>)
 8000336:	f000 fcb8 	bl	8000caa <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_MISO,GPIO_MODE_ALTFN);
 800033a:	2202      	movs	r2, #2
 800033c:	210e      	movs	r1, #14
 800033e:	4820      	ldr	r0, [pc, #128]	; (80003c0 <configure_spi+0x9c>)
 8000340:	f000 fcb3 	bl	8000caa <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_CLK,GPIO_MODE_ALTFN);
 8000344:	2202      	movs	r2, #2
 8000346:	210d      	movs	r1, #13
 8000348:	481d      	ldr	r0, [pc, #116]	; (80003c0 <configure_spi+0x9c>)
 800034a:	f000 fcae 	bl	8000caa <GPIOSetMode>
	GPIOSetMode(SPI_PORT,SPI_PIN_SS,GPIO_MODE_ALTFN);
 800034e:	2202      	movs	r2, #2
 8000350:	210c      	movs	r1, #12
 8000352:	481b      	ldr	r0, [pc, #108]	; (80003c0 <configure_spi+0x9c>)
 8000354:	f000 fca9 	bl	8000caa <GPIOSetMode>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_MOSI,GPIO_ALTFN_5);
 8000358:	2205      	movs	r2, #5
 800035a:	210f      	movs	r1, #15
 800035c:	4818      	ldr	r0, [pc, #96]	; (80003c0 <configure_spi+0x9c>)
 800035e:	f000 fd09 	bl	8000d74 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_MISO,GPIO_ALTFN_5);
 8000362:	2205      	movs	r2, #5
 8000364:	210e      	movs	r1, #14
 8000366:	4816      	ldr	r0, [pc, #88]	; (80003c0 <configure_spi+0x9c>)
 8000368:	f000 fd04 	bl	8000d74 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_CLK,GPIO_ALTFN_5);
 800036c:	2205      	movs	r2, #5
 800036e:	210d      	movs	r1, #13
 8000370:	4813      	ldr	r0, [pc, #76]	; (80003c0 <configure_spi+0x9c>)
 8000372:	f000 fcff 	bl	8000d74 <GPIOSetAltFn>
	GPIOSetAltFn(SPI_PORT,SPI_PIN_SS,GPIO_ALTFN_5);
 8000376:	2205      	movs	r2, #5
 8000378:	210c      	movs	r1, #12
 800037a:	4811      	ldr	r0, [pc, #68]	; (80003c0 <configure_spi+0x9c>)
 800037c:	f000 fcfa 	bl	8000d74 <GPIOSetAltFn>

	//Configuring the SPI Peripheral
	SPI_Dev_Config.SPIDeviceMode = SPI_DEVICE_MODE_MASTER;
 8000380:	2301      	movs	r3, #1
 8000382:	71bb      	strb	r3, [r7, #6]
	SPI_Dev_Config.SPIClockPol = SPI_CLK_POL_0;
 8000384:	2300      	movs	r3, #0
 8000386:	713b      	strb	r3, [r7, #4]
	SPI_Dev_Config.SPIClockPhase = SPI_CLK_PHA_LE;
 8000388:	2300      	movs	r3, #0
 800038a:	717b      	strb	r3, [r7, #5]
	SPI_Dev_Config.SPIClockFreq = SPI_CLK_FREQ_DIV8;
 800038c:	2302      	movs	r3, #2
 800038e:	723b      	strb	r3, [r7, #8]
	SPI_Dev_Config.SPIDataFrameFormat = SPI_DFF_8_BITS;
 8000390:	2300      	movs	r3, #0
 8000392:	727b      	strb	r3, [r7, #9]
	SPI_Dev_Config.SPISoftwareSlaveManagement = SPI_SW_SLAVE_MGNT_DI;
 8000394:	2300      	movs	r3, #0
 8000396:	72bb      	strb	r3, [r7, #10]
	SPI_Dev_Config.SPISSIFlag = SPI_SSI_1;
 8000398:	2301      	movs	r3, #1
 800039a:	72fb      	strb	r3, [r7, #11]
	SPI_Dev_Config.SPISSOEFlag = SPI_SSOE_EN;
 800039c:	2301      	movs	r3, #1
 800039e:	733b      	strb	r3, [r7, #12]

	EnablePeriClk(SPI_DEV);
 80003a0:	4808      	ldr	r0, [pc, #32]	; (80003c4 <configure_spi+0xa0>)
 80003a2:	f001 f8f1 	bl	8001588 <EnablePeriClk>
	SPIPeriConfig(SPI_DEV, &SPI_Dev_Config);
 80003a6:	1d3b      	adds	r3, r7, #4
 80003a8:	4619      	mov	r1, r3
 80003aa:	4806      	ldr	r0, [pc, #24]	; (80003c4 <configure_spi+0xa0>)
 80003ac:	f000 ffd4 	bl	8001358 <SPIPeriConfig>
	SPIEnable(SPI_DEV);
 80003b0:	4804      	ldr	r0, [pc, #16]	; (80003c4 <configure_spi+0xa0>)
 80003b2:	f001 f84c 	bl	800144e <SPIEnable>
}
 80003b6:	bf00      	nop
 80003b8:	3710      	adds	r7, #16
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	40020400 	.word	0x40020400
 80003c4:	40003800 	.word	0x40003800

080003c8 <configure_uart>:

void configure_uart(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	//GPIO Pin Configuration
	EnablePeriClk(UART_GPIO_PORT);
 80003cc:	482a      	ldr	r0, [pc, #168]	; (8000478 <configure_uart+0xb0>)
 80003ce:	f001 f8db 	bl	8001588 <EnablePeriClk>
	GPIOSetMode(UART_GPIO_PORT,UART_TX_PIN,GPIO_MODE_ALTFN);
 80003d2:	2202      	movs	r2, #2
 80003d4:	2109      	movs	r1, #9
 80003d6:	4828      	ldr	r0, [pc, #160]	; (8000478 <configure_uart+0xb0>)
 80003d8:	f000 fc67 	bl	8000caa <GPIOSetMode>
	GPIOSetMode(UART_GPIO_PORT,UART_RX_PIN,GPIO_MODE_ALTFN);
 80003dc:	2202      	movs	r2, #2
 80003de:	210a      	movs	r1, #10
 80003e0:	4825      	ldr	r0, [pc, #148]	; (8000478 <configure_uart+0xb0>)
 80003e2:	f000 fc62 	bl	8000caa <GPIOSetMode>
	GPIOSetAltFn(UART_GPIO_PORT,UART_TX_PIN,GPIO_ALTFN_7);
 80003e6:	2207      	movs	r2, #7
 80003e8:	2109      	movs	r1, #9
 80003ea:	4823      	ldr	r0, [pc, #140]	; (8000478 <configure_uart+0xb0>)
 80003ec:	f000 fcc2 	bl	8000d74 <GPIOSetAltFn>
	GPIOSetAltFn(UART_GPIO_PORT,UART_RX_PIN,GPIO_ALTFN_7);
 80003f0:	2207      	movs	r2, #7
 80003f2:	210a      	movs	r1, #10
 80003f4:	4820      	ldr	r0, [pc, #128]	; (8000478 <configure_uart+0xb0>)
 80003f6:	f000 fcbd 	bl	8000d74 <GPIOSetAltFn>
	GPIOSetOutputType(UART_GPIO_PORT,UART_TX_PIN,GPIO_OPTYPE_PP);
 80003fa:	2200      	movs	r2, #0
 80003fc:	2109      	movs	r1, #9
 80003fe:	481e      	ldr	r0, [pc, #120]	; (8000478 <configure_uart+0xb0>)
 8000400:	f000 fcf1 	bl	8000de6 <GPIOSetOutputType>
	GPIOSetOutputType(UART_GPIO_PORT,UART_RX_PIN,GPIO_OPTYPE_PP);
 8000404:	2200      	movs	r2, #0
 8000406:	210a      	movs	r1, #10
 8000408:	481b      	ldr	r0, [pc, #108]	; (8000478 <configure_uart+0xb0>)
 800040a:	f000 fcec 	bl	8000de6 <GPIOSetOutputType>
	GPIOSetOutputSpeed(UART_GPIO_PORT,UART_TX_PIN,GPIO_OPSPEED_HIGH);
 800040e:	2202      	movs	r2, #2
 8000410:	2109      	movs	r1, #9
 8000412:	4819      	ldr	r0, [pc, #100]	; (8000478 <configure_uart+0xb0>)
 8000414:	f000 fd2d 	bl	8000e72 <GPIOSetOutputSpeed>
	GPIOSetOutputSpeed(UART_GPIO_PORT,UART_RX_PIN,GPIO_OPSPEED_HIGH);
 8000418:	2202      	movs	r2, #2
 800041a:	210a      	movs	r1, #10
 800041c:	4816      	ldr	r0, [pc, #88]	; (8000478 <configure_uart+0xb0>)
 800041e:	f000 fd28 	bl	8000e72 <GPIOSetOutputSpeed>
	GPIOSetPullUpDownConfig(UART_GPIO_PORT,UART_TX_PIN,GPIO_PULL_UP);
 8000422:	2201      	movs	r2, #1
 8000424:	2109      	movs	r1, #9
 8000426:	4814      	ldr	r0, [pc, #80]	; (8000478 <configure_uart+0xb0>)
 8000428:	f000 fcff 	bl	8000e2a <GPIOSetPullUpDownConfig>
	GPIOSetPullUpDownConfig(UART_GPIO_PORT,UART_RX_PIN,GPIO_PULL_UP);
 800042c:	2201      	movs	r2, #1
 800042e:	210a      	movs	r1, #10
 8000430:	4811      	ldr	r0, [pc, #68]	; (8000478 <configure_uart+0xb0>)
 8000432:	f000 fcfa 	bl	8000e2a <GPIOSetPullUpDownConfig>

	//USART Configuration
	Test_USART.pUSART = (struct USART_RegDef_t *) USART1;
 8000436:	4b11      	ldr	r3, [pc, #68]	; (800047c <configure_uart+0xb4>)
 8000438:	4a11      	ldr	r2, [pc, #68]	; (8000480 <configure_uart+0xb8>)
 800043a:	601a      	str	r2, [r3, #0]
	Test_USART.USART_Config.USART_Mode = USART_MODE_TX_RX;
 800043c:	4b0f      	ldr	r3, [pc, #60]	; (800047c <configure_uart+0xb4>)
 800043e:	2202      	movs	r2, #2
 8000440:	605a      	str	r2, [r3, #4]
	Test_USART.USART_Config.USART_DataLength = USART_DATA_LEN_8_BITS;
 8000442:	4b0e      	ldr	r3, [pc, #56]	; (800047c <configure_uart+0xb4>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
	Test_USART.USART_Config.USART_StopBits = USART_STOP_BITS_1;
 8000448:	4b0c      	ldr	r3, [pc, #48]	; (800047c <configure_uart+0xb4>)
 800044a:	2200      	movs	r2, #0
 800044c:	60da      	str	r2, [r3, #12]
	Test_USART.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 800044e:	4b0b      	ldr	r3, [pc, #44]	; (800047c <configure_uart+0xb4>)
 8000450:	2200      	movs	r2, #0
 8000452:	611a      	str	r2, [r3, #16]
	Test_USART.USART_Config.USART_BaudRate = USART_SB_RATE_9600;
 8000454:	4b09      	ldr	r3, [pc, #36]	; (800047c <configure_uart+0xb4>)
 8000456:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800045a:	615a      	str	r2, [r3, #20]
	Test_USART.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CNTRL_NONE;
 800045c:	4b07      	ldr	r3, [pc, #28]	; (800047c <configure_uart+0xb4>)
 800045e:	2200      	movs	r2, #0
 8000460:	619a      	str	r2, [r3, #24]

	EnablePeriClk(USART1);
 8000462:	4807      	ldr	r0, [pc, #28]	; (8000480 <configure_uart+0xb8>)
 8000464:	f001 f890 	bl	8001588 <EnablePeriClk>
	USART_Init(&Test_USART);
 8000468:	4804      	ldr	r0, [pc, #16]	; (800047c <configure_uart+0xb4>)
 800046a:	f001 fa73 	bl	8001954 <USART_Init>
	USART_PeripheralEnable(&Test_USART);
 800046e:	4803      	ldr	r0, [pc, #12]	; (800047c <configure_uart+0xb4>)
 8000470:	f001 fb70 	bl	8001b54 <USART_PeripheralEnable>
}
 8000474:	bf00      	nop
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40020000 	.word	0x40020000
 800047c:	200000ac 	.word	0x200000ac
 8000480:	40011000 	.word	0x40011000

08000484 <UART_SendChar>:

	return;
}

void UART_SendChar(uint8_t ch)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	71fb      	strb	r3, [r7, #7]
	USART_SendData(&Test_USART, &ch, 1);
 800048e:	1dfb      	adds	r3, r7, #7
 8000490:	2201      	movs	r2, #1
 8000492:	4619      	mov	r1, r3
 8000494:	4803      	ldr	r0, [pc, #12]	; (80004a4 <UART_SendChar+0x20>)
 8000496:	f001 fb83 	bl	8001ba0 <USART_SendData>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	200000ac 	.word	0x200000ac

080004a8 <check_sensor_response>:
#include "gpio_driver.h"
#include "common_utils.h"
#include "dht11_driver.h"

uint8_t check_sensor_response(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
	uint8_t sample[2];

	//Read First Sample
	delay_us(40);
 80004ae:	2028      	movs	r0, #40	; 0x28
 80004b0:	f7ff fefe 	bl	80002b0 <delay_us>
	sample[0] = GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN);
 80004b4:	2100      	movs	r1, #0
 80004b6:	4811      	ldr	r0, [pc, #68]	; (80004fc <check_sensor_response+0x54>)
 80004b8:	f000 fc1b 	bl	8000cf2 <GPIOReadPin>
 80004bc:	4603      	mov	r3, r0
 80004be:	713b      	strb	r3, [r7, #4]

	//Read Second Sample
	delay_us(80);
 80004c0:	2050      	movs	r0, #80	; 0x50
 80004c2:	f7ff fef5 	bl	80002b0 <delay_us>
	sample[1] = GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN);
 80004c6:	2100      	movs	r1, #0
 80004c8:	480c      	ldr	r0, [pc, #48]	; (80004fc <check_sensor_response+0x54>)
 80004ca:	f000 fc12 	bl	8000cf2 <GPIOReadPin>
 80004ce:	4603      	mov	r3, r0
 80004d0:	717b      	strb	r3, [r7, #5]

	//Wait till the end of the response
	while((GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN)));
 80004d2:	bf00      	nop
 80004d4:	2100      	movs	r1, #0
 80004d6:	4809      	ldr	r0, [pc, #36]	; (80004fc <check_sensor_response+0x54>)
 80004d8:	f000 fc0b 	bl	8000cf2 <GPIOReadPin>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d1f8      	bne.n	80004d4 <check_sensor_response+0x2c>

	if(sample[0]==GPIO_LOW && sample[1]==GPIO_HIGH)
 80004e2:	793b      	ldrb	r3, [r7, #4]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d104      	bne.n	80004f2 <check_sensor_response+0x4a>
 80004e8:	797b      	ldrb	r3, [r7, #5]
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d101      	bne.n	80004f2 <check_sensor_response+0x4a>
	{
		return 1;
 80004ee:	2301      	movs	r3, #1
 80004f0:	e000      	b.n	80004f4 <check_sensor_response+0x4c>
	}
	else
	{
		return 0;
 80004f2:	2300      	movs	r3, #0
	}
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	40020800 	.word	0x40020800

08000500 <read_dht11_sensor>:

uint8_t read_dht11_sensor(uint8_t *data)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	uint8_t sensor_response;
	uint8_t current_bit;
	uint8_t i;

	//GPIO Configuration for Sensor Data Pin
	EnablePeriClk(DHT11_SENSOR_PORT);
 8000508:	4840      	ldr	r0, [pc, #256]	; (800060c <read_dht11_sensor+0x10c>)
 800050a:	f001 f83d 	bl	8001588 <EnablePeriClk>
	GPIOSetMode(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN, GPIO_MODE_OUTPUT);
 800050e:	2201      	movs	r2, #1
 8000510:	2100      	movs	r1, #0
 8000512:	483e      	ldr	r0, [pc, #248]	; (800060c <read_dht11_sensor+0x10c>)
 8000514:	f000 fbc9 	bl	8000caa <GPIOSetMode>
	GPIOSetOutputType(DHT11_SENSOR_PORT,DHT11_SENSOR_DATA_PIN,GPIO_OPTYPE_OD);
 8000518:	2201      	movs	r2, #1
 800051a:	2100      	movs	r1, #0
 800051c:	483b      	ldr	r0, [pc, #236]	; (800060c <read_dht11_sensor+0x10c>)
 800051e:	f000 fc62 	bl	8000de6 <GPIOSetOutputType>
	GPIOSetOutputSpeed(DHT11_SENSOR_PORT,DHT11_SENSOR_DATA_PIN,GPIO_OPSPEED_HIGH);
 8000522:	2202      	movs	r2, #2
 8000524:	2100      	movs	r1, #0
 8000526:	4839      	ldr	r0, [pc, #228]	; (800060c <read_dht11_sensor+0x10c>)
 8000528:	f000 fca3 	bl	8000e72 <GPIOSetOutputSpeed>
	GPIOSetPullUpDownConfig(DHT11_SENSOR_PORT,DHT11_SENSOR_DATA_PIN,GPIO_PULL_UP);
 800052c:	2201      	movs	r2, #1
 800052e:	2100      	movs	r1, #0
 8000530:	4836      	ldr	r0, [pc, #216]	; (800060c <read_dht11_sensor+0x10c>)
 8000532:	f000 fc7a 	bl	8000e2a <GPIOSetPullUpDownConfig>

	//Triggering the Sensor
	delay_us(18000);
 8000536:	f244 6050 	movw	r0, #18000	; 0x4650
 800053a:	f7ff feb9 	bl	80002b0 <delay_us>
	GPIOSetMode(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN, GPIO_MODE_INPUT);
 800053e:	2200      	movs	r2, #0
 8000540:	2100      	movs	r1, #0
 8000542:	4832      	ldr	r0, [pc, #200]	; (800060c <read_dht11_sensor+0x10c>)
 8000544:	f000 fbb1 	bl	8000caa <GPIOSetMode>

	//Checking for Sensor Response
	sensor_response = check_sensor_response();
 8000548:	f7ff ffae 	bl	80004a8 <check_sensor_response>
 800054c:	4603      	mov	r3, r0
 800054e:	73bb      	strb	r3, [r7, #14]

	//Reading the Sensor Data
	if(sensor_response == 1)
 8000550:	7bbb      	ldrb	r3, [r7, #14]
 8000552:	2b01      	cmp	r3, #1
 8000554:	d155      	bne.n	8000602 <read_dht11_sensor+0x102>
	{
		for(i=0;i<40;i++)
 8000556:	2300      	movs	r3, #0
 8000558:	73fb      	strb	r3, [r7, #15]
 800055a:	e04f      	b.n	80005fc <read_dht11_sensor+0xfc>
		{
			while(!(GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN)));
 800055c:	bf00      	nop
 800055e:	2100      	movs	r1, #0
 8000560:	482a      	ldr	r0, [pc, #168]	; (800060c <read_dht11_sensor+0x10c>)
 8000562:	f000 fbc6 	bl	8000cf2 <GPIOReadPin>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d0f8      	beq.n	800055e <read_dht11_sensor+0x5e>
			delay_us(40);
 800056c:	2028      	movs	r0, #40	; 0x28
 800056e:	f7ff fe9f 	bl	80002b0 <delay_us>
			current_bit = GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN);
 8000572:	2100      	movs	r1, #0
 8000574:	4825      	ldr	r0, [pc, #148]	; (800060c <read_dht11_sensor+0x10c>)
 8000576:	f000 fbbc 	bl	8000cf2 <GPIOReadPin>
 800057a:	4603      	mov	r3, r0
 800057c:	737b      	strb	r3, [r7, #13]
			if(current_bit == GPIO_HIGH)
 800057e:	7b7b      	ldrb	r3, [r7, #13]
 8000580:	2b01      	cmp	r3, #1
 8000582:	d117      	bne.n	80005b4 <read_dht11_sensor+0xb4>
			{
				data[(i/8)] |= (1 << (7-(i%8)));
 8000584:	7bfb      	ldrb	r3, [r7, #15]
 8000586:	08db      	lsrs	r3, r3, #3
 8000588:	b2d8      	uxtb	r0, r3
 800058a:	4602      	mov	r2, r0
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	4413      	add	r3, r2
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	b25a      	sxtb	r2, r3
 8000594:	7bfb      	ldrb	r3, [r7, #15]
 8000596:	43db      	mvns	r3, r3
 8000598:	f003 0307 	and.w	r3, r3, #7
 800059c:	2101      	movs	r1, #1
 800059e:	fa01 f303 	lsl.w	r3, r1, r3
 80005a2:	b25b      	sxtb	r3, r3
 80005a4:	4313      	orrs	r3, r2
 80005a6:	b25a      	sxtb	r2, r3
 80005a8:	4601      	mov	r1, r0
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	440b      	add	r3, r1
 80005ae:	b2d2      	uxtb	r2, r2
 80005b0:	701a      	strb	r2, [r3, #0]
 80005b2:	e018      	b.n	80005e6 <read_dht11_sensor+0xe6>
			}
			else
			{
				data[(i/8)] &= ~(1 << (7-(i%8)));
 80005b4:	7bfb      	ldrb	r3, [r7, #15]
 80005b6:	08db      	lsrs	r3, r3, #3
 80005b8:	b2d8      	uxtb	r0, r3
 80005ba:	4602      	mov	r2, r0
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4413      	add	r3, r2
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	b25a      	sxtb	r2, r3
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	43db      	mvns	r3, r3
 80005c8:	f003 0307 	and.w	r3, r3, #7
 80005cc:	2101      	movs	r1, #1
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	b25b      	sxtb	r3, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	b25b      	sxtb	r3, r3
 80005d8:	4013      	ands	r3, r2
 80005da:	b25a      	sxtb	r2, r3
 80005dc:	4601      	mov	r1, r0
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	440b      	add	r3, r1
 80005e2:	b2d2      	uxtb	r2, r2
 80005e4:	701a      	strb	r2, [r3, #0]
			}
			while((GPIOReadPin(DHT11_SENSOR_PORT, DHT11_SENSOR_DATA_PIN)));
 80005e6:	bf00      	nop
 80005e8:	2100      	movs	r1, #0
 80005ea:	4808      	ldr	r0, [pc, #32]	; (800060c <read_dht11_sensor+0x10c>)
 80005ec:	f000 fb81 	bl	8000cf2 <GPIOReadPin>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d1f8      	bne.n	80005e8 <read_dht11_sensor+0xe8>
		for(i=0;i<40;i++)
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	3301      	adds	r3, #1
 80005fa:	73fb      	strb	r3, [r7, #15]
 80005fc:	7bfb      	ldrb	r3, [r7, #15]
 80005fe:	2b27      	cmp	r3, #39	; 0x27
 8000600:	d9ac      	bls.n	800055c <read_dht11_sensor+0x5c>
		}
	}

	return sensor_response;
 8000602:	7bbb      	ldrb	r3, [r7, #14]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020800 	.word	0x40020800

08000610 <configure_external_gpio_interrupt>:
	// 2. // Enabling the interrupt for the button
	NVIC_EnableIRQ(INTERRUPT_IRQ_NO);					// Enabling the interrupt
}

void configure_external_gpio_interrupt(uint32_t *gpio_port,uint8_t gpio_pin,uint8_t trigger_choice,uint8_t irq_no)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	; 0x28
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	4608      	mov	r0, r1
 800061a:	4611      	mov	r1, r2
 800061c:	461a      	mov	r2, r3
 800061e:	4603      	mov	r3, r0
 8000620:	70fb      	strb	r3, [r7, #3]
 8000622:	460b      	mov	r3, r1
 8000624:	70bb      	strb	r3, [r7, #2]
 8000626:	4613      	mov	r3, r2
 8000628:	707b      	strb	r3, [r7, #1]
	uint32_t *pAPB2ENR = (uint32_t *) APB2_ENR_ADDR;
 800062a:	4b3c      	ldr	r3, [pc, #240]	; (800071c <configure_external_gpio_interrupt+0x10c>)
 800062c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t *pEXTI_IMR	= (uint32_t *) EXTI_IMR_ADDR;
 800062e:	4b3c      	ldr	r3, [pc, #240]	; (8000720 <configure_external_gpio_interrupt+0x110>)
 8000630:	623b      	str	r3, [r7, #32]
	uint32_t *pEXTI_RTSR = (uint32_t *) EXTI_RTSR_ADDR;
 8000632:	4b3c      	ldr	r3, [pc, #240]	; (8000724 <configure_external_gpio_interrupt+0x114>)
 8000634:	61fb      	str	r3, [r7, #28]
	uint32_t *pEXTI_FTSR = (uint32_t *) EXTI_FTSR_ADDR;
 8000636:	4b3c      	ldr	r3, [pc, #240]	; (8000728 <configure_external_gpio_interrupt+0x118>)
 8000638:	61bb      	str	r3, [r7, #24]
	uint32_t *pSYSCFG_EXTI_CR_ADDR = (uint32_t *) SYSCFG_EXTI_CR_BASE_ADDR;
 800063a:	4b3c      	ldr	r3, [pc, #240]	; (800072c <configure_external_gpio_interrupt+0x11c>)
 800063c:	617b      	str	r3, [r7, #20]
	uint32_t OFFSET;
	uint32_t OFFSET_ADDRESS;

	//GPIO Pin Configuration
	EnablePeriClk(gpio_port);
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f000 ffa2 	bl	8001588 <EnablePeriClk>
	GPIOSetMode(gpio_port,gpio_pin,GPIO_MODE_INPUT);
 8000644:	78fb      	ldrb	r3, [r7, #3]
 8000646:	2200      	movs	r2, #0
 8000648:	4619      	mov	r1, r3
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f000 fb2d 	bl	8000caa <GPIOSetMode>
	GPIOSetOutputType(gpio_port,gpio_pin,GPIO_OPTYPE_OD);
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	2201      	movs	r2, #1
 8000654:	4619      	mov	r1, r3
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f000 fbc5 	bl	8000de6 <GPIOSetOutputType>
	GPIOSetOutputSpeed(gpio_port,gpio_pin,GPIO_OPSPEED_HIGH);
 800065c:	78fb      	ldrb	r3, [r7, #3]
 800065e:	2202      	movs	r2, #2
 8000660:	4619      	mov	r1, r3
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f000 fc05 	bl	8000e72 <GPIOSetOutputSpeed>
	GPIOSetPullUpDownConfig(gpio_port,gpio_pin,GPIO_PULL_UP);
 8000668:	78fb      	ldrb	r3, [r7, #3]
 800066a:	2201      	movs	r2, #1
 800066c:	4619      	mov	r1, r3
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f000 fbdb 	bl	8000e2a <GPIOSetPullUpDownConfig>

	//Button Interrupt Configuration

	// 1. Configuring the EXTI Controller (External Interrupt Controller)

	*pEXTI_IMR |= (1 << gpio_pin);  	// Setting the Interrupt Mask Register
 8000674:	6a3b      	ldr	r3, [r7, #32]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	78fa      	ldrb	r2, [r7, #3]
 800067a:	2101      	movs	r1, #1
 800067c:	fa01 f202 	lsl.w	r2, r1, r2
 8000680:	431a      	orrs	r2, r3
 8000682:	6a3b      	ldr	r3, [r7, #32]
 8000684:	601a      	str	r2, [r3, #0]

	if(trigger_choice == EXTI_RISING_TRIGGER)
 8000686:	78bb      	ldrb	r3, [r7, #2]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d108      	bne.n	800069e <configure_external_gpio_interrupt+0x8e>
	{
		*pEXTI_RTSR |= (1 << gpio_pin); 	// Setting the Rising Trigger Set Register
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	78fa      	ldrb	r2, [r7, #3]
 8000692:	2101      	movs	r1, #1
 8000694:	fa01 f202 	lsl.w	r2, r1, r2
 8000698:	431a      	orrs	r2, r3
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	601a      	str	r2, [r3, #0]
	}

	if(trigger_choice == EXTI_FALLING_TRIGGER)
 800069e:	78bb      	ldrb	r3, [r7, #2]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d108      	bne.n	80006b6 <configure_external_gpio_interrupt+0xa6>
	{
		*pEXTI_FTSR |= (1 << gpio_pin); 	// Setting the Falling Trigger Set Register
 80006a4:	69bb      	ldr	r3, [r7, #24]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	78fa      	ldrb	r2, [r7, #3]
 80006aa:	2101      	movs	r1, #1
 80006ac:	fa01 f202 	lsl.w	r2, r1, r2
 80006b0:	431a      	orrs	r2, r3
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	601a      	str	r2, [r3, #0]
	}

	*pAPB2ENR |= (1 << 14);							// Enabling the clock for the System Configuration Block
 80006b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80006be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c0:	601a      	str	r2, [r3, #0]

	OFFSET = gpio_pin%4;
 80006c2:	78fb      	ldrb	r3, [r7, #3]
 80006c4:	f003 0303 	and.w	r3, r3, #3
 80006c8:	613b      	str	r3, [r7, #16]
	OFFSET_ADDRESS = gpio_pin/4;
 80006ca:	78fb      	ldrb	r3, [r7, #3]
 80006cc:	089b      	lsrs	r3, r3, #2
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	60fb      	str	r3, [r7, #12]
	pSYSCFG_EXTI_CR_ADDR += OFFSET_ADDRESS;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	697a      	ldr	r2, [r7, #20]
 80006d8:	4413      	add	r3, r2
 80006da:	617b      	str	r3, [r7, #20]

	// Enabling GPIO Port x  input on EXTIx line
	*pSYSCFG_EXTI_CR_ADDR &= ~(0xF << OFFSET*4);
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	0092      	lsls	r2, r2, #2
 80006e4:	210f      	movs	r1, #15
 80006e6:	fa01 f202 	lsl.w	r2, r1, r2
 80006ea:	43d2      	mvns	r2, r2
 80006ec:	401a      	ands	r2, r3
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	601a      	str	r2, [r3, #0]
	*pSYSCFG_EXTI_CR_ADDR |= (gpio_port_name_to_num(gpio_port) << OFFSET*4);
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f000 f81c 	bl	8000730 <gpio_port_name_to_num>
 80006f8:	4603      	mov	r3, r0
 80006fa:	461a      	mov	r2, r3
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	409a      	lsls	r2, r3
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	431a      	orrs	r2, r3
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	601a      	str	r2, [r3, #0]

	// 2. // Enabling the interrupt for the button
	NVIC_EnableIRQ(irq_no);					// Enabling the interrupt
 800070c:	787b      	ldrb	r3, [r7, #1]
 800070e:	4618      	mov	r0, r3
 8000710:	f001 f8fe 	bl	8001910 <NVIC_EnableIRQ>
}
 8000714:	bf00      	nop
 8000716:	3728      	adds	r7, #40	; 0x28
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40023844 	.word	0x40023844
 8000720:	40013c00 	.word	0x40013c00
 8000724:	40013c08 	.word	0x40013c08
 8000728:	40013c0c 	.word	0x40013c0c
 800072c:	40013808 	.word	0x40013808

08000730 <gpio_port_name_to_num>:

static uint8_t gpio_port_name_to_num(uint32_t *gpio_name)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint8_t gpio_num;

	if(gpio_name == GPIOA)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <gpio_port_name_to_num+0x90>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d102      	bne.n	8000746 <gpio_port_name_to_num+0x16>
		gpio_num = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	73fb      	strb	r3, [r7, #15]
 8000744:	e036      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOB)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a1e      	ldr	r2, [pc, #120]	; (80007c4 <gpio_port_name_to_num+0x94>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d102      	bne.n	8000754 <gpio_port_name_to_num+0x24>
		gpio_num = 1;
 800074e:	2301      	movs	r3, #1
 8000750:	73fb      	strb	r3, [r7, #15]
 8000752:	e02f      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOC)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a1c      	ldr	r2, [pc, #112]	; (80007c8 <gpio_port_name_to_num+0x98>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d102      	bne.n	8000762 <gpio_port_name_to_num+0x32>
		gpio_num = 2;
 800075c:	2302      	movs	r3, #2
 800075e:	73fb      	strb	r3, [r7, #15]
 8000760:	e028      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOD)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4a19      	ldr	r2, [pc, #100]	; (80007cc <gpio_port_name_to_num+0x9c>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d102      	bne.n	8000770 <gpio_port_name_to_num+0x40>
		gpio_num = 3;
 800076a:	2303      	movs	r3, #3
 800076c:	73fb      	strb	r3, [r7, #15]
 800076e:	e021      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOE)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a17      	ldr	r2, [pc, #92]	; (80007d0 <gpio_port_name_to_num+0xa0>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d102      	bne.n	800077e <gpio_port_name_to_num+0x4e>
		gpio_num = 4;
 8000778:	2304      	movs	r3, #4
 800077a:	73fb      	strb	r3, [r7, #15]
 800077c:	e01a      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOF)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4a14      	ldr	r2, [pc, #80]	; (80007d4 <gpio_port_name_to_num+0xa4>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d102      	bne.n	800078c <gpio_port_name_to_num+0x5c>
		gpio_num = 5;
 8000786:	2305      	movs	r3, #5
 8000788:	73fb      	strb	r3, [r7, #15]
 800078a:	e013      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOG)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a12      	ldr	r2, [pc, #72]	; (80007d8 <gpio_port_name_to_num+0xa8>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d102      	bne.n	800079a <gpio_port_name_to_num+0x6a>
		gpio_num = 6;
 8000794:	2306      	movs	r3, #6
 8000796:	73fb      	strb	r3, [r7, #15]
 8000798:	e00c      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOH)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a0f      	ldr	r2, [pc, #60]	; (80007dc <gpio_port_name_to_num+0xac>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d102      	bne.n	80007a8 <gpio_port_name_to_num+0x78>
		gpio_num = 7;
 80007a2:	2307      	movs	r3, #7
 80007a4:	73fb      	strb	r3, [r7, #15]
 80007a6:	e005      	b.n	80007b4 <gpio_port_name_to_num+0x84>
	else if(gpio_name == GPIOI)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <gpio_port_name_to_num+0xb0>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d101      	bne.n	80007b4 <gpio_port_name_to_num+0x84>
		gpio_num = 8;
 80007b0:	2308      	movs	r3, #8
 80007b2:	73fb      	strb	r3, [r7, #15]

	return gpio_num;
 80007b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	40020000 	.word	0x40020000
 80007c4:	40020400 	.word	0x40020400
 80007c8:	40020800 	.word	0x40020800
 80007cc:	40020c00 	.word	0x40020c00
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40021400 	.word	0x40021400
 80007d8:	40021800 	.word	0x40021800
 80007dc:	40021c00 	.word	0x40021c00
 80007e0:	40022000 	.word	0x40022000

080007e4 <General_Purpose_Timer_Init>:
 */

#include "general_purpose_timer.h"

void General_Purpose_Timer_Init(struct General_Purpose_Timer_Handle_t *pGeneral_Purpose_Timer_Handle)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

	//1. Configure the PreScaler Value

	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_PSC = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_PreScalerValue;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	6852      	ldr	r2, [r2, #4]
 80007f4:	629a      	str	r2, [r3, #40]	; 0x28

	//2. Configure the Auto Reload Value

	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_ARR = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_AutoReloadValue;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	6892      	ldr	r2, [r2, #8]
 80007fe:	62da      	str	r2, [r3, #44]	; 0x2c


	//3. Channel 1 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Status == TIMER_CHANNEL_ENABLED)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	7b5b      	ldrb	r3, [r3, #13]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d16a      	bne.n	80008de <General_Purpose_Timer_Init+0xfa>
	{

		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC1E);
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	6a1a      	ldr	r2, [r3, #32]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f042 0201 	orr.w	r2, r2, #1
 8000816:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	7b9b      	ldrb	r3, [r3, #14]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d11c      	bne.n	800085a <General_Purpose_Timer_Init+0x76>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	699a      	ldr	r2, [r3, #24]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f022 0203 	bic.w	r2, r2, #3
 800082e:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	6912      	ldr	r2, [r2, #16]
 8000838:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	699a      	ldr	r2, [r3, #24]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000848:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x3 << TIMx_CCMR1_OC1M);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	699a      	ldr	r2, [r3, #24]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8000858:	619a      	str	r2, [r3, #24]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	7b9b      	ldrb	r3, [r3, #14]
 800085e:	2b03      	cmp	r3, #3
 8000860:	d11c      	bne.n	800089c <General_Purpose_Timer_Init+0xb8>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	699a      	ldr	r2, [r3, #24]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f022 0203 	bic.w	r2, r2, #3
 8000870:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	6912      	ldr	r2, [r2, #16]
 800087a:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	699a      	ldr	r2, [r3, #24]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800088a:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x6 << TIMx_CCMR1_OC1M);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	699a      	ldr	r2, [r3, #24]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800089a:	619a      	str	r2, [r3, #24]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	7b9b      	ldrb	r3, [r3, #14]
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d11c      	bne.n	80008de <General_Purpose_Timer_Init+0xfa>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC1S);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	699a      	ldr	r2, [r3, #24]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f022 0203 	bic.w	r2, r2, #3
 80008b2:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR1 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_1_OutputCompareRegisterValue;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	687a      	ldr	r2, [r7, #4]
 80008ba:	6912      	ldr	r2, [r2, #16]
 80008bc:	635a      	str	r2, [r3, #52]	; 0x34
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC1M);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	699a      	ldr	r2, [r3, #24]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80008cc:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x7 << TIMx_CCMR1_OC1M);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	699a      	ldr	r2, [r3, #24]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 80008dc:	619a      	str	r2, [r3, #24]
		}
	}

	//4. Channel 2 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Status == TIMER_CHANNEL_ENABLED)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	7d1b      	ldrb	r3, [r3, #20]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f040 80bf 	bne.w	8000a66 <General_Purpose_Timer_Init+0x282>
	{

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	7d5b      	ldrb	r3, [r3, #21]
 80008ec:	2b02      	cmp	r3, #2
 80008ee:	d124      	bne.n	800093a <General_Purpose_Timer_Init+0x156>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	699a      	ldr	r2, [r3, #24]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80008fe:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	687a      	ldr	r2, [r7, #4]
 8000906:	6992      	ldr	r2, [r2, #24]
 8000908:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	699a      	ldr	r2, [r3, #24]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000918:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x3 << TIMx_CCMR1_OC2M);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	699a      	ldr	r2, [r3, #24]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000928:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	6a1a      	ldr	r2, [r3, #32]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f042 0210 	orr.w	r2, r2, #16
 8000938:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	7d5b      	ldrb	r3, [r3, #21]
 800093e:	2b03      	cmp	r3, #3
 8000940:	d124      	bne.n	800098c <General_Purpose_Timer_Init+0x1a8>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	699a      	ldr	r2, [r3, #24]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000950:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	6992      	ldr	r2, [r2, #24]
 800095a:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	699a      	ldr	r2, [r3, #24]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800096a:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x6 << TIMx_CCMR1_OC2M);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	699a      	ldr	r2, [r3, #24]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800097a:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	6a1a      	ldr	r2, [r3, #32]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f042 0210 	orr.w	r2, r2, #16
 800098a:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	7d5b      	ldrb	r3, [r3, #21]
 8000990:	2b04      	cmp	r3, #4
 8000992:	d124      	bne.n	80009de <General_Purpose_Timer_Init+0x1fa>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	699a      	ldr	r2, [r3, #24]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80009a2:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR2 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_OutputCompareRegisterValue;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	6992      	ldr	r2, [r2, #24]
 80009ac:	639a      	str	r2, [r3, #56]	; 0x38
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x7 << TIMx_CCMR1_OC2M);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	699a      	ldr	r2, [r3, #24]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80009bc:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x7 << TIMx_CCMR1_OC2M);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	699a      	ldr	r2, [r3, #24]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 80009cc:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	6a1a      	ldr	r2, [r3, #32]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f042 0210 	orr.w	r2, r2, #16
 80009dc:	621a      	str	r2, [r3, #32]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_2_Mode == TIMER_CHANNEL_MODE_INPUT_CAPTURE)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	7d5b      	ldrb	r3, [r3, #21]
 80009e2:	2b08      	cmp	r3, #8
 80009e4:	d13f      	bne.n	8000a66 <General_Purpose_Timer_Init+0x282>
		{
			//1. Setting the CC1S field to 01
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_CC2S);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	699a      	ldr	r2, [r3, #24]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80009f4:	619a      	str	r2, [r3, #24]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x1 << TIMx_CCMR1_CC2S);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	699a      	ldr	r2, [r3, #24]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a04:	619a      	str	r2, [r3, #24]

			//2. Configuring the input filter settings
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0xF << TIMx_CCMR1_IC2F);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	699a      	ldr	r2, [r3, #24]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8000a14:	619a      	str	r2, [r3, #24]
			//pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 |= (0x5 << TIMx_CCMR1_IC2F);

			//3. Program the CC1P and CC1NP bits to 00
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER &= ~(0x1 << TIMx_CCER_CC2P);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	6a1a      	ldr	r2, [r3, #32]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f022 0220 	bic.w	r2, r2, #32
 8000a24:	621a      	str	r2, [r3, #32]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER &= ~(0x1 << TIMx_CCER_CC2NP);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	6a1a      	ldr	r2, [r3, #32]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a34:	621a      	str	r2, [r3, #32]

			//4. Programming the input pre-scaler value to 00 (no pre-scaler)
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR1 &= ~(0x3 << TIMx_CCMR1_IC2PSC);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	699a      	ldr	r2, [r3, #24]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000a44:	619a      	str	r2, [r3, #24]

			//5. Enable the input capture interrupt
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER |= (0x1 << TIMx_DIER_CC2IE);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	68da      	ldr	r2, [r3, #12]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f042 0204 	orr.w	r2, r2, #4
 8000a54:	60da      	str	r2, [r3, #12]

			//6. Turning on the channel
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC2E);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	6a1a      	ldr	r2, [r3, #32]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f042 0210 	orr.w	r2, r2, #16
 8000a64:	621a      	str	r2, [r3, #32]

	}

	//5. Channel 3 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Status == TIMER_CHANNEL_ENABLED)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	7f1b      	ldrb	r3, [r3, #28]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d16a      	bne.n	8000b44 <General_Purpose_Timer_Init+0x360>
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC3E);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	6a1a      	ldr	r2, [r3, #32]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a7c:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	7f5b      	ldrb	r3, [r3, #29]
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d11c      	bne.n	8000ac0 <General_Purpose_Timer_Init+0x2dc>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	69da      	ldr	r2, [r3, #28]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f022 0203 	bic.w	r2, r2, #3
 8000a94:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	6a12      	ldr	r2, [r2, #32]
 8000a9e:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	69da      	ldr	r2, [r3, #28]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000aae:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x3 << TIMx_CCMR2_OC3M);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	69da      	ldr	r2, [r3, #28]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8000abe:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7f5b      	ldrb	r3, [r3, #29]
 8000ac4:	2b03      	cmp	r3, #3
 8000ac6:	d11c      	bne.n	8000b02 <General_Purpose_Timer_Init+0x31e>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	69da      	ldr	r2, [r3, #28]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f022 0203 	bic.w	r2, r2, #3
 8000ad6:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	6a12      	ldr	r2, [r2, #32]
 8000ae0:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	69da      	ldr	r2, [r3, #28]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000af0:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x6 << TIMx_CCMR2_OC3M);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	69da      	ldr	r2, [r3, #28]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8000b00:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7f5b      	ldrb	r3, [r3, #29]
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	d11c      	bne.n	8000b44 <General_Purpose_Timer_Init+0x360>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC3S);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	69da      	ldr	r2, [r3, #28]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f022 0203 	bic.w	r2, r2, #3
 8000b18:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR3 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_3_OutputCompareRegisterValue;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	6a12      	ldr	r2, [r2, #32]
 8000b22:	63da      	str	r2, [r3, #60]	; 0x3c
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC3M);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	69da      	ldr	r2, [r3, #28]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000b32:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x7 << TIMx_CCMR2_OC3M);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	69da      	ldr	r2, [r3, #28]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8000b42:	61da      	str	r2, [r3, #28]
		}
	}

	//6. Channel 4 Configuration

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Status == TIMER_CHANNEL_ENABLED)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d16d      	bne.n	8000c2a <General_Purpose_Timer_Init+0x446>
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCER |= (0x1 << TIMx_CCER_CC4E);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	6a1a      	ldr	r2, [r3, #32]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000b5c:	621a      	str	r2, [r3, #32]

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_TOGGLE)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d11c      	bne.n	8000ba2 <General_Purpose_Timer_Init+0x3be>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	69da      	ldr	r2, [r3, #28]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000b76:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000b80:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	69da      	ldr	r2, [r3, #28]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000b90:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x3 << TIMx_CCMR2_OC4M);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	69da      	ldr	r2, [r3, #28]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000ba0:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM1)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d11c      	bne.n	8000be6 <General_Purpose_Timer_Init+0x402>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	69da      	ldr	r2, [r3, #28]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000bba:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	687a      	ldr	r2, [r7, #4]
 8000bc2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000bc4:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	69da      	ldr	r2, [r3, #28]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000bd4:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x6 << TIMx_CCMR2_OC4M);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	69da      	ldr	r2, [r3, #28]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000be4:	61da      	str	r2, [r3, #28]
		}

		if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_Mode == TIMER_CHANNEL_MODE_OUTPUT_PWM2)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000bec:	2b04      	cmp	r3, #4
 8000bee:	d11c      	bne.n	8000c2a <General_Purpose_Timer_Init+0x446>
		{
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x3 << TIMx_CCMR2_CC4S);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	69da      	ldr	r2, [r3, #28]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000bfe:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCR4 = pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_Channel_4_OutputCompareRegisterValue;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000c08:	641a      	str	r2, [r3, #64]	; 0x40
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 &= ~(0x7 << TIMx_CCMR2_OC4M);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	69da      	ldr	r2, [r3, #28]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000c18:	61da      	str	r2, [r3, #28]
			pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CCMR2 |= (0x7 << TIMx_CCMR2_OC4M);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	69da      	ldr	r2, [r3, #28]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 8000c28:	61da      	str	r2, [r3, #28]
	}


	//4. Enable/Disable the Update Event Interrupt

	if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_ENABLE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	7b1b      	ldrb	r3, [r3, #12]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d108      	bne.n	8000c44 <General_Purpose_Timer_Init+0x460>
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER |= (1 << TIMx_DIER_UIE);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	68da      	ldr	r2, [r3, #12]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f042 0201 	orr.w	r2, r2, #1
 8000c40:	60da      	str	r2, [r3, #12]
	else if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_DISABLE)
	{
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
	}

}
 8000c42:	e00b      	b.n	8000c5c <General_Purpose_Timer_Init+0x478>
	else if(pGeneral_Purpose_Timer_Handle->General_Purpose_Timer_Config.Timer_UpdateInterruptConfig == TIMER_UPDATE_INTERRUPT_DISABLE)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	7b1b      	ldrb	r3, [r3, #12]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d107      	bne.n	8000c5c <General_Purpose_Timer_Init+0x478>
		pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	68da      	ldr	r2, [r3, #12]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f022 0201 	bic.w	r2, r2, #1
 8000c5a:	60da      	str	r2, [r3, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr

08000c66 <General_Purpose_Timer_PeripheralEnable>:

void General_Purpose_Timer_PeripheralEnable(struct General_Purpose_Timer_Handle_t *pGeneral_Purpose_Timer_Handle)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_CR1 |= (1 << TIMx_CR1_CEN);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f042 0201 	orr.w	r2, r2, #1
 8000c7c:	601a      	str	r2, [r3, #0]
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <General_Purpose_Timer_ClearUpdateEventFlag>:
{
	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_DIER &= ~(1 << TIMx_DIER_UIE);
}

void General_Purpose_Timer_ClearUpdateEventFlag(struct General_Purpose_Timer_Handle_t *pGeneral_Purpose_Timer_Handle)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	pGeneral_Purpose_Timer_Handle->pGeneral_Purpose_Timer->TIMx_SR &= ~(1 << TIMx_SR_UIF);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	691a      	ldr	r2, [r3, #16]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f022 0201 	bic.w	r2, r2, #1
 8000c9e:	611a      	str	r2, [r3, #16]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr

08000caa <GPIOSetMode>:

#include <stdint.h>
#include "gpio_driver.h"

void GPIOSetMode(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOMode)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b085      	sub	sp, #20
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	70fb      	strb	r3, [r7, #3]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	70bb      	strb	r3, [r7, #2]

	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	60fb      	str	r3, [r7, #12]

	pGPIO->MODER &= ~(0x03 << 2*GPIOPinNum);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	78fa      	ldrb	r2, [r7, #3]
 8000cc4:	0052      	lsls	r2, r2, #1
 8000cc6:	2103      	movs	r1, #3
 8000cc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000ccc:	43d2      	mvns	r2, r2
 8000cce:	401a      	ands	r2, r3
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	601a      	str	r2, [r3, #0]
	pGPIO->MODER |= (GPIOMode << 2*GPIOPinNum);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	78b9      	ldrb	r1, [r7, #2]
 8000cda:	78fa      	ldrb	r2, [r7, #3]
 8000cdc:	0052      	lsls	r2, r2, #1
 8000cde:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	601a      	str	r2, [r3, #0]

}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bc80      	pop	{r7}
 8000cf0:	4770      	bx	lr

08000cf2 <GPIOReadPin>:

uint8_t GPIOReadPin(uint32_t *GPIOAddress, uint8_t GPIOPinNum)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b087      	sub	sp, #28
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	70fb      	strb	r3, [r7, #3]
	uint32_t value, temp;

	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	617b      	str	r3, [r7, #20]

	temp = pGPIO->IDR;
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	691b      	ldr	r3, [r3, #16]
 8000d06:	613b      	str	r3, [r7, #16]
	temp &= (1 << GPIOPinNum);
 8000d08:	78fb      	ldrb	r3, [r7, #3]
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	4013      	ands	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
	value = (temp >> GPIOPinNum);
 8000d18:	78fb      	ldrb	r3, [r7, #3]
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d20:	60fb      	str	r3, [r7, #12]

	return value;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	b2db      	uxtb	r3, r3
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	371c      	adds	r7, #28
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr

08000d30 <GPIOWritePin>:

void GPIOWritePin(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOValue)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	70fb      	strb	r3, [r7, #3]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	60fb      	str	r3, [r7, #12]

	pGPIO->ODR &= ~(1 << GPIOPinNum);
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	695b      	ldr	r3, [r3, #20]
 8000d48:	78fa      	ldrb	r2, [r7, #3]
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d50:	43d2      	mvns	r2, r2
 8000d52:	401a      	ands	r2, r3
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	615a      	str	r2, [r3, #20]
	pGPIO->ODR |= (GPIOValue << GPIOPinNum);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	78b9      	ldrb	r1, [r7, #2]
 8000d5e:	78fa      	ldrb	r2, [r7, #3]
 8000d60:	fa01 f202 	lsl.w	r2, r1, r2
 8000d64:	431a      	orrs	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	615a      	str	r2, [r3, #20]
}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <GPIOSetAltFn>:

	return pGPIO->ODR;
}

void GPIOSetAltFn(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOAltFn)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
 8000d80:	4613      	mov	r3, r2
 8000d82:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	60fb      	str	r3, [r7, #12]

	uint8_t afr_reg_no = GPIOPinNum/8;
 8000d88:	78fb      	ldrb	r3, [r7, #3]
 8000d8a:	08db      	lsrs	r3, r3, #3
 8000d8c:	72fb      	strb	r3, [r7, #11]
	uint8_t afr_bit_pos = GPIOPinNum%8;
 8000d8e:	78fb      	ldrb	r3, [r7, #3]
 8000d90:	f003 0307 	and.w	r3, r3, #7
 8000d94:	72bb      	strb	r3, [r7, #10]

	pGPIO->AFR[afr_reg_no] &= ~(0xF << 4*afr_bit_pos);
 8000d96:	7afa      	ldrb	r2, [r7, #11]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3208      	adds	r2, #8
 8000d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da0:	7aba      	ldrb	r2, [r7, #10]
 8000da2:	0092      	lsls	r2, r2, #2
 8000da4:	210f      	movs	r1, #15
 8000da6:	fa01 f202 	lsl.w	r2, r1, r2
 8000daa:	43d2      	mvns	r2, r2
 8000dac:	4611      	mov	r1, r2
 8000dae:	7afa      	ldrb	r2, [r7, #11]
 8000db0:	4019      	ands	r1, r3
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3208      	adds	r2, #8
 8000db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	pGPIO->AFR[afr_reg_no] |= (GPIOAltFn << 4*afr_bit_pos);
 8000dba:	7afa      	ldrb	r2, [r7, #11]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3208      	adds	r2, #8
 8000dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc4:	78b9      	ldrb	r1, [r7, #2]
 8000dc6:	7aba      	ldrb	r2, [r7, #10]
 8000dc8:	0092      	lsls	r2, r2, #2
 8000dca:	fa01 f202 	lsl.w	r2, r1, r2
 8000dce:	4611      	mov	r1, r2
 8000dd0:	7afa      	ldrb	r2, [r7, #11]
 8000dd2:	4319      	orrs	r1, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	3208      	adds	r2, #8
 8000dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr

08000de6 <GPIOSetOutputType>:

void GPIOSetOutputType(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOOPType)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b085      	sub	sp, #20
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
 8000dee:	460b      	mov	r3, r1
 8000df0:	70fb      	strb	r3, [r7, #3]
 8000df2:	4613      	mov	r3, r2
 8000df4:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	60fb      	str	r3, [r7, #12]

	pGPIO->OTYPER &= ~(0x1 << GPIOPinNum);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	78fa      	ldrb	r2, [r7, #3]
 8000e00:	2101      	movs	r1, #1
 8000e02:	fa01 f202 	lsl.w	r2, r1, r2
 8000e06:	43d2      	mvns	r2, r2
 8000e08:	401a      	ands	r2, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	605a      	str	r2, [r3, #4]
	pGPIO->OTYPER |= (GPIOOPType << GPIOPinNum);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	78b9      	ldrb	r1, [r7, #2]
 8000e14:	78fa      	ldrb	r2, [r7, #3]
 8000e16:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	605a      	str	r2, [r3, #4]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr

08000e2a <GPIOSetPullUpDownConfig>:

void GPIOSetPullUpDownConfig(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOPullUpDown)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b085      	sub	sp, #20
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	460b      	mov	r3, r1
 8000e34:	70fb      	strb	r3, [r7, #3]
 8000e36:	4613      	mov	r3, r2
 8000e38:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	60fb      	str	r3, [r7, #12]

	pGPIO->PUPDR &= ~(0x3 << 2*GPIOPinNum);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	78fa      	ldrb	r2, [r7, #3]
 8000e44:	0052      	lsls	r2, r2, #1
 8000e46:	2103      	movs	r1, #3
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	43d2      	mvns	r2, r2
 8000e4e:	401a      	ands	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	60da      	str	r2, [r3, #12]
	pGPIO->PUPDR |= (GPIOPullUpDown << 2*GPIOPinNum);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	78b9      	ldrb	r1, [r7, #2]
 8000e5a:	78fa      	ldrb	r2, [r7, #3]
 8000e5c:	0052      	lsls	r2, r2, #1
 8000e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e62:	431a      	orrs	r2, r3
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	60da      	str	r2, [r3, #12]
}
 8000e68:	bf00      	nop
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr

08000e72 <GPIOSetOutputSpeed>:

void GPIOSetOutputSpeed(uint32_t *GPIOAddress, uint8_t GPIOPinNum, uint8_t GPIOOPSpeed)
{
 8000e72:	b480      	push	{r7}
 8000e74:	b085      	sub	sp, #20
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	70fb      	strb	r3, [r7, #3]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	70bb      	strb	r3, [r7, #2]
	struct GPIO_RegDef_t *pGPIO = (struct GPIO_RegDef_t *) GPIOAddress;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	60fb      	str	r3, [r7, #12]

	pGPIO->OSPEEDR &= ~(0x3 << 2*GPIOPinNum);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	78fa      	ldrb	r2, [r7, #3]
 8000e8c:	0052      	lsls	r2, r2, #1
 8000e8e:	2103      	movs	r1, #3
 8000e90:	fa01 f202 	lsl.w	r2, r1, r2
 8000e94:	43d2      	mvns	r2, r2
 8000e96:	401a      	ands	r2, r3
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	609a      	str	r2, [r3, #8]
	pGPIO->OSPEEDR |= (GPIOOPSpeed << 2*GPIOPinNum);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	78b9      	ldrb	r1, [r7, #2]
 8000ea2:	78fa      	ldrb	r2, [r7, #3]
 8000ea4:	0052      	lsls	r2, r2, #1
 8000ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	609a      	str	r2, [r3, #8]
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
	...

08000ebc <configure_nrf_radio>:
uint8_t rx_packet_length;
uint8_t cmd_packet_length;
uint8_t nrf_packet_tx_state;

void configure_nrf_radio(struct NRF_RADIO_CONFIG_t * radio_config)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	uint8_t i;

	//1. Configure the GPIO pins for CE and IRQ pins
	EnablePeriClk(RADIO_PORT);
 8000ec4:	4871      	ldr	r0, [pc, #452]	; (800108c <configure_nrf_radio+0x1d0>)
 8000ec6:	f000 fb5f 	bl	8001588 <EnablePeriClk>
	GPIOSetMode(RADIO_PORT,CE_PIN,GPIO_MODE_OUTPUT);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	2102      	movs	r1, #2
 8000ece:	486f      	ldr	r0, [pc, #444]	; (800108c <configure_nrf_radio+0x1d0>)
 8000ed0:	f7ff feeb 	bl	8000caa <GPIOSetMode>
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_LOW);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2102      	movs	r1, #2
 8000ed8:	486c      	ldr	r0, [pc, #432]	; (800108c <configure_nrf_radio+0x1d0>)
 8000eda:	f7ff ff29 	bl	8000d30 <GPIOWritePin>
	GPIOSetMode(RADIO_PORT,IRQ_PIN,GPIO_MODE_INPUT);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	486a      	ldr	r0, [pc, #424]	; (800108c <configure_nrf_radio+0x1d0>)
 8000ee4:	f7ff fee1 	bl	8000caa <GPIOSetMode>
	GPIOSetPullUpDownConfig(RADIO_PORT,IRQ_PIN,GPIO_PULL_UP);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2100      	movs	r1, #0
 8000eec:	4867      	ldr	r0, [pc, #412]	; (800108c <configure_nrf_radio+0x1d0>)
 8000eee:	f7ff ff9c 	bl	8000e2a <GPIOSetPullUpDownConfig>
	GPIOSetMode(RADIO_PORT,SS_PIN,GPIO_MODE_OUTPUT);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	4865      	ldr	r0, [pc, #404]	; (800108c <configure_nrf_radio+0x1d0>)
 8000ef8:	f7ff fed7 	bl	8000caa <GPIOSetMode>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 8000efc:	2201      	movs	r2, #1
 8000efe:	2104      	movs	r1, #4
 8000f00:	4862      	ldr	r0, [pc, #392]	; (800108c <configure_nrf_radio+0x1d0>)
 8000f02:	f7ff ff15 	bl	8000d30 <GPIOWritePin>

	//2. Configure the Radio Mode

	//3. Configure the RF Channel, Data Rate and PA Level
	//3.1 Configure the RF Channel
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RF_CH;
 8000f06:	4b62      	ldr	r3, [pc, #392]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f08:	2225      	movs	r2, #37	; 0x25
 8000f0a:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_channel;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	785a      	ldrb	r2, [r3, #1]
 8000f10:	4b5f      	ldr	r3, [pc, #380]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f12:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8000f14:	4b5f      	ldr	r3, [pc, #380]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000f16:	2202      	movs	r2, #2
 8000f18:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8000f1a:	4b5e      	ldr	r3, [pc, #376]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	485b      	ldr	r0, [pc, #364]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f22:	f000 f9d9 	bl	80012d8 <nrf_radio_cmd_write>

	//3.2 Configure the Data Rate and PA Level
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RF_SETUP;
 8000f26:	4b5a      	ldr	r3, [pc, #360]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f28:	2226      	movs	r2, #38	; 0x26
 8000f2a:	701a      	strb	r2, [r3, #0]

	cmd_buffer[1] &= 0x00;
 8000f2c:	4b58      	ldr	r3, [pc, #352]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_pa_level << NRF_RADIO_RF_PWR_POS);
 8000f32:	4b57      	ldr	r3, [pc, #348]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f34:	785b      	ldrb	r3, [r3, #1]
 8000f36:	b25a      	sxtb	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	78db      	ldrb	r3, [r3, #3]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4b52      	ldr	r3, [pc, #328]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f48:	705a      	strb	r2, [r3, #1]

	if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_250K)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	789b      	ldrb	r3, [r3, #2]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10b      	bne.n	8000f6a <configure_nrf_radio+0xae>
	{
		cmd_buffer[1] |= (1 << NRF_RADIO_RF_DR_LOW_POS);
 8000f52:	4b4f      	ldr	r3, [pc, #316]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f54:	785b      	ldrb	r3, [r3, #1]
 8000f56:	f043 0320 	orr.w	r3, r3, #32
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	4b4c      	ldr	r3, [pc, #304]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f5e:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_HIGH_POS);
 8000f60:	4b4b      	ldr	r3, [pc, #300]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f62:	785a      	ldrb	r2, [r3, #1]
 8000f64:	4b4a      	ldr	r3, [pc, #296]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f66:	705a      	strb	r2, [r3, #1]
 8000f68:	e01b      	b.n	8000fa2 <configure_nrf_radio+0xe6>
	}
	else if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_1M)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d108      	bne.n	8000f84 <configure_nrf_radio+0xc8>
	{
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_LOW_POS);
 8000f72:	4b47      	ldr	r3, [pc, #284]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f74:	785a      	ldrb	r2, [r3, #1]
 8000f76:	4b46      	ldr	r3, [pc, #280]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f78:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_HIGH_POS);
 8000f7a:	4b45      	ldr	r3, [pc, #276]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f7c:	785a      	ldrb	r2, [r3, #1]
 8000f7e:	4b44      	ldr	r3, [pc, #272]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f80:	705a      	strb	r2, [r3, #1]
 8000f82:	e00e      	b.n	8000fa2 <configure_nrf_radio+0xe6>
	}
	else if(radio_config->radio_data_rate == NRF_RADIO_DATA_RATE_2M)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	789b      	ldrb	r3, [r3, #2]
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d10a      	bne.n	8000fa2 <configure_nrf_radio+0xe6>
	{
		cmd_buffer[1] |= (0 << NRF_RADIO_RF_DR_LOW_POS);
 8000f8c:	4b40      	ldr	r3, [pc, #256]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f8e:	785a      	ldrb	r2, [r3, #1]
 8000f90:	4b3f      	ldr	r3, [pc, #252]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f92:	705a      	strb	r2, [r3, #1]
		cmd_buffer[1] |= (1 << NRF_RADIO_RF_DR_HIGH_POS);
 8000f94:	4b3e      	ldr	r3, [pc, #248]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000f96:	785b      	ldrb	r3, [r3, #1]
 8000f98:	f043 0308 	orr.w	r3, r3, #8
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4b3c      	ldr	r3, [pc, #240]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fa0:	705a      	strb	r2, [r3, #1]
	}

	cmd_packet_length = 2;
 8000fa2:	4b3c      	ldr	r3, [pc, #240]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8000fa8:	4b3a      	ldr	r3, [pc, #232]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	4619      	mov	r1, r3
 8000fae:	4838      	ldr	r0, [pc, #224]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fb0:	f000 f992 	bl	80012d8 <nrf_radio_cmd_write>

	//4. Configure Data Pipes
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_EN_RXADDR;
 8000fb4:	4b36      	ldr	r3, [pc, #216]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fb6:	2222      	movs	r2, #34	; 0x22
 8000fb8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_enable_data_pipes;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	791a      	ldrb	r2, [r3, #4]
 8000fbe:	4b34      	ldr	r3, [pc, #208]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fc0:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8000fc2:	4b34      	ldr	r3, [pc, #208]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8000fc8:	4b32      	ldr	r3, [pc, #200]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4830      	ldr	r0, [pc, #192]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fd0:	f000 f982 	bl	80012d8 <nrf_radio_cmd_write>

	//5. Configure Auto-Acknowledgements
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_EN_AA;
 8000fd4:	4b2e      	ldr	r3, [pc, #184]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fd6:	2221      	movs	r2, #33	; 0x21
 8000fd8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_enable_auto_acknowledgements;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	795a      	ldrb	r2, [r3, #5]
 8000fde:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000fe0:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8000fe2:	4b2c      	ldr	r3, [pc, #176]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8000fe8:	4b2a      	ldr	r3, [pc, #168]	; (8001094 <configure_nrf_radio+0x1d8>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	4828      	ldr	r0, [pc, #160]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000ff0:	f000 f972 	bl	80012d8 <nrf_radio_cmd_write>

	//6. Configure Address Width
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_SETUP_AW;
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <configure_nrf_radio+0x1d4>)
 8000ff6:	2223      	movs	r2, #35	; 0x23
 8000ff8:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_address_width;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	799a      	ldrb	r2, [r3, #6]
 8000ffe:	4b24      	ldr	r3, [pc, #144]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001000:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8001002:	4b24      	ldr	r3, [pc, #144]	; (8001094 <configure_nrf_radio+0x1d8>)
 8001004:	2202      	movs	r2, #2
 8001006:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001008:	4b22      	ldr	r3, [pc, #136]	; (8001094 <configure_nrf_radio+0x1d8>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	4619      	mov	r1, r3
 800100e:	4820      	ldr	r0, [pc, #128]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001010:	f000 f962 	bl	80012d8 <nrf_radio_cmd_write>

	//7. Configure Retransmission Parameters
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_SETUP_RETR;
 8001014:	4b1e      	ldr	r3, [pc, #120]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001016:	2224      	movs	r2, #36	; 0x24
 8001018:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = (radio_config->radio_auto_retransmit_count | radio_config->radio_auto_retransmit_delay);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	79da      	ldrb	r2, [r3, #7]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	7a1b      	ldrb	r3, [r3, #8]
 8001022:	4313      	orrs	r3, r2
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001028:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 800102a:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <configure_nrf_radio+0x1d8>)
 800102c:	2202      	movs	r2, #2
 800102e:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001030:	4b18      	ldr	r3, [pc, #96]	; (8001094 <configure_nrf_radio+0x1d8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	4816      	ldr	r0, [pc, #88]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001038:	f000 f94e 	bl	80012d8 <nrf_radio_cmd_write>

	//8. Configure Own Address (RX_ADDR_P0)
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_RX_ADDR_P0;
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <configure_nrf_radio+0x1d4>)
 800103e:	222a      	movs	r2, #42	; 0x2a
 8001040:	701a      	strb	r2, [r3, #0]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001042:	2301      	movs	r3, #1
 8001044:	73fb      	strb	r3, [r7, #15]
 8001046:	e009      	b.n	800105c <configure_nrf_radio+0x1a0>
	{
		cmd_buffer[i] = radio_config->radio_addr_p0[i];
 8001048:	7bfa      	ldrb	r2, [r7, #15]
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	6879      	ldr	r1, [r7, #4]
 800104e:	440a      	add	r2, r1
 8001050:	7a51      	ldrb	r1, [r2, #9]
 8001052:	4a0f      	ldr	r2, [pc, #60]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001054:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	3301      	adds	r3, #1
 800105a:	73fb      	strb	r3, [r7, #15]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	799b      	ldrb	r3, [r3, #6]
 8001060:	7bfa      	ldrb	r2, [r7, #15]
 8001062:	429a      	cmp	r2, r3
 8001064:	d9f0      	bls.n	8001048 <configure_nrf_radio+0x18c>
	}
	cmd_packet_length = radio_config->radio_address_width + 1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	799b      	ldrb	r3, [r3, #6]
 800106a:	3301      	adds	r3, #1
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b09      	ldr	r3, [pc, #36]	; (8001094 <configure_nrf_radio+0x1d8>)
 8001070:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001072:	4b08      	ldr	r3, [pc, #32]	; (8001094 <configure_nrf_radio+0x1d8>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <configure_nrf_radio+0x1d4>)
 800107a:	f000 f92d 	bl	80012d8 <nrf_radio_cmd_write>

	//9. Configure Peer Address (TX_ADDR)
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_TX_ADDR;
 800107e:	4b04      	ldr	r3, [pc, #16]	; (8001090 <configure_nrf_radio+0x1d4>)
 8001080:	2230      	movs	r2, #48	; 0x30
 8001082:	701a      	strb	r2, [r3, #0]
	for(i=1;i<=radio_config->radio_address_width;i++)
 8001084:	2301      	movs	r3, #1
 8001086:	73fb      	strb	r3, [r7, #15]
 8001088:	e011      	b.n	80010ae <configure_nrf_radio+0x1f2>
 800108a:	bf00      	nop
 800108c:	40020000 	.word	0x40020000
 8001090:	200000e8 	.word	0x200000e8
 8001094:	20000109 	.word	0x20000109
	{
		cmd_buffer[i] = radio_config->radio_addr_peer[i];
 8001098:	7bfa      	ldrb	r2, [r7, #15]
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	6879      	ldr	r1, [r7, #4]
 800109e:	440a      	add	r2, r1
 80010a0:	f892 1027 	ldrb.w	r1, [r2, #39]	; 0x27
 80010a4:	4a43      	ldr	r2, [pc, #268]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010a6:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=radio_config->radio_address_width;i++)
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	3301      	adds	r3, #1
 80010ac:	73fb      	strb	r3, [r7, #15]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	799b      	ldrb	r3, [r3, #6]
 80010b2:	7bfa      	ldrb	r2, [r7, #15]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d9ef      	bls.n	8001098 <configure_nrf_radio+0x1dc>
	}
	cmd_packet_length = radio_config->radio_address_width + 1;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	799b      	ldrb	r3, [r3, #6]
 80010bc:	3301      	adds	r3, #1
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b3d      	ldr	r3, [pc, #244]	; (80011b8 <configure_nrf_radio+0x2fc>)
 80010c2:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80010c4:	4b3c      	ldr	r3, [pc, #240]	; (80011b8 <configure_nrf_radio+0x2fc>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	483a      	ldr	r0, [pc, #232]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010cc:	f000 f904 	bl	80012d8 <nrf_radio_cmd_write>

	//10. Configure Dynamic Pay-load Length Feature for Individual Pipes
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_DYNPD;
 80010d0:	4b38      	ldr	r3, [pc, #224]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010d2:	223c      	movs	r2, #60	; 0x3c
 80010d4:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] = radio_config->radio_dynamic_payload_enable_pipes;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 80010dc:	4b35      	ldr	r3, [pc, #212]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010de:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 80010e0:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <configure_nrf_radio+0x2fc>)
 80010e2:	2202      	movs	r2, #2
 80010e4:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80010e6:	4b34      	ldr	r3, [pc, #208]	; (80011b8 <configure_nrf_radio+0x2fc>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	4619      	mov	r1, r3
 80010ec:	4831      	ldr	r0, [pc, #196]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010ee:	f000 f8f3 	bl	80012d8 <nrf_radio_cmd_write>

	//11. Configure Feature Register
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_FEATURE;
 80010f2:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010f4:	223d      	movs	r2, #61	; 0x3d
 80010f6:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] &= 0x00;
 80010f8:	4b2e      	ldr	r3, [pc, #184]	; (80011b4 <configure_nrf_radio+0x2f8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_dynamic_payload_length_feature << NRF_RADIO_DPL_FEATURE_BITPOS);
 80010fe:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	b25a      	sxtb	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	b25b      	sxtb	r3, r3
 800110e:	4313      	orrs	r3, r2
 8001110:	b25b      	sxtb	r3, r3
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b27      	ldr	r3, [pc, #156]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001116:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_ack_payload_feature << NRF_RADIO_ACK_PAYLOAD_FEATURE_BITPOS);
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <configure_nrf_radio+0x2f8>)
 800111a:	785b      	ldrb	r3, [r3, #1]
 800111c:	b25a      	sxtb	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	4313      	orrs	r3, r2
 800112a:	b25b      	sxtb	r3, r3
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001130:	705a      	strb	r2, [r3, #1]
	cmd_buffer[1] |= (radio_config->radio_dynamic_ack_feature << NRF_RADIO_DYNAMIC_ACK_FEATURE_BITPOS);
 8001132:	4b20      	ldr	r3, [pc, #128]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001134:	785a      	ldrb	r2, [r3, #1]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800113c:	4313      	orrs	r3, r2
 800113e:	b2da      	uxtb	r2, r3
 8001140:	4b1c      	ldr	r3, [pc, #112]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001142:	705a      	strb	r2, [r3, #1]
	cmd_packet_length = 2;
 8001144:	4b1c      	ldr	r3, [pc, #112]	; (80011b8 <configure_nrf_radio+0x2fc>)
 8001146:	2202      	movs	r2, #2
 8001148:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 800114a:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <configure_nrf_radio+0x2fc>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	4619      	mov	r1, r3
 8001150:	4818      	ldr	r0, [pc, #96]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001152:	f000 f8c1 	bl	80012d8 <nrf_radio_cmd_write>

	//12. Configure CONFIG Register
	cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_CONFIG;
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <configure_nrf_radio+0x2f8>)
 8001158:	2220      	movs	r2, #32
 800115a:	701a      	strb	r2, [r3, #0]
	cmd_buffer[1] &= 0x00;
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <configure_nrf_radio+0x2f8>)
 800115e:	2200      	movs	r2, #0
 8001160:	705a      	strb	r2, [r3, #1]
	if(radio_config->radio_mode == NRF_RADIO_MODE_TX)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d103      	bne.n	8001172 <configure_nrf_radio+0x2b6>
	{
		cmd_buffer[1] = 0x0A;
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <configure_nrf_radio+0x2f8>)
 800116c:	220a      	movs	r2, #10
 800116e:	705a      	strb	r2, [r3, #1]
 8001170:	e006      	b.n	8001180 <configure_nrf_radio+0x2c4>
	}
	else if(radio_config->radio_mode == NRF_RADIO_MODE_RX)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d102      	bne.n	8001180 <configure_nrf_radio+0x2c4>
	{
		cmd_buffer[1] = 0x0B;
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <configure_nrf_radio+0x2f8>)
 800117c:	220b      	movs	r2, #11
 800117e:	705a      	strb	r2, [r3, #1]
	}
	cmd_packet_length = 2;
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <configure_nrf_radio+0x2fc>)
 8001182:	2202      	movs	r2, #2
 8001184:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <configure_nrf_radio+0x2fc>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	4619      	mov	r1, r3
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <configure_nrf_radio+0x2f8>)
 800118e:	f000 f8a3 	bl	80012d8 <nrf_radio_cmd_write>

	if(radio_config->radio_mode == NRF_RADIO_MODE_RX)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d108      	bne.n	80011ac <configure_nrf_radio+0x2f0>
	{
		delay_us(50);
 800119a:	2032      	movs	r0, #50	; 0x32
 800119c:	f7ff f888 	bl	80002b0 <delay_us>
		GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_HIGH);
 80011a0:	2201      	movs	r2, #1
 80011a2:	2102      	movs	r1, #2
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <configure_nrf_radio+0x300>)
 80011a6:	f7ff fdc3 	bl	8000d30 <GPIOWritePin>
	}

	return;
 80011aa:	bf00      	nop
 80011ac:	bf00      	nop
}
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200000e8 	.word	0x200000e8
 80011b8:	20000109 	.word	0x20000109
 80011bc:	40020000 	.word	0x40020000

080011c0 <nrf_radio_get_status_register>:
		}
	}
}

uint8_t nrf_radio_get_status_register(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
	uint8_t status;

	//1. Read the STATUS register (using NOP command)
	cmd_buffer[0] = NRF_RADIO_CMD_NOP;
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <nrf_radio_get_status_register+0x44>)
 80011c8:	22ff      	movs	r2, #255	; 0xff
 80011ca:	701a      	strb	r2, [r3, #0]
	cmd_packet_length = 1;
 80011cc:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <nrf_radio_get_status_register+0x48>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]

	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2104      	movs	r1, #4
 80011d6:	480d      	ldr	r0, [pc, #52]	; (800120c <nrf_radio_get_status_register+0x4c>)
 80011d8:	f7ff fdaa 	bl	8000d30 <GPIOWritePin>
	SPIMasterRecvData(SPI_DEV,(uint8_t *)cmd_buffer,(uint8_t *)rx_buffer,cmd_packet_length);
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <nrf_radio_get_status_register+0x48>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <nrf_radio_get_status_register+0x50>)
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <nrf_radio_get_status_register+0x44>)
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <nrf_radio_get_status_register+0x54>)
 80011e6:	f000 f986 	bl	80014f6 <SPIMasterRecvData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2104      	movs	r1, #4
 80011ee:	4807      	ldr	r0, [pc, #28]	; (800120c <nrf_radio_get_status_register+0x4c>)
 80011f0:	f7ff fd9e 	bl	8000d30 <GPIOWritePin>

	status = (uint8_t) rx_buffer[0];
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <nrf_radio_get_status_register+0x50>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	71fb      	strb	r3, [r7, #7]

	return status;
 80011fa:	79fb      	ldrb	r3, [r7, #7]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200000e8 	.word	0x200000e8
 8001208:	20000109 	.word	0x20000109
 800120c:	40020000 	.word	0x40020000
 8001210:	200000c8 	.word	0x200000c8
 8001214:	40003800 	.word	0x40003800

08001218 <nrf_radio_get_interrupt_source>:

uint8_t nrf_radio_get_interrupt_source(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
	uint8_t status, interrupt_source;

	//1. Read the STATUS register
	status = nrf_radio_get_status_register();
 800121e:	f7ff ffcf 	bl	80011c0 <nrf_radio_get_status_register>
 8001222:	4603      	mov	r3, r0
 8001224:	71bb      	strb	r3, [r7, #6]

	if(status & NRF_RADIO_INT_SRC_TX_DS_BITPOS)
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	f003 0320 	and.w	r3, r3, #32
 800122c:	2b00      	cmp	r3, #0
 800122e:	d002      	beq.n	8001236 <nrf_radio_get_interrupt_source+0x1e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_TX_DS;
 8001230:	2300      	movs	r3, #0
 8001232:	71fb      	strb	r3, [r7, #7]
 8001234:	e011      	b.n	800125a <nrf_radio_get_interrupt_source+0x42>
	}
	else if(status & NRF_RADIO_INT_SRC_RX_DR_BITPOS)
 8001236:	79bb      	ldrb	r3, [r7, #6]
 8001238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <nrf_radio_get_interrupt_source+0x2e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_RX_DR;
 8001240:	2301      	movs	r3, #1
 8001242:	71fb      	strb	r3, [r7, #7]
 8001244:	e009      	b.n	800125a <nrf_radio_get_interrupt_source+0x42>
	}
	else if(status & NRF_RADIO_INT_SRC_MAX_RT_BITPOS)
 8001246:	79bb      	ldrb	r3, [r7, #6]
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	2b00      	cmp	r3, #0
 800124e:	d002      	beq.n	8001256 <nrf_radio_get_interrupt_source+0x3e>
	{
		interrupt_source = NRF_RADIO_INT_SRC_MAX_RT;
 8001250:	2302      	movs	r3, #2
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	e001      	b.n	800125a <nrf_radio_get_interrupt_source+0x42>
	}
	else
	{
		interrupt_source = NRF_RADIO_INT_SRC_NONE;
 8001256:	2303      	movs	r3, #3
 8001258:	71fb      	strb	r3, [r7, #7]
	}

	return interrupt_source;
 800125a:	79fb      	ldrb	r3, [r7, #7]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <nrf_radio_send_packet_to_fifo>:

	return length;
}

void nrf_radio_send_packet_to_fifo(uint8_t *buffer,uint8_t length,uint8_t ack_policy)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	70fb      	strb	r3, [r7, #3]
 8001270:	4613      	mov	r3, r2
 8001272:	70bb      	strb	r3, [r7, #2]
	uint8_t i;

	if(ack_policy == NRF_RADIO_ACK)
 8001274:	78bb      	ldrb	r3, [r7, #2]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d103      	bne.n	8001282 <nrf_radio_send_packet_to_fifo+0x1e>
	{
		cmd_buffer[0] = NRF_RADIO_CMD_W_TX_PAYLOAD;
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <nrf_radio_send_packet_to_fifo+0x6c>)
 800127c:	22a0      	movs	r2, #160	; 0xa0
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e005      	b.n	800128e <nrf_radio_send_packet_to_fifo+0x2a>
	}
	else if(ack_policy == NRF_RADIO_NO_ACK)
 8001282:	78bb      	ldrb	r3, [r7, #2]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d102      	bne.n	800128e <nrf_radio_send_packet_to_fifo+0x2a>
	{
		cmd_buffer[0] = NRF_RADIO_CMD_W_TX_PAYLOAD_NOACK;
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <nrf_radio_send_packet_to_fifo+0x6c>)
 800128a:	22b0      	movs	r2, #176	; 0xb0
 800128c:	701a      	strb	r2, [r3, #0]
	}

	for(i=1;i<=length;i++)
 800128e:	2301      	movs	r3, #1
 8001290:	73fb      	strb	r3, [r7, #15]
 8001292:	e00a      	b.n	80012aa <nrf_radio_send_packet_to_fifo+0x46>
	{
		cmd_buffer[i] = buffer[i-1];
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	3b01      	subs	r3, #1
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	441a      	add	r2, r3
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	7811      	ldrb	r1, [r2, #0]
 80012a0:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <nrf_radio_send_packet_to_fifo+0x6c>)
 80012a2:	54d1      	strb	r1, [r2, r3]
	for(i=1;i<=length;i++)
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	3301      	adds	r3, #1
 80012a8:	73fb      	strb	r3, [r7, #15]
 80012aa:	7bfa      	ldrb	r2, [r7, #15]
 80012ac:	78fb      	ldrb	r3, [r7, #3]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d9f0      	bls.n	8001294 <nrf_radio_send_packet_to_fifo+0x30>
	}

	cmd_packet_length = length + 1;
 80012b2:	78fb      	ldrb	r3, [r7, #3]
 80012b4:	3301      	adds	r3, #1
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <nrf_radio_send_packet_to_fifo+0x70>)
 80012ba:	701a      	strb	r2, [r3, #0]
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <nrf_radio_send_packet_to_fifo+0x70>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4803      	ldr	r0, [pc, #12]	; (80012d0 <nrf_radio_send_packet_to_fifo+0x6c>)
 80012c4:	f000 f808 	bl	80012d8 <nrf_radio_cmd_write>

	return;
 80012c8:	bf00      	nop
}
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200000e8 	.word	0x200000e8
 80012d4:	20000109 	.word	0x20000109

080012d8 <nrf_radio_cmd_write>:

void nrf_radio_cmd_write(uint8_t *buffer,uint8_t length)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	70fb      	strb	r3, [r7, #3]
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_LOW);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2104      	movs	r1, #4
 80012e8:	4808      	ldr	r0, [pc, #32]	; (800130c <nrf_radio_cmd_write+0x34>)
 80012ea:	f7ff fd21 	bl	8000d30 <GPIOWritePin>
	SPISendData(SPI_DEV,buffer,length);
 80012ee:	78fb      	ldrb	r3, [r7, #3]
 80012f0:	461a      	mov	r2, r3
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	4806      	ldr	r0, [pc, #24]	; (8001310 <nrf_radio_cmd_write+0x38>)
 80012f6:	f000 f8d1 	bl	800149c <SPISendData>
	GPIOWritePin(RADIO_PORT,SS_PIN,GPIO_HIGH);
 80012fa:	2201      	movs	r2, #1
 80012fc:	2104      	movs	r1, #4
 80012fe:	4803      	ldr	r0, [pc, #12]	; (800130c <nrf_radio_cmd_write+0x34>)
 8001300:	f7ff fd16 	bl	8000d30 <GPIOWritePin>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40020000 	.word	0x40020000
 8001310:	40003800 	.word	0x40003800

08001314 <nrf_radio_transmit_packet_interrupt>:
	cmd_packet_length = 1;
	nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
}

void nrf_radio_transmit_packet_interrupt(uint8_t *buffer,uint8_t length,uint8_t ack_policy)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
 8001320:	4613      	mov	r3, r2
 8001322:	70bb      	strb	r3, [r7, #2]
	//1. Send packet to radio using SPI interface
	nrf_radio_send_packet_to_fifo(buffer,length,ack_policy);
 8001324:	78ba      	ldrb	r2, [r7, #2]
 8001326:	78fb      	ldrb	r3, [r7, #3]
 8001328:	4619      	mov	r1, r3
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ff9a 	bl	8001264 <nrf_radio_send_packet_to_fifo>

	//2. Pulse the PTX CE line for more than 10us
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_HIGH);
 8001330:	2201      	movs	r2, #1
 8001332:	2102      	movs	r1, #2
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <nrf_radio_transmit_packet_interrupt+0x40>)
 8001336:	f7ff fcfb 	bl	8000d30 <GPIOWritePin>
	delay_us(10);
 800133a:	200a      	movs	r0, #10
 800133c:	f7fe ffb8 	bl	80002b0 <delay_us>
	GPIOWritePin(RADIO_PORT,CE_PIN,GPIO_LOW);
 8001340:	2200      	movs	r2, #0
 8001342:	2102      	movs	r1, #2
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <nrf_radio_transmit_packet_interrupt+0x40>)
 8001346:	f7ff fcf3 	bl	8000d30 <GPIOWritePin>

	return;
 800134a:	bf00      	nop
}
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40020000 	.word	0x40020000

08001358 <SPIPeriConfig>:
 */

#include "spi_driver.h"

void SPIPeriConfig(uint32_t *SPIAddress, struct SPI_Config_t *pSPIConfig)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]

	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60fb      	str	r3, [r7, #12]

	// 1. Configuring CPHA
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_CPHA);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f023 0201 	bic.w	r2, r3, #1
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockPhase << SPI_CR1_CPHA);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	7852      	ldrb	r2, [r2, #1]
 800137a:	431a      	orrs	r2, r3
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	601a      	str	r2, [r3, #0]

	//2. Configuring CPOL
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_CPOL);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f023 0202 	bic.w	r2, r3, #2
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockPol << SPI_CR1_CPOL);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	683a      	ldr	r2, [r7, #0]
 8001392:	7812      	ldrb	r2, [r2, #0]
 8001394:	0052      	lsls	r2, r2, #1
 8001396:	431a      	orrs	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	601a      	str	r2, [r3, #0]

	//3. Configuring SPI Device Mode

	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_MSTR);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f023 0204 	bic.w	r2, r3, #4
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIDeviceMode << SPI_CR1_MSTR);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	7892      	ldrb	r2, [r2, #2]
 80013b0:	0092      	lsls	r2, r2, #2
 80013b2:	431a      	orrs	r2, r3
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	601a      	str	r2, [r3, #0]

	//4. Configuring SPI Clock Frequency
	pSPI->SPI_CR1 &= ~(0x7 << SPI_CR1_BR);
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIClockFreq << SPI_CR1_BR);
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	7912      	ldrb	r2, [r2, #4]
 80013cc:	00d2      	lsls	r2, r2, #3
 80013ce:	431a      	orrs	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	601a      	str	r2, [r3, #0]

	//5. Configuring SPI Data Frame Format
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_DFF);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPIDataFrameFormat << SPI_CR1_DFF);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	7952      	ldrb	r2, [r2, #5]
 80013e8:	02d2      	lsls	r2, r2, #11
 80013ea:	431a      	orrs	r2, r3
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	601a      	str	r2, [r3, #0]

	//6. Configuring the Software Slave Management
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SSM);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPISoftwareSlaveManagement << SPI_CR1_SSM);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	7992      	ldrb	r2, [r2, #6]
 8001404:	0252      	lsls	r2, r2, #9
 8001406:	431a      	orrs	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	601a      	str	r2, [r3, #0]

	//7. Configuring the SSI Bit
	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	601a      	str	r2, [r3, #0]
	pSPI->SPI_CR1 |= (pSPIConfig->SPISSIFlag << SPI_CR1_SSI);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	79d2      	ldrb	r2, [r2, #7]
 8001420:	0212      	lsls	r2, r2, #8
 8001422:	431a      	orrs	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	601a      	str	r2, [r3, #0]

	//8. Configuring the SSOE Bit
	pSPI->SPI_CR2 &= ~(1 << SPI_CR2_SSOE);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f023 0204 	bic.w	r2, r3, #4
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	605a      	str	r2, [r3, #4]
	pSPI->SPI_CR2 |= (pSPIConfig->SPISSOEFlag << SPI_CR2_SSOE);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	7a12      	ldrb	r2, [r2, #8]
 800143c:	0092      	lsls	r2, r2, #2
 800143e:	431a      	orrs	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	605a      	str	r2, [r3, #4]


}
 8001444:	bf00      	nop
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr

0800144e <SPIEnable>:

void SPIEnable(uint32_t *SPIAddress)
{
 800144e:	b480      	push	{r7}
 8001450:	b085      	sub	sp, #20
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]

	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]

	pSPI->SPI_CR1 |= (1 << SPI_CR1_SPE);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	601a      	str	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <SPIGetFlags>:

	pSPI->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
}

uint8_t SPIGetFlags(uint32_t *SPIAddress, uint8_t Flag)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	60fb      	str	r3, [r7, #12]

	return ((pSPI->SPI_SR >> Flag) & 0x1);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	78fb      	ldrb	r3, [r7, #3]
 8001486:	fa22 f303 	lsr.w	r3, r2, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3

}
 8001492:	4618      	mov	r0, r3
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <SPISendData>:

void SPISendData(uint32_t *SPIAddress, uint8_t *TxBuf, uint8_t len)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	4613      	mov	r3, r2
 80014a8:	71fb      	strb	r3, [r7, #7]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	617b      	str	r3, [r7, #20]

	//uint8_t ConfiguredDataFrameFormat =  ((1 << SPI_CR1_DFF) & pSPI->SPI_CR1) >> SPI_CR1_DFF;

	while(len > 0) {
 80014ae:	e012      	b.n	80014d6 <SPISendData+0x3a>

		// Waiting for TX Buffer to be empty
		while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 80014b0:	bf00      	nop
 80014b2:	2101      	movs	r1, #1
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f7ff ffdb 	bl	8001470 <SPIGetFlags>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d0f8      	beq.n	80014b2 <SPISendData+0x16>

		pSPI->SPI_DR = *TxBuf;
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	461a      	mov	r2, r3
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	60da      	str	r2, [r3, #12]
		TxBuf++;
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	3301      	adds	r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
		len--;
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	71fb      	strb	r3, [r7, #7]
	while(len > 0) {
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1e9      	bne.n	80014b0 <SPISendData+0x14>
	}

	while(!SPIGetFlags(SPIAddress,SPI_SR_TXE)); //Waiting until the last byte is completely transmitted
 80014dc:	bf00      	nop
 80014de:	2101      	movs	r1, #1
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f7ff ffc5 	bl	8001470 <SPIGetFlags>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d0f8      	beq.n	80014de <SPISendData+0x42>
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <SPIMasterRecvData>:
		len--;
	}
}

void SPIMasterRecvData(uint32_t *SPIAddress, uint8_t *TxBuf, uint8_t *RxBuf, uint8_t len)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
 8001502:	70fb      	strb	r3, [r7, #3]
	struct SPI_RegDef_t *pSPI = (struct SPI_RegDef_t *) SPIAddress;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	617b      	str	r3, [r7, #20]

	//uint8_t ConfiguredDataFrameFormat =  ((1 << SPI_CR1_DFF) & pSPI->SPI_CR1) >> SPI_CR1_DFF;

	//Clearing the SPI receive buffer before transmitting the data
	while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 8001508:	bf00      	nop
 800150a:	2101      	movs	r1, #1
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f7ff ffaf 	bl	8001470 <SPIGetFlags>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f8      	beq.n	800150a <SPIMasterRecvData+0x14>

	while(SPIGetFlags(SPIAddress,SPI_SR_RXNE))
 8001518:	e004      	b.n	8001524 <SPIMasterRecvData+0x2e>
		*RxBuf = pSPI->SPI_DR;
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	701a      	strb	r2, [r3, #0]
	while(SPIGetFlags(SPIAddress,SPI_SR_RXNE))
 8001524:	2100      	movs	r1, #0
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7ff ffa2 	bl	8001470 <SPIGetFlags>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f3      	bne.n	800151a <SPIMasterRecvData+0x24>

	while(len > 0) {
 8001532:	e022      	b.n	800157a <SPIMasterRecvData+0x84>
		// Waiting for TX Buffer to be empty
		while(!SPIGetFlags(SPIAddress,SPI_SR_TXE));
 8001534:	bf00      	nop
 8001536:	2101      	movs	r1, #1
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f7ff ff99 	bl	8001470 <SPIGetFlags>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0f8      	beq.n	8001536 <SPIMasterRecvData+0x40>

		pSPI->SPI_DR = *TxBuf;
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	461a      	mov	r2, r3
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	60da      	str	r2, [r3, #12]
		TxBuf++;
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	3301      	adds	r3, #1
 8001552:	60bb      	str	r3, [r7, #8]

		// Waiting for RX Buffer to be full
		while(!SPIGetFlags(SPIAddress,SPI_SR_RXNE));
 8001554:	bf00      	nop
 8001556:	2100      	movs	r1, #0
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f7ff ff89 	bl	8001470 <SPIGetFlags>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0f8      	beq.n	8001556 <SPIMasterRecvData+0x60>

		*RxBuf = pSPI->SPI_DR;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	b2da      	uxtb	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	701a      	strb	r2, [r3, #0]
		RxBuf++;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3301      	adds	r3, #1
 8001572:	607b      	str	r3, [r7, #4]
		len--;
 8001574:	78fb      	ldrb	r3, [r7, #3]
 8001576:	3b01      	subs	r3, #1
 8001578:	70fb      	strb	r3, [r7, #3]
	while(len > 0) {
 800157a:	78fb      	ldrb	r3, [r7, #3]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1d9      	bne.n	8001534 <SPIMasterRecvData+0x3e>
	}

	return;
 8001580:	bf00      	nop
}
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <EnablePeriClk>:
/* Peripheral Clock Enable and Disable Functions */



void EnablePeriClk(uint32_t *PeripheralAddress)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	uint32_t *pRCCPeriClkReg;

	if(PeripheralAddress == GPIOA) {
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a88      	ldr	r2, [pc, #544]	; (80017b4 <EnablePeriClk+0x22c>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d108      	bne.n	80015aa <EnablePeriClk+0x22>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8001598:	4b87      	ldr	r3, [pc, #540]	; (80017b8 <EnablePeriClk+0x230>)
 800159a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOA_RCC_PERI_CLK_BIT_POS);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f043 0201 	orr.w	r2, r3, #1
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	601a      	str	r2, [r3, #0]
	}
	else if (PeripheralAddress == TIM5) {
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}
 80015a8:	e19b      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOB) {
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a83      	ldr	r2, [pc, #524]	; (80017bc <EnablePeriClk+0x234>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d108      	bne.n	80015c4 <EnablePeriClk+0x3c>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80015b2:	4b81      	ldr	r3, [pc, #516]	; (80017b8 <EnablePeriClk+0x230>)
 80015b4:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOB_RCC_PERI_CLK_BIT_POS);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f043 0202 	orr.w	r2, r3, #2
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	601a      	str	r2, [r3, #0]
}
 80015c2:	e18e      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOC) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4a7e      	ldr	r2, [pc, #504]	; (80017c0 <EnablePeriClk+0x238>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d108      	bne.n	80015de <EnablePeriClk+0x56>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80015cc:	4b7a      	ldr	r3, [pc, #488]	; (80017b8 <EnablePeriClk+0x230>)
 80015ce:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOC_RCC_PERI_CLK_BIT_POS);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f043 0204 	orr.w	r2, r3, #4
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	601a      	str	r2, [r3, #0]
}
 80015dc:	e181      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOD) {
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a78      	ldr	r2, [pc, #480]	; (80017c4 <EnablePeriClk+0x23c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d108      	bne.n	80015f8 <EnablePeriClk+0x70>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 80015e6:	4b74      	ldr	r3, [pc, #464]	; (80017b8 <EnablePeriClk+0x230>)
 80015e8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOD_RCC_PERI_CLK_BIT_POS);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f043 0208 	orr.w	r2, r3, #8
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	601a      	str	r2, [r3, #0]
}
 80015f6:	e174      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOE) {
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a73      	ldr	r2, [pc, #460]	; (80017c8 <EnablePeriClk+0x240>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d108      	bne.n	8001612 <EnablePeriClk+0x8a>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8001600:	4b6d      	ldr	r3, [pc, #436]	; (80017b8 <EnablePeriClk+0x230>)
 8001602:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOE_RCC_PERI_CLK_BIT_POS);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f043 0210 	orr.w	r2, r3, #16
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	601a      	str	r2, [r3, #0]
}
 8001610:	e167      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOF) {
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a6d      	ldr	r2, [pc, #436]	; (80017cc <EnablePeriClk+0x244>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d108      	bne.n	800162c <EnablePeriClk+0xa4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800161a:	4b67      	ldr	r3, [pc, #412]	; (80017b8 <EnablePeriClk+0x230>)
 800161c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOF_RCC_PERI_CLK_BIT_POS);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f043 0220 	orr.w	r2, r3, #32
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	601a      	str	r2, [r3, #0]
}
 800162a:	e15a      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOG) {
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a68      	ldr	r2, [pc, #416]	; (80017d0 <EnablePeriClk+0x248>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d108      	bne.n	8001646 <EnablePeriClk+0xbe>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8001634:	4b60      	ldr	r3, [pc, #384]	; (80017b8 <EnablePeriClk+0x230>)
 8001636:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOG_RCC_PERI_CLK_BIT_POS);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	601a      	str	r2, [r3, #0]
}
 8001644:	e14d      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOH) {
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a62      	ldr	r2, [pc, #392]	; (80017d4 <EnablePeriClk+0x24c>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d108      	bne.n	8001660 <EnablePeriClk+0xd8>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800164e:	4b5a      	ldr	r3, [pc, #360]	; (80017b8 <EnablePeriClk+0x230>)
 8001650:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOH_RCC_PERI_CLK_BIT_POS);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	601a      	str	r2, [r3, #0]
}
 800165e:	e140      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == GPIOI) {
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a5d      	ldr	r2, [pc, #372]	; (80017d8 <EnablePeriClk+0x250>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d108      	bne.n	800167a <EnablePeriClk+0xf2>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8001668:	4b53      	ldr	r3, [pc, #332]	; (80017b8 <EnablePeriClk+0x230>)
 800166a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << GPIOI_RCC_PERI_CLK_BIT_POS);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	601a      	str	r2, [r3, #0]
}
 8001678:	e133      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI1) {
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a57      	ldr	r2, [pc, #348]	; (80017dc <EnablePeriClk+0x254>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d108      	bne.n	8001694 <EnablePeriClk+0x10c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 8001682:	4b57      	ldr	r3, [pc, #348]	; (80017e0 <EnablePeriClk+0x258>)
 8001684:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI1_RCC_PERI_CLK_BIT_POS);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	601a      	str	r2, [r3, #0]
}
 8001692:	e126      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI2) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a53      	ldr	r2, [pc, #332]	; (80017e4 <EnablePeriClk+0x25c>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d108      	bne.n	80016ae <EnablePeriClk+0x126>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800169c:	4b52      	ldr	r3, [pc, #328]	; (80017e8 <EnablePeriClk+0x260>)
 800169e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI2_RCC_PERI_CLK_BIT_POS);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	601a      	str	r2, [r3, #0]
}
 80016ac:	e119      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == SPI3) {
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a4e      	ldr	r2, [pc, #312]	; (80017ec <EnablePeriClk+0x264>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d108      	bne.n	80016c8 <EnablePeriClk+0x140>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80016b6:	4b4c      	ldr	r3, [pc, #304]	; (80017e8 <EnablePeriClk+0x260>)
 80016b8:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << SPI3_RCC_PERI_CLK_BIT_POS);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	601a      	str	r2, [r3, #0]
}
 80016c6:	e10c      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C1) {
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a49      	ldr	r2, [pc, #292]	; (80017f0 <EnablePeriClk+0x268>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d108      	bne.n	80016e2 <EnablePeriClk+0x15a>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80016d0:	4b45      	ldr	r3, [pc, #276]	; (80017e8 <EnablePeriClk+0x260>)
 80016d2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C1_RCC_PERI_CLK_BIT_POS);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	601a      	str	r2, [r3, #0]
}
 80016e0:	e0ff      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C2) {
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a43      	ldr	r2, [pc, #268]	; (80017f4 <EnablePeriClk+0x26c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d108      	bne.n	80016fc <EnablePeriClk+0x174>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80016ea:	4b3f      	ldr	r3, [pc, #252]	; (80017e8 <EnablePeriClk+0x260>)
 80016ec:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C2_RCC_PERI_CLK_BIT_POS);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	601a      	str	r2, [r3, #0]
}
 80016fa:	e0f2      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == I2C3) {
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4a3e      	ldr	r2, [pc, #248]	; (80017f8 <EnablePeriClk+0x270>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d108      	bne.n	8001716 <EnablePeriClk+0x18e>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001704:	4b38      	ldr	r3, [pc, #224]	; (80017e8 <EnablePeriClk+0x260>)
 8001706:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << I2C3_RCC_PERI_CLK_BIT_POS);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	601a      	str	r2, [r3, #0]
}
 8001714:	e0e5      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART1) {
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a38      	ldr	r2, [pc, #224]	; (80017fc <EnablePeriClk+0x274>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d108      	bne.n	8001730 <EnablePeriClk+0x1a8>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 800171e:	4b30      	ldr	r3, [pc, #192]	; (80017e0 <EnablePeriClk+0x258>)
 8001720:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART1_RCC_PERI_CLK_BIT_POS);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	601a      	str	r2, [r3, #0]
}
 800172e:	e0d8      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART2) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a33      	ldr	r2, [pc, #204]	; (8001800 <EnablePeriClk+0x278>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d108      	bne.n	800174a <EnablePeriClk+0x1c2>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001738:	4b2b      	ldr	r3, [pc, #172]	; (80017e8 <EnablePeriClk+0x260>)
 800173a:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART2_RCC_PERI_CLK_BIT_POS);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	601a      	str	r2, [r3, #0]
}
 8001748:	e0cb      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART3) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a2d      	ldr	r2, [pc, #180]	; (8001804 <EnablePeriClk+0x27c>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d108      	bne.n	8001764 <EnablePeriClk+0x1dc>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001752:	4b25      	ldr	r3, [pc, #148]	; (80017e8 <EnablePeriClk+0x260>)
 8001754:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART3_RCC_PERI_CLK_BIT_POS);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	601a      	str	r2, [r3, #0]
}
 8001762:	e0be      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART4) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a28      	ldr	r2, [pc, #160]	; (8001808 <EnablePeriClk+0x280>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d108      	bne.n	800177e <EnablePeriClk+0x1f6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800176c:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <EnablePeriClk+0x260>)
 800176e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART4_RCC_PERI_CLK_BIT_POS);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	601a      	str	r2, [r3, #0]
}
 800177c:	e0b1      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == UART5) {
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a22      	ldr	r2, [pc, #136]	; (800180c <EnablePeriClk+0x284>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d108      	bne.n	8001798 <EnablePeriClk+0x210>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001786:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <EnablePeriClk+0x260>)
 8001788:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << UART5_RCC_PERI_CLK_BIT_POS);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	601a      	str	r2, [r3, #0]
}
 8001796:	e0a4      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == USART6) {
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a1d      	ldr	r2, [pc, #116]	; (8001810 <EnablePeriClk+0x288>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d139      	bne.n	8001814 <EnablePeriClk+0x28c>
		pRCCPeriClkReg = (uint32_t *) APB2_ENR_ADDR;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <EnablePeriClk+0x258>)
 80017a2:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << USART6_RCC_PERI_CLK_BIT_POS);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f043 0220 	orr.w	r2, r3, #32
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	601a      	str	r2, [r3, #0]
}
 80017b0:	e097      	b.n	80018e2 <EnablePeriClk+0x35a>
 80017b2:	bf00      	nop
 80017b4:	40020000 	.word	0x40020000
 80017b8:	40023830 	.word	0x40023830
 80017bc:	40020400 	.word	0x40020400
 80017c0:	40020800 	.word	0x40020800
 80017c4:	40020c00 	.word	0x40020c00
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40021400 	.word	0x40021400
 80017d0:	40021800 	.word	0x40021800
 80017d4:	40021c00 	.word	0x40021c00
 80017d8:	40022000 	.word	0x40022000
 80017dc:	40013000 	.word	0x40013000
 80017e0:	40023844 	.word	0x40023844
 80017e4:	40003800 	.word	0x40003800
 80017e8:	40023840 	.word	0x40023840
 80017ec:	40003c00 	.word	0x40003c00
 80017f0:	40005400 	.word	0x40005400
 80017f4:	40005800 	.word	0x40005800
 80017f8:	40005c00 	.word	0x40005c00
 80017fc:	40011000 	.word	0x40011000
 8001800:	40004400 	.word	0x40004400
 8001804:	40004800 	.word	0x40004800
 8001808:	40004c00 	.word	0x40004c00
 800180c:	40005000 	.word	0x40005000
 8001810:	40011400 	.word	0x40011400
	else if (PeripheralAddress == TIM6) {
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a35      	ldr	r2, [pc, #212]	; (80018ec <EnablePeriClk+0x364>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d108      	bne.n	800182e <EnablePeriClk+0x2a6>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800181c:	4b34      	ldr	r3, [pc, #208]	; (80018f0 <EnablePeriClk+0x368>)
 800181e:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM6_RCC_PERI_CLK_BIT_POS);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f043 0210 	orr.w	r2, r3, #16
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	601a      	str	r2, [r3, #0]
}
 800182c:	e059      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM7) {
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a30      	ldr	r2, [pc, #192]	; (80018f4 <EnablePeriClk+0x36c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d108      	bne.n	8001848 <EnablePeriClk+0x2c0>
		pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001836:	4b2e      	ldr	r3, [pc, #184]	; (80018f0 <EnablePeriClk+0x368>)
 8001838:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << TIM7_RCC_PERI_CLK_BIT_POS);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f043 0220 	orr.w	r2, r3, #32
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	601a      	str	r2, [r3, #0]
}
 8001846:	e04c      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA1) {
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a2b      	ldr	r2, [pc, #172]	; (80018f8 <EnablePeriClk+0x370>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d108      	bne.n	8001862 <EnablePeriClk+0x2da>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 8001850:	4b2a      	ldr	r3, [pc, #168]	; (80018fc <EnablePeriClk+0x374>)
 8001852:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA1_RCC_PERI_CLK_BIT_POS);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	601a      	str	r2, [r3, #0]
}
 8001860:	e03f      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == DMA2) {
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a26      	ldr	r2, [pc, #152]	; (8001900 <EnablePeriClk+0x378>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d108      	bne.n	800187c <EnablePeriClk+0x2f4>
		pRCCPeriClkReg = (uint32_t *) AHB1_ENR_ADDR;
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <EnablePeriClk+0x374>)
 800186c:	60fb      	str	r3, [r7, #12]
		*pRCCPeriClkReg |= (1 << DMA2_RCC_PERI_CLK_BIT_POS);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	601a      	str	r2, [r3, #0]
}
 800187a:	e032      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM2) {
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001882:	d108      	bne.n	8001896 <EnablePeriClk+0x30e>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <EnablePeriClk+0x368>)
 8001886:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM2_RCC_PERI_CLK_BIT_POS);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f043 0201 	orr.w	r2, r3, #1
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	601a      	str	r2, [r3, #0]
}
 8001894:	e025      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM3) {
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1a      	ldr	r2, [pc, #104]	; (8001904 <EnablePeriClk+0x37c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d108      	bne.n	80018b0 <EnablePeriClk+0x328>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 800189e:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <EnablePeriClk+0x368>)
 80018a0:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM3_RCC_PERI_CLK_BIT_POS);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f043 0202 	orr.w	r2, r3, #2
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	601a      	str	r2, [r3, #0]
}
 80018ae:	e018      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM4) {
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a15      	ldr	r2, [pc, #84]	; (8001908 <EnablePeriClk+0x380>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d108      	bne.n	80018ca <EnablePeriClk+0x342>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80018b8:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <EnablePeriClk+0x368>)
 80018ba:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM4_RCC_PERI_CLK_BIT_POS);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f043 0204 	orr.w	r2, r3, #4
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	601a      	str	r2, [r3, #0]
}
 80018c8:	e00b      	b.n	80018e2 <EnablePeriClk+0x35a>
	else if (PeripheralAddress == TIM5) {
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a0f      	ldr	r2, [pc, #60]	; (800190c <EnablePeriClk+0x384>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d107      	bne.n	80018e2 <EnablePeriClk+0x35a>
			pRCCPeriClkReg = (uint32_t *) APB1_ENR_ADDR;
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <EnablePeriClk+0x368>)
 80018d4:	60fb      	str	r3, [r7, #12]
			*pRCCPeriClkReg |= (1 << TIM5_RCC_PERI_CLK_BIT_POS);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f043 0208 	orr.w	r2, r3, #8
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	601a      	str	r2, [r3, #0]
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	40001000 	.word	0x40001000
 80018f0:	40023840 	.word	0x40023840
 80018f4:	40001400 	.word	0x40001400
 80018f8:	40026000 	.word	0x40026000
 80018fc:	40023830 	.word	0x40023830
 8001900:	40026400 	.word	0x40026400
 8001904:	40000400 	.word	0x40000400
 8001908:	40000800 	.word	0x40000800
 800190c:	40000c00 	.word	0x40000c00

08001910 <NVIC_EnableIRQ>:
				*pRCCPeriClkReg &= ~(1 << TIM5_RCC_PERI_CLK_BIT_POS);
	}
}

void NVIC_EnableIRQ(uint8_t IRQNum)
{
 8001910:	b480      	push	{r7}
 8001912:	b087      	sub	sp, #28
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
	uint32_t *pNVIC_ISER;
	uint32_t NVICRegisterNum = IRQNum/32;
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	095b      	lsrs	r3, r3, #5
 800191e:	b2db      	uxtb	r3, r3
 8001920:	617b      	str	r3, [r7, #20]
	uint32_t NVICBitPos = IRQNum%32;
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	613b      	str	r3, [r7, #16]

	pNVIC_ISER = (uint32_t*) NVIC_ISER_BASE_ADDR + NVICRegisterNum;
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001932:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001936:	60fb      	str	r3, [r7, #12]

	*pNVIC_ISER |= (1 << NVICBitPos);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2101      	movs	r1, #1
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	fa01 f202 	lsl.w	r2, r1, r2
 8001944:	431a      	orrs	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	601a      	str	r2, [r3, #0]
}
 800194a:	bf00      	nop
 800194c:	371c      	adds	r7, #28
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <USART_Init>:
#include <stdio.h>

extern void USART_RXNEInterruptCallback(uint8_t data);

void USART_Init(struct USART_Handle_t *pUSART_Handle)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
	//1. Configure Tx/Rx Mode

	if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_TX_ONLY)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d110      	bne.n	8001986 <USART_Init+0x32>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_TE);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	68da      	ldr	r2, [r3, #12]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0208 	orr.w	r2, r2, #8
 8001972:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_RE);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68da      	ldr	r2, [r3, #12]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0204 	bic.w	r2, r2, #4
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	e028      	b.n	80019d8 <USART_Init+0x84>
	}else if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_RX_ONLY)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d110      	bne.n	80019b0 <USART_Init+0x5c>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_TE);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68da      	ldr	r2, [r3, #12]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0208 	bic.w	r2, r2, #8
 800199c:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_RE);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f042 0204 	orr.w	r2, r2, #4
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	e013      	b.n	80019d8 <USART_Init+0x84>
	}else if(pUSART_Handle->USART_Config.USART_Mode == USART_MODE_TX_RX)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d10f      	bne.n	80019d8 <USART_Init+0x84>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_TE);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f042 0208 	orr.w	r2, r2, #8
 80019c6:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_RE);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	68da      	ldr	r2, [r3, #12]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f042 0204 	orr.w	r2, r2, #4
 80019d6:	60da      	str	r2, [r3, #12]
	}


	//2. Configure Data Word Length

	if(pUSART_Handle->USART_Config.USART_DataLength == USART_DATA_LEN_8_BITS)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d108      	bne.n	80019f2 <USART_Init+0x9e>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_M);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	e00b      	b.n	8001a0a <USART_Init+0xb6>
	}else if(pUSART_Handle->USART_Config.USART_DataLength == USART_DATA_LEN_9_BITS)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d107      	bne.n	8001a0a <USART_Init+0xb6>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_M);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a08:	60da      	str	r2, [r3, #12]
	}


	//3. Configure the No. of Stop Bits

	pUSART_Handle->pUSART->USART_CR2 &= ~(0x3 << USART_CR2_STOP);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	691a      	ldr	r2, [r3, #16]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a18:	611a      	str	r2, [r3, #16]
	pUSART_Handle->pUSART->USART_CR2 |= (pUSART_Handle->USART_Config.USART_StopBits << USART_CR2_STOP);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	6919      	ldr	r1, [r3, #16]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	031a      	lsls	r2, r3, #12
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	611a      	str	r2, [r3, #16]

	//4. Configure the Parity

	if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d108      	bne.n	8001a48 <USART_Init+0xf4>
	{
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_PCE);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	e028      	b.n	8001a9a <USART_Init+0x146>
	}else if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_EVEN)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	691b      	ldr	r3, [r3, #16]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d110      	bne.n	8001a72 <USART_Init+0x11e>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PCE);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001a5e:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_PS);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	e013      	b.n	8001a9a <USART_Init+0x146>
	}else if(pUSART_Handle->USART_Config.USART_ParityControl == USART_PARITY_ODD)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d10f      	bne.n	8001a9a <USART_Init+0x146>
	{
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PCE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68da      	ldr	r2, [r3, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001a88:	60da      	str	r2, [r3, #12]
		pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_PS);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a98:	60da      	str	r2, [r3, #12]
	}

	//5. Configure the Baud Rate
	USART_SetBaudRate(pUSART_Handle, pUSART_Handle->USART_Config.USART_BaudRate);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f000 f8a7 	bl	8001bf4 <USART_SetBaudRate>

	//6. Configure HW Flow Control
	if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_NONE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d110      	bne.n	8001ad0 <USART_Init+0x17c>
	{
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_RTSE);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	695a      	ldr	r2, [r3, #20]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001abc:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_CTSE);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	695a      	ldr	r2, [r3, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001acc:	615a      	str	r2, [r3, #20]
	{
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
	}

}
 8001ace:	e03d      	b.n	8001b4c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_RTS)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d110      	bne.n	8001afa <USART_Init+0x1a6>
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	695a      	ldr	r2, [r3, #20]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ae6:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_CTSE);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001af6:	615a      	str	r2, [r3, #20]
}
 8001af8:	e028      	b.n	8001b4c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_CTS)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d110      	bne.n	8001b24 <USART_Init+0x1d0>
		pUSART_Handle->pUSART->USART_CR3 &= ~(1 << USART_CR3_RTSE);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	695a      	ldr	r2, [r3, #20]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b10:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	695a      	ldr	r2, [r3, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b20:	615a      	str	r2, [r3, #20]
}
 8001b22:	e013      	b.n	8001b4c <USART_Init+0x1f8>
	}else if(pUSART_Handle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CNTRL_RTS_CTS)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d10f      	bne.n	8001b4c <USART_Init+0x1f8>
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_RTSE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	695a      	ldr	r2, [r3, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b3a:	615a      	str	r2, [r3, #20]
		pUSART_Handle->pUSART->USART_CR3 |= (1 << USART_CR3_CTSE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	695a      	ldr	r2, [r3, #20]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b4a:	615a      	str	r2, [r3, #20]
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <USART_PeripheralEnable>:

void USART_PeripheralEnable(struct USART_Handle_t *pUSART_Handle)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	pUSART_Handle->pUSART->USART_CR1 |= (1 << USART_CR1_UE);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b6a:	60da      	str	r2, [r3, #12]
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr

08001b76 <USART_GetFlagStatus>:
{
	pUSART_Handle->pUSART->USART_CR1 &= ~(1 << USART_CR1_UE);
}

uint8_t USART_GetFlagStatus(struct USART_Handle_t *pUSART_Handle, uint8_t FlagName)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	70fb      	strb	r3, [r7, #3]
	if(pUSART_Handle->pUSART->USART_SR & FlagName)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	78fb      	ldrb	r3, [r7, #3]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <USART_GetFlagStatus+0x1e>
	{
		return FLAG_SET;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <USART_GetFlagStatus+0x20>
	}

		return FLAG_RESET;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <USART_SendData>:

}


void USART_SendData(struct USART_Handle_t *pUSART_Handle, uint8_t *pTxBuf, uint32_t Len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8001bac:	e012      	b.n	8001bd4 <USART_SendData+0x34>
	{
		while(!USART_GetFlagStatus(pUSART_Handle,USART_FLAG_TXE));
 8001bae:	bf00      	nop
 8001bb0:	2180      	movs	r1, #128	; 0x80
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f7ff ffdf 	bl	8001b76 <USART_GetFlagStatus>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f8      	beq.n	8001bb0 <USART_SendData+0x10>

		pUSART_Handle->pUSART->USART_DR = *pTxBuf;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	781a      	ldrb	r2, [r3, #0]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
		pTxBuf++;
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	60bb      	str	r3, [r7, #8]
		Len--;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
	while(Len > 0)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1e9      	bne.n	8001bae <USART_SendData+0xe>
	}

	while(!USART_GetFlagStatus(pUSART_Handle,USART_FLAG_TC));
 8001bda:	bf00      	nop
 8001bdc:	2140      	movs	r1, #64	; 0x40
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	f7ff ffc9 	bl	8001b76 <USART_GetFlagStatus>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0f8      	beq.n	8001bdc <USART_SendData+0x3c>
}
 8001bea:	bf00      	nop
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <USART_SetBaudRate>:
		Len--;
	}
}

void USART_SetBaudRate(struct USART_Handle_t *pUSART_Handle, uint32_t BaudRate)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]

	// Dummy Function. Need to implement code to calculate the USART_BRR_Value
	//0x683 corresponds to FPCLK=16MHz and Oversampling=0
	uint32_t USART_BRR_Value = 0x683;
 8001bfe:	f240 6383 	movw	r3, #1667	; 0x683
 8001c02:	60fb      	str	r3, [r7, #12]

	pUSART_Handle->pUSART->USART_BRR = USART_BRR_Value;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	609a      	str	r2, [r3, #8]
}
 8001c0c:	bf00      	nop
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b086      	sub	sp, #24
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	60f8      	str	r0, [r7, #12]
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	e00a      	b.n	8001c3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c28:	f3af 8000 	nop.w
 8001c2c:	4601      	mov	r1, r0
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	60ba      	str	r2, [r7, #8]
 8001c34:	b2ca      	uxtb	r2, r1
 8001c36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dbf0      	blt.n	8001c28 <_read+0x12>
  }

  return len;
 8001c46:	687b      	ldr	r3, [r7, #4]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
 8001c60:	e009      	b.n	8001c76 <_write+0x26>
  {
    //__io_putchar(*ptr++);
    //ITM_SendChar(*ptr++);
	UART_SendChar(*ptr++);
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	1c5a      	adds	r2, r3, #1
 8001c66:	60ba      	str	r2, [r7, #8]
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fc0a 	bl	8000484 <UART_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	3301      	adds	r3, #1
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	dbf1      	blt.n	8001c62 <_write+0x12>
    //LCD_SendChar(*ptr++);
  }
  return len;
 8001c7e:	687b      	ldr	r3, [r7, #4]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_close>:

int _close(int file)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cae:	605a      	str	r2, [r3, #4]
  return 0;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr

08001cbc <_isatty>:

int _isatty(int file)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cc4:	2301      	movs	r3, #1
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf0:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <_sbrk+0x5c>)
 8001cf2:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <_sbrk+0x60>)
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cfc:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <_sbrk+0x64>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <_sbrk+0x64>)
 8001d06:	4a12      	ldr	r2, [pc, #72]	; (8001d50 <_sbrk+0x68>)
 8001d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d207      	bcs.n	8001d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d18:	f000 f98c 	bl	8002034 <__errno>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	220c      	movs	r2, #12
 8001d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d26:	e009      	b.n	8001d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d2e:	4b07      	ldr	r3, [pc, #28]	; (8001d4c <_sbrk+0x64>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <_sbrk+0x64>)
 8001d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3718      	adds	r7, #24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20020000 	.word	0x20020000
 8001d48:	00000400 	.word	0x00000400
 8001d4c:	2000010c 	.word	0x2000010c
 8001d50:	20000158 	.word	0x20000158

08001d54 <main>:
static void nrf_radio_enable_irq(void);

static struct General_Purpose_Timer_Handle_t TIM5_Handle;

int main(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08e      	sub	sp, #56	; 0x38
 8001d58:	af00      	add	r7, sp, #0
	//NRF24L01 Radio Related Variables
	struct NRF_RADIO_CONFIG_t radio_config;
	uint8_t addr[] = {0xA1,0xA2,0xA3,0xA4,0xA5};      //nRF Radio Link Address
 8001d5a:	4a26      	ldr	r2, [pc, #152]	; (8001df4 <main+0xa0>)
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d62:	6018      	str	r0, [r3, #0]
 8001d64:	3304      	adds	r3, #4
 8001d66:	7019      	strb	r1, [r3, #0]

	//Configure the Timer
	configure_delay_timer();
 8001d68:	f7fe faba 	bl	80002e0 <configure_delay_timer>

	//Configure the UART Peripheral
	configure_uart();
 8001d6c:	f7fe fb2c 	bl	80003c8 <configure_uart>

	//Configure the SPI Port connecting to NRF24L01 Radio
	configure_spi();
 8001d70:	f7fe fad8 	bl	8000324 <configure_spi>

	//Configure the NRF24L01 Radio
	memset(&radio_config,0,sizeof(radio_config));
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	2230      	movs	r2, #48	; 0x30
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 f983 	bl	8002088 <memset>
	radio_config.radio_mode = NRF_RADIO_MODE_TX;
 8001d82:	2300      	movs	r3, #0
 8001d84:	723b      	strb	r3, [r7, #8]
	radio_config.radio_channel = 90;
 8001d86:	235a      	movs	r3, #90	; 0x5a
 8001d88:	727b      	strb	r3, [r7, #9]
	radio_config.radio_data_rate = NRF_RADIO_DATA_RATE_250K;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	72bb      	strb	r3, [r7, #10]
	radio_config.radio_pa_level = NRF_RADIO_PA_LEVEL_3;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	72fb      	strb	r3, [r7, #11]
	radio_config.radio_enable_data_pipes = (NRF_RADIO_ERX_P0);
 8001d92:	2301      	movs	r3, #1
 8001d94:	733b      	strb	r3, [r7, #12]
	radio_config.radio_enable_auto_acknowledgements = (NRF_RADIO_ENAA_P0);
 8001d96:	2301      	movs	r3, #1
 8001d98:	737b      	strb	r3, [r7, #13]
	radio_config.radio_address_width = NRF_RADIO_ADDRESS_WIDTH_5B;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	73bb      	strb	r3, [r7, #14]
	radio_config.radio_auto_retransmit_count = NRF_RADIO_ARC_3;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	73fb      	strb	r3, [r7, #15]
	radio_config.radio_auto_retransmit_delay = NRF_RADIO_ARD_1000US;
 8001da2:	2330      	movs	r3, #48	; 0x30
 8001da4:	743b      	strb	r3, [r7, #16]
	memcpy(&radio_config.radio_addr_p0, addr, sizeof(addr));
 8001da6:	f107 0311 	add.w	r3, r7, #17
 8001daa:	463a      	mov	r2, r7
 8001dac:	6810      	ldr	r0, [r2, #0]
 8001dae:	6018      	str	r0, [r3, #0]
 8001db0:	7912      	ldrb	r2, [r2, #4]
 8001db2:	711a      	strb	r2, [r3, #4]
	memcpy(&radio_config.radio_addr_peer, addr, sizeof(addr));
 8001db4:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001db8:	463a      	mov	r2, r7
 8001dba:	6810      	ldr	r0, [r2, #0]
 8001dbc:	6018      	str	r0, [r3, #0]
 8001dbe:	7912      	ldrb	r2, [r2, #4]
 8001dc0:	711a      	strb	r2, [r3, #4]
	radio_config.radio_dynamic_payload_length_feature = NRF_RADIO_DPL_FEATURE_ENABLE;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	radio_config.radio_dynamic_payload_enable_pipes = NRF_RADIO_DPL_P0;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	radio_config.radio_ack_payload_feature = NRF_RADIO_ACK_PAYLOAD_FEATURE_DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	radio_config.radio_dynamic_ack_feature = NRF_RADIO_DYNAMIC_ACK_FEATURE_ENABLE;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	configure_nrf_radio(&radio_config);
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f86c 	bl	8000ebc <configure_nrf_radio>

	configure_timer5();
 8001de4:	f000 f818 	bl	8001e18 <configure_timer5>

	nrf_radio_enable_irq();
 8001de8:	f000 f8a2 	bl	8001f30 <nrf_radio_enable_irq>

	printf("Beginning Transmission\r\n");
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <main+0xa4>)
 8001dee:	f000 fab7 	bl	8002360 <puts>

	while(1)
 8001df2:	e7fe      	b.n	8001df2 <main+0x9e>
 8001df4:	080030c0 	.word	0x080030c0
 8001df8:	080030a8 	.word	0x080030a8

08001dfc <disable_interrupts>:

	return 0;
}

static void disable_interrupts(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
	__asm volatile ("CPSID I");
 8001e00:	b672      	cpsid	i

	return;
 8001e02:	bf00      	nop
}
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr

08001e0a <enable_interrupts>:

static void enable_interrupts(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
	__asm volatile ("CPSIE I");
 8001e0e:	b662      	cpsie	i

	return;
 8001e10:	bf00      	nop
}
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <configure_timer5>:

static void configure_timer5(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
	TIM5_Handle.pGeneral_Purpose_Timer = (struct General_Purpose_Timer_RegDef_t *) TIM5;
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <configure_timer5+0x44>)
 8001e1e:	4a10      	ldr	r2, [pc, #64]	; (8001e60 <configure_timer5+0x48>)
 8001e20:	601a      	str	r2, [r3, #0]
	memset(&TIM5_Handle.General_Purpose_Timer_Config,0,sizeof(TIM5_Handle.General_Purpose_Timer_Config));
 8001e22:	2228      	movs	r2, #40	; 0x28
 8001e24:	2100      	movs	r1, #0
 8001e26:	480f      	ldr	r0, [pc, #60]	; (8001e64 <configure_timer5+0x4c>)
 8001e28:	f000 f92e 	bl	8002088 <memset>
	TIM5_Handle.General_Purpose_Timer_Config.Timer_PreScalerValue = 0x0;
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <configure_timer5+0x44>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	605a      	str	r2, [r3, #4]
	TIM5_Handle.General_Purpose_Timer_Config.Timer_AutoReloadValue = 0x4C4B400;
 8001e32:	4b0a      	ldr	r3, [pc, #40]	; (8001e5c <configure_timer5+0x44>)
 8001e34:	4a0c      	ldr	r2, [pc, #48]	; (8001e68 <configure_timer5+0x50>)
 8001e36:	609a      	str	r2, [r3, #8]
	TIM5_Handle.General_Purpose_Timer_Config.Timer_UpdateInterruptConfig = TIMER_UPDATE_INTERRUPT_ENABLE;
 8001e38:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <configure_timer5+0x44>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	731a      	strb	r2, [r3, #12]

	EnablePeriClk(TIM5);
 8001e3e:	4808      	ldr	r0, [pc, #32]	; (8001e60 <configure_timer5+0x48>)
 8001e40:	f7ff fba2 	bl	8001588 <EnablePeriClk>
	General_Purpose_Timer_Init(&TIM5_Handle);
 8001e44:	4805      	ldr	r0, [pc, #20]	; (8001e5c <configure_timer5+0x44>)
 8001e46:	f7fe fccd 	bl	80007e4 <General_Purpose_Timer_Init>
	General_Purpose_Timer_PeripheralEnable(&TIM5_Handle);
 8001e4a:	4804      	ldr	r0, [pc, #16]	; (8001e5c <configure_timer5+0x44>)
 8001e4c:	f7fe ff0b 	bl	8000c66 <General_Purpose_Timer_PeripheralEnable>

	NVIC_EnableIRQ(TIMER5_IRQ_NUM);
 8001e50:	2032      	movs	r0, #50	; 0x32
 8001e52:	f7ff fd5d 	bl	8001910 <NVIC_EnableIRQ>
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000118 	.word	0x20000118
 8001e60:	40000c00 	.word	0x40000c00
 8001e64:	2000011c 	.word	0x2000011c
 8001e68:	04c4b400 	.word	0x04c4b400

08001e6c <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
	//DHT11 Sensor Related Variables
	uint8_t dht11_sensor_response;
	uint8_t dht11_sensor_data[5];

	disable_interrupts();
 8001e72:	f7ff ffc3 	bl	8001dfc <disable_interrupts>

	//Check the status of previous packet transmission
	if(transmit_count > 0)
 8001e76:	4b25      	ldr	r3, [pc, #148]	; (8001f0c <TIM5_IRQHandler+0xa0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d014      	beq.n	8001ea8 <TIM5_IRQHandler+0x3c>
	{
		if(transmit_status == NRF_RADIO_PKT_TX_COMPLETE)
 8001e7e:	4b24      	ldr	r3, [pc, #144]	; (8001f10 <TIM5_IRQHandler+0xa4>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d106      	bne.n	8001e94 <TIM5_IRQHandler+0x28>
		{
			//Print Message
			printf("Packet %ld Transmitted Successfully\r\n",transmit_count);
 8001e86:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <TIM5_IRQHandler+0xa0>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4821      	ldr	r0, [pc, #132]	; (8001f14 <TIM5_IRQHandler+0xa8>)
 8001e8e:	f000 f9e1 	bl	8002254 <iprintf>
 8001e92:	e009      	b.n	8001ea8 <TIM5_IRQHandler+0x3c>
		}
		else if(transmit_status == NRF_RADIO_PKT_TX_FAIL)
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <TIM5_IRQHandler+0xa4>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d105      	bne.n	8001ea8 <TIM5_IRQHandler+0x3c>
		{
			//Print Message
			printf("Packet %ld Transmission Failed\r\n",transmit_count);
 8001e9c:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <TIM5_IRQHandler+0xa0>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	481d      	ldr	r0, [pc, #116]	; (8001f18 <TIM5_IRQHandler+0xac>)
 8001ea4:	f000 f9d6 	bl	8002254 <iprintf>
		}
	}

	//Read the DHT11 Sensor
	dht11_sensor_response = read_dht11_sensor(dht11_sensor_data);
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fb28 	bl	8000500 <read_dht11_sensor>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	71fb      	strb	r3, [r7, #7]

	if(dht11_sensor_response)
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d017      	beq.n	8001eea <TIM5_IRQHandler+0x7e>
	{
		//Ensure that printf() is redirected to UART in "syscalls.c" file
		printf("DHT11 Sensor Read Successfully\r\n");
 8001eba:	4818      	ldr	r0, [pc, #96]	; (8001f1c <TIM5_IRQHandler+0xb0>)
 8001ebc:	f000 fa50 	bl	8002360 <puts>
		printf("Relative Humidity: %d.%d\r\n",dht11_sensor_data[0],dht11_sensor_data[1]);
 8001ec0:	783b      	ldrb	r3, [r7, #0]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	787b      	ldrb	r3, [r7, #1]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	4815      	ldr	r0, [pc, #84]	; (8001f20 <TIM5_IRQHandler+0xb4>)
 8001eca:	f000 f9c3 	bl	8002254 <iprintf>
		printf("Temperature: %d.%d C\r\n",dht11_sensor_data[2],dht11_sensor_data[3]);
 8001ece:	78bb      	ldrb	r3, [r7, #2]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4813      	ldr	r0, [pc, #76]	; (8001f24 <TIM5_IRQHandler+0xb8>)
 8001ed8:	f000 f9bc 	bl	8002254 <iprintf>

		//Transmit the sensor readings over wireless link
		nrf_radio_transmit_packet_interrupt(dht11_sensor_data,4,NRF_RADIO_ACK);
 8001edc:	463b      	mov	r3, r7
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2104      	movs	r1, #4
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff fa16 	bl	8001314 <nrf_radio_transmit_packet_interrupt>
 8001ee8:	e002      	b.n	8001ef0 <TIM5_IRQHandler+0x84>
	}
	else
	{
		printf("DHT11 Sensor Reading Failed\r\n");
 8001eea:	480f      	ldr	r0, [pc, #60]	; (8001f28 <TIM5_IRQHandler+0xbc>)
 8001eec:	f000 fa38 	bl	8002360 <puts>
	}

	//Clear the TIM5 Interrupt
	General_Purpose_Timer_ClearUpdateEventFlag(&TIM5_Handle);
 8001ef0:	480e      	ldr	r0, [pc, #56]	; (8001f2c <TIM5_IRQHandler+0xc0>)
 8001ef2:	f7fe fec9 	bl	8000c88 <General_Purpose_Timer_ClearUpdateEventFlag>

	transmit_count++;
 8001ef6:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <TIM5_IRQHandler+0xa0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	3301      	adds	r3, #1
 8001efc:	4a03      	ldr	r2, [pc, #12]	; (8001f0c <TIM5_IRQHandler+0xa0>)
 8001efe:	6013      	str	r3, [r2, #0]

	enable_interrupts();
 8001f00:	f7ff ff83 	bl	8001e0a <enable_interrupts>

	return;
 8001f04:	bf00      	nop
}
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000110 	.word	0x20000110
 8001f10:	20000114 	.word	0x20000114
 8001f14:	080030c8 	.word	0x080030c8
 8001f18:	080030f0 	.word	0x080030f0
 8001f1c:	08003114 	.word	0x08003114
 8001f20:	08003134 	.word	0x08003134
 8001f24:	08003150 	.word	0x08003150
 8001f28:	08003168 	.word	0x08003168
 8001f2c:	20000118 	.word	0x20000118

08001f30 <nrf_radio_enable_irq>:

static void nrf_radio_enable_irq(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	//Configure and Enable the IRQ in EXTI Controller and NVIC
	configure_external_gpio_interrupt(RADIO_PORT,IRQ_PIN,EXTI_FALLING_TRIGGER,NRF_RADIO_IRQ_NUM);
 8001f34:	2306      	movs	r3, #6
 8001f36:	2201      	movs	r2, #1
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4802      	ldr	r0, [pc, #8]	; (8001f44 <nrf_radio_enable_irq+0x14>)
 8001f3c:	f7fe fb68 	bl	8000610 <configure_external_gpio_interrupt>

	return;
 8001f40:	bf00      	nop
}
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40020000 	.word	0x40020000

08001f48 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
	uint8_t status, interrupt_source;

	disable_interrupts();
 8001f4e:	f7ff ff55 	bl	8001dfc <disable_interrupts>

	interrupt_source = nrf_radio_get_interrupt_source();
 8001f52:	f7ff f961 	bl	8001218 <nrf_radio_get_interrupt_source>
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]

	//printf("Interrupt Source: %d\r\n",interrupt_source);

	//Handle the interrupt source
	if(interrupt_source == NRF_RADIO_INT_SRC_TX_DS)
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d118      	bne.n	8001f92 <EXTI0_IRQHandler+0x4a>
	{
		transmit_status = NRF_RADIO_PKT_TX_COMPLETE;
 8001f60:	4b1c      	ldr	r3, [pc, #112]	; (8001fd4 <EXTI0_IRQHandler+0x8c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]

		status = NRF_RADIO_INT_SRC_TX_DS_BITPOS;
 8001f66:	2320      	movs	r3, #32
 8001f68:	71bb      	strb	r3, [r7, #6]

		//printf("Status Before Clearing = %d\r\n",nrf_radio_get_status_register());

		//Clear the interrupt by writing to STATUS Register
		cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_STATUS;
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001f6c:	2227      	movs	r2, #39	; 0x27
 8001f6e:	701a      	strb	r2, [r3, #0]
		cmd_buffer[1] = status;
 8001f70:	4a19      	ldr	r2, [pc, #100]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001f72:	79bb      	ldrb	r3, [r7, #6]
 8001f74:	7053      	strb	r3, [r2, #1]
		cmd_packet_length = 2;
 8001f76:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <EXTI0_IRQHandler+0x94>)
 8001f78:	2202      	movs	r2, #2
 8001f7a:	701a      	strb	r2, [r3, #0]
		nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001f7c:	4b17      	ldr	r3, [pc, #92]	; (8001fdc <EXTI0_IRQHandler+0x94>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	4619      	mov	r1, r3
 8001f82:	4815      	ldr	r0, [pc, #84]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001f84:	f7ff f9a8 	bl	80012d8 <nrf_radio_cmd_write>

		delay_us(5000);
 8001f88:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f8c:	f7fe f990 	bl	80002b0 <delay_us>
 8001f90:	e01a      	b.n	8001fc8 <EXTI0_IRQHandler+0x80>
	}
	else if(interrupt_source == NRF_RADIO_INT_SRC_MAX_RT)
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d117      	bne.n	8001fc8 <EXTI0_IRQHandler+0x80>
	{
		transmit_status = NRF_RADIO_PKT_TX_FAIL;
 8001f98:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <EXTI0_IRQHandler+0x8c>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	701a      	strb	r2, [r3, #0]

		status = NRF_RADIO_INT_SRC_MAX_RT_BITPOS;
 8001f9e:	2310      	movs	r3, #16
 8001fa0:	71bb      	strb	r3, [r7, #6]

		//printf("Status Before Clearing = %d\r\n",nrf_radio_get_status_register());

		//Clear the interrupt by writing to STATUS Register
		cmd_buffer[0] = NRF_RADIO_CMD_W_REGISTER_STATUS;
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001fa4:	2227      	movs	r2, #39	; 0x27
 8001fa6:	701a      	strb	r2, [r3, #0]
		cmd_buffer[1] = status;
 8001fa8:	4a0b      	ldr	r2, [pc, #44]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001faa:	79bb      	ldrb	r3, [r7, #6]
 8001fac:	7053      	strb	r3, [r2, #1]
		cmd_packet_length = 2;
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <EXTI0_IRQHandler+0x94>)
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	701a      	strb	r2, [r3, #0]
		nrf_radio_cmd_write((uint8_t *)cmd_buffer,cmd_packet_length);
 8001fb4:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <EXTI0_IRQHandler+0x94>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4807      	ldr	r0, [pc, #28]	; (8001fd8 <EXTI0_IRQHandler+0x90>)
 8001fbc:	f7ff f98c 	bl	80012d8 <nrf_radio_cmd_write>

		delay_us(5000);
 8001fc0:	f241 3088 	movw	r0, #5000	; 0x1388
 8001fc4:	f7fe f974 	bl	80002b0 <delay_us>
	}

	enable_interrupts();
 8001fc8:	f7ff ff1f 	bl	8001e0a <enable_interrupts>

	return;
 8001fcc:	bf00      	nop
}
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000114 	.word	0x20000114
 8001fd8:	200000e8 	.word	0x200000e8
 8001fdc:	20000109 	.word	0x20000109

08001fe0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fe0:	480d      	ldr	r0, [pc, #52]	; (8002018 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fe2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fe4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <LoopForever+0x6>)
  ldr r1, =_edata
 8001fea:	490d      	ldr	r1, [pc, #52]	; (8002020 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fec:	4a0d      	ldr	r2, [pc, #52]	; (8002024 <LoopForever+0xe>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff0:	e002      	b.n	8001ff8 <LoopCopyDataInit>

08001ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff6:	3304      	adds	r3, #4

08001ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ffc:	d3f9      	bcc.n	8001ff2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffe:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002000:	4c0a      	ldr	r4, [pc, #40]	; (800202c <LoopForever+0x16>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002004:	e001      	b.n	800200a <LoopFillZerobss>

08002006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002008:	3204      	adds	r2, #4

0800200a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800200c:	d3fb      	bcc.n	8002006 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800200e:	f000 f817 	bl	8002040 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002012:	f7ff fe9f 	bl	8001d54 <main>

08002016 <LoopForever>:

LoopForever:
  b LoopForever
 8002016:	e7fe      	b.n	8002016 <LoopForever>
  ldr   r0, =_estack
 8002018:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800201c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002020:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002024:	08003228 	.word	0x08003228
  ldr r2, =_sbss
 8002028:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800202c:	20000154 	.word	0x20000154

08002030 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002030:	e7fe      	b.n	8002030 <ADC_IRQHandler>
	...

08002034 <__errno>:
 8002034:	4b01      	ldr	r3, [pc, #4]	; (800203c <__errno+0x8>)
 8002036:	6818      	ldr	r0, [r3, #0]
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000000 	.word	0x20000000

08002040 <__libc_init_array>:
 8002040:	b570      	push	{r4, r5, r6, lr}
 8002042:	4d0d      	ldr	r5, [pc, #52]	; (8002078 <__libc_init_array+0x38>)
 8002044:	4c0d      	ldr	r4, [pc, #52]	; (800207c <__libc_init_array+0x3c>)
 8002046:	1b64      	subs	r4, r4, r5
 8002048:	10a4      	asrs	r4, r4, #2
 800204a:	2600      	movs	r6, #0
 800204c:	42a6      	cmp	r6, r4
 800204e:	d109      	bne.n	8002064 <__libc_init_array+0x24>
 8002050:	4d0b      	ldr	r5, [pc, #44]	; (8002080 <__libc_init_array+0x40>)
 8002052:	4c0c      	ldr	r4, [pc, #48]	; (8002084 <__libc_init_array+0x44>)
 8002054:	f001 f81c 	bl	8003090 <_init>
 8002058:	1b64      	subs	r4, r4, r5
 800205a:	10a4      	asrs	r4, r4, #2
 800205c:	2600      	movs	r6, #0
 800205e:	42a6      	cmp	r6, r4
 8002060:	d105      	bne.n	800206e <__libc_init_array+0x2e>
 8002062:	bd70      	pop	{r4, r5, r6, pc}
 8002064:	f855 3b04 	ldr.w	r3, [r5], #4
 8002068:	4798      	blx	r3
 800206a:	3601      	adds	r6, #1
 800206c:	e7ee      	b.n	800204c <__libc_init_array+0xc>
 800206e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002072:	4798      	blx	r3
 8002074:	3601      	adds	r6, #1
 8002076:	e7f2      	b.n	800205e <__libc_init_array+0x1e>
 8002078:	08003220 	.word	0x08003220
 800207c:	08003220 	.word	0x08003220
 8002080:	08003220 	.word	0x08003220
 8002084:	08003224 	.word	0x08003224

08002088 <memset>:
 8002088:	4402      	add	r2, r0
 800208a:	4603      	mov	r3, r0
 800208c:	4293      	cmp	r3, r2
 800208e:	d100      	bne.n	8002092 <memset+0xa>
 8002090:	4770      	bx	lr
 8002092:	f803 1b01 	strb.w	r1, [r3], #1
 8002096:	e7f9      	b.n	800208c <memset+0x4>

08002098 <_free_r>:
 8002098:	b538      	push	{r3, r4, r5, lr}
 800209a:	4605      	mov	r5, r0
 800209c:	2900      	cmp	r1, #0
 800209e:	d041      	beq.n	8002124 <_free_r+0x8c>
 80020a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80020a4:	1f0c      	subs	r4, r1, #4
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	bfb8      	it	lt
 80020aa:	18e4      	addlt	r4, r4, r3
 80020ac:	f000 fc4c 	bl	8002948 <__malloc_lock>
 80020b0:	4a1d      	ldr	r2, [pc, #116]	; (8002128 <_free_r+0x90>)
 80020b2:	6813      	ldr	r3, [r2, #0]
 80020b4:	b933      	cbnz	r3, 80020c4 <_free_r+0x2c>
 80020b6:	6063      	str	r3, [r4, #4]
 80020b8:	6014      	str	r4, [r2, #0]
 80020ba:	4628      	mov	r0, r5
 80020bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020c0:	f000 bc48 	b.w	8002954 <__malloc_unlock>
 80020c4:	42a3      	cmp	r3, r4
 80020c6:	d908      	bls.n	80020da <_free_r+0x42>
 80020c8:	6820      	ldr	r0, [r4, #0]
 80020ca:	1821      	adds	r1, r4, r0
 80020cc:	428b      	cmp	r3, r1
 80020ce:	bf01      	itttt	eq
 80020d0:	6819      	ldreq	r1, [r3, #0]
 80020d2:	685b      	ldreq	r3, [r3, #4]
 80020d4:	1809      	addeq	r1, r1, r0
 80020d6:	6021      	streq	r1, [r4, #0]
 80020d8:	e7ed      	b.n	80020b6 <_free_r+0x1e>
 80020da:	461a      	mov	r2, r3
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	b10b      	cbz	r3, 80020e4 <_free_r+0x4c>
 80020e0:	42a3      	cmp	r3, r4
 80020e2:	d9fa      	bls.n	80020da <_free_r+0x42>
 80020e4:	6811      	ldr	r1, [r2, #0]
 80020e6:	1850      	adds	r0, r2, r1
 80020e8:	42a0      	cmp	r0, r4
 80020ea:	d10b      	bne.n	8002104 <_free_r+0x6c>
 80020ec:	6820      	ldr	r0, [r4, #0]
 80020ee:	4401      	add	r1, r0
 80020f0:	1850      	adds	r0, r2, r1
 80020f2:	4283      	cmp	r3, r0
 80020f4:	6011      	str	r1, [r2, #0]
 80020f6:	d1e0      	bne.n	80020ba <_free_r+0x22>
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	6053      	str	r3, [r2, #4]
 80020fe:	4401      	add	r1, r0
 8002100:	6011      	str	r1, [r2, #0]
 8002102:	e7da      	b.n	80020ba <_free_r+0x22>
 8002104:	d902      	bls.n	800210c <_free_r+0x74>
 8002106:	230c      	movs	r3, #12
 8002108:	602b      	str	r3, [r5, #0]
 800210a:	e7d6      	b.n	80020ba <_free_r+0x22>
 800210c:	6820      	ldr	r0, [r4, #0]
 800210e:	1821      	adds	r1, r4, r0
 8002110:	428b      	cmp	r3, r1
 8002112:	bf04      	itt	eq
 8002114:	6819      	ldreq	r1, [r3, #0]
 8002116:	685b      	ldreq	r3, [r3, #4]
 8002118:	6063      	str	r3, [r4, #4]
 800211a:	bf04      	itt	eq
 800211c:	1809      	addeq	r1, r1, r0
 800211e:	6021      	streq	r1, [r4, #0]
 8002120:	6054      	str	r4, [r2, #4]
 8002122:	e7ca      	b.n	80020ba <_free_r+0x22>
 8002124:	bd38      	pop	{r3, r4, r5, pc}
 8002126:	bf00      	nop
 8002128:	20000144 	.word	0x20000144

0800212c <sbrk_aligned>:
 800212c:	b570      	push	{r4, r5, r6, lr}
 800212e:	4e0e      	ldr	r6, [pc, #56]	; (8002168 <sbrk_aligned+0x3c>)
 8002130:	460c      	mov	r4, r1
 8002132:	6831      	ldr	r1, [r6, #0]
 8002134:	4605      	mov	r5, r0
 8002136:	b911      	cbnz	r1, 800213e <sbrk_aligned+0x12>
 8002138:	f000 f91a 	bl	8002370 <_sbrk_r>
 800213c:	6030      	str	r0, [r6, #0]
 800213e:	4621      	mov	r1, r4
 8002140:	4628      	mov	r0, r5
 8002142:	f000 f915 	bl	8002370 <_sbrk_r>
 8002146:	1c43      	adds	r3, r0, #1
 8002148:	d00a      	beq.n	8002160 <sbrk_aligned+0x34>
 800214a:	1cc4      	adds	r4, r0, #3
 800214c:	f024 0403 	bic.w	r4, r4, #3
 8002150:	42a0      	cmp	r0, r4
 8002152:	d007      	beq.n	8002164 <sbrk_aligned+0x38>
 8002154:	1a21      	subs	r1, r4, r0
 8002156:	4628      	mov	r0, r5
 8002158:	f000 f90a 	bl	8002370 <_sbrk_r>
 800215c:	3001      	adds	r0, #1
 800215e:	d101      	bne.n	8002164 <sbrk_aligned+0x38>
 8002160:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002164:	4620      	mov	r0, r4
 8002166:	bd70      	pop	{r4, r5, r6, pc}
 8002168:	20000148 	.word	0x20000148

0800216c <_malloc_r>:
 800216c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002170:	1ccd      	adds	r5, r1, #3
 8002172:	f025 0503 	bic.w	r5, r5, #3
 8002176:	3508      	adds	r5, #8
 8002178:	2d0c      	cmp	r5, #12
 800217a:	bf38      	it	cc
 800217c:	250c      	movcc	r5, #12
 800217e:	2d00      	cmp	r5, #0
 8002180:	4607      	mov	r7, r0
 8002182:	db01      	blt.n	8002188 <_malloc_r+0x1c>
 8002184:	42a9      	cmp	r1, r5
 8002186:	d905      	bls.n	8002194 <_malloc_r+0x28>
 8002188:	230c      	movs	r3, #12
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	2600      	movs	r6, #0
 800218e:	4630      	mov	r0, r6
 8002190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002194:	4e2e      	ldr	r6, [pc, #184]	; (8002250 <_malloc_r+0xe4>)
 8002196:	f000 fbd7 	bl	8002948 <__malloc_lock>
 800219a:	6833      	ldr	r3, [r6, #0]
 800219c:	461c      	mov	r4, r3
 800219e:	bb34      	cbnz	r4, 80021ee <_malloc_r+0x82>
 80021a0:	4629      	mov	r1, r5
 80021a2:	4638      	mov	r0, r7
 80021a4:	f7ff ffc2 	bl	800212c <sbrk_aligned>
 80021a8:	1c43      	adds	r3, r0, #1
 80021aa:	4604      	mov	r4, r0
 80021ac:	d14d      	bne.n	800224a <_malloc_r+0xde>
 80021ae:	6834      	ldr	r4, [r6, #0]
 80021b0:	4626      	mov	r6, r4
 80021b2:	2e00      	cmp	r6, #0
 80021b4:	d140      	bne.n	8002238 <_malloc_r+0xcc>
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	4631      	mov	r1, r6
 80021ba:	4638      	mov	r0, r7
 80021bc:	eb04 0803 	add.w	r8, r4, r3
 80021c0:	f000 f8d6 	bl	8002370 <_sbrk_r>
 80021c4:	4580      	cmp	r8, r0
 80021c6:	d13a      	bne.n	800223e <_malloc_r+0xd2>
 80021c8:	6821      	ldr	r1, [r4, #0]
 80021ca:	3503      	adds	r5, #3
 80021cc:	1a6d      	subs	r5, r5, r1
 80021ce:	f025 0503 	bic.w	r5, r5, #3
 80021d2:	3508      	adds	r5, #8
 80021d4:	2d0c      	cmp	r5, #12
 80021d6:	bf38      	it	cc
 80021d8:	250c      	movcc	r5, #12
 80021da:	4629      	mov	r1, r5
 80021dc:	4638      	mov	r0, r7
 80021de:	f7ff ffa5 	bl	800212c <sbrk_aligned>
 80021e2:	3001      	adds	r0, #1
 80021e4:	d02b      	beq.n	800223e <_malloc_r+0xd2>
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	442b      	add	r3, r5
 80021ea:	6023      	str	r3, [r4, #0]
 80021ec:	e00e      	b.n	800220c <_malloc_r+0xa0>
 80021ee:	6822      	ldr	r2, [r4, #0]
 80021f0:	1b52      	subs	r2, r2, r5
 80021f2:	d41e      	bmi.n	8002232 <_malloc_r+0xc6>
 80021f4:	2a0b      	cmp	r2, #11
 80021f6:	d916      	bls.n	8002226 <_malloc_r+0xba>
 80021f8:	1961      	adds	r1, r4, r5
 80021fa:	42a3      	cmp	r3, r4
 80021fc:	6025      	str	r5, [r4, #0]
 80021fe:	bf18      	it	ne
 8002200:	6059      	strne	r1, [r3, #4]
 8002202:	6863      	ldr	r3, [r4, #4]
 8002204:	bf08      	it	eq
 8002206:	6031      	streq	r1, [r6, #0]
 8002208:	5162      	str	r2, [r4, r5]
 800220a:	604b      	str	r3, [r1, #4]
 800220c:	4638      	mov	r0, r7
 800220e:	f104 060b 	add.w	r6, r4, #11
 8002212:	f000 fb9f 	bl	8002954 <__malloc_unlock>
 8002216:	f026 0607 	bic.w	r6, r6, #7
 800221a:	1d23      	adds	r3, r4, #4
 800221c:	1af2      	subs	r2, r6, r3
 800221e:	d0b6      	beq.n	800218e <_malloc_r+0x22>
 8002220:	1b9b      	subs	r3, r3, r6
 8002222:	50a3      	str	r3, [r4, r2]
 8002224:	e7b3      	b.n	800218e <_malloc_r+0x22>
 8002226:	6862      	ldr	r2, [r4, #4]
 8002228:	42a3      	cmp	r3, r4
 800222a:	bf0c      	ite	eq
 800222c:	6032      	streq	r2, [r6, #0]
 800222e:	605a      	strne	r2, [r3, #4]
 8002230:	e7ec      	b.n	800220c <_malloc_r+0xa0>
 8002232:	4623      	mov	r3, r4
 8002234:	6864      	ldr	r4, [r4, #4]
 8002236:	e7b2      	b.n	800219e <_malloc_r+0x32>
 8002238:	4634      	mov	r4, r6
 800223a:	6876      	ldr	r6, [r6, #4]
 800223c:	e7b9      	b.n	80021b2 <_malloc_r+0x46>
 800223e:	230c      	movs	r3, #12
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	4638      	mov	r0, r7
 8002244:	f000 fb86 	bl	8002954 <__malloc_unlock>
 8002248:	e7a1      	b.n	800218e <_malloc_r+0x22>
 800224a:	6025      	str	r5, [r4, #0]
 800224c:	e7de      	b.n	800220c <_malloc_r+0xa0>
 800224e:	bf00      	nop
 8002250:	20000144 	.word	0x20000144

08002254 <iprintf>:
 8002254:	b40f      	push	{r0, r1, r2, r3}
 8002256:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <iprintf+0x2c>)
 8002258:	b513      	push	{r0, r1, r4, lr}
 800225a:	681c      	ldr	r4, [r3, #0]
 800225c:	b124      	cbz	r4, 8002268 <iprintf+0x14>
 800225e:	69a3      	ldr	r3, [r4, #24]
 8002260:	b913      	cbnz	r3, 8002268 <iprintf+0x14>
 8002262:	4620      	mov	r0, r4
 8002264:	f000 fa6a 	bl	800273c <__sinit>
 8002268:	ab05      	add	r3, sp, #20
 800226a:	9a04      	ldr	r2, [sp, #16]
 800226c:	68a1      	ldr	r1, [r4, #8]
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	4620      	mov	r0, r4
 8002272:	f000 fb9d 	bl	80029b0 <_vfiprintf_r>
 8002276:	b002      	add	sp, #8
 8002278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800227c:	b004      	add	sp, #16
 800227e:	4770      	bx	lr
 8002280:	20000000 	.word	0x20000000

08002284 <_puts_r>:
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	460e      	mov	r6, r1
 8002288:	4605      	mov	r5, r0
 800228a:	b118      	cbz	r0, 8002294 <_puts_r+0x10>
 800228c:	6983      	ldr	r3, [r0, #24]
 800228e:	b90b      	cbnz	r3, 8002294 <_puts_r+0x10>
 8002290:	f000 fa54 	bl	800273c <__sinit>
 8002294:	69ab      	ldr	r3, [r5, #24]
 8002296:	68ac      	ldr	r4, [r5, #8]
 8002298:	b913      	cbnz	r3, 80022a0 <_puts_r+0x1c>
 800229a:	4628      	mov	r0, r5
 800229c:	f000 fa4e 	bl	800273c <__sinit>
 80022a0:	4b2c      	ldr	r3, [pc, #176]	; (8002354 <_puts_r+0xd0>)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	d120      	bne.n	80022e8 <_puts_r+0x64>
 80022a6:	686c      	ldr	r4, [r5, #4]
 80022a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80022aa:	07db      	lsls	r3, r3, #31
 80022ac:	d405      	bmi.n	80022ba <_puts_r+0x36>
 80022ae:	89a3      	ldrh	r3, [r4, #12]
 80022b0:	0598      	lsls	r0, r3, #22
 80022b2:	d402      	bmi.n	80022ba <_puts_r+0x36>
 80022b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022b6:	f000 fadf 	bl	8002878 <__retarget_lock_acquire_recursive>
 80022ba:	89a3      	ldrh	r3, [r4, #12]
 80022bc:	0719      	lsls	r1, r3, #28
 80022be:	d51d      	bpl.n	80022fc <_puts_r+0x78>
 80022c0:	6923      	ldr	r3, [r4, #16]
 80022c2:	b1db      	cbz	r3, 80022fc <_puts_r+0x78>
 80022c4:	3e01      	subs	r6, #1
 80022c6:	68a3      	ldr	r3, [r4, #8]
 80022c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80022cc:	3b01      	subs	r3, #1
 80022ce:	60a3      	str	r3, [r4, #8]
 80022d0:	bb39      	cbnz	r1, 8002322 <_puts_r+0x9e>
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da38      	bge.n	8002348 <_puts_r+0xc4>
 80022d6:	4622      	mov	r2, r4
 80022d8:	210a      	movs	r1, #10
 80022da:	4628      	mov	r0, r5
 80022dc:	f000 f858 	bl	8002390 <__swbuf_r>
 80022e0:	3001      	adds	r0, #1
 80022e2:	d011      	beq.n	8002308 <_puts_r+0x84>
 80022e4:	250a      	movs	r5, #10
 80022e6:	e011      	b.n	800230c <_puts_r+0x88>
 80022e8:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <_puts_r+0xd4>)
 80022ea:	429c      	cmp	r4, r3
 80022ec:	d101      	bne.n	80022f2 <_puts_r+0x6e>
 80022ee:	68ac      	ldr	r4, [r5, #8]
 80022f0:	e7da      	b.n	80022a8 <_puts_r+0x24>
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <_puts_r+0xd8>)
 80022f4:	429c      	cmp	r4, r3
 80022f6:	bf08      	it	eq
 80022f8:	68ec      	ldreq	r4, [r5, #12]
 80022fa:	e7d5      	b.n	80022a8 <_puts_r+0x24>
 80022fc:	4621      	mov	r1, r4
 80022fe:	4628      	mov	r0, r5
 8002300:	f000 f898 	bl	8002434 <__swsetup_r>
 8002304:	2800      	cmp	r0, #0
 8002306:	d0dd      	beq.n	80022c4 <_puts_r+0x40>
 8002308:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800230c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800230e:	07da      	lsls	r2, r3, #31
 8002310:	d405      	bmi.n	800231e <_puts_r+0x9a>
 8002312:	89a3      	ldrh	r3, [r4, #12]
 8002314:	059b      	lsls	r3, r3, #22
 8002316:	d402      	bmi.n	800231e <_puts_r+0x9a>
 8002318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800231a:	f000 faae 	bl	800287a <__retarget_lock_release_recursive>
 800231e:	4628      	mov	r0, r5
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2b00      	cmp	r3, #0
 8002324:	da04      	bge.n	8002330 <_puts_r+0xac>
 8002326:	69a2      	ldr	r2, [r4, #24]
 8002328:	429a      	cmp	r2, r3
 800232a:	dc06      	bgt.n	800233a <_puts_r+0xb6>
 800232c:	290a      	cmp	r1, #10
 800232e:	d004      	beq.n	800233a <_puts_r+0xb6>
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	6022      	str	r2, [r4, #0]
 8002336:	7019      	strb	r1, [r3, #0]
 8002338:	e7c5      	b.n	80022c6 <_puts_r+0x42>
 800233a:	4622      	mov	r2, r4
 800233c:	4628      	mov	r0, r5
 800233e:	f000 f827 	bl	8002390 <__swbuf_r>
 8002342:	3001      	adds	r0, #1
 8002344:	d1bf      	bne.n	80022c6 <_puts_r+0x42>
 8002346:	e7df      	b.n	8002308 <_puts_r+0x84>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	250a      	movs	r5, #10
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	6022      	str	r2, [r4, #0]
 8002350:	701d      	strb	r5, [r3, #0]
 8002352:	e7db      	b.n	800230c <_puts_r+0x88>
 8002354:	080031ac 	.word	0x080031ac
 8002358:	080031cc 	.word	0x080031cc
 800235c:	0800318c 	.word	0x0800318c

08002360 <puts>:
 8002360:	4b02      	ldr	r3, [pc, #8]	; (800236c <puts+0xc>)
 8002362:	4601      	mov	r1, r0
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	f7ff bf8d 	b.w	8002284 <_puts_r>
 800236a:	bf00      	nop
 800236c:	20000000 	.word	0x20000000

08002370 <_sbrk_r>:
 8002370:	b538      	push	{r3, r4, r5, lr}
 8002372:	4d06      	ldr	r5, [pc, #24]	; (800238c <_sbrk_r+0x1c>)
 8002374:	2300      	movs	r3, #0
 8002376:	4604      	mov	r4, r0
 8002378:	4608      	mov	r0, r1
 800237a:	602b      	str	r3, [r5, #0]
 800237c:	f7ff fcb4 	bl	8001ce8 <_sbrk>
 8002380:	1c43      	adds	r3, r0, #1
 8002382:	d102      	bne.n	800238a <_sbrk_r+0x1a>
 8002384:	682b      	ldr	r3, [r5, #0]
 8002386:	b103      	cbz	r3, 800238a <_sbrk_r+0x1a>
 8002388:	6023      	str	r3, [r4, #0]
 800238a:	bd38      	pop	{r3, r4, r5, pc}
 800238c:	20000150 	.word	0x20000150

08002390 <__swbuf_r>:
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	460e      	mov	r6, r1
 8002394:	4614      	mov	r4, r2
 8002396:	4605      	mov	r5, r0
 8002398:	b118      	cbz	r0, 80023a2 <__swbuf_r+0x12>
 800239a:	6983      	ldr	r3, [r0, #24]
 800239c:	b90b      	cbnz	r3, 80023a2 <__swbuf_r+0x12>
 800239e:	f000 f9cd 	bl	800273c <__sinit>
 80023a2:	4b21      	ldr	r3, [pc, #132]	; (8002428 <__swbuf_r+0x98>)
 80023a4:	429c      	cmp	r4, r3
 80023a6:	d12b      	bne.n	8002400 <__swbuf_r+0x70>
 80023a8:	686c      	ldr	r4, [r5, #4]
 80023aa:	69a3      	ldr	r3, [r4, #24]
 80023ac:	60a3      	str	r3, [r4, #8]
 80023ae:	89a3      	ldrh	r3, [r4, #12]
 80023b0:	071a      	lsls	r2, r3, #28
 80023b2:	d52f      	bpl.n	8002414 <__swbuf_r+0x84>
 80023b4:	6923      	ldr	r3, [r4, #16]
 80023b6:	b36b      	cbz	r3, 8002414 <__swbuf_r+0x84>
 80023b8:	6923      	ldr	r3, [r4, #16]
 80023ba:	6820      	ldr	r0, [r4, #0]
 80023bc:	1ac0      	subs	r0, r0, r3
 80023be:	6963      	ldr	r3, [r4, #20]
 80023c0:	b2f6      	uxtb	r6, r6
 80023c2:	4283      	cmp	r3, r0
 80023c4:	4637      	mov	r7, r6
 80023c6:	dc04      	bgt.n	80023d2 <__swbuf_r+0x42>
 80023c8:	4621      	mov	r1, r4
 80023ca:	4628      	mov	r0, r5
 80023cc:	f000 f922 	bl	8002614 <_fflush_r>
 80023d0:	bb30      	cbnz	r0, 8002420 <__swbuf_r+0x90>
 80023d2:	68a3      	ldr	r3, [r4, #8]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	60a3      	str	r3, [r4, #8]
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	6022      	str	r2, [r4, #0]
 80023de:	701e      	strb	r6, [r3, #0]
 80023e0:	6963      	ldr	r3, [r4, #20]
 80023e2:	3001      	adds	r0, #1
 80023e4:	4283      	cmp	r3, r0
 80023e6:	d004      	beq.n	80023f2 <__swbuf_r+0x62>
 80023e8:	89a3      	ldrh	r3, [r4, #12]
 80023ea:	07db      	lsls	r3, r3, #31
 80023ec:	d506      	bpl.n	80023fc <__swbuf_r+0x6c>
 80023ee:	2e0a      	cmp	r6, #10
 80023f0:	d104      	bne.n	80023fc <__swbuf_r+0x6c>
 80023f2:	4621      	mov	r1, r4
 80023f4:	4628      	mov	r0, r5
 80023f6:	f000 f90d 	bl	8002614 <_fflush_r>
 80023fa:	b988      	cbnz	r0, 8002420 <__swbuf_r+0x90>
 80023fc:	4638      	mov	r0, r7
 80023fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002400:	4b0a      	ldr	r3, [pc, #40]	; (800242c <__swbuf_r+0x9c>)
 8002402:	429c      	cmp	r4, r3
 8002404:	d101      	bne.n	800240a <__swbuf_r+0x7a>
 8002406:	68ac      	ldr	r4, [r5, #8]
 8002408:	e7cf      	b.n	80023aa <__swbuf_r+0x1a>
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <__swbuf_r+0xa0>)
 800240c:	429c      	cmp	r4, r3
 800240e:	bf08      	it	eq
 8002410:	68ec      	ldreq	r4, [r5, #12]
 8002412:	e7ca      	b.n	80023aa <__swbuf_r+0x1a>
 8002414:	4621      	mov	r1, r4
 8002416:	4628      	mov	r0, r5
 8002418:	f000 f80c 	bl	8002434 <__swsetup_r>
 800241c:	2800      	cmp	r0, #0
 800241e:	d0cb      	beq.n	80023b8 <__swbuf_r+0x28>
 8002420:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002424:	e7ea      	b.n	80023fc <__swbuf_r+0x6c>
 8002426:	bf00      	nop
 8002428:	080031ac 	.word	0x080031ac
 800242c:	080031cc 	.word	0x080031cc
 8002430:	0800318c 	.word	0x0800318c

08002434 <__swsetup_r>:
 8002434:	4b32      	ldr	r3, [pc, #200]	; (8002500 <__swsetup_r+0xcc>)
 8002436:	b570      	push	{r4, r5, r6, lr}
 8002438:	681d      	ldr	r5, [r3, #0]
 800243a:	4606      	mov	r6, r0
 800243c:	460c      	mov	r4, r1
 800243e:	b125      	cbz	r5, 800244a <__swsetup_r+0x16>
 8002440:	69ab      	ldr	r3, [r5, #24]
 8002442:	b913      	cbnz	r3, 800244a <__swsetup_r+0x16>
 8002444:	4628      	mov	r0, r5
 8002446:	f000 f979 	bl	800273c <__sinit>
 800244a:	4b2e      	ldr	r3, [pc, #184]	; (8002504 <__swsetup_r+0xd0>)
 800244c:	429c      	cmp	r4, r3
 800244e:	d10f      	bne.n	8002470 <__swsetup_r+0x3c>
 8002450:	686c      	ldr	r4, [r5, #4]
 8002452:	89a3      	ldrh	r3, [r4, #12]
 8002454:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002458:	0719      	lsls	r1, r3, #28
 800245a:	d42c      	bmi.n	80024b6 <__swsetup_r+0x82>
 800245c:	06dd      	lsls	r5, r3, #27
 800245e:	d411      	bmi.n	8002484 <__swsetup_r+0x50>
 8002460:	2309      	movs	r3, #9
 8002462:	6033      	str	r3, [r6, #0]
 8002464:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002468:	81a3      	strh	r3, [r4, #12]
 800246a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800246e:	e03e      	b.n	80024ee <__swsetup_r+0xba>
 8002470:	4b25      	ldr	r3, [pc, #148]	; (8002508 <__swsetup_r+0xd4>)
 8002472:	429c      	cmp	r4, r3
 8002474:	d101      	bne.n	800247a <__swsetup_r+0x46>
 8002476:	68ac      	ldr	r4, [r5, #8]
 8002478:	e7eb      	b.n	8002452 <__swsetup_r+0x1e>
 800247a:	4b24      	ldr	r3, [pc, #144]	; (800250c <__swsetup_r+0xd8>)
 800247c:	429c      	cmp	r4, r3
 800247e:	bf08      	it	eq
 8002480:	68ec      	ldreq	r4, [r5, #12]
 8002482:	e7e6      	b.n	8002452 <__swsetup_r+0x1e>
 8002484:	0758      	lsls	r0, r3, #29
 8002486:	d512      	bpl.n	80024ae <__swsetup_r+0x7a>
 8002488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800248a:	b141      	cbz	r1, 800249e <__swsetup_r+0x6a>
 800248c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002490:	4299      	cmp	r1, r3
 8002492:	d002      	beq.n	800249a <__swsetup_r+0x66>
 8002494:	4630      	mov	r0, r6
 8002496:	f7ff fdff 	bl	8002098 <_free_r>
 800249a:	2300      	movs	r3, #0
 800249c:	6363      	str	r3, [r4, #52]	; 0x34
 800249e:	89a3      	ldrh	r3, [r4, #12]
 80024a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80024a4:	81a3      	strh	r3, [r4, #12]
 80024a6:	2300      	movs	r3, #0
 80024a8:	6063      	str	r3, [r4, #4]
 80024aa:	6923      	ldr	r3, [r4, #16]
 80024ac:	6023      	str	r3, [r4, #0]
 80024ae:	89a3      	ldrh	r3, [r4, #12]
 80024b0:	f043 0308 	orr.w	r3, r3, #8
 80024b4:	81a3      	strh	r3, [r4, #12]
 80024b6:	6923      	ldr	r3, [r4, #16]
 80024b8:	b94b      	cbnz	r3, 80024ce <__swsetup_r+0x9a>
 80024ba:	89a3      	ldrh	r3, [r4, #12]
 80024bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80024c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024c4:	d003      	beq.n	80024ce <__swsetup_r+0x9a>
 80024c6:	4621      	mov	r1, r4
 80024c8:	4630      	mov	r0, r6
 80024ca:	f000 f9fd 	bl	80028c8 <__smakebuf_r>
 80024ce:	89a0      	ldrh	r0, [r4, #12]
 80024d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80024d4:	f010 0301 	ands.w	r3, r0, #1
 80024d8:	d00a      	beq.n	80024f0 <__swsetup_r+0xbc>
 80024da:	2300      	movs	r3, #0
 80024dc:	60a3      	str	r3, [r4, #8]
 80024de:	6963      	ldr	r3, [r4, #20]
 80024e0:	425b      	negs	r3, r3
 80024e2:	61a3      	str	r3, [r4, #24]
 80024e4:	6923      	ldr	r3, [r4, #16]
 80024e6:	b943      	cbnz	r3, 80024fa <__swsetup_r+0xc6>
 80024e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80024ec:	d1ba      	bne.n	8002464 <__swsetup_r+0x30>
 80024ee:	bd70      	pop	{r4, r5, r6, pc}
 80024f0:	0781      	lsls	r1, r0, #30
 80024f2:	bf58      	it	pl
 80024f4:	6963      	ldrpl	r3, [r4, #20]
 80024f6:	60a3      	str	r3, [r4, #8]
 80024f8:	e7f4      	b.n	80024e4 <__swsetup_r+0xb0>
 80024fa:	2000      	movs	r0, #0
 80024fc:	e7f7      	b.n	80024ee <__swsetup_r+0xba>
 80024fe:	bf00      	nop
 8002500:	20000000 	.word	0x20000000
 8002504:	080031ac 	.word	0x080031ac
 8002508:	080031cc 	.word	0x080031cc
 800250c:	0800318c 	.word	0x0800318c

08002510 <__sflush_r>:
 8002510:	898a      	ldrh	r2, [r1, #12]
 8002512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002514:	4605      	mov	r5, r0
 8002516:	0710      	lsls	r0, r2, #28
 8002518:	460c      	mov	r4, r1
 800251a:	d457      	bmi.n	80025cc <__sflush_r+0xbc>
 800251c:	684b      	ldr	r3, [r1, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	dc04      	bgt.n	800252c <__sflush_r+0x1c>
 8002522:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002524:	2b00      	cmp	r3, #0
 8002526:	dc01      	bgt.n	800252c <__sflush_r+0x1c>
 8002528:	2000      	movs	r0, #0
 800252a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800252c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800252e:	2e00      	cmp	r6, #0
 8002530:	d0fa      	beq.n	8002528 <__sflush_r+0x18>
 8002532:	2300      	movs	r3, #0
 8002534:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002538:	682f      	ldr	r7, [r5, #0]
 800253a:	602b      	str	r3, [r5, #0]
 800253c:	d032      	beq.n	80025a4 <__sflush_r+0x94>
 800253e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002540:	89a3      	ldrh	r3, [r4, #12]
 8002542:	075a      	lsls	r2, r3, #29
 8002544:	d505      	bpl.n	8002552 <__sflush_r+0x42>
 8002546:	6863      	ldr	r3, [r4, #4]
 8002548:	1ac0      	subs	r0, r0, r3
 800254a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800254c:	b10b      	cbz	r3, 8002552 <__sflush_r+0x42>
 800254e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002550:	1ac0      	subs	r0, r0, r3
 8002552:	2300      	movs	r3, #0
 8002554:	4602      	mov	r2, r0
 8002556:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002558:	6a21      	ldr	r1, [r4, #32]
 800255a:	4628      	mov	r0, r5
 800255c:	47b0      	blx	r6
 800255e:	1c43      	adds	r3, r0, #1
 8002560:	89a3      	ldrh	r3, [r4, #12]
 8002562:	d106      	bne.n	8002572 <__sflush_r+0x62>
 8002564:	6829      	ldr	r1, [r5, #0]
 8002566:	291d      	cmp	r1, #29
 8002568:	d82c      	bhi.n	80025c4 <__sflush_r+0xb4>
 800256a:	4a29      	ldr	r2, [pc, #164]	; (8002610 <__sflush_r+0x100>)
 800256c:	40ca      	lsrs	r2, r1
 800256e:	07d6      	lsls	r6, r2, #31
 8002570:	d528      	bpl.n	80025c4 <__sflush_r+0xb4>
 8002572:	2200      	movs	r2, #0
 8002574:	6062      	str	r2, [r4, #4]
 8002576:	04d9      	lsls	r1, r3, #19
 8002578:	6922      	ldr	r2, [r4, #16]
 800257a:	6022      	str	r2, [r4, #0]
 800257c:	d504      	bpl.n	8002588 <__sflush_r+0x78>
 800257e:	1c42      	adds	r2, r0, #1
 8002580:	d101      	bne.n	8002586 <__sflush_r+0x76>
 8002582:	682b      	ldr	r3, [r5, #0]
 8002584:	b903      	cbnz	r3, 8002588 <__sflush_r+0x78>
 8002586:	6560      	str	r0, [r4, #84]	; 0x54
 8002588:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800258a:	602f      	str	r7, [r5, #0]
 800258c:	2900      	cmp	r1, #0
 800258e:	d0cb      	beq.n	8002528 <__sflush_r+0x18>
 8002590:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002594:	4299      	cmp	r1, r3
 8002596:	d002      	beq.n	800259e <__sflush_r+0x8e>
 8002598:	4628      	mov	r0, r5
 800259a:	f7ff fd7d 	bl	8002098 <_free_r>
 800259e:	2000      	movs	r0, #0
 80025a0:	6360      	str	r0, [r4, #52]	; 0x34
 80025a2:	e7c2      	b.n	800252a <__sflush_r+0x1a>
 80025a4:	6a21      	ldr	r1, [r4, #32]
 80025a6:	2301      	movs	r3, #1
 80025a8:	4628      	mov	r0, r5
 80025aa:	47b0      	blx	r6
 80025ac:	1c41      	adds	r1, r0, #1
 80025ae:	d1c7      	bne.n	8002540 <__sflush_r+0x30>
 80025b0:	682b      	ldr	r3, [r5, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0c4      	beq.n	8002540 <__sflush_r+0x30>
 80025b6:	2b1d      	cmp	r3, #29
 80025b8:	d001      	beq.n	80025be <__sflush_r+0xae>
 80025ba:	2b16      	cmp	r3, #22
 80025bc:	d101      	bne.n	80025c2 <__sflush_r+0xb2>
 80025be:	602f      	str	r7, [r5, #0]
 80025c0:	e7b2      	b.n	8002528 <__sflush_r+0x18>
 80025c2:	89a3      	ldrh	r3, [r4, #12]
 80025c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c8:	81a3      	strh	r3, [r4, #12]
 80025ca:	e7ae      	b.n	800252a <__sflush_r+0x1a>
 80025cc:	690f      	ldr	r7, [r1, #16]
 80025ce:	2f00      	cmp	r7, #0
 80025d0:	d0aa      	beq.n	8002528 <__sflush_r+0x18>
 80025d2:	0793      	lsls	r3, r2, #30
 80025d4:	680e      	ldr	r6, [r1, #0]
 80025d6:	bf08      	it	eq
 80025d8:	694b      	ldreq	r3, [r1, #20]
 80025da:	600f      	str	r7, [r1, #0]
 80025dc:	bf18      	it	ne
 80025de:	2300      	movne	r3, #0
 80025e0:	1bf6      	subs	r6, r6, r7
 80025e2:	608b      	str	r3, [r1, #8]
 80025e4:	2e00      	cmp	r6, #0
 80025e6:	dd9f      	ble.n	8002528 <__sflush_r+0x18>
 80025e8:	6a21      	ldr	r1, [r4, #32]
 80025ea:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80025ee:	4633      	mov	r3, r6
 80025f0:	463a      	mov	r2, r7
 80025f2:	4628      	mov	r0, r5
 80025f4:	47e0      	blx	ip
 80025f6:	2800      	cmp	r0, #0
 80025f8:	dc06      	bgt.n	8002608 <__sflush_r+0xf8>
 80025fa:	89a3      	ldrh	r3, [r4, #12]
 80025fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002600:	81a3      	strh	r3, [r4, #12]
 8002602:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002606:	e790      	b.n	800252a <__sflush_r+0x1a>
 8002608:	4407      	add	r7, r0
 800260a:	1a36      	subs	r6, r6, r0
 800260c:	e7ea      	b.n	80025e4 <__sflush_r+0xd4>
 800260e:	bf00      	nop
 8002610:	20400001 	.word	0x20400001

08002614 <_fflush_r>:
 8002614:	b538      	push	{r3, r4, r5, lr}
 8002616:	690b      	ldr	r3, [r1, #16]
 8002618:	4605      	mov	r5, r0
 800261a:	460c      	mov	r4, r1
 800261c:	b913      	cbnz	r3, 8002624 <_fflush_r+0x10>
 800261e:	2500      	movs	r5, #0
 8002620:	4628      	mov	r0, r5
 8002622:	bd38      	pop	{r3, r4, r5, pc}
 8002624:	b118      	cbz	r0, 800262e <_fflush_r+0x1a>
 8002626:	6983      	ldr	r3, [r0, #24]
 8002628:	b90b      	cbnz	r3, 800262e <_fflush_r+0x1a>
 800262a:	f000 f887 	bl	800273c <__sinit>
 800262e:	4b14      	ldr	r3, [pc, #80]	; (8002680 <_fflush_r+0x6c>)
 8002630:	429c      	cmp	r4, r3
 8002632:	d11b      	bne.n	800266c <_fflush_r+0x58>
 8002634:	686c      	ldr	r4, [r5, #4]
 8002636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0ef      	beq.n	800261e <_fflush_r+0xa>
 800263e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002640:	07d0      	lsls	r0, r2, #31
 8002642:	d404      	bmi.n	800264e <_fflush_r+0x3a>
 8002644:	0599      	lsls	r1, r3, #22
 8002646:	d402      	bmi.n	800264e <_fflush_r+0x3a>
 8002648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800264a:	f000 f915 	bl	8002878 <__retarget_lock_acquire_recursive>
 800264e:	4628      	mov	r0, r5
 8002650:	4621      	mov	r1, r4
 8002652:	f7ff ff5d 	bl	8002510 <__sflush_r>
 8002656:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002658:	07da      	lsls	r2, r3, #31
 800265a:	4605      	mov	r5, r0
 800265c:	d4e0      	bmi.n	8002620 <_fflush_r+0xc>
 800265e:	89a3      	ldrh	r3, [r4, #12]
 8002660:	059b      	lsls	r3, r3, #22
 8002662:	d4dd      	bmi.n	8002620 <_fflush_r+0xc>
 8002664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002666:	f000 f908 	bl	800287a <__retarget_lock_release_recursive>
 800266a:	e7d9      	b.n	8002620 <_fflush_r+0xc>
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <_fflush_r+0x70>)
 800266e:	429c      	cmp	r4, r3
 8002670:	d101      	bne.n	8002676 <_fflush_r+0x62>
 8002672:	68ac      	ldr	r4, [r5, #8]
 8002674:	e7df      	b.n	8002636 <_fflush_r+0x22>
 8002676:	4b04      	ldr	r3, [pc, #16]	; (8002688 <_fflush_r+0x74>)
 8002678:	429c      	cmp	r4, r3
 800267a:	bf08      	it	eq
 800267c:	68ec      	ldreq	r4, [r5, #12]
 800267e:	e7da      	b.n	8002636 <_fflush_r+0x22>
 8002680:	080031ac 	.word	0x080031ac
 8002684:	080031cc 	.word	0x080031cc
 8002688:	0800318c 	.word	0x0800318c

0800268c <std>:
 800268c:	2300      	movs	r3, #0
 800268e:	b510      	push	{r4, lr}
 8002690:	4604      	mov	r4, r0
 8002692:	e9c0 3300 	strd	r3, r3, [r0]
 8002696:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800269a:	6083      	str	r3, [r0, #8]
 800269c:	8181      	strh	r1, [r0, #12]
 800269e:	6643      	str	r3, [r0, #100]	; 0x64
 80026a0:	81c2      	strh	r2, [r0, #14]
 80026a2:	6183      	str	r3, [r0, #24]
 80026a4:	4619      	mov	r1, r3
 80026a6:	2208      	movs	r2, #8
 80026a8:	305c      	adds	r0, #92	; 0x5c
 80026aa:	f7ff fced 	bl	8002088 <memset>
 80026ae:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <std+0x38>)
 80026b0:	6263      	str	r3, [r4, #36]	; 0x24
 80026b2:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <std+0x3c>)
 80026b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <std+0x40>)
 80026b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80026ba:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <std+0x44>)
 80026bc:	6224      	str	r4, [r4, #32]
 80026be:	6323      	str	r3, [r4, #48]	; 0x30
 80026c0:	bd10      	pop	{r4, pc}
 80026c2:	bf00      	nop
 80026c4:	08002f39 	.word	0x08002f39
 80026c8:	08002f5b 	.word	0x08002f5b
 80026cc:	08002f93 	.word	0x08002f93
 80026d0:	08002fb7 	.word	0x08002fb7

080026d4 <_cleanup_r>:
 80026d4:	4901      	ldr	r1, [pc, #4]	; (80026dc <_cleanup_r+0x8>)
 80026d6:	f000 b8af 	b.w	8002838 <_fwalk_reent>
 80026da:	bf00      	nop
 80026dc:	08002615 	.word	0x08002615

080026e0 <__sfmoreglue>:
 80026e0:	b570      	push	{r4, r5, r6, lr}
 80026e2:	2268      	movs	r2, #104	; 0x68
 80026e4:	1e4d      	subs	r5, r1, #1
 80026e6:	4355      	muls	r5, r2
 80026e8:	460e      	mov	r6, r1
 80026ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80026ee:	f7ff fd3d 	bl	800216c <_malloc_r>
 80026f2:	4604      	mov	r4, r0
 80026f4:	b140      	cbz	r0, 8002708 <__sfmoreglue+0x28>
 80026f6:	2100      	movs	r1, #0
 80026f8:	e9c0 1600 	strd	r1, r6, [r0]
 80026fc:	300c      	adds	r0, #12
 80026fe:	60a0      	str	r0, [r4, #8]
 8002700:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002704:	f7ff fcc0 	bl	8002088 <memset>
 8002708:	4620      	mov	r0, r4
 800270a:	bd70      	pop	{r4, r5, r6, pc}

0800270c <__sfp_lock_acquire>:
 800270c:	4801      	ldr	r0, [pc, #4]	; (8002714 <__sfp_lock_acquire+0x8>)
 800270e:	f000 b8b3 	b.w	8002878 <__retarget_lock_acquire_recursive>
 8002712:	bf00      	nop
 8002714:	2000014d 	.word	0x2000014d

08002718 <__sfp_lock_release>:
 8002718:	4801      	ldr	r0, [pc, #4]	; (8002720 <__sfp_lock_release+0x8>)
 800271a:	f000 b8ae 	b.w	800287a <__retarget_lock_release_recursive>
 800271e:	bf00      	nop
 8002720:	2000014d 	.word	0x2000014d

08002724 <__sinit_lock_acquire>:
 8002724:	4801      	ldr	r0, [pc, #4]	; (800272c <__sinit_lock_acquire+0x8>)
 8002726:	f000 b8a7 	b.w	8002878 <__retarget_lock_acquire_recursive>
 800272a:	bf00      	nop
 800272c:	2000014e 	.word	0x2000014e

08002730 <__sinit_lock_release>:
 8002730:	4801      	ldr	r0, [pc, #4]	; (8002738 <__sinit_lock_release+0x8>)
 8002732:	f000 b8a2 	b.w	800287a <__retarget_lock_release_recursive>
 8002736:	bf00      	nop
 8002738:	2000014e 	.word	0x2000014e

0800273c <__sinit>:
 800273c:	b510      	push	{r4, lr}
 800273e:	4604      	mov	r4, r0
 8002740:	f7ff fff0 	bl	8002724 <__sinit_lock_acquire>
 8002744:	69a3      	ldr	r3, [r4, #24]
 8002746:	b11b      	cbz	r3, 8002750 <__sinit+0x14>
 8002748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800274c:	f7ff bff0 	b.w	8002730 <__sinit_lock_release>
 8002750:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002754:	6523      	str	r3, [r4, #80]	; 0x50
 8002756:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <__sinit+0x68>)
 8002758:	4a13      	ldr	r2, [pc, #76]	; (80027a8 <__sinit+0x6c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	62a2      	str	r2, [r4, #40]	; 0x28
 800275e:	42a3      	cmp	r3, r4
 8002760:	bf04      	itt	eq
 8002762:	2301      	moveq	r3, #1
 8002764:	61a3      	streq	r3, [r4, #24]
 8002766:	4620      	mov	r0, r4
 8002768:	f000 f820 	bl	80027ac <__sfp>
 800276c:	6060      	str	r0, [r4, #4]
 800276e:	4620      	mov	r0, r4
 8002770:	f000 f81c 	bl	80027ac <__sfp>
 8002774:	60a0      	str	r0, [r4, #8]
 8002776:	4620      	mov	r0, r4
 8002778:	f000 f818 	bl	80027ac <__sfp>
 800277c:	2200      	movs	r2, #0
 800277e:	60e0      	str	r0, [r4, #12]
 8002780:	2104      	movs	r1, #4
 8002782:	6860      	ldr	r0, [r4, #4]
 8002784:	f7ff ff82 	bl	800268c <std>
 8002788:	68a0      	ldr	r0, [r4, #8]
 800278a:	2201      	movs	r2, #1
 800278c:	2109      	movs	r1, #9
 800278e:	f7ff ff7d 	bl	800268c <std>
 8002792:	68e0      	ldr	r0, [r4, #12]
 8002794:	2202      	movs	r2, #2
 8002796:	2112      	movs	r1, #18
 8002798:	f7ff ff78 	bl	800268c <std>
 800279c:	2301      	movs	r3, #1
 800279e:	61a3      	str	r3, [r4, #24]
 80027a0:	e7d2      	b.n	8002748 <__sinit+0xc>
 80027a2:	bf00      	nop
 80027a4:	08003188 	.word	0x08003188
 80027a8:	080026d5 	.word	0x080026d5

080027ac <__sfp>:
 80027ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ae:	4607      	mov	r7, r0
 80027b0:	f7ff ffac 	bl	800270c <__sfp_lock_acquire>
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <__sfp+0x84>)
 80027b6:	681e      	ldr	r6, [r3, #0]
 80027b8:	69b3      	ldr	r3, [r6, #24]
 80027ba:	b913      	cbnz	r3, 80027c2 <__sfp+0x16>
 80027bc:	4630      	mov	r0, r6
 80027be:	f7ff ffbd 	bl	800273c <__sinit>
 80027c2:	3648      	adds	r6, #72	; 0x48
 80027c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80027c8:	3b01      	subs	r3, #1
 80027ca:	d503      	bpl.n	80027d4 <__sfp+0x28>
 80027cc:	6833      	ldr	r3, [r6, #0]
 80027ce:	b30b      	cbz	r3, 8002814 <__sfp+0x68>
 80027d0:	6836      	ldr	r6, [r6, #0]
 80027d2:	e7f7      	b.n	80027c4 <__sfp+0x18>
 80027d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80027d8:	b9d5      	cbnz	r5, 8002810 <__sfp+0x64>
 80027da:	4b16      	ldr	r3, [pc, #88]	; (8002834 <__sfp+0x88>)
 80027dc:	60e3      	str	r3, [r4, #12]
 80027de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80027e2:	6665      	str	r5, [r4, #100]	; 0x64
 80027e4:	f000 f847 	bl	8002876 <__retarget_lock_init_recursive>
 80027e8:	f7ff ff96 	bl	8002718 <__sfp_lock_release>
 80027ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80027f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80027f4:	6025      	str	r5, [r4, #0]
 80027f6:	61a5      	str	r5, [r4, #24]
 80027f8:	2208      	movs	r2, #8
 80027fa:	4629      	mov	r1, r5
 80027fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002800:	f7ff fc42 	bl	8002088 <memset>
 8002804:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002808:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800280c:	4620      	mov	r0, r4
 800280e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002810:	3468      	adds	r4, #104	; 0x68
 8002812:	e7d9      	b.n	80027c8 <__sfp+0x1c>
 8002814:	2104      	movs	r1, #4
 8002816:	4638      	mov	r0, r7
 8002818:	f7ff ff62 	bl	80026e0 <__sfmoreglue>
 800281c:	4604      	mov	r4, r0
 800281e:	6030      	str	r0, [r6, #0]
 8002820:	2800      	cmp	r0, #0
 8002822:	d1d5      	bne.n	80027d0 <__sfp+0x24>
 8002824:	f7ff ff78 	bl	8002718 <__sfp_lock_release>
 8002828:	230c      	movs	r3, #12
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	e7ee      	b.n	800280c <__sfp+0x60>
 800282e:	bf00      	nop
 8002830:	08003188 	.word	0x08003188
 8002834:	ffff0001 	.word	0xffff0001

08002838 <_fwalk_reent>:
 8002838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800283c:	4606      	mov	r6, r0
 800283e:	4688      	mov	r8, r1
 8002840:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002844:	2700      	movs	r7, #0
 8002846:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800284a:	f1b9 0901 	subs.w	r9, r9, #1
 800284e:	d505      	bpl.n	800285c <_fwalk_reent+0x24>
 8002850:	6824      	ldr	r4, [r4, #0]
 8002852:	2c00      	cmp	r4, #0
 8002854:	d1f7      	bne.n	8002846 <_fwalk_reent+0xe>
 8002856:	4638      	mov	r0, r7
 8002858:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800285c:	89ab      	ldrh	r3, [r5, #12]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d907      	bls.n	8002872 <_fwalk_reent+0x3a>
 8002862:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002866:	3301      	adds	r3, #1
 8002868:	d003      	beq.n	8002872 <_fwalk_reent+0x3a>
 800286a:	4629      	mov	r1, r5
 800286c:	4630      	mov	r0, r6
 800286e:	47c0      	blx	r8
 8002870:	4307      	orrs	r7, r0
 8002872:	3568      	adds	r5, #104	; 0x68
 8002874:	e7e9      	b.n	800284a <_fwalk_reent+0x12>

08002876 <__retarget_lock_init_recursive>:
 8002876:	4770      	bx	lr

08002878 <__retarget_lock_acquire_recursive>:
 8002878:	4770      	bx	lr

0800287a <__retarget_lock_release_recursive>:
 800287a:	4770      	bx	lr

0800287c <__swhatbuf_r>:
 800287c:	b570      	push	{r4, r5, r6, lr}
 800287e:	460e      	mov	r6, r1
 8002880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002884:	2900      	cmp	r1, #0
 8002886:	b096      	sub	sp, #88	; 0x58
 8002888:	4614      	mov	r4, r2
 800288a:	461d      	mov	r5, r3
 800288c:	da08      	bge.n	80028a0 <__swhatbuf_r+0x24>
 800288e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	602a      	str	r2, [r5, #0]
 8002896:	061a      	lsls	r2, r3, #24
 8002898:	d410      	bmi.n	80028bc <__swhatbuf_r+0x40>
 800289a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800289e:	e00e      	b.n	80028be <__swhatbuf_r+0x42>
 80028a0:	466a      	mov	r2, sp
 80028a2:	f000 fbaf 	bl	8003004 <_fstat_r>
 80028a6:	2800      	cmp	r0, #0
 80028a8:	dbf1      	blt.n	800288e <__swhatbuf_r+0x12>
 80028aa:	9a01      	ldr	r2, [sp, #4]
 80028ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80028b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80028b4:	425a      	negs	r2, r3
 80028b6:	415a      	adcs	r2, r3
 80028b8:	602a      	str	r2, [r5, #0]
 80028ba:	e7ee      	b.n	800289a <__swhatbuf_r+0x1e>
 80028bc:	2340      	movs	r3, #64	; 0x40
 80028be:	2000      	movs	r0, #0
 80028c0:	6023      	str	r3, [r4, #0]
 80028c2:	b016      	add	sp, #88	; 0x58
 80028c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080028c8 <__smakebuf_r>:
 80028c8:	898b      	ldrh	r3, [r1, #12]
 80028ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80028cc:	079d      	lsls	r5, r3, #30
 80028ce:	4606      	mov	r6, r0
 80028d0:	460c      	mov	r4, r1
 80028d2:	d507      	bpl.n	80028e4 <__smakebuf_r+0x1c>
 80028d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80028d8:	6023      	str	r3, [r4, #0]
 80028da:	6123      	str	r3, [r4, #16]
 80028dc:	2301      	movs	r3, #1
 80028de:	6163      	str	r3, [r4, #20]
 80028e0:	b002      	add	sp, #8
 80028e2:	bd70      	pop	{r4, r5, r6, pc}
 80028e4:	ab01      	add	r3, sp, #4
 80028e6:	466a      	mov	r2, sp
 80028e8:	f7ff ffc8 	bl	800287c <__swhatbuf_r>
 80028ec:	9900      	ldr	r1, [sp, #0]
 80028ee:	4605      	mov	r5, r0
 80028f0:	4630      	mov	r0, r6
 80028f2:	f7ff fc3b 	bl	800216c <_malloc_r>
 80028f6:	b948      	cbnz	r0, 800290c <__smakebuf_r+0x44>
 80028f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028fc:	059a      	lsls	r2, r3, #22
 80028fe:	d4ef      	bmi.n	80028e0 <__smakebuf_r+0x18>
 8002900:	f023 0303 	bic.w	r3, r3, #3
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	81a3      	strh	r3, [r4, #12]
 800290a:	e7e3      	b.n	80028d4 <__smakebuf_r+0xc>
 800290c:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <__smakebuf_r+0x7c>)
 800290e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002910:	89a3      	ldrh	r3, [r4, #12]
 8002912:	6020      	str	r0, [r4, #0]
 8002914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002918:	81a3      	strh	r3, [r4, #12]
 800291a:	9b00      	ldr	r3, [sp, #0]
 800291c:	6163      	str	r3, [r4, #20]
 800291e:	9b01      	ldr	r3, [sp, #4]
 8002920:	6120      	str	r0, [r4, #16]
 8002922:	b15b      	cbz	r3, 800293c <__smakebuf_r+0x74>
 8002924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002928:	4630      	mov	r0, r6
 800292a:	f000 fb7d 	bl	8003028 <_isatty_r>
 800292e:	b128      	cbz	r0, 800293c <__smakebuf_r+0x74>
 8002930:	89a3      	ldrh	r3, [r4, #12]
 8002932:	f023 0303 	bic.w	r3, r3, #3
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	81a3      	strh	r3, [r4, #12]
 800293c:	89a0      	ldrh	r0, [r4, #12]
 800293e:	4305      	orrs	r5, r0
 8002940:	81a5      	strh	r5, [r4, #12]
 8002942:	e7cd      	b.n	80028e0 <__smakebuf_r+0x18>
 8002944:	080026d5 	.word	0x080026d5

08002948 <__malloc_lock>:
 8002948:	4801      	ldr	r0, [pc, #4]	; (8002950 <__malloc_lock+0x8>)
 800294a:	f7ff bf95 	b.w	8002878 <__retarget_lock_acquire_recursive>
 800294e:	bf00      	nop
 8002950:	2000014c 	.word	0x2000014c

08002954 <__malloc_unlock>:
 8002954:	4801      	ldr	r0, [pc, #4]	; (800295c <__malloc_unlock+0x8>)
 8002956:	f7ff bf90 	b.w	800287a <__retarget_lock_release_recursive>
 800295a:	bf00      	nop
 800295c:	2000014c 	.word	0x2000014c

08002960 <__sfputc_r>:
 8002960:	6893      	ldr	r3, [r2, #8]
 8002962:	3b01      	subs	r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	b410      	push	{r4}
 8002968:	6093      	str	r3, [r2, #8]
 800296a:	da07      	bge.n	800297c <__sfputc_r+0x1c>
 800296c:	6994      	ldr	r4, [r2, #24]
 800296e:	42a3      	cmp	r3, r4
 8002970:	db01      	blt.n	8002976 <__sfputc_r+0x16>
 8002972:	290a      	cmp	r1, #10
 8002974:	d102      	bne.n	800297c <__sfputc_r+0x1c>
 8002976:	bc10      	pop	{r4}
 8002978:	f7ff bd0a 	b.w	8002390 <__swbuf_r>
 800297c:	6813      	ldr	r3, [r2, #0]
 800297e:	1c58      	adds	r0, r3, #1
 8002980:	6010      	str	r0, [r2, #0]
 8002982:	7019      	strb	r1, [r3, #0]
 8002984:	4608      	mov	r0, r1
 8002986:	bc10      	pop	{r4}
 8002988:	4770      	bx	lr

0800298a <__sfputs_r>:
 800298a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298c:	4606      	mov	r6, r0
 800298e:	460f      	mov	r7, r1
 8002990:	4614      	mov	r4, r2
 8002992:	18d5      	adds	r5, r2, r3
 8002994:	42ac      	cmp	r4, r5
 8002996:	d101      	bne.n	800299c <__sfputs_r+0x12>
 8002998:	2000      	movs	r0, #0
 800299a:	e007      	b.n	80029ac <__sfputs_r+0x22>
 800299c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029a0:	463a      	mov	r2, r7
 80029a2:	4630      	mov	r0, r6
 80029a4:	f7ff ffdc 	bl	8002960 <__sfputc_r>
 80029a8:	1c43      	adds	r3, r0, #1
 80029aa:	d1f3      	bne.n	8002994 <__sfputs_r+0xa>
 80029ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080029b0 <_vfiprintf_r>:
 80029b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029b4:	460d      	mov	r5, r1
 80029b6:	b09d      	sub	sp, #116	; 0x74
 80029b8:	4614      	mov	r4, r2
 80029ba:	4698      	mov	r8, r3
 80029bc:	4606      	mov	r6, r0
 80029be:	b118      	cbz	r0, 80029c8 <_vfiprintf_r+0x18>
 80029c0:	6983      	ldr	r3, [r0, #24]
 80029c2:	b90b      	cbnz	r3, 80029c8 <_vfiprintf_r+0x18>
 80029c4:	f7ff feba 	bl	800273c <__sinit>
 80029c8:	4b89      	ldr	r3, [pc, #548]	; (8002bf0 <_vfiprintf_r+0x240>)
 80029ca:	429d      	cmp	r5, r3
 80029cc:	d11b      	bne.n	8002a06 <_vfiprintf_r+0x56>
 80029ce:	6875      	ldr	r5, [r6, #4]
 80029d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029d2:	07d9      	lsls	r1, r3, #31
 80029d4:	d405      	bmi.n	80029e2 <_vfiprintf_r+0x32>
 80029d6:	89ab      	ldrh	r3, [r5, #12]
 80029d8:	059a      	lsls	r2, r3, #22
 80029da:	d402      	bmi.n	80029e2 <_vfiprintf_r+0x32>
 80029dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80029de:	f7ff ff4b 	bl	8002878 <__retarget_lock_acquire_recursive>
 80029e2:	89ab      	ldrh	r3, [r5, #12]
 80029e4:	071b      	lsls	r3, r3, #28
 80029e6:	d501      	bpl.n	80029ec <_vfiprintf_r+0x3c>
 80029e8:	692b      	ldr	r3, [r5, #16]
 80029ea:	b9eb      	cbnz	r3, 8002a28 <_vfiprintf_r+0x78>
 80029ec:	4629      	mov	r1, r5
 80029ee:	4630      	mov	r0, r6
 80029f0:	f7ff fd20 	bl	8002434 <__swsetup_r>
 80029f4:	b1c0      	cbz	r0, 8002a28 <_vfiprintf_r+0x78>
 80029f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029f8:	07dc      	lsls	r4, r3, #31
 80029fa:	d50e      	bpl.n	8002a1a <_vfiprintf_r+0x6a>
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a00:	b01d      	add	sp, #116	; 0x74
 8002a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a06:	4b7b      	ldr	r3, [pc, #492]	; (8002bf4 <_vfiprintf_r+0x244>)
 8002a08:	429d      	cmp	r5, r3
 8002a0a:	d101      	bne.n	8002a10 <_vfiprintf_r+0x60>
 8002a0c:	68b5      	ldr	r5, [r6, #8]
 8002a0e:	e7df      	b.n	80029d0 <_vfiprintf_r+0x20>
 8002a10:	4b79      	ldr	r3, [pc, #484]	; (8002bf8 <_vfiprintf_r+0x248>)
 8002a12:	429d      	cmp	r5, r3
 8002a14:	bf08      	it	eq
 8002a16:	68f5      	ldreq	r5, [r6, #12]
 8002a18:	e7da      	b.n	80029d0 <_vfiprintf_r+0x20>
 8002a1a:	89ab      	ldrh	r3, [r5, #12]
 8002a1c:	0598      	lsls	r0, r3, #22
 8002a1e:	d4ed      	bmi.n	80029fc <_vfiprintf_r+0x4c>
 8002a20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a22:	f7ff ff2a 	bl	800287a <__retarget_lock_release_recursive>
 8002a26:	e7e9      	b.n	80029fc <_vfiprintf_r+0x4c>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	9309      	str	r3, [sp, #36]	; 0x24
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a32:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a36:	2330      	movs	r3, #48	; 0x30
 8002a38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002bfc <_vfiprintf_r+0x24c>
 8002a3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a40:	f04f 0901 	mov.w	r9, #1
 8002a44:	4623      	mov	r3, r4
 8002a46:	469a      	mov	sl, r3
 8002a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a4c:	b10a      	cbz	r2, 8002a52 <_vfiprintf_r+0xa2>
 8002a4e:	2a25      	cmp	r2, #37	; 0x25
 8002a50:	d1f9      	bne.n	8002a46 <_vfiprintf_r+0x96>
 8002a52:	ebba 0b04 	subs.w	fp, sl, r4
 8002a56:	d00b      	beq.n	8002a70 <_vfiprintf_r+0xc0>
 8002a58:	465b      	mov	r3, fp
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	4630      	mov	r0, r6
 8002a60:	f7ff ff93 	bl	800298a <__sfputs_r>
 8002a64:	3001      	adds	r0, #1
 8002a66:	f000 80aa 	beq.w	8002bbe <_vfiprintf_r+0x20e>
 8002a6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a6c:	445a      	add	r2, fp
 8002a6e:	9209      	str	r2, [sp, #36]	; 0x24
 8002a70:	f89a 3000 	ldrb.w	r3, [sl]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 80a2 	beq.w	8002bbe <_vfiprintf_r+0x20e>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a84:	f10a 0a01 	add.w	sl, sl, #1
 8002a88:	9304      	str	r3, [sp, #16]
 8002a8a:	9307      	str	r3, [sp, #28]
 8002a8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a90:	931a      	str	r3, [sp, #104]	; 0x68
 8002a92:	4654      	mov	r4, sl
 8002a94:	2205      	movs	r2, #5
 8002a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a9a:	4858      	ldr	r0, [pc, #352]	; (8002bfc <_vfiprintf_r+0x24c>)
 8002a9c:	f7fd fbb8 	bl	8000210 <memchr>
 8002aa0:	9a04      	ldr	r2, [sp, #16]
 8002aa2:	b9d8      	cbnz	r0, 8002adc <_vfiprintf_r+0x12c>
 8002aa4:	06d1      	lsls	r1, r2, #27
 8002aa6:	bf44      	itt	mi
 8002aa8:	2320      	movmi	r3, #32
 8002aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002aae:	0713      	lsls	r3, r2, #28
 8002ab0:	bf44      	itt	mi
 8002ab2:	232b      	movmi	r3, #43	; 0x2b
 8002ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8002abc:	2b2a      	cmp	r3, #42	; 0x2a
 8002abe:	d015      	beq.n	8002aec <_vfiprintf_r+0x13c>
 8002ac0:	9a07      	ldr	r2, [sp, #28]
 8002ac2:	4654      	mov	r4, sl
 8002ac4:	2000      	movs	r0, #0
 8002ac6:	f04f 0c0a 	mov.w	ip, #10
 8002aca:	4621      	mov	r1, r4
 8002acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ad0:	3b30      	subs	r3, #48	; 0x30
 8002ad2:	2b09      	cmp	r3, #9
 8002ad4:	d94e      	bls.n	8002b74 <_vfiprintf_r+0x1c4>
 8002ad6:	b1b0      	cbz	r0, 8002b06 <_vfiprintf_r+0x156>
 8002ad8:	9207      	str	r2, [sp, #28]
 8002ada:	e014      	b.n	8002b06 <_vfiprintf_r+0x156>
 8002adc:	eba0 0308 	sub.w	r3, r0, r8
 8002ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	9304      	str	r3, [sp, #16]
 8002ae8:	46a2      	mov	sl, r4
 8002aea:	e7d2      	b.n	8002a92 <_vfiprintf_r+0xe2>
 8002aec:	9b03      	ldr	r3, [sp, #12]
 8002aee:	1d19      	adds	r1, r3, #4
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	9103      	str	r1, [sp, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bfbb      	ittet	lt
 8002af8:	425b      	neglt	r3, r3
 8002afa:	f042 0202 	orrlt.w	r2, r2, #2
 8002afe:	9307      	strge	r3, [sp, #28]
 8002b00:	9307      	strlt	r3, [sp, #28]
 8002b02:	bfb8      	it	lt
 8002b04:	9204      	strlt	r2, [sp, #16]
 8002b06:	7823      	ldrb	r3, [r4, #0]
 8002b08:	2b2e      	cmp	r3, #46	; 0x2e
 8002b0a:	d10c      	bne.n	8002b26 <_vfiprintf_r+0x176>
 8002b0c:	7863      	ldrb	r3, [r4, #1]
 8002b0e:	2b2a      	cmp	r3, #42	; 0x2a
 8002b10:	d135      	bne.n	8002b7e <_vfiprintf_r+0x1ce>
 8002b12:	9b03      	ldr	r3, [sp, #12]
 8002b14:	1d1a      	adds	r2, r3, #4
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	9203      	str	r2, [sp, #12]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bfb8      	it	lt
 8002b1e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002b22:	3402      	adds	r4, #2
 8002b24:	9305      	str	r3, [sp, #20]
 8002b26:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8002c00 <_vfiprintf_r+0x250>
 8002b2a:	7821      	ldrb	r1, [r4, #0]
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	4650      	mov	r0, sl
 8002b30:	f7fd fb6e 	bl	8000210 <memchr>
 8002b34:	b140      	cbz	r0, 8002b48 <_vfiprintf_r+0x198>
 8002b36:	2340      	movs	r3, #64	; 0x40
 8002b38:	eba0 000a 	sub.w	r0, r0, sl
 8002b3c:	fa03 f000 	lsl.w	r0, r3, r0
 8002b40:	9b04      	ldr	r3, [sp, #16]
 8002b42:	4303      	orrs	r3, r0
 8002b44:	3401      	adds	r4, #1
 8002b46:	9304      	str	r3, [sp, #16]
 8002b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b4c:	482d      	ldr	r0, [pc, #180]	; (8002c04 <_vfiprintf_r+0x254>)
 8002b4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b52:	2206      	movs	r2, #6
 8002b54:	f7fd fb5c 	bl	8000210 <memchr>
 8002b58:	2800      	cmp	r0, #0
 8002b5a:	d03f      	beq.n	8002bdc <_vfiprintf_r+0x22c>
 8002b5c:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <_vfiprintf_r+0x258>)
 8002b5e:	bb1b      	cbnz	r3, 8002ba8 <_vfiprintf_r+0x1f8>
 8002b60:	9b03      	ldr	r3, [sp, #12]
 8002b62:	3307      	adds	r3, #7
 8002b64:	f023 0307 	bic.w	r3, r3, #7
 8002b68:	3308      	adds	r3, #8
 8002b6a:	9303      	str	r3, [sp, #12]
 8002b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b6e:	443b      	add	r3, r7
 8002b70:	9309      	str	r3, [sp, #36]	; 0x24
 8002b72:	e767      	b.n	8002a44 <_vfiprintf_r+0x94>
 8002b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b78:	460c      	mov	r4, r1
 8002b7a:	2001      	movs	r0, #1
 8002b7c:	e7a5      	b.n	8002aca <_vfiprintf_r+0x11a>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	3401      	adds	r4, #1
 8002b82:	9305      	str	r3, [sp, #20]
 8002b84:	4619      	mov	r1, r3
 8002b86:	f04f 0c0a 	mov.w	ip, #10
 8002b8a:	4620      	mov	r0, r4
 8002b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b90:	3a30      	subs	r2, #48	; 0x30
 8002b92:	2a09      	cmp	r2, #9
 8002b94:	d903      	bls.n	8002b9e <_vfiprintf_r+0x1ee>
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0c5      	beq.n	8002b26 <_vfiprintf_r+0x176>
 8002b9a:	9105      	str	r1, [sp, #20]
 8002b9c:	e7c3      	b.n	8002b26 <_vfiprintf_r+0x176>
 8002b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e7f0      	b.n	8002b8a <_vfiprintf_r+0x1da>
 8002ba8:	ab03      	add	r3, sp, #12
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	462a      	mov	r2, r5
 8002bae:	4b17      	ldr	r3, [pc, #92]	; (8002c0c <_vfiprintf_r+0x25c>)
 8002bb0:	a904      	add	r1, sp, #16
 8002bb2:	4630      	mov	r0, r6
 8002bb4:	f3af 8000 	nop.w
 8002bb8:	4607      	mov	r7, r0
 8002bba:	1c78      	adds	r0, r7, #1
 8002bbc:	d1d6      	bne.n	8002b6c <_vfiprintf_r+0x1bc>
 8002bbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002bc0:	07d9      	lsls	r1, r3, #31
 8002bc2:	d405      	bmi.n	8002bd0 <_vfiprintf_r+0x220>
 8002bc4:	89ab      	ldrh	r3, [r5, #12]
 8002bc6:	059a      	lsls	r2, r3, #22
 8002bc8:	d402      	bmi.n	8002bd0 <_vfiprintf_r+0x220>
 8002bca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002bcc:	f7ff fe55 	bl	800287a <__retarget_lock_release_recursive>
 8002bd0:	89ab      	ldrh	r3, [r5, #12]
 8002bd2:	065b      	lsls	r3, r3, #25
 8002bd4:	f53f af12 	bmi.w	80029fc <_vfiprintf_r+0x4c>
 8002bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bda:	e711      	b.n	8002a00 <_vfiprintf_r+0x50>
 8002bdc:	ab03      	add	r3, sp, #12
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	462a      	mov	r2, r5
 8002be2:	4b0a      	ldr	r3, [pc, #40]	; (8002c0c <_vfiprintf_r+0x25c>)
 8002be4:	a904      	add	r1, sp, #16
 8002be6:	4630      	mov	r0, r6
 8002be8:	f000 f880 	bl	8002cec <_printf_i>
 8002bec:	e7e4      	b.n	8002bb8 <_vfiprintf_r+0x208>
 8002bee:	bf00      	nop
 8002bf0:	080031ac 	.word	0x080031ac
 8002bf4:	080031cc 	.word	0x080031cc
 8002bf8:	0800318c 	.word	0x0800318c
 8002bfc:	080031ec 	.word	0x080031ec
 8002c00:	080031f2 	.word	0x080031f2
 8002c04:	080031f6 	.word	0x080031f6
 8002c08:	00000000 	.word	0x00000000
 8002c0c:	0800298b 	.word	0x0800298b

08002c10 <_printf_common>:
 8002c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c14:	4616      	mov	r6, r2
 8002c16:	4699      	mov	r9, r3
 8002c18:	688a      	ldr	r2, [r1, #8]
 8002c1a:	690b      	ldr	r3, [r1, #16]
 8002c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c20:	4293      	cmp	r3, r2
 8002c22:	bfb8      	it	lt
 8002c24:	4613      	movlt	r3, r2
 8002c26:	6033      	str	r3, [r6, #0]
 8002c28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c2c:	4607      	mov	r7, r0
 8002c2e:	460c      	mov	r4, r1
 8002c30:	b10a      	cbz	r2, 8002c36 <_printf_common+0x26>
 8002c32:	3301      	adds	r3, #1
 8002c34:	6033      	str	r3, [r6, #0]
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	0699      	lsls	r1, r3, #26
 8002c3a:	bf42      	ittt	mi
 8002c3c:	6833      	ldrmi	r3, [r6, #0]
 8002c3e:	3302      	addmi	r3, #2
 8002c40:	6033      	strmi	r3, [r6, #0]
 8002c42:	6825      	ldr	r5, [r4, #0]
 8002c44:	f015 0506 	ands.w	r5, r5, #6
 8002c48:	d106      	bne.n	8002c58 <_printf_common+0x48>
 8002c4a:	f104 0a19 	add.w	sl, r4, #25
 8002c4e:	68e3      	ldr	r3, [r4, #12]
 8002c50:	6832      	ldr	r2, [r6, #0]
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	42ab      	cmp	r3, r5
 8002c56:	dc26      	bgt.n	8002ca6 <_printf_common+0x96>
 8002c58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c5c:	1e13      	subs	r3, r2, #0
 8002c5e:	6822      	ldr	r2, [r4, #0]
 8002c60:	bf18      	it	ne
 8002c62:	2301      	movne	r3, #1
 8002c64:	0692      	lsls	r2, r2, #26
 8002c66:	d42b      	bmi.n	8002cc0 <_printf_common+0xb0>
 8002c68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	4638      	mov	r0, r7
 8002c70:	47c0      	blx	r8
 8002c72:	3001      	adds	r0, #1
 8002c74:	d01e      	beq.n	8002cb4 <_printf_common+0xa4>
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	68e5      	ldr	r5, [r4, #12]
 8002c7a:	6832      	ldr	r2, [r6, #0]
 8002c7c:	f003 0306 	and.w	r3, r3, #6
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	bf08      	it	eq
 8002c84:	1aad      	subeq	r5, r5, r2
 8002c86:	68a3      	ldr	r3, [r4, #8]
 8002c88:	6922      	ldr	r2, [r4, #16]
 8002c8a:	bf0c      	ite	eq
 8002c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c90:	2500      	movne	r5, #0
 8002c92:	4293      	cmp	r3, r2
 8002c94:	bfc4      	itt	gt
 8002c96:	1a9b      	subgt	r3, r3, r2
 8002c98:	18ed      	addgt	r5, r5, r3
 8002c9a:	2600      	movs	r6, #0
 8002c9c:	341a      	adds	r4, #26
 8002c9e:	42b5      	cmp	r5, r6
 8002ca0:	d11a      	bne.n	8002cd8 <_printf_common+0xc8>
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	e008      	b.n	8002cb8 <_printf_common+0xa8>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	4652      	mov	r2, sl
 8002caa:	4649      	mov	r1, r9
 8002cac:	4638      	mov	r0, r7
 8002cae:	47c0      	blx	r8
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d103      	bne.n	8002cbc <_printf_common+0xac>
 8002cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cbc:	3501      	adds	r5, #1
 8002cbe:	e7c6      	b.n	8002c4e <_printf_common+0x3e>
 8002cc0:	18e1      	adds	r1, r4, r3
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	2030      	movs	r0, #48	; 0x30
 8002cc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cca:	4422      	add	r2, r4
 8002ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cd4:	3302      	adds	r3, #2
 8002cd6:	e7c7      	b.n	8002c68 <_printf_common+0x58>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	4622      	mov	r2, r4
 8002cdc:	4649      	mov	r1, r9
 8002cde:	4638      	mov	r0, r7
 8002ce0:	47c0      	blx	r8
 8002ce2:	3001      	adds	r0, #1
 8002ce4:	d0e6      	beq.n	8002cb4 <_printf_common+0xa4>
 8002ce6:	3601      	adds	r6, #1
 8002ce8:	e7d9      	b.n	8002c9e <_printf_common+0x8e>
	...

08002cec <_printf_i>:
 8002cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cf0:	7e0f      	ldrb	r7, [r1, #24]
 8002cf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002cf4:	2f78      	cmp	r7, #120	; 0x78
 8002cf6:	4691      	mov	r9, r2
 8002cf8:	4680      	mov	r8, r0
 8002cfa:	460c      	mov	r4, r1
 8002cfc:	469a      	mov	sl, r3
 8002cfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d02:	d807      	bhi.n	8002d14 <_printf_i+0x28>
 8002d04:	2f62      	cmp	r7, #98	; 0x62
 8002d06:	d80a      	bhi.n	8002d1e <_printf_i+0x32>
 8002d08:	2f00      	cmp	r7, #0
 8002d0a:	f000 80d8 	beq.w	8002ebe <_printf_i+0x1d2>
 8002d0e:	2f58      	cmp	r7, #88	; 0x58
 8002d10:	f000 80a3 	beq.w	8002e5a <_printf_i+0x16e>
 8002d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d1c:	e03a      	b.n	8002d94 <_printf_i+0xa8>
 8002d1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d22:	2b15      	cmp	r3, #21
 8002d24:	d8f6      	bhi.n	8002d14 <_printf_i+0x28>
 8002d26:	a101      	add	r1, pc, #4	; (adr r1, 8002d2c <_printf_i+0x40>)
 8002d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d2c:	08002d85 	.word	0x08002d85
 8002d30:	08002d99 	.word	0x08002d99
 8002d34:	08002d15 	.word	0x08002d15
 8002d38:	08002d15 	.word	0x08002d15
 8002d3c:	08002d15 	.word	0x08002d15
 8002d40:	08002d15 	.word	0x08002d15
 8002d44:	08002d99 	.word	0x08002d99
 8002d48:	08002d15 	.word	0x08002d15
 8002d4c:	08002d15 	.word	0x08002d15
 8002d50:	08002d15 	.word	0x08002d15
 8002d54:	08002d15 	.word	0x08002d15
 8002d58:	08002ea5 	.word	0x08002ea5
 8002d5c:	08002dc9 	.word	0x08002dc9
 8002d60:	08002e87 	.word	0x08002e87
 8002d64:	08002d15 	.word	0x08002d15
 8002d68:	08002d15 	.word	0x08002d15
 8002d6c:	08002ec7 	.word	0x08002ec7
 8002d70:	08002d15 	.word	0x08002d15
 8002d74:	08002dc9 	.word	0x08002dc9
 8002d78:	08002d15 	.word	0x08002d15
 8002d7c:	08002d15 	.word	0x08002d15
 8002d80:	08002e8f 	.word	0x08002e8f
 8002d84:	682b      	ldr	r3, [r5, #0]
 8002d86:	1d1a      	adds	r2, r3, #4
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	602a      	str	r2, [r5, #0]
 8002d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d94:	2301      	movs	r3, #1
 8002d96:	e0a3      	b.n	8002ee0 <_printf_i+0x1f4>
 8002d98:	6820      	ldr	r0, [r4, #0]
 8002d9a:	6829      	ldr	r1, [r5, #0]
 8002d9c:	0606      	lsls	r6, r0, #24
 8002d9e:	f101 0304 	add.w	r3, r1, #4
 8002da2:	d50a      	bpl.n	8002dba <_printf_i+0xce>
 8002da4:	680e      	ldr	r6, [r1, #0]
 8002da6:	602b      	str	r3, [r5, #0]
 8002da8:	2e00      	cmp	r6, #0
 8002daa:	da03      	bge.n	8002db4 <_printf_i+0xc8>
 8002dac:	232d      	movs	r3, #45	; 0x2d
 8002dae:	4276      	negs	r6, r6
 8002db0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002db4:	485e      	ldr	r0, [pc, #376]	; (8002f30 <_printf_i+0x244>)
 8002db6:	230a      	movs	r3, #10
 8002db8:	e019      	b.n	8002dee <_printf_i+0x102>
 8002dba:	680e      	ldr	r6, [r1, #0]
 8002dbc:	602b      	str	r3, [r5, #0]
 8002dbe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002dc2:	bf18      	it	ne
 8002dc4:	b236      	sxthne	r6, r6
 8002dc6:	e7ef      	b.n	8002da8 <_printf_i+0xbc>
 8002dc8:	682b      	ldr	r3, [r5, #0]
 8002dca:	6820      	ldr	r0, [r4, #0]
 8002dcc:	1d19      	adds	r1, r3, #4
 8002dce:	6029      	str	r1, [r5, #0]
 8002dd0:	0601      	lsls	r1, r0, #24
 8002dd2:	d501      	bpl.n	8002dd8 <_printf_i+0xec>
 8002dd4:	681e      	ldr	r6, [r3, #0]
 8002dd6:	e002      	b.n	8002dde <_printf_i+0xf2>
 8002dd8:	0646      	lsls	r6, r0, #25
 8002dda:	d5fb      	bpl.n	8002dd4 <_printf_i+0xe8>
 8002ddc:	881e      	ldrh	r6, [r3, #0]
 8002dde:	4854      	ldr	r0, [pc, #336]	; (8002f30 <_printf_i+0x244>)
 8002de0:	2f6f      	cmp	r7, #111	; 0x6f
 8002de2:	bf0c      	ite	eq
 8002de4:	2308      	moveq	r3, #8
 8002de6:	230a      	movne	r3, #10
 8002de8:	2100      	movs	r1, #0
 8002dea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002dee:	6865      	ldr	r5, [r4, #4]
 8002df0:	60a5      	str	r5, [r4, #8]
 8002df2:	2d00      	cmp	r5, #0
 8002df4:	bfa2      	ittt	ge
 8002df6:	6821      	ldrge	r1, [r4, #0]
 8002df8:	f021 0104 	bicge.w	r1, r1, #4
 8002dfc:	6021      	strge	r1, [r4, #0]
 8002dfe:	b90e      	cbnz	r6, 8002e04 <_printf_i+0x118>
 8002e00:	2d00      	cmp	r5, #0
 8002e02:	d04d      	beq.n	8002ea0 <_printf_i+0x1b4>
 8002e04:	4615      	mov	r5, r2
 8002e06:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e0a:	fb03 6711 	mls	r7, r3, r1, r6
 8002e0e:	5dc7      	ldrb	r7, [r0, r7]
 8002e10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e14:	4637      	mov	r7, r6
 8002e16:	42bb      	cmp	r3, r7
 8002e18:	460e      	mov	r6, r1
 8002e1a:	d9f4      	bls.n	8002e06 <_printf_i+0x11a>
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d10b      	bne.n	8002e38 <_printf_i+0x14c>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	07de      	lsls	r6, r3, #31
 8002e24:	d508      	bpl.n	8002e38 <_printf_i+0x14c>
 8002e26:	6923      	ldr	r3, [r4, #16]
 8002e28:	6861      	ldr	r1, [r4, #4]
 8002e2a:	4299      	cmp	r1, r3
 8002e2c:	bfde      	ittt	le
 8002e2e:	2330      	movle	r3, #48	; 0x30
 8002e30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e34:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002e38:	1b52      	subs	r2, r2, r5
 8002e3a:	6122      	str	r2, [r4, #16]
 8002e3c:	f8cd a000 	str.w	sl, [sp]
 8002e40:	464b      	mov	r3, r9
 8002e42:	aa03      	add	r2, sp, #12
 8002e44:	4621      	mov	r1, r4
 8002e46:	4640      	mov	r0, r8
 8002e48:	f7ff fee2 	bl	8002c10 <_printf_common>
 8002e4c:	3001      	adds	r0, #1
 8002e4e:	d14c      	bne.n	8002eea <_printf_i+0x1fe>
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e54:	b004      	add	sp, #16
 8002e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e5a:	4835      	ldr	r0, [pc, #212]	; (8002f30 <_printf_i+0x244>)
 8002e5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002e60:	6829      	ldr	r1, [r5, #0]
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e68:	6029      	str	r1, [r5, #0]
 8002e6a:	061d      	lsls	r5, r3, #24
 8002e6c:	d514      	bpl.n	8002e98 <_printf_i+0x1ac>
 8002e6e:	07df      	lsls	r7, r3, #31
 8002e70:	bf44      	itt	mi
 8002e72:	f043 0320 	orrmi.w	r3, r3, #32
 8002e76:	6023      	strmi	r3, [r4, #0]
 8002e78:	b91e      	cbnz	r6, 8002e82 <_printf_i+0x196>
 8002e7a:	6823      	ldr	r3, [r4, #0]
 8002e7c:	f023 0320 	bic.w	r3, r3, #32
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	2310      	movs	r3, #16
 8002e84:	e7b0      	b.n	8002de8 <_printf_i+0xfc>
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	f043 0320 	orr.w	r3, r3, #32
 8002e8c:	6023      	str	r3, [r4, #0]
 8002e8e:	2378      	movs	r3, #120	; 0x78
 8002e90:	4828      	ldr	r0, [pc, #160]	; (8002f34 <_printf_i+0x248>)
 8002e92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e96:	e7e3      	b.n	8002e60 <_printf_i+0x174>
 8002e98:	0659      	lsls	r1, r3, #25
 8002e9a:	bf48      	it	mi
 8002e9c:	b2b6      	uxthmi	r6, r6
 8002e9e:	e7e6      	b.n	8002e6e <_printf_i+0x182>
 8002ea0:	4615      	mov	r5, r2
 8002ea2:	e7bb      	b.n	8002e1c <_printf_i+0x130>
 8002ea4:	682b      	ldr	r3, [r5, #0]
 8002ea6:	6826      	ldr	r6, [r4, #0]
 8002ea8:	6961      	ldr	r1, [r4, #20]
 8002eaa:	1d18      	adds	r0, r3, #4
 8002eac:	6028      	str	r0, [r5, #0]
 8002eae:	0635      	lsls	r5, r6, #24
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	d501      	bpl.n	8002eb8 <_printf_i+0x1cc>
 8002eb4:	6019      	str	r1, [r3, #0]
 8002eb6:	e002      	b.n	8002ebe <_printf_i+0x1d2>
 8002eb8:	0670      	lsls	r0, r6, #25
 8002eba:	d5fb      	bpl.n	8002eb4 <_printf_i+0x1c8>
 8002ebc:	8019      	strh	r1, [r3, #0]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	6123      	str	r3, [r4, #16]
 8002ec2:	4615      	mov	r5, r2
 8002ec4:	e7ba      	b.n	8002e3c <_printf_i+0x150>
 8002ec6:	682b      	ldr	r3, [r5, #0]
 8002ec8:	1d1a      	adds	r2, r3, #4
 8002eca:	602a      	str	r2, [r5, #0]
 8002ecc:	681d      	ldr	r5, [r3, #0]
 8002ece:	6862      	ldr	r2, [r4, #4]
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4628      	mov	r0, r5
 8002ed4:	f7fd f99c 	bl	8000210 <memchr>
 8002ed8:	b108      	cbz	r0, 8002ede <_printf_i+0x1f2>
 8002eda:	1b40      	subs	r0, r0, r5
 8002edc:	6060      	str	r0, [r4, #4]
 8002ede:	6863      	ldr	r3, [r4, #4]
 8002ee0:	6123      	str	r3, [r4, #16]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee8:	e7a8      	b.n	8002e3c <_printf_i+0x150>
 8002eea:	6923      	ldr	r3, [r4, #16]
 8002eec:	462a      	mov	r2, r5
 8002eee:	4649      	mov	r1, r9
 8002ef0:	4640      	mov	r0, r8
 8002ef2:	47d0      	blx	sl
 8002ef4:	3001      	adds	r0, #1
 8002ef6:	d0ab      	beq.n	8002e50 <_printf_i+0x164>
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	079b      	lsls	r3, r3, #30
 8002efc:	d413      	bmi.n	8002f26 <_printf_i+0x23a>
 8002efe:	68e0      	ldr	r0, [r4, #12]
 8002f00:	9b03      	ldr	r3, [sp, #12]
 8002f02:	4298      	cmp	r0, r3
 8002f04:	bfb8      	it	lt
 8002f06:	4618      	movlt	r0, r3
 8002f08:	e7a4      	b.n	8002e54 <_printf_i+0x168>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	4632      	mov	r2, r6
 8002f0e:	4649      	mov	r1, r9
 8002f10:	4640      	mov	r0, r8
 8002f12:	47d0      	blx	sl
 8002f14:	3001      	adds	r0, #1
 8002f16:	d09b      	beq.n	8002e50 <_printf_i+0x164>
 8002f18:	3501      	adds	r5, #1
 8002f1a:	68e3      	ldr	r3, [r4, #12]
 8002f1c:	9903      	ldr	r1, [sp, #12]
 8002f1e:	1a5b      	subs	r3, r3, r1
 8002f20:	42ab      	cmp	r3, r5
 8002f22:	dcf2      	bgt.n	8002f0a <_printf_i+0x21e>
 8002f24:	e7eb      	b.n	8002efe <_printf_i+0x212>
 8002f26:	2500      	movs	r5, #0
 8002f28:	f104 0619 	add.w	r6, r4, #25
 8002f2c:	e7f5      	b.n	8002f1a <_printf_i+0x22e>
 8002f2e:	bf00      	nop
 8002f30:	080031fd 	.word	0x080031fd
 8002f34:	0800320e 	.word	0x0800320e

08002f38 <__sread>:
 8002f38:	b510      	push	{r4, lr}
 8002f3a:	460c      	mov	r4, r1
 8002f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f40:	f000 f894 	bl	800306c <_read_r>
 8002f44:	2800      	cmp	r0, #0
 8002f46:	bfab      	itete	ge
 8002f48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f4c:	181b      	addge	r3, r3, r0
 8002f4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f52:	bfac      	ite	ge
 8002f54:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f56:	81a3      	strhlt	r3, [r4, #12]
 8002f58:	bd10      	pop	{r4, pc}

08002f5a <__swrite>:
 8002f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f5e:	461f      	mov	r7, r3
 8002f60:	898b      	ldrh	r3, [r1, #12]
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	4605      	mov	r5, r0
 8002f66:	460c      	mov	r4, r1
 8002f68:	4616      	mov	r6, r2
 8002f6a:	d505      	bpl.n	8002f78 <__swrite+0x1e>
 8002f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f70:	2302      	movs	r3, #2
 8002f72:	2200      	movs	r2, #0
 8002f74:	f000 f868 	bl	8003048 <_lseek_r>
 8002f78:	89a3      	ldrh	r3, [r4, #12]
 8002f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f82:	81a3      	strh	r3, [r4, #12]
 8002f84:	4632      	mov	r2, r6
 8002f86:	463b      	mov	r3, r7
 8002f88:	4628      	mov	r0, r5
 8002f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f8e:	f000 b817 	b.w	8002fc0 <_write_r>

08002f92 <__sseek>:
 8002f92:	b510      	push	{r4, lr}
 8002f94:	460c      	mov	r4, r1
 8002f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9a:	f000 f855 	bl	8003048 <_lseek_r>
 8002f9e:	1c43      	adds	r3, r0, #1
 8002fa0:	89a3      	ldrh	r3, [r4, #12]
 8002fa2:	bf15      	itete	ne
 8002fa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002faa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002fae:	81a3      	strheq	r3, [r4, #12]
 8002fb0:	bf18      	it	ne
 8002fb2:	81a3      	strhne	r3, [r4, #12]
 8002fb4:	bd10      	pop	{r4, pc}

08002fb6 <__sclose>:
 8002fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fba:	f000 b813 	b.w	8002fe4 <_close_r>
	...

08002fc0 <_write_r>:
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4d07      	ldr	r5, [pc, #28]	; (8002fe0 <_write_r+0x20>)
 8002fc4:	4604      	mov	r4, r0
 8002fc6:	4608      	mov	r0, r1
 8002fc8:	4611      	mov	r1, r2
 8002fca:	2200      	movs	r2, #0
 8002fcc:	602a      	str	r2, [r5, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	f7fe fe3e 	bl	8001c50 <_write>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	d102      	bne.n	8002fde <_write_r+0x1e>
 8002fd8:	682b      	ldr	r3, [r5, #0]
 8002fda:	b103      	cbz	r3, 8002fde <_write_r+0x1e>
 8002fdc:	6023      	str	r3, [r4, #0]
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
 8002fe0:	20000150 	.word	0x20000150

08002fe4 <_close_r>:
 8002fe4:	b538      	push	{r3, r4, r5, lr}
 8002fe6:	4d06      	ldr	r5, [pc, #24]	; (8003000 <_close_r+0x1c>)
 8002fe8:	2300      	movs	r3, #0
 8002fea:	4604      	mov	r4, r0
 8002fec:	4608      	mov	r0, r1
 8002fee:	602b      	str	r3, [r5, #0]
 8002ff0:	f7fe fe4a 	bl	8001c88 <_close>
 8002ff4:	1c43      	adds	r3, r0, #1
 8002ff6:	d102      	bne.n	8002ffe <_close_r+0x1a>
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	b103      	cbz	r3, 8002ffe <_close_r+0x1a>
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	bd38      	pop	{r3, r4, r5, pc}
 8003000:	20000150 	.word	0x20000150

08003004 <_fstat_r>:
 8003004:	b538      	push	{r3, r4, r5, lr}
 8003006:	4d07      	ldr	r5, [pc, #28]	; (8003024 <_fstat_r+0x20>)
 8003008:	2300      	movs	r3, #0
 800300a:	4604      	mov	r4, r0
 800300c:	4608      	mov	r0, r1
 800300e:	4611      	mov	r1, r2
 8003010:	602b      	str	r3, [r5, #0]
 8003012:	f7fe fe44 	bl	8001c9e <_fstat>
 8003016:	1c43      	adds	r3, r0, #1
 8003018:	d102      	bne.n	8003020 <_fstat_r+0x1c>
 800301a:	682b      	ldr	r3, [r5, #0]
 800301c:	b103      	cbz	r3, 8003020 <_fstat_r+0x1c>
 800301e:	6023      	str	r3, [r4, #0]
 8003020:	bd38      	pop	{r3, r4, r5, pc}
 8003022:	bf00      	nop
 8003024:	20000150 	.word	0x20000150

08003028 <_isatty_r>:
 8003028:	b538      	push	{r3, r4, r5, lr}
 800302a:	4d06      	ldr	r5, [pc, #24]	; (8003044 <_isatty_r+0x1c>)
 800302c:	2300      	movs	r3, #0
 800302e:	4604      	mov	r4, r0
 8003030:	4608      	mov	r0, r1
 8003032:	602b      	str	r3, [r5, #0]
 8003034:	f7fe fe42 	bl	8001cbc <_isatty>
 8003038:	1c43      	adds	r3, r0, #1
 800303a:	d102      	bne.n	8003042 <_isatty_r+0x1a>
 800303c:	682b      	ldr	r3, [r5, #0]
 800303e:	b103      	cbz	r3, 8003042 <_isatty_r+0x1a>
 8003040:	6023      	str	r3, [r4, #0]
 8003042:	bd38      	pop	{r3, r4, r5, pc}
 8003044:	20000150 	.word	0x20000150

08003048 <_lseek_r>:
 8003048:	b538      	push	{r3, r4, r5, lr}
 800304a:	4d07      	ldr	r5, [pc, #28]	; (8003068 <_lseek_r+0x20>)
 800304c:	4604      	mov	r4, r0
 800304e:	4608      	mov	r0, r1
 8003050:	4611      	mov	r1, r2
 8003052:	2200      	movs	r2, #0
 8003054:	602a      	str	r2, [r5, #0]
 8003056:	461a      	mov	r2, r3
 8003058:	f7fe fe3a 	bl	8001cd0 <_lseek>
 800305c:	1c43      	adds	r3, r0, #1
 800305e:	d102      	bne.n	8003066 <_lseek_r+0x1e>
 8003060:	682b      	ldr	r3, [r5, #0]
 8003062:	b103      	cbz	r3, 8003066 <_lseek_r+0x1e>
 8003064:	6023      	str	r3, [r4, #0]
 8003066:	bd38      	pop	{r3, r4, r5, pc}
 8003068:	20000150 	.word	0x20000150

0800306c <_read_r>:
 800306c:	b538      	push	{r3, r4, r5, lr}
 800306e:	4d07      	ldr	r5, [pc, #28]	; (800308c <_read_r+0x20>)
 8003070:	4604      	mov	r4, r0
 8003072:	4608      	mov	r0, r1
 8003074:	4611      	mov	r1, r2
 8003076:	2200      	movs	r2, #0
 8003078:	602a      	str	r2, [r5, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	f7fe fdcb 	bl	8001c16 <_read>
 8003080:	1c43      	adds	r3, r0, #1
 8003082:	d102      	bne.n	800308a <_read_r+0x1e>
 8003084:	682b      	ldr	r3, [r5, #0]
 8003086:	b103      	cbz	r3, 800308a <_read_r+0x1e>
 8003088:	6023      	str	r3, [r4, #0]
 800308a:	bd38      	pop	{r3, r4, r5, pc}
 800308c:	20000150 	.word	0x20000150

08003090 <_init>:
 8003090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003092:	bf00      	nop
 8003094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003096:	bc08      	pop	{r3}
 8003098:	469e      	mov	lr, r3
 800309a:	4770      	bx	lr

0800309c <_fini>:
 800309c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309e:	bf00      	nop
 80030a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a2:	bc08      	pop	{r3}
 80030a4:	469e      	mov	lr, r3
 80030a6:	4770      	bx	lr
