// Seed: 4173600349
module module_0;
  bit id_1;
  ;
  always @(posedge 1 or -1'b0) id_1 <= id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    output logic id_5,
    input uwire id_6
);
  always @(posedge -1) begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 ();
  logic [1 : -1] id_8;
  logic id_9 = id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4
);
  module_0 modCall_1 ();
endmodule
