<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2552052</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Aug  6 11:29:16 2019</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>48f3c4845c5d491daced728c8b529497</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>47</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>324a12f17e3e5c7181633381cddb3e12</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211753168_1777545763_0_929</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu29dr</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplusRFSOC</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffvf1760</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3192 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractcombinedpanel_add_element=1</TD>
   <TD>addilaprobespopup_ok=25</TD>
   <TD>addresstreetablepanel_address_tree_table=2</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=40</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_apply=3</TD>
   <TD>basedialog_cancel=59</TD>
   <TD>basedialog_no=2</TD>
   <TD>basedialog_ok=274</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_yes=3</TD>
   <TD>basereporttab_rerun=88</TD>
   <TD>boardchooser_board_table=1</TD>
   <TD>boardinterfaceconnectiondialog_tree_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardtreepanel_board_tree_panel=3</TD>
   <TD>boardtreepanel_connect_board_component=1</TD>
   <TD>checktimingresulttreetablepanel_check_timing_result_tree_table=6</TD>
   <TD>checktimingsectionpanel_check_timing_selection_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeplanner_yes=1</TD>
   <TD>cmdmsgdialog_messages=7</TD>
   <TD>cmdmsgdialog_ok=162</TD>
   <TD>coretreetablepanel_core_tree_table=140</TD>
</TR><TR ALIGN='LEFT'>   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>createnewdiagramdialog_design_name=4</TD>
   <TD>creatersbportdialog_active_low=5</TD>
   <TD>creatersbportdialog_create_vector=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbportdialog_frequency=5</TD>
   <TD>creatersbportdialog_from=2</TD>
   <TD>creatersbportdialog_port_name=11</TD>
   <TD>creatersbportdialog_type=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>createsrcfiledialog_file_name=12</TD>
   <TD>customizecoredialog_documentation=2</TD>
   <TD>definemodulesdialog_define_modules_and_specify_io_ports=21</TD>
   <TD>exprunmenu_change_run_settings=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>exprunmenu_make_active=7</TD>
   <TD>exprunmenu_reset_and_generate_output_products=3</TD>
   <TD>exprunproppanels_name=6</TD>
   <TD>expruntreepanel_exp_run_tree_table=289</TD>
</TR><TR ALIGN='LEFT'>   <TD>filegroupfacettable_file_group_facet_table=10</TD>
   <TD>filesetpanel_file_set_panel_tree=167</TD>
   <TD>filtertoolbar_hide_all=7</TD>
   <TD>filtertoolbar_show_all=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=275</TD>
   <TD>flownavigatorview_collapse_next_level=1</TD>
   <TD>gettingstartedview_create_new_project=1</TD>
   <TD>graphicalview_zoom_in=188</TD>
</TR><TR ALIGN='LEFT'>   <TD>graphicalview_zoom_out=102</TD>
   <TD>hacgcipsymbol_show_disabled_ports=15</TD>
   <TD>hacgctextfield_value_of_specified_parameter=11</TD>
   <TD>hacgctextfield_value_of_specified_parameter_manual=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwareilawaveformview_run_trigger_for_this_ila_core=31</TD>
   <TD>hardwareilawaveformview_run_trigger_immediate_for_this_ila_core=5</TD>
   <TD>hardwaretreepanel_hardware_tree_table=3</TD>
   <TD>hcodeeditor_close=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcodeeditor_search_text_combo_box=3</TD>
   <TD>ilaprobetablepanel_add_probe=19</TD>
   <TD>ilaprobetablepanel_remove_selected_probe=7</TD>
   <TD>ipstatussectionpanel_changes_include_new_device_support=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatussectionpanel_ip_up_to_date=3</TD>
   <TD>ipstatussectionpanel_other_change=1</TD>
   <TD>ipstatussectionpanel_upgrade_selected=48</TD>
   <TD>ipstatustablepanel_ip_status_table=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatustablepanel_more_info=2</TD>
   <TD>launchpanel_dont_show_this_dialog_again=2</TD>
   <TD>logmonitor_monitor=6</TD>
   <TD>logpanel_log_navigator=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_checkpoint=49</TD>
   <TD>mainmenumgr_constraints=6</TD>
   <TD>mainmenumgr_design_hubs=3</TD>
   <TD>mainmenumgr_edit=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_export=74</TD>
   <TD>mainmenumgr_file=120</TD>
   <TD>mainmenumgr_flow=8</TD>
   <TD>mainmenumgr_help=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=8</TD>
   <TD>mainmenumgr_ip=54</TD>
   <TD>mainmenumgr_open_block_design=3</TD>
   <TD>mainmenumgr_project=36</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_reports=26</TD>
   <TD>mainmenumgr_settings=1</TD>
   <TD>mainmenumgr_text_editor=52</TD>
   <TD>mainmenumgr_tools=163</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_view=12</TD>
   <TD>mainmenumgr_window=8</TD>
   <TD>mainwinmenumgr_layout=6</TD>
   <TD>mainwintoolbarmgr_select_or_save_window_layout=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>messagebanner_see_list_of_warning_messages=3</TD>
   <TD>messagewithoptiondialog_dont_show_this_dialog_again=2</TD>
   <TD>msgtreepanel_message_view_tree=6</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=38</TD>
</TR><TR ALIGN='LEFT'>   <TD>newexporthardwaredialog_include_bitstream=9</TD>
   <TD>newipwizard_ip_definition_source_location=54</TD>
   <TD>newipwizard_package_block_design_from_current=58</TD>
   <TD>newipwizard_package_specified_directory_choose=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>newipwizard_package_your_current_project_use=3</TD>
   <TD>newipwizard_select_block_design=55</TD>
   <TD>numjobschooser_number_of_jobs=1</TD>
   <TD>packagerstepcontentpanel_messages=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>packagerstepspanel_packager_steps_list=83</TD>
   <TD>pacommandnames_add_config_memory=3</TD>
   <TD>pacommandnames_add_module_to_bd=7</TD>
   <TD>pacommandnames_add_sources=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_connect_ports=27</TD>
   <TD>pacommandnames_auto_connect_target=10</TD>
   <TD>pacommandnames_auto_update_hier=15</TD>
   <TD>pacommandnames_close_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_create_top_hdl=2</TD>
   <TD>pacommandnames_customize_rsb_bloc=2</TD>
   <TD>pacommandnames_disconnect_rsb_pin=18</TD>
   <TD>pacommandnames_export_hardware=28</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_fed_toggle_routing_resources=3</TD>
   <TD>pacommandnames_generate_composite_file=7</TD>
   <TD>pacommandnames_goto_source=23</TD>
   <TD>pacommandnames_ip_packager_wizard=62</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_launch_hardware=27</TD>
   <TD>pacommandnames_license=1</TD>
   <TD>pacommandnames_license_manage=3</TD>
   <TD>pacommandnames_packager_create_interface_definition=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_program_fpga=2</TD>
   <TD>pacommandnames_regenerate_layout=26</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
   <TD>pacommandnames_reset_composite_file=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reset_runs=2</TD>
   <TD>pacommandnames_set_as_top=2</TD>
   <TD>pacommandnames_show_product_guide=1</TD>
   <TD>pacommandnames_simulation_run=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_stop_trigger=1</TD>
   <TD>pacommandnames_toggle_view_nav=10</TD>
   <TD>pacommandnames_validate_rsb_design=52</TD>
   <TD>paviews_code=19</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_dashboard=86</TD>
   <TD>paviews_device=17</TD>
   <TD>paviews_package_ip=38</TD>
   <TD>paviews_project_summary=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_tcl_object_view=2</TD>
   <TD>planaheadtab_refresh_changed_modules=46</TD>
   <TD>planaheadtab_refresh_ip_catalog=4</TD>
   <TD>planaheadtab_show_flow_navigator=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>probesview_probes_tree=34</TD>
   <TD>probevaluetablepanel_text_field=8</TD>
   <TD>programdebugtab_open_target=4</TD>
   <TD>programdebugtab_program_device=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_refresh_device=12</TD>
   <TD>programfpgadialog_program=33</TD>
   <TD>programfpgadialog_specify_bitstream_file=5</TD>
   <TD>programfpgadialog_specify_debug_probes_file=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>programoptionspanelimpl_strategy=6</TD>
   <TD>progressdialog_background=44</TD>
   <TD>progressdialog_cancel=3</TD>
   <TD>projectnamechooser_project_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projecttab_reload=3</TD>
   <TD>rdicommands_custom_commands=8</TD>
   <TD>rdicommands_delete=4</TD>
   <TD>rdicommands_properties=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_settings=4</TD>
   <TD>rdiviews_waveform_viewer=112</TD>
   <TD>removesourcesdialog_also_delete=3</TD>
   <TD>reviewcontentpanel_edit_packaging_settings=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>reviewcontentpanel_package_ip=5</TD>
   <TD>reviewcontentpanel_re_package_ip=51</TD>
   <TD>rsbaddmoduledialog_hide_incompatible_modules=3</TD>
   <TD>rsbaddmoduledialog_module_list=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbapplyautomationbar_run_block_automation=8</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=40</TD>
   <TD>rsbblockproppanels_name=6</TD>
   <TD>rsbexternalinterfaceproppanels_associated_clock_port=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbexternalinterfaceproppanels_name=11</TD>
   <TD>rsbexternalportproppanels_frequency=1</TD>
   <TD>rsbexternalportproppanels_name=48</TD>
   <TD>rsbexternalportproppanels_polarity=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=4</TD>
   <TD>selectmenu_highlight=52</TD>
   <TD>settingsdialog_project_tree=14</TD>
   <TD>settingsprojectippackagerpage_ip_location=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectrunpage_choose_report_strategy=1</TD>
   <TD>signaltreepanel_signal_tree_table=59</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=41</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_reset_output_products=7</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=4</TD>
   <TD>srcchooserpanel_create_file=12</TD>
   <TD>srcchooserpanel_make_local_copy_of_these_files_into=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_documentation=1</TD>
   <TD>srcmenu_ip_hierarchy=14</TD>
   <TD>statemonitor_reset_run=3</TD>
   <TD>syntheticagettingstartedview_recent_projects=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticastatemonitor_cancel=11</TD>
   <TD>systembuildermenu_add_ip=26</TD>
   <TD>systembuildermenu_add_module=20</TD>
   <TD>systembuildermenu_clear_debug=39</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_create_port=11</TD>
   <TD>systembuildermenu_debug=41</TD>
   <TD>systembuildermenu_ip_documentation=8</TD>
   <TD>systembuilderview_add_ip=31</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_expand_collapse=41</TD>
   <TD>systembuilderview_orientation=39</TD>
   <TD>systembuilderview_pinning=285</TD>
   <TD>systemtab_report_ip_status=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtab_show_ip_status=26</TD>
   <TD>systemtreeview_system_tree=1</TD>
   <TD>taskbanner_close=5</TD>
   <TD>tclconsoleview_tcl_console_code_editor=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttreetable_treetable=109</TD>
   <TD>tclobjectview_copy_properties=1</TD>
   <TD>timingitemflattablepanel_table=10</TD>
   <TD>touchpointsurveydialog_no=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggersetuppanel_table=87</TD>
   <TD>triggerstatuspanel_run_trigger_for_this_ila_core=45</TD>
   <TD>triggerstatuspanel_run_trigger_immediate_for_this_ila_core=20</TD>
   <TD>triggerstatuspanel_stop_trigger_for_this_ila_core=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggerstatuspanel_toggle_auto_re_trigger_mode=14</TD>
   <TD>waveformnametree_waveform_name_tree=138</TD>
   <TD>waveformview_add=11</TD>
   <TD>xpg_textfield_value_of_specified_parameter=2</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addcfgmem=3</TD>
   <TD>addmoduletoblockdesign=7</TD>
   <TD>addsources=14</TD>
   <TD>autoconnectport=57</TD>
</TR><TR ALIGN='LEFT'>   <TD>autoconnecttarget=10</TD>
   <TD>closeproject=1</TD>
   <TD>createblockdesign=4</TD>
   <TD>createinterfacedefinitionhandler=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>createtophdl=2</TD>
   <TD>customizersbblock=97</TD>
   <TD>disconnectrsbpin=18</TD>
   <TD>editcopy=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>editdelete=71</TD>
   <TD>editpaste=9</TD>
   <TD>editproperties=1</TD>
   <TD>editundo=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>fedtoggleroutingresourcescmdhandler=3</TD>
   <TD>generateoutputforbdfile=1</TD>
   <TD>ippackagerhandler=51</TD>
   <TD>ippackagerwizardhandler=60</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchprogramfpga=35</TD>
   <TD>managecompositetargets=12</TD>
   <TD>newexporthardware=28</TD>
   <TD>newlaunchhardware=27</TD>
</TR><TR ALIGN='LEFT'>   <TD>newproject=1</TD>
   <TD>openblockdesign=66</TD>
   <TD>openhardwaremanager=57</TD>
   <TD>openrecenttarget=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdevice=24</TD>
   <TD>recustomizecore=1</TD>
   <TD>refreshdevice=12</TD>
   <TD>regeneratersblayout=26</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatus=10</TD>
   <TD>reporttimingsummary=2</TD>
   <TD>runbitgen=74</TD>
   <TD>runimplementation=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>runsynthesis=2</TD>
   <TD>runtrigger=74</TD>
   <TD>runtriggerimmediate=25</TD>
   <TD>savedesign=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>savefileproxyhandler=1</TD>
   <TD>saversbdesign=94</TD>
   <TD>settopnode=2</TD>
   <TD>showproductguide=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showsource=23</TD>
   <TD>showview=5</TD>
   <TD>stoptrigger=17</TD>
   <TD>tclfind=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>toggleviewnavigator=10</TD>
   <TD>toolssettings=5</TD>
   <TD>updateregid=4</TD>
   <TD>upgradeip=48</TD>
</TR><TR ALIGN='LEFT'>   <TD>validatersbdesign=52</TD>
   <TD>viewlayoutcmd=2</TD>
   <TD>viewtaskimplementation=6</TD>
   <TD>viewtaskprojectmanager=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskrtlanalysis=11</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=13</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_lo_effort</TD>
   <TD>currentsynthesisrun=synth_lo_effort</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=11</TD>
   <TD>export_simulation_ies=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=11</TD>
   <TD>export_simulation_questa=11</TD>
   <TD>export_simulation_riviera=11</TD>
   <TD>export_simulation_vcs=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=11</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=20</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=20</TD>
   <TD>totalsynthesisruns=20</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bscane2=1</TD>
    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce=2</TD>
    <TD>carry8=370</TD>
    <TD>diffinbuf=1</TD>
    <TD>fdce=10866</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=24</TD>
    <TD>fdre=37323</TD>
    <TD>fdse=902</TD>
    <TD>gnd=1388</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsadc=4</TD>
    <TD>hsdac=4</TD>
    <TD>ibufctrl=4</TD>
    <TD>inbuf=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=519</TD>
    <TD>lut2=2510</TD>
    <TD>lut3=2523</TD>
    <TD>lut4=8742</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=2642</TD>
    <TD>lut6=10822</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=231</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=21</TD>
    <TD>obuf=9</TD>
    <TD>ramb36e2=448</TD>
    <TD>ramd32=7320</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32=1064</TD>
    <TD>srl16e=138</TD>
    <TD>srlc16e=8</TD>
    <TD>uram288=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=1339</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=1</TD>
    <TD>bscane2=1</TD>
    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce=2</TD>
    <TD>carry8=370</TD>
    <TD>fdce=10866</TD>
    <TD>fdpe=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=37323</TD>
    <TD>fdse=902</TD>
    <TD>gnd=1388</TD>
    <TD>hsadc=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsdac=4</TD>
    <TD>ibuf=3</TD>
    <TD>ibufds=1</TD>
    <TD>lut1=519</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=2510</TD>
    <TD>lut3=2523</TD>
    <TD>lut4=8742</TD>
    <TD>lut5=2562</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=10742</TD>
    <TD>lut6_2=80</TD>
    <TD>mmcme4_adv=1</TD>
    <TD>muxf7=231</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=21</TD>
    <TD>obuf=9</TD>
    <TD>ram32m=16</TD>
    <TD>ram32m16=516</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=448</TD>
    <TD>srl16e=138</TD>
    <TD>srlc16e=8</TD>
    <TD>uram288=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=1339</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_route</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=768</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=41645</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=140</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=12</TD>
    <TD>numhdlrefblks=2</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=12</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=rfsoc_adc_data_capture</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_clkrst_cnt=1</TD>
    <TD>iptotal=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>maxhierdepth=0</TD>
    <TD>numblks=8</TD>
    <TD>numhdlrefblks=3</TD>
    <TD>numhierblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=rfsoc_data_pipeline</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=3</TD>
    <TD>da_board_cnt=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_clkrst_cnt=1</TD>
    <TD>da_mb_cnt=1</TD>
    <TD>da_rf_converter_usp_cnt=2</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>maxhierdepth=1</TD>
    <TD>numblks=45</TD>
    <TD>numhdlrefblks=1</TD>
    <TD>numhierblks=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=18</TD>
    <TD>numreposblks=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=top_level</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=3</TD>
    <TD>numhdlrefblks=2</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=3</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=trigger_controller</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>MDM/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_size=32</TD>
    <TD>c_avoid_primitives=0</TD>
    <TD>c_bscanid=76547328</TD>
    <TD>c_data_size=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dbg_mem_access=0</TD>
    <TD>c_dbg_reg_access=0</TD>
    <TD>c_debug_interface=0</TD>
    <TD>c_ext_trig_reset_value=0xF1234</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_interconnect=2</TD>
    <TD>c_jtag_chain=2</TD>
    <TD>c_m_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=32</TD>
    <TD>c_m_axi_thread_id_width=1</TD>
    <TD>c_m_axis_data_width=32</TD>
    <TD>c_m_axis_id_width=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mb_dbg_ports=1</TD>
    <TD>c_s_axi_aclk_freq_hz=100000000</TD>
    <TD>c_s_axi_addr_width=4</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_async_reset=0</TD>
    <TD>c_trace_clk_freq_hz=200000000</TD>
    <TD>c_trace_clk_out_phase=90</TD>
    <TD>c_trace_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_id=110</TD>
    <TD>c_trace_output=0</TD>
    <TD>c_trace_protocol=1</TD>
    <TD>c_use_bscan=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_config_reset=0</TD>
    <TD>c_use_cross_trigger=0</TD>
    <TD>c_use_uart=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=mdm</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>MicroBlaze/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_tag_bits=17</TD>
    <TD>c_allow_dcache_wr=1</TD>
    <TD>c_allow_icache_wr=1</TD>
    <TD>c_area_optimized=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_async_interrupt=1</TD>
    <TD>c_async_wakeup=3</TD>
    <TD>c_avoid_primitives=0</TD>
    <TD>c_base_vectors=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_branch_target_cache_size=0</TD>
    <TD>c_cache_byte_size=8192</TD>
    <TD>c_d_axi=1</TD>
    <TD>c_d_lmb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_daddr_size=32</TD>
    <TD>c_data_size=32</TD>
    <TD>c_dcache_addr_tag=17</TD>
    <TD>c_dcache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_baseaddr=0x0000000000000000</TD>
    <TD>c_dcache_byte_size=8192</TD>
    <TD>c_dcache_data_width=0</TD>
    <TD>c_dcache_force_tag_lutram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dcache_highaddr=0x000000003FFFFFFF</TD>
    <TD>c_dcache_line_len=4</TD>
    <TD>c_dcache_use_writeback=0</TD>
    <TD>c_dcache_victims=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_counter_width=32</TD>
    <TD>c_debug_enabled=1</TD>
    <TD>c_debug_event_counters=5</TD>
    <TD>c_debug_external_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_interface=0</TD>
    <TD>c_debug_latency_counters=1</TD>
    <TD>c_debug_profile_size=0</TD>
    <TD>c_debug_trace_async_reset=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_debug_trace_size=8192</TD>
    <TD>c_div_zero_exception=0</TD>
    <TD>c_dynamic_bus_sizing=0</TD>
    <TD>c_ecc_use_ce_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_edge_is_positive=1</TD>
    <TD>c_endianness=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fault_tolerant=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fpu_exception=0</TD>
    <TD>c_freq=100000000</TD>
    <TD>c_fsl_exception=0</TD>
    <TD>c_fsl_links=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_i_axi=0</TD>
    <TD>c_i_lmb=1</TD>
    <TD>c_iaddr_size=32</TD>
    <TD>c_icache_always_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_baseaddr=0x0000000000000000</TD>
    <TD>c_icache_data_width=0</TD>
    <TD>c_icache_force_tag_lutram=0</TD>
    <TD>c_icache_highaddr=0x000000003FFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_icache_line_len=4</TD>
    <TD>c_icache_streams=0</TD>
    <TD>c_icache_victims=0</TD>
    <TD>c_ill_opcode_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_imprecise_exceptions=0</TD>
    <TD>c_instance=top_level_microblaze_0_0</TD>
    <TD>c_instr_size=32</TD>
    <TD>c_interconnect=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interrupt_is_edge=0</TD>
    <TD>c_lmb_data_size=32</TD>
    <TD>c_lockstep_master=0</TD>
    <TD>c_lockstep_slave=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m0_axis_data_width=32</TD>
    <TD>c_m10_axis_data_width=32</TD>
    <TD>c_m11_axis_data_width=32</TD>
    <TD>c_m12_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m13_axis_data_width=32</TD>
    <TD>c_m14_axis_data_width=32</TD>
    <TD>c_m15_axis_data_width=32</TD>
    <TD>c_m1_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m2_axis_data_width=32</TD>
    <TD>c_m3_axis_data_width=32</TD>
    <TD>c_m4_axis_data_width=32</TD>
    <TD>c_m5_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m6_axis_data_width=32</TD>
    <TD>c_m7_axis_data_width=32</TD>
    <TD>c_m8_axis_data_width=32</TD>
    <TD>c_m9_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_d_bus_exception=0</TD>
    <TD>c_m_axi_dc_addr_width=32</TD>
    <TD>c_m_axi_dc_aruser_width=5</TD>
    <TD>c_m_axi_dc_awuser_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_buser_width=1</TD>
    <TD>c_m_axi_dc_data_width=32</TD>
    <TD>c_m_axi_dc_exclusive_access=0</TD>
    <TD>c_m_axi_dc_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dc_thread_id_width=1</TD>
    <TD>c_m_axi_dc_user_value=31</TD>
    <TD>c_m_axi_dc_wuser_width=1</TD>
    <TD>c_m_axi_dp_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_dp_data_width=32</TD>
    <TD>c_m_axi_dp_exclusive_access=0</TD>
    <TD>c_m_axi_dp_thread_id_width=1</TD>
    <TD>c_m_axi_i_bus_exception=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_addr_width=32</TD>
    <TD>c_m_axi_ic_aruser_width=5</TD>
    <TD>c_m_axi_ic_awuser_width=5</TD>
    <TD>c_m_axi_ic_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_data_width=32</TD>
    <TD>c_m_axi_ic_ruser_width=1</TD>
    <TD>c_m_axi_ic_thread_id_width=1</TD>
    <TD>c_m_axi_ic_user_value=31</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ic_wuser_width=1</TD>
    <TD>c_m_axi_ip_addr_width=32</TD>
    <TD>c_m_axi_ip_data_width=32</TD>
    <TD>c_m_axi_ip_thread_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmu_dtlb_size=4</TD>
    <TD>c_mmu_itlb_size=2</TD>
    <TD>c_mmu_privileged_instr=0</TD>
    <TD>c_mmu_tlb_access=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mmu_zones=16</TD>
    <TD>c_num_sync_ff_clk=2</TD>
    <TD>c_num_sync_ff_clk_debug=2</TD>
    <TD>c_num_sync_ff_clk_irq=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_sync_ff_dbg_clk=1</TD>
    <TD>c_num_sync_ff_dbg_trace_clk=2</TD>
    <TD>c_number_of_pc_brk=1</TD>
    <TD>c_number_of_rd_addr_brk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_number_of_wr_addr_brk=0</TD>
    <TD>c_opcode_0x0_illegal=0</TD>
    <TD>c_optimization=0</TD>
    <TD>c_pc_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_piaddr_size=32</TD>
    <TD>c_pvr=0</TD>
    <TD>c_pvr_user1=0x00</TD>
    <TD>c_pvr_user2=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_msr=0x00000000</TD>
    <TD>c_s0_axis_data_width=32</TD>
    <TD>c_s10_axis_data_width=32</TD>
    <TD>c_s11_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s12_axis_data_width=32</TD>
    <TD>c_s13_axis_data_width=32</TD>
    <TD>c_s14_axis_data_width=32</TD>
    <TD>c_s15_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s1_axis_data_width=32</TD>
    <TD>c_s2_axis_data_width=32</TD>
    <TD>c_s3_axis_data_width=32</TD>
    <TD>c_s4_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s5_axis_data_width=32</TD>
    <TD>c_s6_axis_data_width=32</TD>
    <TD>c_s7_axis_data_width=32</TD>
    <TD>c_s8_axis_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s9_axis_data_width=32</TD>
    <TD>c_sco=0</TD>
    <TD>c_unaligned_exceptions=0</TD>
    <TD>c_use_barrel=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_branch_target_cache=0</TD>
    <TD>c_use_config_reset=0</TD>
    <TD>c_use_dcache=0</TD>
    <TD>c_use_div=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ext_brk=0</TD>
    <TD>c_use_ext_nm_brk=0</TD>
    <TD>c_use_extended_fsl_instr=1</TD>
    <TD>c_use_fpu=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_hw_mul=0</TD>
    <TD>c_use_icache=0</TD>
    <TD>c_use_interrupt=0</TD>
    <TD>c_use_mmu=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_msr_instr=0</TD>
    <TD>c_use_non_secure=0</TD>
    <TD>c_use_pcmp_instr=0</TD>
    <TD>c_use_reorder_instr=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_stack_protection=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=microblaze</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=11.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>adc_controller/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>adc_capture_count_sclk=12</TD>
    <TD>buffer_flush_bit=5</TD>
    <TD>core_container=NA</TD>
    <TD>cycles_sclk=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>locking_sclk=3</TD>
    <TD>pre_waveform_sclk=10</TD>
    <TD>ready_bit=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sdata=4</TD>
    <TD>trigger_override_bit=0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=adc_controller</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>zeros_sclk=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_20_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000001200000010000000100000000c</TD>
    <TD>c_m_axi_base_addr=0x0000000044a00000000000004000000000000000406000000000000041400000</TD>
    <TD>c_m_axi_read_connectivity=0x00000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x00000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x00000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=4</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_gpio/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_all_inputs=0</TD>
    <TD>c_all_inputs_2=0</TD>
    <TD>c_all_outputs=1</TD>
    <TD>c_all_outputs_2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_default=0x00000000</TD>
    <TD>c_dout_default_2=0x00000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gpio2_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpio_width=8</TD>
    <TD>c_interrupt_present=0</TD>
    <TD>c_is_dual=1</TD>
    <TD>c_s_axi_addr_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_tri_default=0xFFFFFFFF</TD>
    <TD>c_tri_default_2=0xFFFFFFFF</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_gpio</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uartlite/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baudrate=230400</TD>
    <TD>c_data_bits=8</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_odd_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_aclk_freq_hz=100000000</TD>
    <TD>c_s_axi_addr_width=4</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_use_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uartlite</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/10</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=16</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/11</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=256</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=16</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/12</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=16</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/13</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=256</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=4096</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/14</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=16</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=16</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=16</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=16</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_1_top/9</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=32768</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=1</TD>
    <TD>c_is_aclk_async=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_dwidth_converter_v1_1_18_axis_dwidth_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=256</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_s_axis_tdata_width=32</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=18</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_mux/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>gpio_bit=2</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=axis_mux</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_register_slice_v1_1_19_axis_register_slice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=128</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_num_slr_crossings=0</TD>
    <TD>c_pipelines_master=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pipelines_middle=0</TD>
    <TD>c_pipelines_slave=0</TD>
    <TD>c_reg_config=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=19</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_register_slice</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_tready_slice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>buffer_flush_bit=5</TD>
    <TD>core_container=NA</TD>
    <TD>cycles_sclk=8</TD>
    <TD>iptotal=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>locking_sclk=3</TD>
    <TD>post_delay_sclk=13</TD>
    <TD>pre_waveform_sclk=10</TD>
    <TD>ready_bit=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sdata=4</TD>
    <TD>trigger_override_bit=0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=axis_tready_slice</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>zeros_sclk=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=128</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     53.467544 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=1</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=top_level_lmb_bram_0.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=2</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=131072</TD>
    <TD>c_read_depth_b=131072</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=1</TD>
    <TD>c_use_byte_web=1</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=4</TD>
    <TD>c_web_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=131072</TD>
    <TD>c_write_depth_b=131072</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
    <TD>c_xdevicefamily=zynquplus</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>channel_select/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>sclk=9</TD>
    <TD>sdata=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=channel_select</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_3_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=3.333</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=top_level_clk_wiz_1_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000007FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000040000000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_bram_if_cntlr/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baseaddr=0x0000000000000000</TD>
    <TD>c_bram_awidth=32</TD>
    <TD>c_ce_counter_width=0</TD>
    <TD>c_ce_failing_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_register=0</TD>
    <TD>c_ecc_onoff_reset_value=1</TD>
    <TD>c_ecc_status_registers=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_highaddr=0x000000000007FFFF</TD>
    <TD>c_interconnect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_mask=0x0000000000000000</TD>
    <TD>c_mask1=0x0000000000800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mask2=0x0000000000800000</TD>
    <TD>c_mask3=0x0000000000800000</TD>
    <TD>c_num_lmb=1</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_ue_failing_registers=0</TD>
    <TD>c_write_access=2</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=lmb_bram_if_cntlr</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>lmb_v10/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_ext_reset_high=1</TD>
    <TD>c_lmb_awidth=32</TD>
    <TD>c_lmb_dwidth=32</TD>
    <TD>c_lmb_num_slaves=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=lmb_v10</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=5</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>rfsoc_adc_data_capture/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=rfsoc_adc_data_capture</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>rfsoc_data_pipeline/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=16</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=rfsoc_data_pipeline</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>trigger_controller/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=trigger_controller</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>trigger_module/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>count_cycles=2</TD>
    <TD>gpio_trigger=11</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=module_ref</TD>
    <TD>x_ipname=trigger_module</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usp_rf_data_converter_v2_1_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_adc00_dig_port=1</TD>
    <TD>c_adc01_dig_port=0</TD>
    <TD>c_adc02_dig_port=0</TD>
    <TD>c_adc03_dig_port=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc0_band=0</TD>
    <TD>c_adc0_clock_dist=0</TD>
    <TD>c_adc0_clock_source=0</TD>
    <TD>c_adc0_decimation=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc0_enable=1</TD>
    <TD>c_adc0_fabric_freq=250.000</TD>
    <TD>c_adc0_fbdiv=48</TD>
    <TD>c_adc0_fs_max=2.058</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc0_link_coupling=0</TD>
    <TD>c_adc0_multi_tile_sync=false</TD>
    <TD>c_adc0_outclk_freq=250.000</TD>
    <TD>c_adc0_outdiv=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc0_pll_enable=true</TD>
    <TD>c_adc0_refclk_div=1</TD>
    <TD>c_adc0_refclk_freq=250.000</TD>
    <TD>c_adc0_sampling_rate=2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc0_slices=4</TD>
    <TD>c_adc0_vco=12000.0</TD>
    <TD>c_adc10_dig_port=0</TD>
    <TD>c_adc11_dig_port=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc12_dig_port=0</TD>
    <TD>c_adc13_dig_port=0</TD>
    <TD>c_adc1_band=0</TD>
    <TD>c_adc1_clock_dist=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc1_clock_source=1</TD>
    <TD>c_adc1_decimation=0</TD>
    <TD>c_adc1_enable=0</TD>
    <TD>c_adc1_fabric_freq=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc1_fbdiv=10</TD>
    <TD>c_adc1_fs_max=2.058</TD>
    <TD>c_adc1_link_coupling=0</TD>
    <TD>c_adc1_multi_tile_sync=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc1_outclk_freq=31.250</TD>
    <TD>c_adc1_outdiv=2</TD>
    <TD>c_adc1_pll_enable=false</TD>
    <TD>c_adc1_refclk_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc1_refclk_freq=2000.000</TD>
    <TD>c_adc1_sampling_rate=2.0</TD>
    <TD>c_adc1_slices=4</TD>
    <TD>c_adc1_vco=8500.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc20_dig_port=0</TD>
    <TD>c_adc21_dig_port=0</TD>
    <TD>c_adc22_dig_port=0</TD>
    <TD>c_adc23_dig_port=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc2_band=0</TD>
    <TD>c_adc2_clock_dist=0</TD>
    <TD>c_adc2_clock_source=2</TD>
    <TD>c_adc2_decimation=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc2_enable=0</TD>
    <TD>c_adc2_fabric_freq=0.0</TD>
    <TD>c_adc2_fbdiv=10</TD>
    <TD>c_adc2_fs_max=2.058</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc2_link_coupling=0</TD>
    <TD>c_adc2_multi_tile_sync=false</TD>
    <TD>c_adc2_outclk_freq=31.250</TD>
    <TD>c_adc2_outdiv=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc2_pll_enable=false</TD>
    <TD>c_adc2_refclk_div=1</TD>
    <TD>c_adc2_refclk_freq=2000.000</TD>
    <TD>c_adc2_sampling_rate=2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc2_slices=4</TD>
    <TD>c_adc2_vco=8500.0</TD>
    <TD>c_adc30_dig_port=0</TD>
    <TD>c_adc31_dig_port=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc32_dig_port=0</TD>
    <TD>c_adc33_dig_port=0</TD>
    <TD>c_adc3_band=0</TD>
    <TD>c_adc3_clock_dist=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc3_clock_source=3</TD>
    <TD>c_adc3_decimation=0</TD>
    <TD>c_adc3_enable=0</TD>
    <TD>c_adc3_fabric_freq=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc3_fbdiv=10</TD>
    <TD>c_adc3_fs_max=2.058</TD>
    <TD>c_adc3_link_coupling=0</TD>
    <TD>c_adc3_multi_tile_sync=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc3_outclk_freq=31.250</TD>
    <TD>c_adc3_outdiv=2</TD>
    <TD>c_adc3_pll_enable=false</TD>
    <TD>c_adc3_refclk_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc3_refclk_freq=2000.000</TD>
    <TD>c_adc3_sampling_rate=2.0</TD>
    <TD>c_adc3_slices=4</TD>
    <TD>c_adc3_vco=8500.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_bypass_bg_cal00=false</TD>
    <TD>c_adc_bypass_bg_cal01=false</TD>
    <TD>c_adc_bypass_bg_cal02=false</TD>
    <TD>c_adc_bypass_bg_cal03=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_bypass_bg_cal10=false</TD>
    <TD>c_adc_bypass_bg_cal11=false</TD>
    <TD>c_adc_bypass_bg_cal12=false</TD>
    <TD>c_adc_bypass_bg_cal13=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_bypass_bg_cal20=false</TD>
    <TD>c_adc_bypass_bg_cal21=false</TD>
    <TD>c_adc_bypass_bg_cal22=false</TD>
    <TD>c_adc_bypass_bg_cal23=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_bypass_bg_cal30=false</TD>
    <TD>c_adc_bypass_bg_cal31=false</TD>
    <TD>c_adc_bypass_bg_cal32=false</TD>
    <TD>c_adc_bypass_bg_cal33=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_calopt_mode00=1</TD>
    <TD>c_adc_calopt_mode01=1</TD>
    <TD>c_adc_calopt_mode02=1</TD>
    <TD>c_adc_calopt_mode03=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_calopt_mode10=1</TD>
    <TD>c_adc_calopt_mode11=1</TD>
    <TD>c_adc_calopt_mode12=1</TD>
    <TD>c_adc_calopt_mode13=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_calopt_mode20=1</TD>
    <TD>c_adc_calopt_mode21=1</TD>
    <TD>c_adc_calopt_mode22=1</TD>
    <TD>c_adc_calopt_mode23=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_calopt_mode30=1</TD>
    <TD>c_adc_calopt_mode31=1</TD>
    <TD>c_adc_calopt_mode32=1</TD>
    <TD>c_adc_calopt_mode33=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_coarse_mixer_freq00=0</TD>
    <TD>c_adc_coarse_mixer_freq01=0</TD>
    <TD>c_adc_coarse_mixer_freq02=0</TD>
    <TD>c_adc_coarse_mixer_freq03=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_coarse_mixer_freq10=0</TD>
    <TD>c_adc_coarse_mixer_freq11=0</TD>
    <TD>c_adc_coarse_mixer_freq12=0</TD>
    <TD>c_adc_coarse_mixer_freq13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_coarse_mixer_freq20=0</TD>
    <TD>c_adc_coarse_mixer_freq21=0</TD>
    <TD>c_adc_coarse_mixer_freq22=0</TD>
    <TD>c_adc_coarse_mixer_freq23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_coarse_mixer_freq30=0</TD>
    <TD>c_adc_coarse_mixer_freq31=0</TD>
    <TD>c_adc_coarse_mixer_freq32=0</TD>
    <TD>c_adc_coarse_mixer_freq33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_type00=0</TD>
    <TD>c_adc_data_type01=0</TD>
    <TD>c_adc_data_type02=0</TD>
    <TD>c_adc_data_type03=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_type10=0</TD>
    <TD>c_adc_data_type11=0</TD>
    <TD>c_adc_data_type12=0</TD>
    <TD>c_adc_data_type13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_type20=0</TD>
    <TD>c_adc_data_type21=0</TD>
    <TD>c_adc_data_type22=0</TD>
    <TD>c_adc_data_type23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_type30=0</TD>
    <TD>c_adc_data_type31=0</TD>
    <TD>c_adc_data_type32=0</TD>
    <TD>c_adc_data_type33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_width00=8</TD>
    <TD>c_adc_data_width01=8</TD>
    <TD>c_adc_data_width02=8</TD>
    <TD>c_adc_data_width03=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_width10=8</TD>
    <TD>c_adc_data_width11=8</TD>
    <TD>c_adc_data_width12=8</TD>
    <TD>c_adc_data_width13=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_width20=8</TD>
    <TD>c_adc_data_width21=8</TD>
    <TD>c_adc_data_width22=8</TD>
    <TD>c_adc_data_width23=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_data_width30=8</TD>
    <TD>c_adc_data_width31=8</TD>
    <TD>c_adc_data_width32=8</TD>
    <TD>c_adc_data_width33=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_debug=false</TD>
    <TD>c_adc_decimation_mode00=1</TD>
    <TD>c_adc_decimation_mode01=0</TD>
    <TD>c_adc_decimation_mode02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_decimation_mode03=0</TD>
    <TD>c_adc_decimation_mode10=0</TD>
    <TD>c_adc_decimation_mode11=0</TD>
    <TD>c_adc_decimation_mode12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_decimation_mode13=0</TD>
    <TD>c_adc_decimation_mode20=0</TD>
    <TD>c_adc_decimation_mode21=0</TD>
    <TD>c_adc_decimation_mode22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_decimation_mode23=0</TD>
    <TD>c_adc_decimation_mode30=0</TD>
    <TD>c_adc_decimation_mode31=0</TD>
    <TD>c_adc_decimation_mode32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_decimation_mode33=0</TD>
    <TD>c_adc_dither00=true</TD>
    <TD>c_adc_dither01=true</TD>
    <TD>c_adc_dither02=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_dither03=true</TD>
    <TD>c_adc_dither10=true</TD>
    <TD>c_adc_dither11=true</TD>
    <TD>c_adc_dither12=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_dither13=true</TD>
    <TD>c_adc_dither20=true</TD>
    <TD>c_adc_dither21=true</TD>
    <TD>c_adc_dither22=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_dither23=true</TD>
    <TD>c_adc_dither30=true</TD>
    <TD>c_adc_dither31=true</TD>
    <TD>c_adc_dither32=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_dither33=true</TD>
    <TD>c_adc_lm00=0</TD>
    <TD>c_adc_lm01=0</TD>
    <TD>c_adc_lm02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_lm03=0</TD>
    <TD>c_adc_lm10=0</TD>
    <TD>c_adc_lm11=0</TD>
    <TD>c_adc_lm12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_lm13=0</TD>
    <TD>c_adc_lm20=0</TD>
    <TD>c_adc_lm21=0</TD>
    <TD>c_adc_lm22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_lm23=0</TD>
    <TD>c_adc_lm30=0</TD>
    <TD>c_adc_lm31=0</TD>
    <TD>c_adc_lm32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_lm33=0</TD>
    <TD>c_adc_mixer_mode00=2</TD>
    <TD>c_adc_mixer_mode01=2</TD>
    <TD>c_adc_mixer_mode02=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_mode03=2</TD>
    <TD>c_adc_mixer_mode10=2</TD>
    <TD>c_adc_mixer_mode11=2</TD>
    <TD>c_adc_mixer_mode12=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_mode13=2</TD>
    <TD>c_adc_mixer_mode20=2</TD>
    <TD>c_adc_mixer_mode21=2</TD>
    <TD>c_adc_mixer_mode22=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_mode23=2</TD>
    <TD>c_adc_mixer_mode30=2</TD>
    <TD>c_adc_mixer_mode31=2</TD>
    <TD>c_adc_mixer_mode32=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_mode33=2</TD>
    <TD>c_adc_mixer_type00=0</TD>
    <TD>c_adc_mixer_type01=3</TD>
    <TD>c_adc_mixer_type02=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_type03=3</TD>
    <TD>c_adc_mixer_type10=3</TD>
    <TD>c_adc_mixer_type11=3</TD>
    <TD>c_adc_mixer_type12=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_type13=3</TD>
    <TD>c_adc_mixer_type20=3</TD>
    <TD>c_adc_mixer_type21=3</TD>
    <TD>c_adc_mixer_type22=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_type23=3</TD>
    <TD>c_adc_mixer_type30=3</TD>
    <TD>c_adc_mixer_type31=3</TD>
    <TD>c_adc_mixer_type32=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_mixer_type33=3</TD>
    <TD>c_adc_nco_freq00=0.0</TD>
    <TD>c_adc_nco_freq01=0.0</TD>
    <TD>c_adc_nco_freq02=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_freq03=0.0</TD>
    <TD>c_adc_nco_freq10=0.0</TD>
    <TD>c_adc_nco_freq11=0.0</TD>
    <TD>c_adc_nco_freq12=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_freq13=0.0</TD>
    <TD>c_adc_nco_freq20=0.0</TD>
    <TD>c_adc_nco_freq21=0.0</TD>
    <TD>c_adc_nco_freq22=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_freq23=0.0</TD>
    <TD>c_adc_nco_freq30=0.0</TD>
    <TD>c_adc_nco_freq31=0.0</TD>
    <TD>c_adc_nco_freq32=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_freq33=0.0</TD>
    <TD>c_adc_nco_phase00=0</TD>
    <TD>c_adc_nco_phase01=0</TD>
    <TD>c_adc_nco_phase02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_phase03=0</TD>
    <TD>c_adc_nco_phase10=0</TD>
    <TD>c_adc_nco_phase11=0</TD>
    <TD>c_adc_nco_phase12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_phase13=0</TD>
    <TD>c_adc_nco_phase20=0</TD>
    <TD>c_adc_nco_phase21=0</TD>
    <TD>c_adc_nco_phase22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_phase23=0</TD>
    <TD>c_adc_nco_phase30=0</TD>
    <TD>c_adc_nco_phase31=0</TD>
    <TD>c_adc_nco_phase32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nco_phase33=0</TD>
    <TD>c_adc_nco_rts=false</TD>
    <TD>c_adc_neg_quadrature00=false</TD>
    <TD>c_adc_neg_quadrature01=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_neg_quadrature02=false</TD>
    <TD>c_adc_neg_quadrature03=false</TD>
    <TD>c_adc_neg_quadrature10=false</TD>
    <TD>c_adc_neg_quadrature11=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_neg_quadrature12=false</TD>
    <TD>c_adc_neg_quadrature13=false</TD>
    <TD>c_adc_neg_quadrature20=false</TD>
    <TD>c_adc_neg_quadrature21=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_neg_quadrature22=false</TD>
    <TD>c_adc_neg_quadrature23=false</TD>
    <TD>c_adc_neg_quadrature30=false</TD>
    <TD>c_adc_neg_quadrature31=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_neg_quadrature32=false</TD>
    <TD>c_adc_neg_quadrature33=false</TD>
    <TD>c_adc_nyquist00=0</TD>
    <TD>c_adc_nyquist01=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nyquist02=0</TD>
    <TD>c_adc_nyquist03=0</TD>
    <TD>c_adc_nyquist10=0</TD>
    <TD>c_adc_nyquist11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nyquist12=0</TD>
    <TD>c_adc_nyquist13=0</TD>
    <TD>c_adc_nyquist20=0</TD>
    <TD>c_adc_nyquist21=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nyquist22=0</TD>
    <TD>c_adc_nyquist23=0</TD>
    <TD>c_adc_nyquist30=0</TD>
    <TD>c_adc_nyquist31=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_nyquist32=0</TD>
    <TD>c_adc_nyquist33=0</TD>
    <TD>c_adc_rts=false</TD>
    <TD>c_adc_slice00_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_slice01_enable=false</TD>
    <TD>c_adc_slice02_enable=false</TD>
    <TD>c_adc_slice03_enable=false</TD>
    <TD>c_adc_slice10_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_slice11_enable=false</TD>
    <TD>c_adc_slice12_enable=false</TD>
    <TD>c_adc_slice13_enable=false</TD>
    <TD>c_adc_slice20_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_slice21_enable=false</TD>
    <TD>c_adc_slice22_enable=false</TD>
    <TD>c_adc_slice23_enable=false</TD>
    <TD>c_adc_slice30_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_adc_slice31_enable=false</TD>
    <TD>c_adc_slice32_enable=false</TD>
    <TD>c_adc_slice33_enable=false</TD>
    <TD>c_ams_factory_var=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_analog_detection=1</TD>
    <TD>c_auto_calibration_freeze=false</TD>
    <TD>c_axiclk_freq=100.0</TD>
    <TD>c_calibration_freeze=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_calibration_time=10</TD>
    <TD>c_clock_forwarding=false</TD>
    <TD>c_component_name=top_level_usp_rf_data_converter_0_0</TD>
    <TD>c_converter_setup=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac0_band=0</TD>
    <TD>c_dac0_clock_dist=0</TD>
    <TD>c_dac0_clock_source=4</TD>
    <TD>c_dac0_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac0_fabric_freq=250.000</TD>
    <TD>c_dac0_fbdiv=48</TD>
    <TD>c_dac0_fs_max=6.554</TD>
    <TD>c_dac0_interpolation=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac0_multi_tile_sync=false</TD>
    <TD>c_dac0_outclk_freq=250.000</TD>
    <TD>c_dac0_outdiv=3</TD>
    <TD>c_dac0_pll_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac0_refclk_div=1</TD>
    <TD>c_dac0_refclk_freq=250.000</TD>
    <TD>c_dac0_sampling_rate=4</TD>
    <TD>c_dac0_slices=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac0_vco=12000</TD>
    <TD>c_dac1_band=0</TD>
    <TD>c_dac1_clock_dist=0</TD>
    <TD>c_dac1_clock_source=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac1_enable=1</TD>
    <TD>c_dac1_fabric_freq=250.000</TD>
    <TD>c_dac1_fbdiv=48</TD>
    <TD>c_dac1_fs_max=6.554</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac1_interpolation=1</TD>
    <TD>c_dac1_multi_tile_sync=false</TD>
    <TD>c_dac1_outclk_freq=250.000</TD>
    <TD>c_dac1_outdiv=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac1_pll_enable=true</TD>
    <TD>c_dac1_refclk_div=1</TD>
    <TD>c_dac1_refclk_freq=250.000</TD>
    <TD>c_dac1_sampling_rate=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac1_slices=4</TD>
    <TD>c_dac1_vco=12000</TD>
    <TD>c_dac2_band=0</TD>
    <TD>c_dac2_clock_dist=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac2_clock_source=6</TD>
    <TD>c_dac2_enable=1</TD>
    <TD>c_dac2_fabric_freq=250.000</TD>
    <TD>c_dac2_fbdiv=48</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac2_fs_max=6.554</TD>
    <TD>c_dac2_interpolation=1</TD>
    <TD>c_dac2_multi_tile_sync=false</TD>
    <TD>c_dac2_outclk_freq=250.000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac2_outdiv=3</TD>
    <TD>c_dac2_pll_enable=true</TD>
    <TD>c_dac2_refclk_div=1</TD>
    <TD>c_dac2_refclk_freq=250.000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac2_sampling_rate=4</TD>
    <TD>c_dac2_slices=4</TD>
    <TD>c_dac2_vco=12000</TD>
    <TD>c_dac3_band=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac3_clock_dist=0</TD>
    <TD>c_dac3_clock_source=7</TD>
    <TD>c_dac3_enable=1</TD>
    <TD>c_dac3_fabric_freq=250.000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac3_fbdiv=48</TD>
    <TD>c_dac3_fs_max=6.554</TD>
    <TD>c_dac3_interpolation=1</TD>
    <TD>c_dac3_multi_tile_sync=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac3_outclk_freq=250.000</TD>
    <TD>c_dac3_outdiv=3</TD>
    <TD>c_dac3_pll_enable=true</TD>
    <TD>c_dac3_refclk_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac3_refclk_freq=250.000</TD>
    <TD>c_dac3_sampling_rate=4</TD>
    <TD>c_dac3_slices=4</TD>
    <TD>c_dac3_vco=12000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_coarse_mixer_freq00=0</TD>
    <TD>c_dac_coarse_mixer_freq01=0</TD>
    <TD>c_dac_coarse_mixer_freq02=0</TD>
    <TD>c_dac_coarse_mixer_freq03=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_coarse_mixer_freq10=0</TD>
    <TD>c_dac_coarse_mixer_freq11=0</TD>
    <TD>c_dac_coarse_mixer_freq12=0</TD>
    <TD>c_dac_coarse_mixer_freq13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_coarse_mixer_freq20=0</TD>
    <TD>c_dac_coarse_mixer_freq21=0</TD>
    <TD>c_dac_coarse_mixer_freq22=0</TD>
    <TD>c_dac_coarse_mixer_freq23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_coarse_mixer_freq30=0</TD>
    <TD>c_dac_coarse_mixer_freq31=0</TD>
    <TD>c_dac_coarse_mixer_freq32=0</TD>
    <TD>c_dac_coarse_mixer_freq33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_type00=0</TD>
    <TD>c_dac_data_type01=0</TD>
    <TD>c_dac_data_type02=0</TD>
    <TD>c_dac_data_type03=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_type10=0</TD>
    <TD>c_dac_data_type11=0</TD>
    <TD>c_dac_data_type12=0</TD>
    <TD>c_dac_data_type13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_type20=0</TD>
    <TD>c_dac_data_type21=0</TD>
    <TD>c_dac_data_type22=0</TD>
    <TD>c_dac_data_type23=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_type30=0</TD>
    <TD>c_dac_data_type31=0</TD>
    <TD>c_dac_data_type32=0</TD>
    <TD>c_dac_data_type33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_width00=16</TD>
    <TD>c_dac_data_width01=16</TD>
    <TD>c_dac_data_width02=16</TD>
    <TD>c_dac_data_width03=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_width10=16</TD>
    <TD>c_dac_data_width11=16</TD>
    <TD>c_dac_data_width12=16</TD>
    <TD>c_dac_data_width13=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_width20=16</TD>
    <TD>c_dac_data_width21=16</TD>
    <TD>c_dac_data_width22=16</TD>
    <TD>c_dac_data_width23=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_data_width30=16</TD>
    <TD>c_dac_data_width31=16</TD>
    <TD>c_dac_data_width32=16</TD>
    <TD>c_dac_data_width33=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_debug=false</TD>
    <TD>c_dac_decoder_mode00=0</TD>
    <TD>c_dac_decoder_mode01=0</TD>
    <TD>c_dac_decoder_mode02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_decoder_mode03=0</TD>
    <TD>c_dac_decoder_mode10=0</TD>
    <TD>c_dac_decoder_mode11=0</TD>
    <TD>c_dac_decoder_mode12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_decoder_mode13=0</TD>
    <TD>c_dac_decoder_mode20=0</TD>
    <TD>c_dac_decoder_mode21=0</TD>
    <TD>c_dac_decoder_mode22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_decoder_mode23=0</TD>
    <TD>c_dac_decoder_mode30=0</TD>
    <TD>c_dac_decoder_mode31=0</TD>
    <TD>c_dac_decoder_mode32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_decoder_mode33=0</TD>
    <TD>c_dac_interpolation_mode00=1</TD>
    <TD>c_dac_interpolation_mode01=1</TD>
    <TD>c_dac_interpolation_mode02=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_interpolation_mode03=1</TD>
    <TD>c_dac_interpolation_mode10=1</TD>
    <TD>c_dac_interpolation_mode11=1</TD>
    <TD>c_dac_interpolation_mode12=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_interpolation_mode13=1</TD>
    <TD>c_dac_interpolation_mode20=1</TD>
    <TD>c_dac_interpolation_mode21=1</TD>
    <TD>c_dac_interpolation_mode22=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_interpolation_mode23=1</TD>
    <TD>c_dac_interpolation_mode30=1</TD>
    <TD>c_dac_interpolation_mode31=1</TD>
    <TD>c_dac_interpolation_mode32=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_interpolation_mode33=1</TD>
    <TD>c_dac_invsinc_ctrl00=false</TD>
    <TD>c_dac_invsinc_ctrl01=false</TD>
    <TD>c_dac_invsinc_ctrl02=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_invsinc_ctrl03=false</TD>
    <TD>c_dac_invsinc_ctrl10=false</TD>
    <TD>c_dac_invsinc_ctrl11=false</TD>
    <TD>c_dac_invsinc_ctrl12=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_invsinc_ctrl13=false</TD>
    <TD>c_dac_invsinc_ctrl20=false</TD>
    <TD>c_dac_invsinc_ctrl21=false</TD>
    <TD>c_dac_invsinc_ctrl22=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_invsinc_ctrl23=false</TD>
    <TD>c_dac_invsinc_ctrl30=false</TD>
    <TD>c_dac_invsinc_ctrl31=false</TD>
    <TD>c_dac_invsinc_ctrl32=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_invsinc_ctrl33=false</TD>
    <TD>c_dac_lm00=0</TD>
    <TD>c_dac_lm01=0</TD>
    <TD>c_dac_lm02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_lm03=0</TD>
    <TD>c_dac_lm10=0</TD>
    <TD>c_dac_lm11=0</TD>
    <TD>c_dac_lm12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_lm13=0</TD>
    <TD>c_dac_lm20=0</TD>
    <TD>c_dac_lm21=0</TD>
    <TD>c_dac_lm22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_lm23=0</TD>
    <TD>c_dac_lm30=0</TD>
    <TD>c_dac_lm31=0</TD>
    <TD>c_dac_lm32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_lm33=0</TD>
    <TD>c_dac_mixer_mode00=2</TD>
    <TD>c_dac_mixer_mode01=2</TD>
    <TD>c_dac_mixer_mode02=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_mode03=2</TD>
    <TD>c_dac_mixer_mode10=2</TD>
    <TD>c_dac_mixer_mode11=2</TD>
    <TD>c_dac_mixer_mode12=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_mode13=2</TD>
    <TD>c_dac_mixer_mode20=2</TD>
    <TD>c_dac_mixer_mode21=2</TD>
    <TD>c_dac_mixer_mode22=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_mode23=2</TD>
    <TD>c_dac_mixer_mode30=2</TD>
    <TD>c_dac_mixer_mode31=2</TD>
    <TD>c_dac_mixer_mode32=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_mode33=2</TD>
    <TD>c_dac_mixer_type00=0</TD>
    <TD>c_dac_mixer_type01=0</TD>
    <TD>c_dac_mixer_type02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_type03=0</TD>
    <TD>c_dac_mixer_type10=0</TD>
    <TD>c_dac_mixer_type11=0</TD>
    <TD>c_dac_mixer_type12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_type13=0</TD>
    <TD>c_dac_mixer_type20=0</TD>
    <TD>c_dac_mixer_type21=0</TD>
    <TD>c_dac_mixer_type22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_type23=0</TD>
    <TD>c_dac_mixer_type30=0</TD>
    <TD>c_dac_mixer_type31=0</TD>
    <TD>c_dac_mixer_type32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mixer_type33=0</TD>
    <TD>c_dac_mode00=0</TD>
    <TD>c_dac_mode01=0</TD>
    <TD>c_dac_mode02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mode03=0</TD>
    <TD>c_dac_mode10=0</TD>
    <TD>c_dac_mode11=0</TD>
    <TD>c_dac_mode12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mode13=0</TD>
    <TD>c_dac_mode20=0</TD>
    <TD>c_dac_mode21=0</TD>
    <TD>c_dac_mode22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mode23=0</TD>
    <TD>c_dac_mode30=0</TD>
    <TD>c_dac_mode31=0</TD>
    <TD>c_dac_mode32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_mode33=0</TD>
    <TD>c_dac_nco_freq00=0.0</TD>
    <TD>c_dac_nco_freq01=0.0</TD>
    <TD>c_dac_nco_freq02=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_freq03=0.0</TD>
    <TD>c_dac_nco_freq10=0.0</TD>
    <TD>c_dac_nco_freq11=0.0</TD>
    <TD>c_dac_nco_freq12=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_freq13=0.0</TD>
    <TD>c_dac_nco_freq20=0.0</TD>
    <TD>c_dac_nco_freq21=0.0</TD>
    <TD>c_dac_nco_freq22=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_freq23=0.0</TD>
    <TD>c_dac_nco_freq30=0.0</TD>
    <TD>c_dac_nco_freq31=0.0</TD>
    <TD>c_dac_nco_freq32=0.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_freq33=0.0</TD>
    <TD>c_dac_nco_phase00=0</TD>
    <TD>c_dac_nco_phase01=0</TD>
    <TD>c_dac_nco_phase02=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_phase03=0</TD>
    <TD>c_dac_nco_phase10=0</TD>
    <TD>c_dac_nco_phase11=0</TD>
    <TD>c_dac_nco_phase12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_phase13=0</TD>
    <TD>c_dac_nco_phase20=0</TD>
    <TD>c_dac_nco_phase21=0</TD>
    <TD>c_dac_nco_phase22=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_phase23=0</TD>
    <TD>c_dac_nco_phase30=0</TD>
    <TD>c_dac_nco_phase31=0</TD>
    <TD>c_dac_nco_phase32=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nco_phase33=0</TD>
    <TD>c_dac_nco_rts=false</TD>
    <TD>c_dac_neg_quadrature00=false</TD>
    <TD>c_dac_neg_quadrature01=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_neg_quadrature02=false</TD>
    <TD>c_dac_neg_quadrature03=false</TD>
    <TD>c_dac_neg_quadrature10=false</TD>
    <TD>c_dac_neg_quadrature11=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_neg_quadrature12=false</TD>
    <TD>c_dac_neg_quadrature13=false</TD>
    <TD>c_dac_neg_quadrature20=false</TD>
    <TD>c_dac_neg_quadrature21=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_neg_quadrature22=false</TD>
    <TD>c_dac_neg_quadrature23=false</TD>
    <TD>c_dac_neg_quadrature30=false</TD>
    <TD>c_dac_neg_quadrature31=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_neg_quadrature32=false</TD>
    <TD>c_dac_neg_quadrature33=false</TD>
    <TD>c_dac_nyquist00=0</TD>
    <TD>c_dac_nyquist01=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nyquist02=0</TD>
    <TD>c_dac_nyquist03=0</TD>
    <TD>c_dac_nyquist10=0</TD>
    <TD>c_dac_nyquist11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nyquist12=0</TD>
    <TD>c_dac_nyquist13=0</TD>
    <TD>c_dac_nyquist20=0</TD>
    <TD>c_dac_nyquist21=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nyquist22=0</TD>
    <TD>c_dac_nyquist23=0</TD>
    <TD>c_dac_nyquist30=0</TD>
    <TD>c_dac_nyquist31=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_nyquist32=0</TD>
    <TD>c_dac_nyquist33=0</TD>
    <TD>c_dac_output_current=0</TD>
    <TD>c_dac_rts=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_slice00_enable=true</TD>
    <TD>c_dac_slice01_enable=true</TD>
    <TD>c_dac_slice02_enable=true</TD>
    <TD>c_dac_slice03_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_slice10_enable=true</TD>
    <TD>c_dac_slice11_enable=true</TD>
    <TD>c_dac_slice12_enable=true</TD>
    <TD>c_dac_slice13_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_slice20_enable=true</TD>
    <TD>c_dac_slice21_enable=true</TD>
    <TD>c_dac_slice22_enable=true</TD>
    <TD>c_dac_slice23_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dac_slice30_enable=true</TD>
    <TD>c_dac_slice31_enable=true</TD>
    <TD>c_dac_slice32_enable=true</TD>
    <TD>c_dac_slice33_enable=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_high_speed_adc=0</TD>
    <TD>c_ip_type=0</TD>
    <TD>c_pl_clock_freq=100.0</TD>
    <TD>c_rf_analyzer=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_silicon_revision=1</TD>
    <TD>c_sysref_source=1</TD>
    <TD>c_vnc_testing=false</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_bg_cal_en=0</TD>
    <TD>iptotal=1</TD>
    <TD>production_simulation=0</TD>
    <TD>tb_adc_fft=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>tb_dac_fft=true</TD>
    <TD>use_bram=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=usp_rf_data_converter</TD>
    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic_v2_0_1_util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=util_vector_logic</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=76</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=149</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=1</TD>
    <TD>iptotal=150</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_data_width=24</TD>
    <TD>axis_final_data_width=24</TD>
    <TD>cdc_sync_stages=3</TD>
    <TD>clocking_mode=independent_clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_axis=16&apos;b0001000000000000</TD>
    <TD>en_adv_feature_axis_int=16&apos;b0001000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_almost_empty_int=1&apos;b0</TD>
    <TD>en_almost_full_int=1&apos;b0</TD>
    <TD>en_data_valid_int=1&apos;b1</TD>
    <TD>fifo_depth=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_memory_type=auto</TD>
    <TD>iptotal=74</TD>
    <TD>log_depth_axis=4</TD>
    <TD>p_common_clock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=0</TD>
    <TD>p_pkt_mode=0</TD>
    <TD>packet_fifo=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>pkt_size_lt8=1&apos;b0</TD>
    <TD>prog_empty_thresh=5</TD>
    <TD>prog_full_thresh=11</TD>
    <TD>rd_data_count_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>tdata_offset=16</TD>
    <TD>tdata_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>tdest_offset=22</TD>
    <TD>tdest_width=1</TD>
    <TD>tid_offset=21</TD>
    <TD>tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>tkeep_offset=20</TD>
    <TD>tstrb_offset=18</TD>
    <TD>tuser_max_width=4073</TD>
    <TD>tuser_offset=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>tuser_width=1</TD>
    <TD>use_adv_features=825241648</TD>
    <TD>use_adv_features_int=825241648</TD>
    <TD>wr_data_count_width=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>wr_data_count_width=5</TD>
    <TD>both_stages_valid=3</TD>
    <TD>cdc_dest_sync_ff=3</TD>
    <TD>common_clock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0001000000000000</TD>
    <TD>en_ae=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_af=1&apos;b0</TD>
    <TD>en_dvld=1&apos;b1</TD>
    <TD>en_of=1&apos;b0</TD>
    <TD>en_pe=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pf=1&apos;b0</TD>
    <TD>en_rdc=1&apos;b0</TD>
    <TD>en_uf=1&apos;b0</TD>
    <TD>en_wack=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wdc=1&apos;b0</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
    <TD>fifo_mem_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_memory_type=0</TD>
    <TD>fifo_read_depth=16</TD>
    <TD>fifo_read_latency=0</TD>
    <TD>fifo_size=384</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_write_depth=16</TD>
    <TD>full_reset_value=1</TD>
    <TD>full_rst_val=1&apos;b1</TD>
    <TD>invalid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=74</TD>
    <TD>pe_thresh_adj=3</TD>
    <TD>pe_thresh_max=11</TD>
    <TD>pe_thresh_min=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf_thresh_adj=9</TD>
    <TD>pf_thresh_max=11</TD>
    <TD>pf_thresh_min=8</TD>
    <TD>prog_empty_thresh=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=11</TD>
    <TD>rd_data_count_width=5</TD>
    <TD>rd_dc_width_ext=5</TD>
    <TD>rd_latency=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=4</TD>
    <TD>read_data_width=24</TD>
    <TD>read_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=825241648</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=5</TD>
    <TD>wr_dc_width_ext=5</TD>
    <TD>wr_depth_log=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_pntr_width=4</TD>
    <TD>wr_rd_ratio=0</TD>
    <TD>wr_width_log=5</TD>
    <TD>write_data_width=24</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=24</TD>
    <TD>addr_width_a=4</TD>
    <TD>addr_width_b=4</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=24</TD>
    <TD>byte_write_width_b=24</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=74</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=0</TD>
    <TD>memory_size=384</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=16</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=24</TD>
    <TD>p_min_width_data_a=24</TD>
    <TD>p_min_width_data_b=24</TD>
    <TD>p_min_width_data_ecc=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=24</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=4</TD>
    <TD>p_width_addr_read_b=4</TD>
    <TD>p_width_addr_write_a=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=4</TD>
    <TD>p_width_col_write_a=24</TD>
    <TD>p_width_col_write_b=24</TD>
    <TD>read_data_width_a=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=24</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=24</TD>
    <TD>rstb_loop_iter=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=24</TD>
    <TD>write_data_width_b=24</TD>
    <TD>write_mode_a=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_mode_b=2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=19</TD>
    <TD>timing-10=1</TD>
    <TD>timing-18=2</TD>
    <TD>timing-6=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-7=7</TD>
    <TD>timing-9=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>adcavcc_dynamic_current=0.108622</TD>
    <TD>adcavcc_static_current=0.012168</TD>
    <TD>adcavcc_total_current=0.120790</TD>
    <TD>adcavcc_voltage=0.925000</TD>
</TR><TR ALIGN='LEFT'>    <TD>adcavccaux_dynamic_current=0.110450</TD>
    <TD>adcavccaux_static_current=0.048752</TD>
    <TD>adcavccaux_total_current=0.159202</TD>
    <TD>adcavccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.223318</TD>
    <TD>clocks=0.310472</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Medium</TD>
    <TD>confidence_level_overall=Medium</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>dacavcc_dynamic_current=1.578780</TD>
    <TD>dacavcc_static_current=0.016231</TD>
    <TD>dacavcc_total_current=1.595011</TD>
    <TD>dacavcc_voltage=0.925000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dacavccaux_dynamic_current=0.290400</TD>
    <TD>dacavccaux_static_current=0.000598</TD>
    <TD>dacavccaux_total_current=0.290998</TD>
    <TD>dacavccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dacavtt_dynamic_current=0.400000</TD>
    <TD>dacavtt_static_current=0.010995</TD>
    <TD>dacavtt_total_current=0.410995</TD>
    <TD>dacavtt_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=1.165592</TD>
    <TD>die=xczu29dr-ffvf1760-2-e</TD>
    <TD>dsp_output_toggle=12.500000</TD>
    <TD>dynamic=5.375463</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=0.8</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=zynquplusRFSOC</TD>
    <TD>ff_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>flow_state=routed</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.005049</TD>
    <TD>input_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>junction_temp=30.0 (C)</TD>
    <TD>logic=0.196276</TD>
    <TD>mgtyavcc_dynamic_current=0.000000</TD>
    <TD>mgtyavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_total_current=0.000000</TD>
    <TD>mgtyavcc_voltage=0.900000</TD>
    <TD>mgtyavtt_dynamic_current=0.000000</TD>
    <TD>mgtyavtt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_total_current=0.000000</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
    <TD>mgtyvccaux_dynamic_current=0.000000</TD>
    <TD>mgtyvccaux_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_total_current=0.000000</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
    <TD>mmcm=0.098289</TD>
    <TD>netlist_net_matched=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=6.541055</TD>
    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_toggle=12.500000</TD>
    <TD>package=ffvf1760</TD>
    <TD>pct_clock_constrained=56.000000</TD>
    <TD>pct_inputs_defined=25</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=nt64</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_saif=False</TD>
    <TD>rfams=3.282377</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>signals=0.699460</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>temp_grade=extended</TD>
    <TD>thetajb=2.0 (C/W)</TD>
    <TD>thetasa=0.9 (C/W)</TD>
    <TD>toggle_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram=0.560221</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=0.8</TD>
    <TD>user_junc_temp=30.0 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetajb=2.0 (C/W)</TD>
    <TD>user_thetasa=0.9 (C/W)</TD>
    <TD>vcc_psadc_dynamic_current=0.000000</TD>
    <TD>vcc_psadc_static_current=0.001500</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psadc_total_current=0.001500</TD>
    <TD>vcc_psadc_voltage=1.800000</TD>
    <TD>vcc_psaux_dynamic_current=0.000000</TD>
    <TD>vcc_psaux_static_current=0.002200</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psaux_total_current=0.002200</TD>
    <TD>vcc_psaux_voltage=1.800000</TD>
    <TD>vcc_psbatt_dynamic_current=0.000000</TD>
    <TD>vcc_psbatt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psbatt_total_current=0.000000</TD>
    <TD>vcc_psbatt_voltage=1.200000</TD>
    <TD>vcc_psddr_pll_dynamic_current=0.000000</TD>
    <TD>vcc_psddr_pll_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psddr_pll_total_current=0.000000</TD>
    <TD>vcc_psddr_pll_voltage=1.800000</TD>
    <TD>vcc_psintfp_ddr_dynamic_current=0.000000</TD>
    <TD>vcc_psintfp_ddr_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_ddr_total_current=0.000000</TD>
    <TD>vcc_psintfp_ddr_voltage=0.850000</TD>
    <TD>vcc_psintfp_dynamic_current=0.000000</TD>
    <TD>vcc_psintfp_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_total_current=0.000000</TD>
    <TD>vcc_psintfp_voltage=0.850000</TD>
    <TD>vcc_psintlp_dynamic_current=0.000000</TD>
    <TD>vcc_psintlp_static_current=0.005572</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintlp_total_current=0.005572</TD>
    <TD>vcc_psintlp_voltage=0.850000</TD>
    <TD>vcc_pspll_dynamic_current=0.000000</TD>
    <TD>vcc_pspll_static_current=0.001500</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_pspll_total_current=0.001500</TD>
    <TD>vcc_pspll_voltage=1.200000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_total_current=0.008000</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.054419</TD>
    <TD>vccaux_io_dynamic_current=0.002462</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.057671</TD>
    <TD>vccaux_io_total_current=0.060133</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.278078</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_total_current=0.332497</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.014065</TD>
    <TD>vccbram_static_current=0.037693</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_total_current=0.051758</TD>
    <TD>vccbram_voltage=0.850000</TD>
    <TD>vccint_ams_dynamic_current=0.000000</TD>
    <TD>vccint_ams_static_current=0.014735</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_ams_total_current=0.014735</TD>
    <TD>vccint_ams_voltage=0.850000</TD>
    <TD>vccint_dynamic_current=2.327209</TD>
    <TD>vccint_io_dynamic_current=0.000697</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_static_current=0.071418</TD>
    <TD>vccint_io_total_current=0.072115</TD>
    <TD>vccint_io_voltage=0.850000</TD>
    <TD>vccint_static_current=0.336190</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_total_current=2.663398</TD>
    <TD>vccint_voltage=0.850000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000014</TD>
    <TD>vcco18_static_current=0.000016</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_total_current=0.000030</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco_psddr_504_dynamic_current=0.000000</TD>
    <TD>vcco_psddr_504_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psddr_504_total_current=0.000000</TD>
    <TD>vcco_psddr_504_voltage=1.200000</TD>
    <TD>vcco_psio0_500_dynamic_current=0.000000</TD>
    <TD>vcco_psio0_500_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio0_500_total_current=0.000000</TD>
    <TD>vcco_psio0_500_voltage=3.300000</TD>
    <TD>vcco_psio1_501_dynamic_current=0.000000</TD>
    <TD>vcco_psio1_501_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio1_501_total_current=0.000000</TD>
    <TD>vcco_psio1_501_voltage=3.300000</TD>
    <TD>vcco_psio2_502_dynamic_current=0.000000</TD>
    <TD>vcco_psio2_502_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio2_502_total_current=0.000000</TD>
    <TD>vcco_psio2_502_voltage=3.300000</TD>
    <TD>vcco_psio3_503_dynamic_current=0.000000</TD>
    <TD>vcco_psio3_503_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio3_503_total_current=0.000000</TD>
    <TD>vcco_psio3_503_voltage=3.300000</TD>
    <TD>version=2019.1</TD>
    <TD>vps_mgtravcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravcc_static_current=0.000000</TD>
    <TD>vps_mgtravcc_total_current=0.000000</TD>
    <TD>vps_mgtravcc_voltage=0.850000</TD>
    <TD>vps_mgtravtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravtt_static_current=0.000000</TD>
    <TD>vps_mgtravtt_total_current=0.000000</TD>
    <TD>vps_mgtravtt_voltage=1.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l_functional_category=Others</TD>
    <TD>and2b1l_used=1</TD>
    <TD>bscane2_functional_category=Configuration</TD>
    <TD>bscane2_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=5</TD>
    <TD>bufg_gt_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=6</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=362</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=10860</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=23</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=29929</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=871</TD>
    <TD>hsadc_functional_category=Advanced</TD>
    <TD>hsadc_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>hsdac_functional_category=Advanced</TD>
    <TD>hsdac_used=4</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=3</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=413</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=1947</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=2359</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=8349</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=2321</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=10483</TD>
    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=198</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=9</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=384</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=5500</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=804</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=133</TD>
    <TD>srlc16e_functional_category=CLB</TD>
    <TD>srlc16e_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288_functional_category=Block Ram</TD>
    <TD>uram288_used=64</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xczu29dr-ffvf1760-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=top_level_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:36s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1691.543MB</TD>
    <TD>memory_peak=2255.836MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
