
*** Running ngdbuild
    with args -intstyle ise -p xc6slx16ftg256-2 -dd _ngo -uc "bl.ucf" "bl.edf"


Command Line: C:\Xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -p xc6slx16ftg256-2 -dd _ngo -uc bl.ucf bl.edf

Executing edif2ngd -quiet "bl.edf" "_ngo\bl.ngo"
Release 14.7 - edif2ngd P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/GitRepos/XilinxDDRBurst/project_1/project_1.runs/impl_1/_ngo/bl.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "bl.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST "BUFGCE_inst2*" TNM = "BUFGCE";>
   [bl.ucf(24)]: No appropriate instances for the TNM constraint were found
   under block "BUFGCE_inst2" (type=BUFGMUX).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS04 = FROM "fallingEdgeEn"
   TO "BUFGCE" 1.6 ns;> [bl.ucf(38)]: Unable to find an active 'TimeGrp' or
   'TNM' or 'TPSync' constraint named 'BUFGCE'.

WARNING:ConstraintSystem:193 - The TNM 'BUFGCE', does not directly or indirectly
   drive any flip-flops, latches and/or RAMs and cannot be actively used by the
   referencing MaxDelay constraint 'TS04'. If clock manager blocks are directly
   or indirectly driven, a new TNM constraint will not be derived since the
   referencing constraint is not a PERIOD constraint. This TNM is used in the
   following user group or specification:
   <TIMESPEC TS04 = FROM "fallingEdgeEn" TO "BUFGCE" 1.6 ns;> [bl.ucf(38)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS04 = FROM "fallingEdgeEn" TO "BUFGCE" 1.6 ns;> [bl.ucf(38)]

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "bl.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   2 sec

Writing NGDBUILD log file "bl.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -r 4 -ol high "bl.ngd"

Using target part "6slx16ftg256-2".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b59b656f) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b59b656f) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b59b656f) REAL time: 3 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9b055734) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9b055734) REAL time: 4 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9b055734) REAL time: 4 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9b055734) REAL time: 4 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9b055734) REAL time: 4 secs 

Phase 9.8  Global Placement
..................................
..............................................................................................................................................................
..............................................................
..........
Phase 9.8  Global Placement (Checksum:b8d3cf32) REAL time: 7 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b8d3cf32) REAL time: 7 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:fb75414d) REAL time: 7 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:fb75414d) REAL time: 7 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c354146e) REAL time: 7 secs 

Total REAL time to Placer completion: 8 secs 
Total CPU  time to Placer completion: 8 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,096 out of  18,224    6%
    Number used as Flip Flops:               1,087
    Number used as Latches:                      9
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        742 out of   9,112    8%
    Number used as logic:                      627 out of   9,112    6%
      Number using O6 output only:             329
      Number using O5 output only:              32
      Number using O5 and O6:                  266
      Number used as ROM:                        0
    Number used as Memory:                      69 out of   2,176    3%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            69
        Number using O6 output only:             5
        Number using O5 output only:             0
        Number using O5 and O6:                 64
    Number used exclusively as route-thrus:     46
      Number with same-slice register load:     43
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   281 out of   2,278   12%
  Number of MUXCYs used:                        72 out of   4,556    1%
  Number of LUT Flip Flop pairs used:          901
    Number with an unused Flip Flop:           144 out of     901   15%
    Number with an unused LUT:                 159 out of     901   17%
    Number of fully used LUT-FF pairs:         598 out of     901   66%
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              99 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        69 out of     186   37%
    Number of LOCed IOBs:                       69 out of      69  100%
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        16 out of     248    6%
    Number used as IODELAY2s:                   16
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.78

Peak Memory Usage:  345 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   8 secs 

Mapping completed.
See MAP report file "bl.mrp" for details.

*** Running par
    with args -intstyle pa "bl.ncd" -w "bl_routed.ncd" -ol high




Constraints file: bl.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx2\14.7\ISE_DS\ISE\.
   "bl" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,096 out of  18,224    6%
    Number used as Flip Flops:               1,087
    Number used as Latches:                      9
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        742 out of   9,112    8%
    Number used as logic:                      627 out of   9,112    6%
      Number using O6 output only:             329
      Number using O5 output only:              32
      Number using O5 and O6:                  266
      Number used as ROM:                        0
    Number used as Memory:                      69 out of   2,176    3%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            69
        Number using O6 output only:             5
        Number using O5 output only:             0
        Number using O5 and O6:                 64
    Number used exclusively as route-thrus:     46
      Number with same-slice register load:     43
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   281 out of   2,278   12%
  Number of MUXCYs used:                        72 out of   4,556    1%
  Number of LUT Flip Flop pairs used:          901
    Number with an unused Flip Flop:           144 out of     901   15%
    Number with an unused LUT:                 159 out of     901   17%
    Number of fully used LUT-FF pairs:         598 out of     901   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        69 out of     186   37%
    Number of LOCed IOBs:                       69 out of      69  100%
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   4 out of     248    1%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        16 out of     248    6%
    Number used as IODELAY2s:                   16
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

Starting Router


Phase  1  : 5292 unrouted;      REAL time: 2 secs 

Phase  2  : 3834 unrouted;      REAL time: 3 secs 

Phase  3  : 1282 unrouted;      REAL time: 11 secs 

Phase  4  : 1286 unrouted; (Setup:1694, Hold:113365, Component Switching Limit:0)     REAL time: 11 secs 

Updating file: bl_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1720, Hold:112261, Component Switching Limit:0)     REAL time: 13 secs 

Phase  6  : 0 unrouted; (Setup:1720, Hold:112261, Component Switching Limit:0)     REAL time: 13 secs 

Updating file: bl_routed.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:22, Hold:98408, Component Switching Limit:0)     REAL time: 15 secs 

Phase  8  : 0 unrouted; (Setup:22, Hold:98408, Component Switching Limit:0)     REAL time: 15 secs 

Phase  9  : 0 unrouted; (Setup:22, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 secs 
Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 17 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:79 - 
   The following Clock signals are not routed on the dedicated
   global clock routing resources. This will usually result in
   longer delays and higher skew for the clock load pins. This could
   be the result of incorrect clock placement, more than 8 clocks
   feeding logic in a single quadrant of the device, or incorrect
   logic partitioning into the quadrant(s). Check the timing report
   to verify the delay and skew for this net
Net Name: clk250MHz

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          clk31M25Hz | BUFGMUX_X3Y13| No   |  167 |  0.069     |  1.141      |
+---------------------+--------------+------+------+------------+-------------+
|           clk62M5Hz | BUFGMUX_X2Y12| No   |   26 |  0.041     |  1.122      |
+---------------------+--------------+------+------+------------+-------------+
|           clk250MHz |         Local|      |   66 |  0.692     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|DataBus/Inst4/preloa |              |      |      |            |             |
|              dPulse |         Local|      |  148 |  1.424     |  2.311      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS01 = PERIOD TIMEGRP "normalTiming" 3.7  | SETUP       |     0.204ns|     3.496ns|       0|           0
  ns HIGH 50%                               | HOLD        |     0.289ns|            |       0|           0
                                            | MINPERIOD   |     0.130ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS02 = PERIOD TIMEGRP "slow_exception" 7. | SETUP       |     0.183ns|     7.317ns|       0|           0
  5 ns HIGH 50%                             | HOLD        |     0.133ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS03 = MAXDELAY FROM TIMEGRP "risingEdgeE | SETUP       |     0.248ns|     1.352ns|       0|           0
  n" TO TIMEGRP "fallingEdgeEn" 1.6 ns      | HOLD        |     0.363ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 17 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  348 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file bl_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "bl.twr" -v 3 -l 30 -nodatasheet -fastpaths "bl_routed.ncd" "bl.pcf"

Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx2\14.7\ISE_DS\ISE\.
   "bl" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2

Analysis completed Thu Feb 10 08:41:31 2022
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "bl_routed.ncd" "bl_routed.xdl"

Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx2\14.7\ISE_DS\ISE\.
   "bl" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2
Successfully converted design 'bl_routed.ncd' to 'bl_routed.xdl'.
