INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A3_project1/A3_project1.srcs/sim_1/new/gt2_gate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gt2_gate_tb'
