30       
0 ram_trans.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_trans.sv
0 ../env/ram_trans.sv
0 ram_gen.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_gen.sv
0 ../env/ram_gen.sv
0 ram_write_drv.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_write_drv.sv
0 ../env/ram_write_drv.sv
0 ram_read_drv.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_read_drv.sv
0 ../env/ram_read_drv.sv
0 ram_write_mon.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_write_mon.sv
0 ../env/ram_write_mon.sv
0 ram_read_mon.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_read_mon.sv
0 ../env/ram_read_mon.sv
0 ram_model.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_model.sv
0 ../env/ram_model.sv
0 ram_sb.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_sb.sv
0 ../env/ram_sb.sv
0 ram_env.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/ram_env.sv
0 test.sv
0 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/etc/systemverilog/test.sv
0 ../env/test.sv
0 ../env_lib/test.sv
45
+incdir+../env
+incdir+../env_lib
+incdir+../test
+itf+/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcsdp_lite.tab
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvirsim.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/liberrorinf.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libsnpsmalloc.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvfs.so /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a
-Mout=simv
-Msaverestoreobj=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a -ldl -lm
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include
-Mxllcflags=
-P
-P
-Xufe=2steps
-debug_access+all
-fsdb
-full64
-gen_obj
-kdb
-l
-lca
-picarchive
-sverilog
/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/bin/vcs1
comp.log
/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab
/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/verdi.tab
../rtl/dual_mem.v
../rtl/mem_dec.v
../rtl/ram_4096.v
../env_lib/ram_if.sv
../test/ram_pkg.sv
../test/top.sv
57
which_declare=declare -f
XDG_SESSION_ID=59781
XDG_RUNTIME_DIR=/run/user/3863
XDG_DATA_DIRS=/home1/BPRN11/IRUdumula/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
VMR_MODE_FLAG=64
VERDI_HOME=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1
VC_STATIC_HOME=/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06
VC_SG_ELITE=1
VCS_TARGET_ARCH=linux64
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_LOG_FILE=comp.log
VCS_LCAMSG_PRINT_OFF=1
VCS_HOME=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64
S_COLORS=auto
SSH_TTY=/dev/pts/113
SSH_CONNECTION=10.81.234.135 62831 172.16.17.7 22
SSH_CLIENT=10.81.234.135 62831 22
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW=1
SNPS_VCS_CLANG_PATH=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/clang
SNPS_LINT_INTERNAL_SETUP_WIZARD=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
SCRNAME=vcs
SCRIPT_NAME=vcs
OVA_UUM=0
OS_LDFLAGS=
MODULES_RUN_QUARANTINE=LD_LIBRARY_PATH LD_PRELOAD
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
MODULESHOME=/usr/share/Modules
MODULEPATH_modshare=/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles
MGLS_LICENSE_FILE=1717@172.16.17.6:1717@172.16.17.5
MFLAGS=
MAKE_TERMOUT=/dev/pts/113
MAKE_TERMERR=/dev/pts/113
MAKELEVEL=1
MAKEFLAGS=
LOADEDMODULES=
LICENSE_QUEUE=30
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
HISTCONTROL=ignoredups
GDK_BACKEND=x11
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-luNBQaJSNy,guid=e8cf880d2773bb06cc9e6e766896ee88
BASH_FUNC_which%%=() {  ( alias;_ eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@_}
BASH_FUNC_switchml%%=() {  typeset swfound=1;_ if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then_ typeset swname='main';_ if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then_ typeset swfound=0;_ unset MODULES_USE_COMPAT_VERSION;_ fi;_ else_ typeset swname='compatibility';_ if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then_ typeset swfound=0;_ MODULES_USE_COMPAT_VERSION=1;_ export MODULES_USE_COMPAT_VERSION;_ fi;_ fi;_ if [ $swfound -eq 0 ]; then_ echo "Switching to Modules $swname version";_ source /usr/share/Modules/init/bash;_ else_ echo "Cannot switch to Modules $swname version, command not found";_ return 1;_ fi_}
BASH_FUNC_module%%=() {  _module_raw "$@" 2>&1_}
BASH_FUNC_ml%%=() {  module ml "$@"_}
BASH_FUNC__module_raw%%=() {  unset _mlshdbg;_ if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then_ case "$-" in _ *v*x*)_ set +vx;_ _mlshdbg='vx'_ ;;_ *v*)_ set +v;_ _mlshdbg='v'_ ;;_ *x*)_ set +x;_ _mlshdbg='x'_ ;;_ *)_ _mlshdbg=''_ ;;_ esac;_ fi;_ unset _mlre _mlIFS;_ if [ -n "${IFS+x}" ]; then_ _mlIFS=$IFS;_ fi;_ IFS=' ';_ for _mlv in ${MODULES_RUN_QUARANTINE:-};_ do_ if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then_ if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then_ _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";_ fi;_ _mlrv="MODULES_RUNENV_${_mlv}";_ _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";_ fi;_ done;_ if [ -n "${_mlre:-}" ]; then_ eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '"$@"'`;_ else_ eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash "$@"`;_ fi;_ _mlstatus=$?;_ if [ -n "${_mlIFS+x}" ]; then_ IFS=$_mlIFS;_ else_ unset IFS;_ fi;_ unset _mlre _mlv _mlrv _mlIFS;_ if [ -n "${_mlshdbg:-}" ]; then_ set -$_mlshdbg;_ fi;_ unset _mlshdbg;_ return $_mlstatus_}
0
0
19
1728463332 ../test/test.sv
1728380242 ../env/ram_env.sv
1717667572 ../env_lib/ram_sb.sv
1717667572 ../env_lib/ram_model.sv
1717667572 ../env_lib/ram_read_mon.sv
1717667572 ../env_lib/ram_write_mon.sv
1717667572 ../env_lib/ram_read_drv.sv
1717667572 ../env_lib/ram_write_drv.sv
1717667572 ../env_lib/ram_gen.sv
1717667572 ../env_lib/ram_trans.sv
1728462186 ../test/top.sv
1728379116 ../test/ram_pkg.sv
1717667572 ../env_lib/ram_if.sv
1717667572 ../rtl/ram_4096.v
1717667572 ../rtl/mem_dec.v
1717667572 ../rtl/dual_mem.v
1661679681 /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/verdi.tab
1661679681 /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab
1661742339 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcsdp_lite.tab
5
1661743730 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvirsim.so
1661743139 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/liberrorinf.so
1661743067 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libsnpsmalloc.so
1661743136 /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvfs.so
1661678774 /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a
1754722854 simv.daidir
-1 partitionlib
