/*
 * Copyright (c) 2026 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "adc_nrfx_saadc_common.h"

#include "adc_context.h"

/* Maximum value of the internal timer interval in microseconds. */
#define ADC_INTERNAL_TIMER_INTERVAL_MAX_US 128U

LOG_MODULE_REGISTER(adc_nrfx_saadc, CONFIG_ADC_LOG_LEVEL);

BUILD_ASSERT((NRF_SAADC_AIN0 == NRFX_ANALOG_EXTERNAL_AIN0) &&
	     (NRF_SAADC_AIN1 == NRFX_ANALOG_EXTERNAL_AIN1) &&
	     (NRF_SAADC_AIN2 == NRFX_ANALOG_EXTERNAL_AIN2) &&
	     (NRF_SAADC_AIN3 == NRFX_ANALOG_EXTERNAL_AIN3) &&
	     (NRF_SAADC_AIN4 == NRFX_ANALOG_EXTERNAL_AIN4) &&
	     (NRF_SAADC_AIN5 == NRFX_ANALOG_EXTERNAL_AIN5) &&
	     (NRF_SAADC_AIN6 == NRFX_ANALOG_EXTERNAL_AIN6) &&
	     (NRF_SAADC_AIN7 == NRFX_ANALOG_EXTERNAL_AIN7) &&
#if NRF_SAADC_HAS_INPUT_VDDHDIV5
	     (NRF_SAADC_VDDHDIV5 == NRFX_ANALOG_INTERNAL_VDDHDIV5) &&
#endif
#if NRF_SAADC_HAS_INPUT_VDD
	     (NRF_SAADC_VDD == NRFX_ANALOG_INTERNAL_VDD) &&
#endif
	     1,
	     "Definitions from nrf-saadc.h do not match those from nrfx_analog_common.h");


/* Helper function to convert acquisition time to register TACQ value. */
static int acq_time_set(nrf_saadc_channel_config_t *ch_cfg, uint16_t acquisition_time)
{
#if NRF_SAADC_HAS_ACQTIME_ENUM
	switch (acquisition_time) {
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 3):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_3US;
		break;
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 5):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_5US;
		break;
	case ADC_ACQ_TIME_DEFAULT:
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 10):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_10US;
		break;
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 15):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_15US;
		break;
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 20):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_20US;
		break;
	case ADC_ACQ_TIME_MAX:
	case ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 40):
		ch_cfg->acq_time = NRF_SAADC_ACQTIME_40US;
		break;
	default:
		LOG_ERR("Selected ADC acquisition time is not valid");
		return -EINVAL;
	}
#else
#define MINIMUM_ACQ_TIME_IN_NS 125
#define DEFAULT_ACQ_TIME_IN_NS 10000

	nrf_saadc_acqtime_t tacq = 0;
	uint16_t acq_time =
		(acquisition_time == ADC_ACQ_TIME_DEFAULT
			 ? DEFAULT_ACQ_TIME_IN_NS
			 : (ADC_ACQ_TIME_VALUE(acquisition_time) *
			    (ADC_ACQ_TIME_UNIT(acquisition_time) == ADC_ACQ_TIME_MICROSECONDS
				     ? 1000
				     : 1)));

	tacq = (nrf_saadc_acqtime_t)(acq_time / MINIMUM_ACQ_TIME_IN_NS) - 1;
	if ((tacq > NRF_SAADC_ACQTIME_MAX) || (acq_time < MINIMUM_ACQ_TIME_IN_NS)) {
		LOG_ERR("Selected ADC acquisition time is not valid");
		return -EINVAL;
	} else {
		ch_cfg->acq_time = tacq;
	}
#endif

	LOG_DBG("ADC acquisition_time: %d", acquisition_time);

	return 0;
}

static int gain_set(nrf_saadc_channel_config_t *ch_cfg, enum adc_gain gain)
{
#if NRF_SAADC_HAS_CH_GAIN
	switch (gain) {
#if NRF_SAADC_HAS_GAIN_1_6
	case ADC_GAIN_1_6:
		ch_cfg->gain = NRF_SAADC_GAIN1_6;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_1_5
	case ADC_GAIN_1_5:
		ch_cfg->gain = NRF_SAADC_GAIN1_5;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_1_4
	case ADC_GAIN_1_4:
		ch_cfg->gain = NRF_SAADC_GAIN1_4;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_2_7
	case ADC_GAIN_2_7:
		ch_cfg->gain = NRF_SAADC_GAIN2_7;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_1_3
	case ADC_GAIN_1_3:
		ch_cfg->gain = NRF_SAADC_GAIN1_3;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_2_5
	case ADC_GAIN_2_5:
		ch_cfg->gain = NRF_SAADC_GAIN2_5;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_1_2
	case ADC_GAIN_1_2:
		ch_cfg->gain = NRF_SAADC_GAIN1_2;
		break;
#endif
#if NRF_SAADC_HAS_GAIN_2_3
	case ADC_GAIN_2_3:
		ch_cfg->gain = NRF_SAADC_GAIN2_3;
		break;
#endif
	case ADC_GAIN_1:
		ch_cfg->gain = NRF_SAADC_GAIN1;
		break;
	case ADC_GAIN_2:
		ch_cfg->gain = NRF_SAADC_GAIN2;
		break;
#if NRF_SAADC_HAS_GAIN_4
	case ADC_GAIN_4:
		ch_cfg->gain = NRF_SAADC_GAIN4;
		break;
#endif
	default:
#else
	if (gain != ADC_GAIN_1) {
#endif /* NRF_SAADC_HAS_CH_GAIN */
		LOG_ERR("Selected ADC gain is not valid");
		return -EINVAL;
	}

	return 0;
}

static int reference_set(nrf_saadc_channel_config_t *ch_cfg, enum adc_reference reference)
{
	switch (reference) {
#if NRF_SAADC_HAS_REFERENCE_INTERNAL
	case ADC_REF_INTERNAL:
		ch_cfg->reference = NRF_SAADC_REFERENCE_INTERNAL;
		break;
#endif
#if NRF_SAADC_HAS_REFERENCE_VDD4
	case ADC_REF_VDD_1_4:
		ch_cfg->reference = NRF_SAADC_REFERENCE_VDD4;
		break;
#endif
#if NRF_SAADC_HAS_REFERENCE_EXTERNAL
	case ADC_REF_EXTERNAL0:
		ch_cfg->reference = NRF_SAADC_REFERENCE_EXTERNAL;
		break;
#endif
	default:
		LOG_ERR("Selected ADC reference is not valid");
		return -EINVAL;
	}

	return 0;
}

int adc_nrfx_saadc_common_channel_setup(const struct device *dev,
					const struct adc_channel_cfg *channel_cfg)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;
	int ret;
	nrf_saadc_channel_config_t *ch_cfg;
	nrfx_saadc_channel_t cfg = {
		.channel_config = {
#if NRF_SAADC_HAS_CH_CONFIG_RES
			.resistor_p = NRF_SAADC_RESISTOR_DISABLED,
			.resistor_n = NRF_SAADC_RESISTOR_DISABLED,
#endif
#if NRF_SAADC_HAS_CH_BURST
			.burst = NRF_SAADC_BURST_DISABLED,
#endif
		},
		.channel_index = channel_cfg->channel_id,
		.pin_p = channel_cfg->input_positive,
		.pin_n = (channel_cfg->differential &&
			  (channel_cfg->input_negative != NRF_SAADC_GND))
				 ? channel_cfg->input_negative
				 : NRF_SAADC_AIN_DISABLED,
	};

	if (channel_cfg->channel_id >= SAADC_CH_NUM) {
		LOG_ERR("Invalid channel ID: %d", channel_cfg->channel_id);
		return -EINVAL;
	}

	ch_cfg = &cfg.channel_config;

	ret = gain_set(ch_cfg, channel_cfg->gain);
	if (ret) {
		return ret;
	}

	ret = reference_set(ch_cfg, channel_cfg->reference);
	if (ret) {
		return ret;
	}

	ret = acq_time_set(ch_cfg, channel_cfg->acquisition_time);
	if (ret) {
		return ret;
	}

	/*
	 * Store channel mode to allow correcting negative readings in single-ended mode
	 * after ADC sequence ends.
	 */
	if (channel_cfg->differential) {
		if (channel_cfg->input_negative == NRF_SAADC_GND) {
			ch_cfg->mode = NRF_SAADC_MODE_SINGLE_ENDED;
			dev_data->single_ended_channels |= BIT(channel_cfg->channel_id);
			dev_data->divide_single_ended_value |= BIT(channel_cfg->channel_id);
		} else {
			ch_cfg->mode = NRF_SAADC_MODE_DIFFERENTIAL;
			dev_data->single_ended_channels &= ~BIT(channel_cfg->channel_id);
		}
	} else {
		ch_cfg->mode = NRF_SAADC_MODE_SINGLE_ENDED;
		dev_data->single_ended_channels |= BIT(channel_cfg->channel_id);
		dev_data->divide_single_ended_value &= ~BIT(channel_cfg->channel_id);
	}

	ret = nrfx_saadc_channel_config(&cfg);
	if (ret) {
		LOG_ERR("Cannot configure channel %d: %d", channel_cfg->channel_id, ret);
		return ret;
	}

	return 0;
}

static void adc_context_on_complete(struct adc_context *ctx, int status)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(ctx, struct adc_nrfx_saadc_common_data, ctx);

	const struct device *dev = dev_data->dev;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;

	dev_config->read_complete_handler(dev, status);
}

static void adc_context_start_sampling(struct adc_context *ctx)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(ctx, struct adc_nrfx_saadc_common_data, ctx);

	const struct device *dev = dev_data->dev;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;
	int ret;

	if (ctx->sequence.calibrate) {
		nrfx_saadc_offset_calibrate(dev_config->event_handler);
	} else {
		ret = nrfx_saadc_mode_trigger();
		if (ret) {
			LOG_ERR("Cannot start sampling: %d", ret);
			adc_context_complete(ctx, -EIO);
		}
	}
}

static void adc_context_update_buffer_pointer(struct adc_context *ctx, bool repeat)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(ctx, struct adc_nrfx_saadc_common_data, ctx);

	const struct device *dev = dev_data->dev;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;
	size_t samples_count;
	void *samples_buffer;
	int ret;

	if (!dev_data->internal_timer_enabled) {
		if (!repeat) {
			dev_data->user_buffer = ((uint16_t *)dev_data->user_buffer) +
						dev_data->active_channel_cnt;
		}

		samples_count = dev_data->active_channel_cnt;

		ret = dmm_buffer_in_prepare(dev_config->mem_reg,
					    dev_data->user_buffer,
					    NRFX_SAADC_SAMPLES_TO_BYTES(samples_count),
					    &samples_buffer);
		if (ret) {
			LOG_ERR("DMM buffer allocation failed err=%d", ret);
			adc_context_complete(ctx, -EIO);
			return;
		}

		ret = nrfx_saadc_buffer_set(samples_buffer, samples_count);
		if (ret) {
			LOG_ERR("Failed to set buffer: %d", ret);
			adc_context_complete(ctx, -EIO);
		}
	}
}

static inline void adc_context_enable_timer(struct adc_context *ctx)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(ctx, struct adc_nrfx_saadc_common_data, ctx);

	int ret;

	if (!dev_data->internal_timer_enabled) {
		k_timer_start(&dev_data->timer, K_NO_WAIT, K_USEC(ctx->options.interval_us));
	} else {
		ret = nrfx_saadc_mode_trigger();
		if (ret) {
			LOG_ERR("Cannot start sampling: %d", ret);
			adc_context_complete(&dev_data->ctx, -EIO);
		}
	}
}

static inline void adc_context_disable_timer(struct adc_context *ctx)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(ctx, struct adc_nrfx_saadc_common_data, ctx);

	if (!dev_data->internal_timer_enabled) {
		k_timer_stop(&dev_data->timer);
	}
}

static void external_timer_expired_handler(struct k_timer *timer)
{
	struct adc_nrfx_saadc_common_data *dev_data =
		CONTAINER_OF(timer, struct adc_nrfx_saadc_common_data, timer);

	adc_context_request_next_sampling(&dev_data->ctx);
}

static int get_resolution(const struct adc_sequence *sequence, nrf_saadc_resolution_t *resolution)
{
	switch (sequence->resolution) {
	case 8:
		*resolution = NRF_SAADC_RESOLUTION_8BIT;
		break;
	case 10:
		*resolution = NRF_SAADC_RESOLUTION_10BIT;
		break;
	case 12:
		*resolution = NRF_SAADC_RESOLUTION_12BIT;
		break;
	case 14:
		*resolution = NRF_SAADC_RESOLUTION_14BIT;
		break;
	default:
		LOG_ERR("ADC resolution value %d is not valid", sequence->resolution);
		return -EINVAL;
	}

	return 0;
}

static int get_oversampling(const struct adc_sequence *sequence,
			    uint8_t active_channel_cnt,
			    nrf_saadc_oversample_t *oversampling)
{
	if ((active_channel_cnt > 1) && (sequence->oversampling > 0)) {
		LOG_ERR(
			"Oversampling is supported for single channel only");
		return -EINVAL;
	}

	switch (sequence->oversampling) {
	case 0:
		*oversampling = NRF_SAADC_OVERSAMPLE_DISABLED;
		break;
	case 1:
		*oversampling = NRF_SAADC_OVERSAMPLE_2X;
		break;
	case 2:
		*oversampling = NRF_SAADC_OVERSAMPLE_4X;
		break;
	case 3:
		*oversampling = NRF_SAADC_OVERSAMPLE_8X;
		break;
	case 4:
		*oversampling = NRF_SAADC_OVERSAMPLE_16X;
		break;
	case 5:
		*oversampling = NRF_SAADC_OVERSAMPLE_32X;
		break;
	case 6:
		*oversampling = NRF_SAADC_OVERSAMPLE_64X;
		break;
	case 7:
		*oversampling = NRF_SAADC_OVERSAMPLE_128X;
		break;
	case 8:
		*oversampling = NRF_SAADC_OVERSAMPLE_256X;
		break;
	default:
		LOG_ERR("Oversampling value %d is not valid", sequence->oversampling);
		return -EINVAL;
	}

	return 0;
}


static int check_buffer_size(const struct adc_sequence *sequence, uint8_t active_channel_cnt)
{
	size_t needed_buffer_size;

	needed_buffer_size = NRFX_SAADC_SAMPLES_TO_BYTES(active_channel_cnt);

	if (sequence->options) {
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
	}

	if (sequence->buffer_size < needed_buffer_size) {
		LOG_ERR("Provided buffer is too small (%u/%u)",
			sequence->buffer_size, needed_buffer_size);
		return -ENOMEM;
	}

	return 0;
}

static bool has_single_ended(const struct device *dev, const struct adc_sequence *sequence)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;

	return sequence->channels & dev_data->single_ended_channels;
}

static void correct_single_ended(const struct device *dev,
				 const struct adc_sequence *sequence,
				 nrf_saadc_value_t *buffer,
				 uint16_t num_samples)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;
	int16_t *sample = (int16_t *)buffer;
	uint8_t selected_channels = sequence->channels;
	uint8_t divide_mask = dev_data->divide_single_ended_value;
	uint8_t single_ended_mask = dev_data->single_ended_channels;

	if (dev_data->internal_timer_enabled) {
		if (selected_channels & divide_mask) {
			for (int i = 0; i < num_samples; i++) {
				sample[i] /= 2;
			}
		} else {
			for (int i = 0; i < num_samples; i++) {
				if (sample[i] < 0) {
					sample[i] = 0;
				}
			}
		}
		return;
	}

	for (uint16_t channel_bit = BIT(0); channel_bit <= single_ended_mask; channel_bit <<= 1) {
		if (!(channel_bit & selected_channels)) {
			continue;
		}

		if (channel_bit & single_ended_mask) {
			if (channel_bit & divide_mask) {
				*sample /= 2;
			} else if (*sample < 0) {
				*sample = 0;
			}
		}
		sample++;
	}
}

/* The internal timer runs at 16 MHz, so to convert the interval in microseconds
 * to the internal timer CC value, we can use the formula:
 * interval_cc = interval_us * 16 MHz
 * where 16 MHz is the frequency of the internal timer.
 *
 * The maximum value for interval_cc is 2047, which corresponds to
 * approximately 7816 Hz ~ 128us.
 * The minimum value for interval_cc is depends on the SoC.
 */
static inline uint16_t interval_to_cc(uint16_t interval_us)
{
	NRFX_ASSERT((interval_us <= ADC_INTERNAL_TIMER_INTERVAL_MAX_US) && (interval_us > 0));

	return (interval_us * 16) - 1;
}

void adc_nrfx_saadc_common_event_handler(const struct device *dev,
					 const nrfx_saadc_evt_t *event)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;
	struct adc_context *ctx = &dev_data->ctx;
	int ret;
	size_t samples_count;

	if (event->type == NRFX_SAADC_EVT_DONE) {
		samples_count = dev_data->internal_timer_enabled
			      ? 1 + ctx->sequence.options->extra_samplings
			      : dev_data->active_channel_cnt;

		dmm_buffer_in_release(dev_config->mem_reg,
				      dev_data->user_buffer,
				      NRFX_SAADC_SAMPLES_TO_BYTES(samples_count),
				      event->data.done.p_buffer);

		if (has_single_ended(dev, &ctx->sequence)) {
			correct_single_ended(dev,
					     &ctx->sequence,
					     dev_data->user_buffer,
					     event->data.done.size);
		}

		adc_context_on_sampling_done(ctx, dev);
	} else if (event->type == NRFX_SAADC_EVT_CALIBRATEDONE) {
		ret = nrfx_saadc_mode_trigger();
		if (ret) {
			LOG_ERR("Cannot start sampling: %d", ret);
			adc_context_complete(ctx, -EIO);
		}
	} else if (event->type == NRFX_SAADC_EVT_FINISHED) {
		adc_context_complete(ctx, 0);
	}
}

int adc_nrfx_saadc_common_start_read(const struct device *dev,
				     const struct adc_sequence *sequence)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;
	uint32_t selected_channels = sequence->channels;
	nrf_saadc_resolution_t resolution;
	nrf_saadc_oversample_t oversampling;
	uint8_t channel_id = 0;
	uint8_t active_channel_cnt = 0;
	int ret;
	nrfx_saadc_adv_config_t adv_config;
	size_t samples_count;
	void *samples_buffer;

	/*
	 * Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
	    (selected_channels & ~BIT_MASK(SAADC_CH_NUM))) {
		LOG_ERR("Invalid selection of channels");
		return -EINVAL;
	}

	do {
		if (selected_channels & BIT(channel_id)) {
			/* Signal an error if a selected channel has not been configured yet. */
			if (0 == (nrfx_saadc_channels_configured_get() & BIT(channel_id))) {
				LOG_ERR("Channel %u not configured", channel_id);
				return -EINVAL;
			}
			++active_channel_cnt;
		}
	} while (++channel_id < SAADC_CH_NUM);

	if (active_channel_cnt == 0) {
		LOG_ERR("No channel configured");
		return -EINVAL;
	}

	ret = get_resolution(sequence, &resolution);
	if (ret) {
		return ret;
	}

	ret = get_oversampling(sequence, active_channel_cnt, &oversampling);
	if (ret) {
		return ret;
	}

	if ((active_channel_cnt == 1) && (sequence->options != NULL) &&
	    (sequence->options->callback == NULL) &&
	    (sequence->options->interval_us <= ADC_INTERNAL_TIMER_INTERVAL_MAX_US) &&
	    (sequence->options->interval_us > 0)) {
		dev_data->internal_timer_enabled = true;

		adv_config.oversampling = oversampling;
		adv_config.burst = NRF_SAADC_BURST_DISABLED;
		adv_config.internal_timer_cc = interval_to_cc(sequence->options->interval_us);
		adv_config.start_on_end = true;

		ret = nrfx_saadc_advanced_mode_set(selected_channels,
						   resolution,
						   &adv_config,
						   dev_config->event_handler);
	} else {
		dev_data->internal_timer_enabled = false;

		ret = nrfx_saadc_simple_mode_set(selected_channels,
						 resolution,
						 oversampling,
						 dev_config->event_handler);
	}

	if (ret) {
		return ret;
	}

	ret = check_buffer_size(sequence, active_channel_cnt);
	if (ret) {
		return ret;
	}

	dev_data->active_channel_cnt = active_channel_cnt;
	dev_data->user_buffer = sequence->buffer;

	samples_count = dev_data->internal_timer_enabled
		      ? 1 + sequence->options->extra_samplings
		      : active_channel_cnt;

	ret = dmm_buffer_in_prepare(dev_config->mem_reg,
				    dev_data->user_buffer,
				    NRFX_SAADC_SAMPLES_TO_BYTES(samples_count),
				    &samples_buffer);
	if (ret) {
		LOG_ERR("DMM buffer allocation failed err=%d", ret);
		return ret;
	}

	/*
	 * Buffer is filled in chunks, each chunk composed of number of samples equal to number
	 * of active channels. Buffer pointer is advanced and reloaded after each chunk.
	 */
	ret = nrfx_saadc_buffer_set(samples_buffer, samples_count);
	if (ret) {
		LOG_ERR("Failed to set buffer: %d", ret);
		return ret;
	}

	adc_context_start_read(&dev_data->ctx, sequence);

	return 0;
}

int adc_nrfx_saadc_common_init(const struct device *dev)
{
	struct adc_nrfx_saadc_common_data *dev_data = dev->data;
	const struct adc_nrfx_saadc_common_config *dev_config = dev->config;

	adc_context_init(&dev_data->ctx);

	k_timer_init(&dev_data->timer, external_timer_expired_handler, NULL);

	dev_config->irq_connect();

	return nrfx_saadc_init(0);
}

#ifdef CONFIG_DEVICE_DEINIT_SUPPORT
int adc_nrfx_saadc_common_deinit(const struct device *dev)
{
	ARG_UNUSED(dev);

	nrfx_saadc_uninit();
	return 0;
}
#endif /* CONFIG_DEVICE_DEINIT_SUPPORT */
