/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [4:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [43:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [29:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [26:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [15:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[28] ? in_data[68] : in_data[83]);
  assign celloutsig_0_35z = !(celloutsig_0_5z[0] ? celloutsig_0_4z[5] : celloutsig_0_24z);
  assign celloutsig_1_12z = !(_00_ ? in_data[156] : celloutsig_1_11z);
  assign celloutsig_1_19z = !(celloutsig_1_12z ? celloutsig_1_8z : celloutsig_1_16z);
  assign celloutsig_0_9z = !(celloutsig_0_4z[1] ? celloutsig_0_8z[3] : celloutsig_0_4z[12]);
  assign celloutsig_0_16z = !(celloutsig_0_10z ? celloutsig_0_5z[0] : celloutsig_0_8z[3]);
  assign celloutsig_0_31z = ~celloutsig_0_7z[1];
  assign celloutsig_0_37z = ~celloutsig_0_0z;
  assign celloutsig_1_18z = ~((celloutsig_1_1z[0] | celloutsig_1_14z[4]) & celloutsig_1_10z);
  assign celloutsig_1_3z = celloutsig_1_0z[0] | celloutsig_1_1z[10];
  assign celloutsig_0_6z = in_data[82] | celloutsig_0_3z[2];
  assign celloutsig_0_12z = celloutsig_0_1z | celloutsig_0_9z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_12z };
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 5'h00;
    else _17_ <= in_data[106:102];
  assign { _02_[4:3], _00_, _02_[1:0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_4z = { _02_[3], _00_, _02_[1:0] } == in_data[99:96];
  assign celloutsig_1_16z = { in_data[150:107], _02_[4:3], _00_, _02_[1:0], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_4z } == { celloutsig_1_1z[11:7], _02_[4:3], _00_, _02_[1:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_13z, _02_[4:3], _00_, _02_[1:0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_15z = in_data[84:81] == { celloutsig_0_13z[3:1], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[3:2], celloutsig_0_9z } <= celloutsig_0_8z[2:0];
  assign celloutsig_0_36z = { celloutsig_0_7z[4:1], celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_24z } && in_data[35:11];
  assign celloutsig_0_41z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_16z } && { celloutsig_0_22z[10:1], _01_, celloutsig_0_27z, celloutsig_0_38z, celloutsig_0_27z };
  assign celloutsig_1_7z = { celloutsig_1_1z[11:6], celloutsig_1_3z } && celloutsig_1_1z[8:2];
  assign celloutsig_0_1z = in_data[51:37] && in_data[89:75];
  assign celloutsig_0_24z = celloutsig_0_21z[16:1] && { celloutsig_0_14z[39:31], celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_38z = celloutsig_0_22z[0] & ~(celloutsig_0_21z[6]);
  assign celloutsig_0_42z = celloutsig_0_37z & ~(celloutsig_0_1z);
  assign celloutsig_0_13z = { in_data[14], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, celloutsig_0_4z[5], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[181:179] % { 1'h1, in_data[155:154] };
  assign celloutsig_1_13z = in_data[191] ? celloutsig_1_1z[8:6] : { celloutsig_1_5z[3:2], celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_3z[1] ? { in_data[12:10], celloutsig_0_6z, celloutsig_0_6z } : { in_data[22:20], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_7z[4] ? { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_0z, 1'h1, celloutsig_0_7z[3:0] } : celloutsig_0_17z[20:10];
  assign celloutsig_0_20z = { celloutsig_0_4z[13:7], celloutsig_0_15z, celloutsig_0_1z } != { celloutsig_0_13z[0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_1z = - in_data[146:135];
  assign celloutsig_0_4z = - { in_data[23:14], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = ~ in_data[67:65];
  assign celloutsig_1_5z = ~ celloutsig_1_1z[11:7];
  assign celloutsig_1_10z = & celloutsig_1_1z[6:1];
  assign celloutsig_0_25z = & { _03_, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_8z = | { celloutsig_1_5z[1:0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, _02_[4:3], _00_, _02_[1:0], celloutsig_1_3z };
  assign celloutsig_1_11z = | { in_data[161], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_8z = in_data[3:0] - celloutsig_0_7z[3:0];
  assign celloutsig_0_14z = { celloutsig_0_8z[2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z } - { in_data[43:20], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } ~^ { celloutsig_1_13z[1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z, _02_[4:3], _00_, _02_[1:0] };
  assign celloutsig_0_17z = in_data[54:25] ~^ { celloutsig_0_14z[32:8], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_4z[12], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_3z } ~^ { celloutsig_0_14z[30:9], _03_, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_21z[12:9], _03_, celloutsig_0_15z, celloutsig_0_6z } ~^ { in_data[20:16], celloutsig_0_5z[3:2], celloutsig_0_5z[2], celloutsig_0_5z[0] };
  assign celloutsig_0_10z = ~((celloutsig_0_4z[14] & celloutsig_0_5z[2]) | celloutsig_0_6z);
  assign celloutsig_0_27z = ~((celloutsig_0_13z[3] & celloutsig_0_4z[14]) | celloutsig_0_16z);
  assign celloutsig_1_6z = ~((in_data[109] & celloutsig_1_5z[4]) | (celloutsig_1_0z[2] & celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_4z) | (celloutsig_1_6z & celloutsig_1_5z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_14z[33] & celloutsig_0_8z[0]) | (celloutsig_0_9z & celloutsig_0_2z));
  assign celloutsig_0_23z = ~((celloutsig_0_8z[2] & celloutsig_0_11z) | (in_data[28] & celloutsig_0_4z[13]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { celloutsig_0_5z[2], celloutsig_0_5z[3], celloutsig_0_5z[0] } = ~ { celloutsig_0_1z, in_data[64], celloutsig_0_0z };
  assign _02_[2] = _00_;
  assign celloutsig_0_5z[1] = celloutsig_0_5z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
