var group__i2c__registers =
[
    [ "Register Offsets", "group___i2_c___register___offsets.html", "group___i2_c___register___offsets" ],
    [ "I2C_CTRL0", "group___i2_c___c_t_r_l0.html", "group___i2_c___c_t_r_l0" ],
    [ "I2C_STAT", "group___i2_c___s_t_a_t.html", "group___i2_c___s_t_a_t" ],
    [ "I2C_INT_FL0", "group___i2_c___i_n_t___f_l0.html", "group___i2_c___i_n_t___f_l0" ],
    [ "I2C_INT_EN0", "group___i2_c___i_n_t___e_n0.html", "group___i2_c___i_n_t___e_n0" ],
    [ "I2C_INT_FL1", "group___i2_c___i_n_t___f_l1.html", "group___i2_c___i_n_t___f_l1" ],
    [ "I2C_INT_EN1", "group___i2_c___i_n_t___e_n1.html", "group___i2_c___i_n_t___e_n1" ],
    [ "I2C_FIFO_LEN", "group___i2_c___f_i_f_o___l_e_n.html", "group___i2_c___f_i_f_o___l_e_n" ],
    [ "I2C_RX_CTRL0", "group___i2_c___r_x___c_t_r_l0.html", "group___i2_c___r_x___c_t_r_l0" ],
    [ "I2C_RX_CTRL1", "group___i2_c___r_x___c_t_r_l1.html", "group___i2_c___r_x___c_t_r_l1" ],
    [ "I2C_TX_CTRL0", "group___i2_c___t_x___c_t_r_l0.html", "group___i2_c___t_x___c_t_r_l0" ],
    [ "I2C_TX_CTRL1", "group___i2_c___t_x___c_t_r_l1.html", "group___i2_c___t_x___c_t_r_l1" ],
    [ "I2C_FIFO", "group___i2_c___f_i_f_o.html", "group___i2_c___f_i_f_o" ],
    [ "I2C_MSTR_MODE", "group___i2_c___m_s_t_r___m_o_d_e.html", "group___i2_c___m_s_t_r___m_o_d_e" ],
    [ "I2C_CLK_LO", "group___i2_c___c_l_k___l_o.html", "group___i2_c___c_l_k___l_o" ],
    [ "I2C_CLK_HI", "group___i2_c___c_l_k___h_i.html", "group___i2_c___c_l_k___h_i" ],
    [ "I2C_TIMEOUT", "group___i2_c___t_i_m_e_o_u_t.html", "group___i2_c___t_i_m_e_o_u_t" ],
    [ "I2C_SLV_ADDR", "group___i2_c___s_l_v___a_d_d_r.html", "group___i2_c___s_l_v___a_d_d_r" ],
    [ "I2C_DMA", "group___i2_c___d_m_a.html", "group___i2_c___d_m_a" ],
    [ "mxc_i2c_regs_t", "group__i2c__registers.html#structmxc__i2c__regs__t", [
      [ "clk_hi", "group__i2c__registers.html#af32356b3618b17d8ac54da6fb8f2fbc6", null ],
      [ "clk_lo", "group__i2c__registers.html#a1769cdaba434a337b25274a95df9076d", null ],
      [ "ctrl0", "group__i2c__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d", null ],
      [ "dma", "group__i2c__registers.html#aab1cd293f21e42b2e6b96937ad70f02a", null ],
      [ "fifo", "group__i2c__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3", null ],
      [ "fifo_len", "group__i2c__registers.html#a1ae8407f07c33907b1634f5241438ef9", null ],
      [ "int_en0", "group__i2c__registers.html#a38ae3886e322d476332286019a4ac149", null ],
      [ "int_en1", "group__i2c__registers.html#a7ba550af142662669c6cbf4913507fdf", null ],
      [ "int_fl0", "group__i2c__registers.html#a17534522b74af1b01d4bd145792a9013", null ],
      [ "int_fl1", "group__i2c__registers.html#a4679e2b686501b167c5565ca1a4f9171", null ],
      [ "mstr_mode", "group__i2c__registers.html#afc803aa94049cd075d2de906233f013d", null ],
      [ "rx_ctrl0", "group__i2c__registers.html#abaab2a23f646788de6ec203e99f31efb", null ],
      [ "rx_ctrl1", "group__i2c__registers.html#a5ad14aae2fb3f385707381d5e378ac31", null ],
      [ "slv_addr", "group__i2c__registers.html#a8826a6cad6468de1a0535f5ced51d054", null ],
      [ "stat", "group__i2c__registers.html#aa0708e7b79dc84bf8216aacafae5155e", null ],
      [ "timeout", "group__i2c__registers.html#a65850b35ce760010d765f40d5753232b", null ],
      [ "tx_ctrl0", "group__i2c__registers.html#ab99ed32629ee240857562e273ec656ea", null ],
      [ "tx_ctrl1", "group__i2c__registers.html#a56adc0bba3ecce2356455e6eae28b857", null ]
    ] ]
];