--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE3\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11327 paths analyzed, 877 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.231ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X30Y61.C5), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (1.174 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X11Y61.C5      net (fanout=14)       2.269   SW_OK<8>
    SLICE_X11Y61.CMUX    Tilo                  0.166   addrb<1>
                                                       U11/Mmux_addrb41
    SLICE_X23Y53.D5      net (fanout=5)        0.870   addrb<2>
    SLICE_X23Y53.CMUX    Topdc                 0.294   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X29Y61.A1      net (fanout=13)       1.255   Disp_num<2>
    SLICE_X29Y61.A       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X29Y60.B2      net (fanout=2)        0.561   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X29Y60.B       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X29Y60.A4      net (fanout=1)        0.302   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X29Y60.A       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X30Y61.D1      net (fanout=1)        0.587   U6/XLXN_390<60>
    SLICE_X30Y61.D       Tilo                  0.053   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X30Y61.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X30Y61.CLK     Tas                   0.018   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (0.998ns logic, 6.047ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (1.174 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X11Y61.C5      net (fanout=14)       2.269   SW_OK<8>
    SLICE_X11Y61.C       Tilo                  0.053   addrb<1>
                                                       U11/Mmux_addrb31
    SLICE_X23Y54.D4      net (fanout=5)        0.863   addrb<1>
    SLICE_X23Y54.CMUX    Topdc                 0.294   Data_in<1>
                                                       U5/MUX1_DispData/Mmux_o_411
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10
    SLICE_X29Y61.A2      net (fanout=12)       1.306   Disp_num<1>
    SLICE_X29Y61.A       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X29Y60.B2      net (fanout=2)        0.561   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X29Y60.B       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X29Y60.A4      net (fanout=1)        0.302   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X29Y60.A       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X30Y61.D1      net (fanout=1)        0.587   U6/XLXN_390<60>
    SLICE_X30Y61.D       Tilo                  0.053   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X30Y61.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X30Y61.CLK     Tas                   0.018   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (0.885ns logic, 6.091ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 7)
  Clock Path Skew:      -0.151ns (1.174 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y61.A5      net (fanout=14)       2.173   SW_OK<8>
    SLICE_X10Y61.A       Tilo                  0.053   Red_0_OBUF
                                                       U11/Mmux_addrb12
    SLICE_X22Y52.D1      net (fanout=5)        1.144   addrb<0>
    SLICE_X22Y52.CMUX    Topdc                 0.286   Data_in<0>
                                                       U5/MUX1_DispData/Mmux_o_4
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X29Y61.A6      net (fanout=13)       0.732   Disp_num<0>
    SLICE_X29Y61.A       Tilo                  0.053   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X29Y60.B2      net (fanout=2)        0.561   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X29Y60.B       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X29Y60.A4      net (fanout=1)        0.302   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X29Y60.A       Tilo                  0.053   U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT111
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X30Y61.D1      net (fanout=1)        0.587   U6/XLXN_390<60>
    SLICE_X30Y61.D       Tilo                  0.053   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X30Y61.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X30Y61.CLK     Tas                   0.018   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (0.877ns logic, 5.702ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X32Y63.A4), 167 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 6)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y59.C1      net (fanout=14)       2.294   SW_OK<8>
    SLICE_X10Y59.CMUX    Tilo                  0.174   U11/pos<0>
                                                       U11/Mmux_addrb111
    SLICE_X25Y50.D1      net (fanout=9)        1.397   addrb<9>
    SLICE_X25Y50.CMUX    Topdc                 0.294   Data_in<9>
                                                       U5/MUX1_DispData/Mmux_o_431
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X36Y59.C5      net (fanout=12)       0.900   Disp_num<9>
    SLICE_X36Y59.C       Tilo                  0.053   U6/XLXN_390<42>
                                                       U6/SM1/HTS5/MSEG/XLXI_7
    SLICE_X35Y59.B1      net (fanout=2)        0.583   U6/SM1/HTS5/MSEG/XLXN_27
    SLICE_X35Y59.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X32Y63.B3      net (fanout=1)        0.596   U6/XLXN_390<47>
    SLICE_X32Y63.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X32Y63.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X32Y63.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (0.953ns logic, 6.079ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 6)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y59.C1      net (fanout=14)       2.294   SW_OK<8>
    SLICE_X10Y59.CMUX    Tilo                  0.174   U11/pos<0>
                                                       U11/Mmux_addrb111
    SLICE_X25Y50.D1      net (fanout=9)        1.397   addrb<9>
    SLICE_X25Y50.CMUX    Topdc                 0.294   Data_in<9>
                                                       U5/MUX1_DispData/Mmux_o_431
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X34Y59.D1      net (fanout=12)       0.921   Disp_num<9>
    SLICE_X34Y59.D       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X35Y59.B4      net (fanout=2)        0.417   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X35Y59.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X32Y63.B3      net (fanout=1)        0.596   U6/XLXN_390<47>
    SLICE_X32Y63.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X32Y63.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X32Y63.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (0.953ns logic, 5.934ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 6)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y59.C1      net (fanout=14)       2.294   SW_OK<8>
    SLICE_X10Y59.CMUX    Tilo                  0.174   U11/pos<0>
                                                       U11/Mmux_addrb111
    SLICE_X25Y50.D1      net (fanout=9)        1.397   addrb<9>
    SLICE_X25Y50.CMUX    Topdc                 0.294   Data_in<9>
                                                       U5/MUX1_DispData/Mmux_o_431
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X34Y59.B3      net (fanout=12)       0.803   Disp_num<9>
    SLICE_X34Y59.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X35Y59.B2      net (fanout=1)        0.446   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X35Y59.B       Tilo                  0.053   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X32Y63.B3      net (fanout=1)        0.596   U6/XLXN_390<47>
    SLICE_X32Y63.B       Tilo                  0.053   U6/M2/buffer<48>
                                                       U6/M2/mux10511
    SLICE_X32Y63.A4      net (fanout=1)        0.309   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X32Y63.CLK     Tas                   0.018   U6/M2/buffer<48>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (0.953ns logic, 5.845ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X30Y63.C5), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X13Y60.A2      net (fanout=14)       2.267   SW_OK<8>
    SLICE_X13Y60.AMUX    Tilo                  0.181   addrb<5>
                                                       U11/Mmux_addrb81
    SLICE_X23Y51.D4      net (fanout=5)        0.876   addrb<6>
    SLICE_X23Y51.CMUX    Topdc                 0.294   Data_in<6>
                                                       U5/MUX1_DispData/Mmux_o_428
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X29Y62.D2      net (fanout=13)       1.192   Disp_num<6>
    SLICE_X29Y62.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X29Y62.B1      net (fanout=2)        0.467   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X29Y62.B       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X29Y62.A4      net (fanout=1)        0.302   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X29Y62.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X30Y63.D1      net (fanout=1)        0.587   U6/XLXN_390<52>
    SLICE_X30Y63.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X30Y63.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X30Y63.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.013ns logic, 5.894ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y61.A5      net (fanout=14)       2.173   SW_OK<8>
    SLICE_X10Y61.AMUX    Tilo                  0.171   Red_0_OBUF
                                                       U11/Mmux_addrb61
    SLICE_X22Y51.D2      net (fanout=5)        1.038   addrb<4>
    SLICE_X22Y51.CMUX    Topdc                 0.286   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_426
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X29Y62.D1      net (fanout=13)       1.076   Disp_num<4>
    SLICE_X29Y62.D       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X29Y62.B1      net (fanout=2)        0.467   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X29Y62.B       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X29Y62.A4      net (fanout=1)        0.302   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X29Y62.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X30Y63.D1      net (fanout=1)        0.587   U6/XLXN_390<52>
    SLICE_X30Y63.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X30Y63.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X30Y63.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (0.995ns logic, 5.846ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_8 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (1.172 - 1.325)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_8 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y56.BQ      Tcko                  0.308   SW_OK<15>
                                                       U9/SW_OK_8
    SLICE_X10Y61.A5      net (fanout=14)       2.173   SW_OK<8>
    SLICE_X10Y61.AMUX    Tilo                  0.171   Red_0_OBUF
                                                       U11/Mmux_addrb61
    SLICE_X22Y51.D2      net (fanout=5)        1.038   addrb<4>
    SLICE_X22Y51.CMUX    Topdc                 0.286   Data_in<4>
                                                       U5/MUX1_DispData/Mmux_o_426
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X27Y62.A3      net (fanout=13)       0.945   Disp_num<4>
    SLICE_X27Y62.A       Tilo                  0.053   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X29Y62.B4      net (fanout=2)        0.423   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X29Y62.B       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X29Y62.A4      net (fanout=1)        0.302   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X29Y62.A       Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X30Y63.D1      net (fanout=1)        0.587   U6/XLXN_390<52>
    SLICE_X30Y63.D       Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X30Y63.C5      net (fanout=1)        0.203   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X30Y63.CLK     Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.666ns (0.995ns logic, 5.671ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2/data_in_3 (SLICE_X10Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/cnt_2 (FF)
  Destination:          ps2/data_in_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/cnt_2 to ps2/data_in_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.100   ps2/cnt<3>
                                                       ps2/cnt_2
    SLICE_X10Y54.D6      net (fanout=11)       0.108   ps2/cnt<2>
    SLICE_X10Y54.CLK     Tah         (-Th)     0.059   ps2/data_in<3>
                                                       ps2/cnt[3]_data_in[7]_select_15_OUT<3>1
                                                       ps2/data_in_3
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.041ns logic, 0.108ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point ps2/data_in_2 (SLICE_X10Y54.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/cnt_2 (FF)
  Destination:          ps2/data_in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/cnt_2 to ps2/data_in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.100   ps2/cnt<3>
                                                       ps2/cnt_2
    SLICE_X10Y54.C6      net (fanout=11)       0.109   ps2/cnt<2>
    SLICE_X10Y54.CLK     Tah         (-Th)     0.059   ps2/data_in<3>
                                                       ps2/cnt[3]_data_in[7]_select_15_OUT<2>1
                                                       ps2/data_in_2
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.041ns logic, 0.109ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2/data_in_1 (SLICE_X10Y54.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/cnt_3 (FF)
  Destination:          ps2/data_in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ps2/cnt_3 to ps2/data_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.CQ      Tcko                  0.100   ps2/cnt<3>
                                                       ps2/cnt_3
    SLICE_X10Y54.B6      net (fanout=11)       0.119   ps2/cnt<3>
    SLICE_X10Y54.CLK     Tah         (-Th)     0.059   ps2/data_in<3>
                                                       ps2/cnt[3]_data_in[7]_select_15_OUT<1>1
                                                       ps2/data_in_1
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.041ns logic, 0.119ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.231|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11327 paths, 0 nets, and 2372 connections

Design statistics:
   Minimum period:   7.231ns{1}   (Maximum frequency: 138.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 18 14:11:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



