\hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral}{}\section{Behavioral Architecture Reference}
\label{classtb___flip__flop___r_c___s_1_1_behavioral}\index{Behavioral@{Behavioral}}


Architecture definition of the \hyperlink{classtb___flip__flop___r_c___s}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+C\+\_\+S}.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}{clk\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}

\begin{DoxyCompactList}\small\item\em process of generating a clock signal \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a35fbcf057a197de16f02ae1e198de883}{uc\+\_\+clear\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a35fbcf057a197de16f02ae1e198de883}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a35fbcf057a197de16f02ae1e198de883}

\begin{DoxyCompactList}\small\item\em process of generating a clear signal by microcontrolleur \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a35b5be3cd1cb6c47815781e90ca773c6}{i2c\+\_\+set\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a35b5be3cd1cb6c47815781e90ca773c6}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a35b5be3cd1cb6c47815781e90ca773c6}

\begin{DoxyCompactList}\small\item\em process of generating a set signal by I2C \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a027f6e762235fee0bc16d610da043d14}{Flip\+\_\+flop\+\_\+\+R\+C\+\_\+S}  {\bfseries }  \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a027f6e762235fee0bc16d610da043d14}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a027f6e762235fee0bc16d610da043d14}

\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}{clk} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}

\begin{DoxyCompactList}\small\item\em use signals internals simulate these ports of component \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}{clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}

\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}{sync\+\_\+rst} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}

\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a50cf69c237e2cef9a269a0bb7801d630}{uc\+\_\+clear} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a50cf69c237e2cef9a269a0bb7801d630}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a50cf69c237e2cef9a269a0bb7801d630}

\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a14a540af3677c9776832614ccbf2416a}{i2c\+\_\+set} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a14a540af3677c9776832614ccbf2416a}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a14a540af3677c9776832614ccbf2416a}

\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}{uc\+\_\+read} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}

\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r_c___s_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}{uut}  {\bfseries Flip\+\_\+flop\+\_\+\+R\+C\+\_\+S}   \hypertarget{classtb___flip__flop___r_c___s_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}{}\label{classtb___flip__flop___r_c___s_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}

\begin{DoxyCompactList}\small\item\em an instance of component \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Architecture definition of the \hyperlink{classtb___flip__flop___r_c___s}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+C\+\_\+S}. 

More details about this \hyperlink{classtb___flip__flop___r_c___s}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+C\+\_\+S} element. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Public/\+Documents/\+Github/\+V\+H\+D\+L/\+Flip\+\_\+flop/\hyperlink{tb___flip__flop___r_c___s_8vhd}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+C\+\_\+\+S.\+vhd}\end{DoxyCompactItemize}
