
---------- Begin Simulation Statistics ----------
simSeconds                                   0.026835                       # Number of seconds simulated (Second)
simTicks                                  26834829750                       # Number of ticks simulated (Tick)
finalTick                                113262315371750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    340.07                       # Real time elapsed on the host (Second)
hostTickRate                                 78909959                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3532228                       # Number of bytes of host memory used (Byte)
simInsts                                  63085679347                       # Number of instructions simulated (Count)
simOps                                    63166144915                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                185508412                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  185745022                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        26032                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        26032                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        26032                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        26032                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          791                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          791                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          791                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          791                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      4251500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total      4251500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      4251500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total      4251500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        26823                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        26823                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        26823                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        26823                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.029490                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.029490                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.029490                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.029490                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5374.841972                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5374.841972                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5374.841972                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5374.841972                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          791                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          791                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          791                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          791                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          791                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          791                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      4053750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      4053750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      4053750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      4053750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029490                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.029490                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029490                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.029490                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5124.841972                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5124.841972                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5124.841972                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5124.841972                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          791                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        26032                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        26032                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          791                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          791                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker      4251500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      4251500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        26823                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        26823                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.029490                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.029490                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5374.841972                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5374.841972                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          791                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          791                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      4053750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      4053750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.029490                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.029490                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5124.841972                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5124.841972                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse           89                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        14881                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          791                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    18.812895                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker           89                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.695312                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.695312                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024           89                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.695312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       215375                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       215375                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    256932957                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    256932957                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    256932957                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    256932957                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 31302.748173                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 31302.748173                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 31302.748173                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 31302.748173                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs         5260                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs   375.714286                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    154236537                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    154236537                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    154236537                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    154236537                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 18791.001096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 18791.001096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 18791.001096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 18791.001096                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         8208                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       671996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       671996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 41999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 41999.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       471996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       471996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 29499.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 29499.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    256260961                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    256260961                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 31281.855591                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 31281.855591                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    153764541                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    153764541                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 18770.085571                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 18770.085571                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         8208                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         8208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        73872                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        73872                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         5224                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         5224                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         5224                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         5224                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         5224                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         5224                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         5224                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         5224                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         5224                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         5224                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         5224                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5224                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           23                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           23                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.179688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.179688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.179688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        41792                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        41792                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22470036                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22470036                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22470164                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22470164                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        72136                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        72136                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        72150                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        72150                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   5336152000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   5336152000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   5336152000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   5336152000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22542172                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22542172                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22542314                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22542314                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.003200                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.003200                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.003201                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.003201                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 73973.494510                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 73973.494510                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 73959.140679                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 73959.140679                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets           10                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks         8169                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total         8169                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        61872                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        61872                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        61872                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        61872                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        10264                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        10264                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9500                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        10278                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        19778                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1141728750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1141728750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    920460442                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1142634500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   2063094942                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.000455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.000456                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000877                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 111236.238309                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 111236.238309                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 96890.572842                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 111172.844911                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 104312.617150                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        19778                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9500                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         9500                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    920460442                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    920460442                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 96890.572842                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 96890.572842                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15848106                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15848106                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        68997                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        68997                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   4418370250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   4418370250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15917103                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15917103                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004335                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004335                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 64037.135673                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 64037.135673                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        61833                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        61833                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         7164                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         7164                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    226891500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    226891500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000450                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000450                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 31671.063652                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 31671.063652                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           14                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           14                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.098592                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.098592                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           14                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           14                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       905750                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       905750                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.098592                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.098592                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 64696.428571                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 64696.428571                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6621930                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6621930                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data         3139                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total         3139                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data    917781750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    917781750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6625069                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6625069                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.000474                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.000474                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 292380.296273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 292380.296273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data           39                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total           39                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data         3100                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         3100                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data    914837250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    914837250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.000468                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000468                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 295108.790323                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 295108.790323                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        10264                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        24737                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          150                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3276                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.132433                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.241950                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1956                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        13281                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        15237                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       180511                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       113495                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         5712                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         7989                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     22925608                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        19778                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs  1159.146931                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   209.722900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   302.277100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.409615                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.590385                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          199                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          313                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1          111                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           53                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          118                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.388672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.611328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    180361202                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    180361202                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     20799963                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     20799963                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     20799963                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     20799963                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        12207                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        12207                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        12207                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        12207                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     66644750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     66644750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     66644750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     66644750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     20812170                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     20812170                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     20812170                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     20812170                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000587                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000587                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000587                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000587                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  5459.551896                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  5459.551896                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  5459.551896                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  5459.551896                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          411                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          411                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          411                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          411                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        11796                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        11796                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        11796                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        11796                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     62846250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     62846250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     62846250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     62846250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000567                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000567                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  5327.759410                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  5327.759410                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  5327.759410                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  5327.759410                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        11796                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     20799963                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     20799963                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        12207                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        12207                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     66644750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     66644750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     20812170                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     20812170                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000587                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000587                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  5459.551896                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  5459.551896                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          411                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          411                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        11796                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        11796                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     62846250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     62846250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  5327.759410                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  5327.759410                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     21128733                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        11796                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1791.177772                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          378                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    166509156                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    166509156                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        29297                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty         9818                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          791                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        33607                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq         3107                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp         3107                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        29274                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        35388                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        59587                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         2373                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total        97348                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       754944                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1789284                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       101248                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      2645476                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops            11874                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic       105984                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples        44355                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.010889                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.105079                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0        43878     98.92%     98.92% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          471      1.06%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            6      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total        44355                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     19863431                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      5902233                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy      9928248                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       396245                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         4496                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests        64730                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        32365                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          361                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          441                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          791                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst        11791                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         7043                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        20066                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          441                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          791                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst        11791                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         7043                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        20066                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data         3235                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        12299                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data         3235                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        12299                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    915462060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst      3835000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1103019750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   2022316810                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    915462060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst      3835000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1103019750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   2022316810                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9500                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          791                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        11796                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        10278                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        32365                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9500                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          791                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        11796                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        10278                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        32365                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.000424                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.314750                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.380009                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.000424                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.314750                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.380009                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 101055.531516                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst       767000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 340964.374034                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 164429.369054                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 101055.531516                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst       767000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 340964.374034                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 164429.369054                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks         1649                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total         1649                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data         3235                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        12299                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data         3235                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        12299                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    913197310                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst      3833750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1102211000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   2019242060                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    913197310                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst      3833750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1102211000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   2019242060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.000424                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.314750                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.380009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.000424                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.314750                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.380009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 100805.531516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst       766750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 340714.374034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 164179.369054                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 100805.531516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst       766750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 340714.374034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 164179.369054                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements         5010                       # number of replacements (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         1018                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         1018                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data         2089                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total         2089                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data    907353750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total    907353750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data         3107                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total         3107                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.672353                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.672353                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 434348.372427                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 434348.372427                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data         2089                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total         2089                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data    906831500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total    906831500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.672353                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.672353                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 434098.372427                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 434098.372427                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          441                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          791                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst        11791                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         6025                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        19048                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data         1146                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        10210                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    915462060                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst      3835000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    195666000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   1114963060                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9500                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          791                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        11796                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         7171                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        29258                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.000424                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.159810                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.348964                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 101055.531516                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst       767000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 170738.219895                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 109203.042116                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data         1146                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        10210                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    913197310                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      3833750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    195379500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   1112410560                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.953579                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.000424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.159810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.348964                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 100805.531516                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst       766750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 170488.219895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 108953.042116                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          676                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          676                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          676                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          676                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         8169                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total         8169                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         8169                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total         8169                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 14112.434889                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs        10203                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs         5010                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.036527                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8526.156460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    77.176940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker     9.579732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1681.022221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  3818.499536                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.520395                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.004711                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000585                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.102601                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.233063                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.861355                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        10355                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         6029                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          294                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         3031                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         6918                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         1035                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4863                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.632019                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.367981                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      1046119                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      1046119                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        10258                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty         1940                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict        10304                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq         2085                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp         2085                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        10226                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port        29780                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       893668                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops             7356                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic        19648                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        19762                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.346979                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.476021                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        12905     65.30%     65.30% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1         6857     34.70%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        19762                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy      4781352                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy      6187250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         8004                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        17219                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests         4924                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops         6857                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops         6857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data         3231                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        12295                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst            5                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data         3231                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        12295                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    874154352                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst      3813750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1089213750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   1967181852                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    874154352                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst      3813750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1089213750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   1967181852                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data         3231                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        12295                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data         3231                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        12295                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 96495.678552                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst       762750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 337113.509749                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 159998.523953                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 96495.678552                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst       762750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 337113.509749                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 159998.523953                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks          291                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total          291                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data         3231                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        12295                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data         3231                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        12295                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    871889602                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst      3812500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1088406000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   1964108102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    871889602                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst      3812500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1088406000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   1964108102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 96245.678552                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst       762500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 336863.509749                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 159748.523953                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 96245.678552                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst       762500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 336863.509749                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 159748.523953                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements         7324                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks         2501                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total         2501                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data         2085                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total         2085                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data    898419750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total    898419750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data         2085                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total         2085                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 430896.762590                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 430896.762590                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data         2085                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total         2085                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data    897898500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total    897898500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 430646.762590                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 430646.762590                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data         1146                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        10210                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    874154352                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst      3813750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    190794000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total   1068762102                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data         1146                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        10210                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 96495.678552                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst       762750                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 166486.910995                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 104677.972772                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9059                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data         1146                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        10210                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    871889602                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      3812500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    190507500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total   1066209602                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 96245.678552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst       762500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 166236.910995                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 104427.972772                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks         1649                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total         1649                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks         1649                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total         1649                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 11060.990221                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs         7538                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs         7324                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.029219                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   103.584624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  5094.466250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    13.399674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker     0.344443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1702.949695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  4146.245534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.000790                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.038868                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000102                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.012992                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.031633                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.084389                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022         5850                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         7441                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1          131                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          347                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         3016                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4         2355                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1034                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         6276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.044632                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.056770                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses       288556                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses       288556                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        10258                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         8483                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         2709                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2085                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2085                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        10226                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         8224                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         8192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        16416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        13785                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        13793                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total        27824                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        44248                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port       402880                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port       402624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total       805732                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1330036                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                16                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        20634                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000775                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.027836                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        20618     99.92%     99.92% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           16      0.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        20634                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        38000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      5735688                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      5770117                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        15500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy         1000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         8996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy      6632692                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        31859                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        11356                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     48                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    48                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  8256                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 8256                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     16608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     524536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  2000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             10445707                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 38000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                31000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              2056000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      4242.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4480.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      1666.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.013674284160                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         14811                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         4505                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                  6149                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 4242                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                6149                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               4242                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 2.06                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.81                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                  54                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6            6149                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           4242                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0              2534                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              1941                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1230                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               290                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4               118                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                28                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49               49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50               95                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51              149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              234                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              248                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              170                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              134                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              140                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60              101                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61              100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62               94                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63               80                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64               93                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               55                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               55                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86               29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100              11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111              16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117              36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              69                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              88                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              86                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              63                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127              94                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    87.311688                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   312.346731                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-31           65     84.42%     84.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-95            2      2.60%     87.01% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-127            1      1.30%     88.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-159            2      2.60%     90.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::160-191            2      2.60%     93.51% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-287            1      1.30%     94.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::768-799            1      1.30%     96.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1504-1535            1      1.30%     97.40% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1567            2      2.60%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total           77                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    55.025974                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    34.027850                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    63.269052                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19           36     46.75%     46.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23            4      5.19%     51.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27            1      1.30%     53.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            3      3.90%     57.14% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35            6      7.79%     64.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::36-39            1      1.30%     66.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::40-43            3      3.90%     70.13% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::52-55            1      1.30%     71.43% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            6      7.79%     79.22% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67            1      1.30%     80.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::96-99            2      2.60%     83.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::132-135            1      1.30%     84.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::140-143            2      2.60%     87.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::156-159            1      1.30%     88.31% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::168-171            1      1.30%     89.61% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            5      6.49%     96.10% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::216-219            1      1.30%     97.40% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::224-227            1      1.30%     98.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::256-259            1      1.30%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total           77                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys            393536                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         271488                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        14665120.05726438                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        10117001.02177842                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             26825921250                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap              2581649.62                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       286720                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       106624                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       271168                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10684621.541152128950                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 7154.880496307229                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 3973343.635615947656                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 10105076.220951242372                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4480                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         1666                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         4242                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    280210639                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      2185455                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    488844658                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1337701606173                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     62547.02                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst    728485.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data    293424.16                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 315346913.29                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       286720                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       106624                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total       393536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst          192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total          192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       271488                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       271488                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4480                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         1666                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total         6149                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         4242                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         4242                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10684622                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst         7155                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data      3973344                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     14665120                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst         7155                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total         7155                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks     10117001                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total     10117001                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks     10117001                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10684622                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst         7155                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data      3973344                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     24782121                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts           6149                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          4237                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          216                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          254                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          198                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          257                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          257                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          159                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          184                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          169                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          153                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          154                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          139                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          146                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          139                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          131                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         663682444                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        20488468                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat    771240752                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat         107933.39                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat    125425.39                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits          4623                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         3941                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        75.18                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        93.01                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1823                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   364.691168                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   191.931726                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   401.106183                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          727     39.88%     39.88% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          515     28.25%     68.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           30      1.65%     69.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511           35      1.92%     71.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639            7      0.38%     72.08% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767           32      1.76%     73.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           11      0.60%     74.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023            6      0.33%     74.77% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          460     25.23%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         1823                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead       393536                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       271168                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         14.665120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW         10.105076                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         82.46                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 2169092.016000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 3829281.674400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 10623260.995200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 4843141.968000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 1120568501.236800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 316179435.616802                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 74631959.270400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 1941615890.860801                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 1616459557.439998                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 4263132456.643198                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 9354596534.051996                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   348.599064                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  25863434993                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE    190590000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    580300000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  13739478510                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   6731189092                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT    127613945                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN   5466278051                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 673650.432000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1189252.108800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 6248331.667200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 5152178.304000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 151391643.110401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 76406607.127200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 11666851.392000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 241583775.820800                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 215120717.280000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 7893624864.568798                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 8603057871.811199                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   320.592974                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  28810714303                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     29684000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF     78400000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  27242747750                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN    888911868                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT     89273927                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN    680129185                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      4241.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4579.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      1565.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.013675431718                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         14886                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         4369                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                  6146                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 4241                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                6146                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               4241                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.97                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                76.84                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                 106                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6            6146                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           4241                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0              2585                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              1943                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1190                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               278                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4               103                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                34                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48               35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49               52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50              106                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51              124                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              256                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              256                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              206                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              170                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              103                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61               75                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62               66                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63               59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64               64                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76               40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101              13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114              24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117              34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              77                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127             171                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    82.743590                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   308.680200                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-31           67     85.90%     85.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-95            3      3.85%     89.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-159            2      2.56%     92.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::160-191            1      1.28%     93.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-223            1      1.28%     94.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-799            1      1.28%     96.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1504-1535            1      1.28%     97.44% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1567            2      2.56%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total           78                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    54.205128                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    32.458750                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    63.467214                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19           41     52.56%     52.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23            5      6.41%     58.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24-27            3      3.85%     62.82% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::28-31            1      1.28%     64.10% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            2      2.56%     66.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43            1      1.28%     67.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::44-47            1      1.28%     69.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::48-51            1      1.28%     70.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            2      2.56%     73.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            5      6.41%     79.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::80-83            1      1.28%     80.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::96-99            1      1.28%     82.05% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::100-103            1      1.28%     83.33% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::120-123            1      1.28%     84.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::148-151            1      1.28%     85.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::160-163            2      2.56%     88.46% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::168-171            1      1.28%     89.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            4      5.13%     94.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            2      2.56%     97.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::256-259            2      2.56%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total           78                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys            393344                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         271424                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        14657965.17676808                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        10114616.06161299                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             26832916000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap              2583317.22                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       293056                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data       100160                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       270592                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10920732.597530268133                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 4769.920330871486                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 3732462.658906938042                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 10083611.579462321475                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4579                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         1565                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         4241                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    278075202                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      1456970                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    489525287                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1319419928600                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     60728.37                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst    728485.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data    312795.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 311110570.29                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       293056                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data       100160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total       393344                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       271424                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       271424                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4579                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         1565                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total         6146                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         4241                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         4241                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10920733                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst         4770                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data      3732463                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     14657965                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst         4770                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total         4770                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks     10114616                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total     10114616                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks     10114616                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10920733                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst         4770                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data      3732463                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     24772581                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts           6146                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          4228                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          216                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          255                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          198                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          159                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          183                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27          139                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          124                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          170                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          156                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          155                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          137                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          148                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         661551627                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        20478472                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat    769057459                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat         107639.38                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat    125131.38                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits          4580                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         3936                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        74.52                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        93.09                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1858                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   357.407966                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   185.302167                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   400.711180                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          769     41.39%     41.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          508     27.34%     68.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383           21      1.13%     69.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511           36      1.94%     71.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639           20      1.08%     72.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           32      1.72%     74.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895            4      0.22%     74.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023            9      0.48%     75.30% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          459     24.70%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         1858                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead       393344                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       270592                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         14.657965                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW         10.083612                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         82.09                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 2262654.576000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 3994455.578400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 10628746.800000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 4831346.688000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 1162471545.311993                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 333842873.414402                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 75232566.931200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 2013825203.577599                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 1674098292.720001                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 4122629422.346404                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 9403909846.833572                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   350.436725                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  25825192227                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE    189936000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    602000000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  13258584520                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   6970564004                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT    144799961                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN   5669559863                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 636225.408000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1120429.648800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 6237360.057600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 5142742.080000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 139226243.217600                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 78812984.191200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 11458038.950400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 216531184.867200                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 197534554.560000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 7933531695.448801                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 8590231458.429598                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   320.114998                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  28804719057                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     29600000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF     72100000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  27381311690                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN    815655486                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    100090318                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN    609598646                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          128                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       524288                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          128                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF  40889883500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       107339319                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.067085                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.483773                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      112467257                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6997                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111304428                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          522                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      7566828                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      7922830                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2952                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    107338247                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     1.036950                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.287550                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     54006581     50.31%     50.31% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20482591     19.08%     69.40% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14662788     13.66%     83.06% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12206524     11.37%     94.43% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      5058602      4.71%     99.14% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       884924      0.82%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        36071      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7           93      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           73      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    107338247                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       159665     28.63%     28.63% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          244      0.04%     28.67% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       168929     30.29%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     58.96% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       144470     25.90%     84.86% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        84390     15.13%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite           76      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       133139      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     84132505     75.59%     75.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       451251      0.41%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2287909      2.06%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           64      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17530863     15.75%     93.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      6768569      6.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite          128      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111304428                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        1.036940                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             557774                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005011                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    330504939                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    120041763                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110638735                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads          460                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites          192                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses          192                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    111728795                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses          268                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts        71498                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled             11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles           1072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17659011                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      6769921                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       206309                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores         9458                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3435      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1919415     11.39%     11.42% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1444101      8.57%     19.99% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65450      0.39%     20.38% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11740597     69.70%     90.08% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1671381      9.92%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16844379                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3245      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       551590     19.83%     19.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect       141461      5.09%     25.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            9      0.00%     25.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1644703     59.14%     84.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       439943     15.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2780951                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          430      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return         1017      0.08%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       489050     39.16%     39.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%     39.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       689348     55.20%     94.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        69086      5.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1248931                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          190      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1367826      9.73%      9.73% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1302641      9.26%     18.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65441      0.47%     19.46% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10095897     71.79%     91.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1231439      8.76%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14063434                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          190      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          984      0.08%      0.10% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       485503     40.10%     40.19% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     40.19% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       689172     56.92%     97.11% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        34959      2.89%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1210808                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8922897     52.97%     52.97% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5936626     35.24%     88.22% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1919415     11.39%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65441      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16844379                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1180545     99.85%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return          798      0.07%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect         1017      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1182360                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11741491                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4048019                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1248931                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1180488                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1248395                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted          536                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16844379                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1246948                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      6777158                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.402339                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1246155                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        65450                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65441                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            9                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3435      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1919415     11.39%     11.42% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1444101      8.57%     19.99% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65450      0.39%     20.38% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11740597     69.70%     90.08% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1671381      9.92%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16844379                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1129      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1919305     19.06%     19.08% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       492282      4.89%     23.97% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65450      0.65%     24.62% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7512776     74.63%     99.24% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond        76279      0.76%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total     10067221                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       489050     39.22%     39.22% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     39.22% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       688812     55.24%     94.46% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        69086      5.54%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1246948                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       489050     39.22%     39.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     39.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       688812     55.24%     94.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        69086      5.54%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1246948                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        65450                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65441                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            9                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        65450                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2061141                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2060885                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       693060                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1367826                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1366842                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          984                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      3463269                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          769                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           52                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      6565346                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66146                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong          177                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           73                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong           67                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit           51                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit          159                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1527621                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       576265                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       236241                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4         2622                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5        66478                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         1097                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         1887                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8        10024                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9        66318                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10        66720                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11        24340                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12       950748                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      2274148                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        66191                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2         1694                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3         1783                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4        66804                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         9165                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         1214                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7        17829                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       127198                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       416493                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10        13785                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       534057                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     12575553                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4045                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       690252                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    105667105                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.992811                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.643467                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     61713664     58.40%     58.40% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     20946953     19.82%     78.23% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      5070502      4.80%     83.03% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10501587      9.94%     92.96% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1912252      1.81%     94.77% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1376666      1.30%     96.08% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2106849      1.99%     98.07% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1167770      1.11%     99.18% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       870862      0.82%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    105667105                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          548                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1368082                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131365      0.13%      0.13% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     79161352     75.46%     75.58% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       451200      0.43%     76.01% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2287613      2.18%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           64      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16250496     15.49%     93.68% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6625218      6.32%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104907436                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       870862                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51927863                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104907436                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51927863                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104907436                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.067085                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.483773                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     22875842                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts          192                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104240402                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16250496                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6625346                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131365      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     79161352     75.46%     75.58% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       451200      0.43%     76.01% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2287613      2.18%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           64      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16250496     15.49%     93.68% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6625218      6.32%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104907436                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14063434                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12629977                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1433267                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10095897                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3967535                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1368082                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1367826                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     64339615                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      4398828                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     37677702                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       230577                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       691525                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6439992                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       558868                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    120788518                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3433309                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111225664                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14739760                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17461095                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6765715                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     1.036206                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72290391                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     34000753                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads          192                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140281710                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82932277                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24226810                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     50968305                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3389                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7921482                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     43011388                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2500436                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         4297                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles         1108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         3728                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     20812170                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       599455                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes            8                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    107338247                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.173572                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.691884                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     69245185     64.51%     64.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3559255      3.32%     67.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4531704      4.22%     72.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6661892      6.21%     78.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23340211     21.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    107338247                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     62647120                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.583636                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16844379                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.156926                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63067508                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       691525                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1123279                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles        52952                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    112474254                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5777013                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17659011                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      6769921                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5072                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          391                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents        52158                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          874                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         1906                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       788988                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       790894                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111153925                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110638927                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     72932806                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    111289919                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       1.030740                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655341                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1550011                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1408516                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          874                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       144576                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          120                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16250354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.755901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    39.607620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16187624     99.61%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         2975      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6085      0.04%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          778      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1270      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59         1003      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1552      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1192      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1435      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2322      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         3035      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2856      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         3060      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2660      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2510      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         2812      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         2684      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         3077      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2462      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2449      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2510      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2271      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2074      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1617      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249         1154      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1079      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          411      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          426      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          418      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          286      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         4267      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         5988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16250354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17472727                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6767877                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         5006                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         2328                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     20813687                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1330                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 113262315371750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       691525                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     65468974                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      1216782                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       213184                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36778808                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      2968974                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    120602195                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          723                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         7540                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      2961633                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          200                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    193440421                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    400052338                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    149674605                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups          272                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    168034288                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25406166                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5352                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5423                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       110861                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       222278389                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      236637198                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51927863                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104907436                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.027854                       # Number of seconds simulated (Second)
simTicks                                  27854156750                       # Number of ticks simulated (Tick)
finalTick                                115465228807750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    346.55                       # Real time elapsed on the host (Second)
hostTickRate                                 80375143                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3546564                       # Number of bytes of host memory used (Byte)
simInsts                                  73164601287                       # Number of instructions simulated (Count)
simOps                                    73325283553                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                211121577                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  211585232                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        26567                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        26567                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        26567                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        26567                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          884                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          884                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          884                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          884                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker     11153000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total     11153000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker     11153000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total     11153000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        27451                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        27451                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        27451                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        27451                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.032203                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.032203                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.032203                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.032203                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 12616.515837                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 12616.515837                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 12616.515837                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 12616.515837                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          882                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          882                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          884                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          884                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          884                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          884                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker     10932000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     10932000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker     10932000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     10932000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.032203                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.032203                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.032203                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.032203                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 12366.515837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 12366.515837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 12366.515837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 12366.515837                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          882                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        26567                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        26567                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          884                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          884                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker     11153000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     11153000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        27451                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        27451                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.032203                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.032203                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 12616.515837                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 12616.515837                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          884                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          884                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker     10932000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     10932000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.032203                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.032203                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 12366.515837                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 12366.515837                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse    87.021743                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        15329                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          882                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    17.379819                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    87.021743                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.679857                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.679857                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024           88                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       220492                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       220492                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    235951555                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    235951555                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    235951555                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    235951555                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 28746.534479                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 28746.534479                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 28746.534479                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 28746.534479                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs          289                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs    24.083333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    133253860                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    133253860                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    133253860                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    133253860                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 16234.632066                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 16234.632066                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 16234.632066                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 16234.632066                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         8208                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       680996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       680996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 42562.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 42562.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       480996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       480996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 30062.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 30062.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    235270559                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    235270559                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 28719.550659                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 28719.550659                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    132772864                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    132772864                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 16207.625000                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 16207.625000                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         8208                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         8208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        73872                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        73872                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         5286                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         5286                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         5286                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         5286                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandMisses::processor.switch.core.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.demandMisses::total            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::processor.switch.core.mmu.itb.walker            4                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.overallMisses::total            4                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches.demandMissLatency::processor.switch.core.mmu.itb.walker       391750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMissLatency::total       391750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::processor.switch.core.mmu.itb.walker       391750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMissLatency::total       391750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         5290                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         5290                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         5290                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         5290                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandMissRate::processor.switch.core.mmu.itb.walker     0.000756                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMissRate::total     0.000756                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::processor.switch.core.mmu.itb.walker     0.000756                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMissRate::total     0.000756                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.switch.core.mmu.itb.walker 97937.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 97937.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.switch.core.mmu.itb.walker 97937.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 97937.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.demandMshrMisses::processor.switch.core.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::processor.switch.core.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.switch.core.mmu.itb.walker       390750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissLatency::total       390750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.switch.core.mmu.itb.walker       390750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.overallMshrMissLatency::total       390750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.000756                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.000756                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.000756                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.000756                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 97687.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 97687.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker 97687.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 97687.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         5286                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         5286                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::processor.switch.core.mmu.itb.walker            4                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.switch.core.mmu.itb.walker       391750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.missLatency::total       391750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         5290                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5290                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.switch.core.mmu.itb.walker     0.000756                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.000756                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.itb.walker 97937.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 97937.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.itb.walker            4                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.itb.walker       390750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total       390750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.000756                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.000756                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker 97687.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 97687.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse    26.829288                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker    26.829288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.209604                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.209604                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           29                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.226562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        42324                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        42324                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22624173                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22624173                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22624301                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22624301                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        88612                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        88612                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        88627                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        88627                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   6504049250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   6504049250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   6504049250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   6504049250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22712785                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22712785                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22712928                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22712928                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.003901                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.003901                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.003902                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.003902                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 73399.192547                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 73399.192547                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 73386.769833                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 73386.769833                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks        42090                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total        42090                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        61176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        61176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        61176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        61176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        27436                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        27436                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        27030                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        27451                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        54481                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1955415750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1955415750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2111106285                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1955686000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   4066792285                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.001208                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.001208                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.001209                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.002399                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 71271.896413                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 71271.896413                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 78102.341287                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 71242.796255                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 74646.065326                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39161.290323                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 39161.290323                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        54219                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        27030                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total        27030                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2111106285                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total   2111106285                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 78102.341287                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 78102.341287                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          202                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          202                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          202                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          202                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       757500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       757500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          202                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          202                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          202                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          202                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15794229                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15794229                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        69084                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        69084                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   4816262500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   4816262500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15863313                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15863313                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004355                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004355                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 69716.034103                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 69716.034103                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        61013                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        61013                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         8071                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         8071                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    288101000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    288101000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000509                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000509                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 35695.824557                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 35695.824557                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total          128                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           15                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           15                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          143                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          143                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.104895                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.104895                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           15                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           15                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       270250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       270250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.104895                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.104895                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 18016.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 18016.666667                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6829944                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6829944                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data        19528                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total        19528                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   1687786750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   1687786750                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6849472                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6849472                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.002851                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.002851                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 86429.063396                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 86429.063396                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          163                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          163                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data        19365                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        19365                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   1667314750                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   1667314750                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.002827                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.002827                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 86099.393235                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 86099.393235                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        27436                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        43497                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          205                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful        20638                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss           33                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.474470                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.429297                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         4301                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        12166                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        16467                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       196200                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       110918                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         6200                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         9360                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     23373326                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        54219                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs   431.091057                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   213.602502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   298.397498                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.417192                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.582808                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          171                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          341                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          141                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.333984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.666016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    181760875                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    181760875                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     20781915                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     20781915                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     20781915                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     20781915                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        12916                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        12916                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        12916                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        12916                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    112481750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    112481750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    112481750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    112481750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     20794831                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     20794831                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     20794831                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     20794831                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000621                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000621                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000621                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000621                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  8708.713998                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  8708.713998                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  8708.713998                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  8708.713998                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          832                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          832                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          832                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          832                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        12084                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        12084                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        12084                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        12084                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     99369000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     99369000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     99369000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     99369000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  8223.187686                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  8223.187686                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  8223.187686                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  8223.187686                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        12084                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     20781915                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     20781915                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        12916                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        12916                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    112481750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    112481750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     20794831                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     20794831                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000621                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000621                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  8708.713998                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  8708.713998                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          832                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          832                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        12084                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        12084                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     99369000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     99369000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  8223.187686                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  8223.187686                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     21300726                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        12084                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1762.721450                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2          105                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          399                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    166370732                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    166370732                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        48118                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           92                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           92                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty        70503                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          866                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        60410                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq          265                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp          265                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq        19109                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp        19109                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        48098                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        36252                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       163439                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         2649                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total       202348                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       773376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      6164264                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.iptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       112960                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      7050856                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops            64615                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic      1817728                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples       132190                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.049376                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.217036                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0       125674     95.07%     95.07% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1         6505      4.92%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2           11      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total       132190                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     45925359                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      6044739                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy     27214999                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       442993                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         2996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests       134641                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        67455                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops         6370                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         6359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         1488                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          857                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst        10250                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         8165                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        20762                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         1488                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          857                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.itb.walker            2                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst        10250                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         8165                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        20762                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker           26                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1834                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data        19024                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        46428                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker           26                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.itb.walker            2                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1834                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data        19024                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        46428                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher   2094227607                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      6519500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.itb.walker       380750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     45781500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1888132500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   4035041857                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher   2094227607                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      6519500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.itb.walker       380750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     45781500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1888132500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   4035041857                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        27030                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          883                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        12084                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        27189                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        67190                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        27030                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          883                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        12084                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        27189                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        67190                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.029445                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.151771                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.699695                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.690996                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.029445                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.151771                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.699695                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.690996                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81991.527954                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker       250750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.itb.walker       190375                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 24962.649945                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 99250.026283                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 86909.663500                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81991.527954                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker       250750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.itb.walker       190375                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 24962.649945                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 99250.026283                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 86909.663500                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks        28397                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total        28397                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1834                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data        19024                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        46428                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1834                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data        19024                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        46428                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2087842107                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      6513000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.itb.walker       380250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     45323000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1883376500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   4023434857                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2087842107                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      6513000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.itb.walker       380250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     45323000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1883376500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   4023434857                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029445                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.151771                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.699695                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.690996                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029445                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.151771                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.699695                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.690996                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81741.527954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker       250500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker       190125                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 24712.649945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 99000.026283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 86659.663500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81741.527954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker       250500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker       190125                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 24712.649945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 99000.026283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 86659.663500                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data 38709.677419                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 38709.677419                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements        39098                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          511                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          511                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         2140                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         2140                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        16969                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        16969                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   1633052500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   1633052500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data        19109                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total        19109                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.888011                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.888011                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 96237.403501                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 96237.403501                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        16969                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        16969                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   1628810250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   1628810250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.888011                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.888011                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 95987.403501                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 95987.403501                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         1488                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          857                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst        10250                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         6025                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        18622                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker           26                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1834                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data         2055                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        29459                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher   2094227607                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker      6519500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.itb.walker       380750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     45781500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    255080000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   2401989357                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        27030                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          883                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        12084                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         8080                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        48081                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.029445                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.itb.walker     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.151771                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.254332                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.612695                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81991.527954                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker       250750                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.itb.walker       190375                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 24962.649945                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 124126.520681                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 81536.690214                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1834                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data         2055                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        29459                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2087842107                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      6513000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.itb.walker       380250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     45323000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    254566250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   2394624607                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.944950                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.029445                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.itb.walker     0.500000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.151771                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.254332                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.612695                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81741.527954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker       250500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker       190125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 24712.649945                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 123876.520681                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 81286.690214                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data          265                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total          265                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data          265                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total          265                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          727                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          727                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          727                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          727                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks        42106                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total        42106                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks        42106                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total        42106                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 14267.677759                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs       118378                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs        39098                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.027725                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     9.523003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  7576.133326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    56.304854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker    10.707525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1523.488754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  5091.520296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000581                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.462410                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.003437                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000654                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.092986                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.310762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.870830                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         8393                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         7991                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          213                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         2332                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         5848                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          675                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         7273                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.512268                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.487732                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      2198438                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      2198438                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        29507                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           92                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           92                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty        39813                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict        37768                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        16966                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        16966                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        29475                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       132097                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port      4789864                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops            38636                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic       731648                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        85172                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.299535                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.458057                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        59660     70.05%     70.05% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1        25512     29.95%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        85172                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy     28515510                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy     23252250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         8136                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        85405                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests        39013                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops        25512                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops        25512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst         1640                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data          687                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total         2432                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst         1640                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data          687                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total         2432                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker           26                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          194                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data        18334                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        43993                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker           26                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.itb.walker            2                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          194                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data        18334                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        43993                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher   1981469955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker      6406250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.itb.walker       371750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     19121000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1799307750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   3806676705                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher   1981469955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker      6406250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.itb.walker       371750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     19121000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1799307750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   3806676705                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker           26                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1834                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data        19021                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        46425                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker           26                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.itb.walker            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1834                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data        19021                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        46425                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.105780                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.963882                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.947614                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.105780                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.963882                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.947614                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77897.155915                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 246394.230769                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.itb.walker       185875                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 98561.855670                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 98140.490346                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 86529.145660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77897.155915                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 246394.230769                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.itb.walker       185875                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 98561.855670                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 98140.490346                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 86529.145660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks        11416                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total        11416                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          194                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data        18334                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        43993                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          194                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data        18334                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        43993                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          124                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1975110705                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      6399750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.itb.walker       371250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     19072500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1794724250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   3795678455                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1975110705                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      6399750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.itb.walker       371250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     19072500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1794724250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   3795678455                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.105780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.963882                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.947614                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.105780                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.963882                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.947614                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77647.155915                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 246144.230769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.itb.walker       185625                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 98311.855670                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 97890.490346                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 86279.145660                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77647.155915                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 246144.230769                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.itb.walker       185625                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 98311.855670                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 97890.490346                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 86279.145660                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data 37548.387097                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total 37548.387097                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements        38604                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks         5653                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total         5653                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data           84                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total           84                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        16882                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        16882                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   1559919000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   1559919000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        16966                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        16966                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.995049                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.995049                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 92401.315010                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 92401.315010                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        16882                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        16882                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   1555698500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   1555698500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.995049                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.995049                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 92151.315010                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 92151.315010                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst         1640                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data          603                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total         2348                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker           26                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          194                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data         1452                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        27111                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher   1981469955                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker      6406250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.itb.walker       371750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     19121000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    239388750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total   2246757705                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        25542                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1834                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data         2055                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        29459                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.105780                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.706569                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.920296                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77897.155915                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 246394.230769                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.itb.walker       185875                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 98561.855670                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 164868.285124                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 82872.550072                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        25437                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker           26                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          194                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data         1452                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        27111                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   1975110705                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      6399750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.itb.walker       371250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     19072500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    239025750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total   2239979955                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995889                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.105780                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.706569                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.920296                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77647.155915                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 246144.230769                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.itb.walker       185625                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 98311.855670                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 164618.285124                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 82622.550072                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            3                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            3                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        41250                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        41250                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            3                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            3                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            3                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        40500                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        40500                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           92                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks        28397                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total        28397                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks        28397                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total        28397                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 19050.418840                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs        40336                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs        38604                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.044866                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks  1632.788447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  4122.971541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker     6.234730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker     0.916170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1751.033109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data 11536.474843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.012457                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.031456                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000048                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.013359                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.088016                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.145343                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022         6098                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024        22641                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          312                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         3315                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4         2471                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3          619                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4        21979                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.046524                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.172737                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses      1425122                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses      1425122                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        27159                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           96                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           96                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        19608                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         7361                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        16881                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        16881                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        27127                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         8224                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         8192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        16416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        53319                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        53430                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           64                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total       106997                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       123421                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      1772736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      1773376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total      3546344                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      4070648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                16                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        52332                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000306                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.017483                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        52316     99.97%     99.97% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           16      0.03%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        52332                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        38000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy     13136226                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy     13148022                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        16000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy         1000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         9114                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy     23085911                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        79420                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        27258                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     48                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    48                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  8256                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 8256                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     16608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     524536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  2000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             10444305                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 38000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                31000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              2056000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      9801.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples     12684.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples        19.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples        97.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      9192.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.013676721606                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds          416                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds          416                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         50730                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         9467                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                 21994                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 9801                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts               21994                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               9801                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                1                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 2.11                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                55.58                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                  76                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6           21994                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           9801                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0             13884                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              6001                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1580                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               348                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4               129                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                42                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 9                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47              197                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48              219                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49              311                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50              384                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51              448                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              504                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              545                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              576                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              549                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              488                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              488                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              522                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60              459                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61              466                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62              446                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63              422                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64              396                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78               30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81               29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102              14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104              27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107              31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108              31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109              31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111              32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112              33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113              33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115              27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116              29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117              44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127             115                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples          416                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    55.358173                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   223.064028                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-63          381     91.59%     91.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-127           15      3.61%     95.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-191            5      1.20%     96.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::192-255            4      0.96%     97.36% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-319            2      0.48%     97.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::320-383            2      0.48%     98.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::384-447            2      0.48%     98.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1408-1471            1      0.24%     99.04% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1472-1535            2      0.48%     99.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2240-2303            1      0.24%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2944-3007            1      0.24%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total          416                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples          416                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    23.538462                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    19.448595                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    27.703742                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19          361     86.78%     86.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23           22      5.29%     92.07% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27            3      0.72%     92.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            2      0.48%     93.27% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::40-43            2      0.48%     93.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            8      1.92%     95.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::64-67            1      0.24%     95.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::72-75            2      0.48%     96.39% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::76-79            1      0.24%     96.63% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::96-99            5      1.20%     97.84% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::116-119            1      0.24%     98.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::148-151            2      0.48%     98.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::160-163            1      0.24%     98.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            2      0.48%     99.28% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::196-199            1      0.24%     99.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::248-251            1      0.24%     99.76% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::256-259            1      0.24%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total          416                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                64                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys           1407616                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         627264                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        50535222.18007910                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        22519583.18573044                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             27568042004                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap               867055.89                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       811776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker         1216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst         6208                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       588288                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       626688                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 29143800.951719708741                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 43655.961690529366                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.itb.walker 2297.682194238388                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 222875.172841123596                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 21120294.729439258575                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 22498904.045982293785                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher        12684                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker           19                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst           97                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         9193                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         9801                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    541727068                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker      3601718                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.itb.walker        31652                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      6123794                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    558914810                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1612818202072                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     42709.48                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker    189564.11                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     63131.90                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     60797.87                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 164556494.45                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       811776                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker         1216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst         6208                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       588352                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total      1407616                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst         6208                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total         6208                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       627264                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       627264                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher        12684                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker           19                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst           97                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         9193                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total        21994                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         9801                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         9801                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     29143801                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker        43656                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.itb.walker         2298                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       222875                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data     21122592                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     50535222                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       222875                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       222875                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks     22519583                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total     22519583                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks     22519583                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     29143801                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker        43656                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.itb.walker         2298                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       222875                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data     21122592                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     73054805                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts          21993                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          9792                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          663                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          658                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          646                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          647                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          655                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          653                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          546                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          614                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15          654                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          652                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          651                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          694                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          850                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          768                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          656                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          773                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          780                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          773                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27          775                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          772                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          776                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          777                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          771                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          266                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          277                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          283                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          279                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          278                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          269                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          232                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          239                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          255                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          248                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14          238                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16          329                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17          330                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18          311                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19          327                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20          391                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21          424                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22          415                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          306                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          316                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          329                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          316                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          335                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          346                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          375                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          376                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          385                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         725697486                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        73280676                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat   1110399042                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          32996.75                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     50488.75                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits         19628                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         8509                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        89.25                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        86.90                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         3648                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   557.631579                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   358.677885                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   405.963601                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          692     18.97%     18.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          595     16.31%     35.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383          301      8.25%     43.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511          213      5.84%     49.37% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639          191      5.24%     54.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          129      3.54%     58.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          109      2.99%     61.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           78      2.14%     63.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151         1340     36.73%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         3648                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead      1407552                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       626688                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         50.532924                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW         22.498904                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.38                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.26                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.12                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         88.52                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 2120751.360000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 3743941.824000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 28095549.283200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 9863213.136000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 175046587.346401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 256893945.302400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 11961581.452800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 299205533.894400                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 150197496.960000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 7523280429.621596                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 8460409030.180799                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   303.739550                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  27156822159                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     26541338                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF     90650000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  25980783259                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN    618395149                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT    462835252                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN    842330821                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 3567852.288000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 6298631.539200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 32229103.200000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 13236663.216000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 759661637.750405                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 440495001.492000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 49615793.740800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 1316505355.132802                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 980465256.959996                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 5662334919.695997                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 9264717887.896788                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   332.615271                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  26076634715                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE    122838000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    393400000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  18981566160                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   4085272348                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT    568116715                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN   3706372777                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      9807.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples     12753.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        97.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      9140.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.013675748812                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds          400                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds          400                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         50840                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         9612                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                 21998                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 9807                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts               21998                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               9807                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.96                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                64.09                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                 171                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6           21998                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           9807                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0             10698                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              6036                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              4730                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               358                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4               133                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                33                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47              267                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48              282                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49              326                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50              373                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51              398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              443                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              480                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              481                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              491                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              473                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              504                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              530                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61              484                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62              464                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63              439                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64              404                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               55                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87               35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91               30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95               11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100              10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105              31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106              35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107              38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108              38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109              37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110              34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111              39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112              39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113              40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114              32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127             235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    57.562500                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   230.794098                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-63          363     90.75%     90.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-127           23      5.75%     96.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-191            1      0.25%     96.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-255            2      0.50%     97.25% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-319            2      0.50%     97.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::320-383            1      0.25%     98.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::384-447            2      0.50%     98.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::832-895            1      0.25%     98.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::896-959            1      0.25%     99.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1472-1535            2      0.50%     99.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2496-2559            1      0.25%     99.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2944-3007            1      0.25%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total          400                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    24.477500                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    20.029614                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    29.951665                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19          337     84.25%     84.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23           30      7.50%     91.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24-27            2      0.50%     92.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            6      1.50%     93.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::36-39            1      0.25%     94.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43            1      0.25%     94.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::60-63            1      0.25%     94.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            3      0.75%     95.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            3      0.75%     96.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::84-87            2      0.50%     96.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::96-99            3      0.75%     97.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::108-111            1      0.25%     97.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::112-115            1      0.25%     97.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::148-151            2      0.50%     98.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::160-163            2      0.50%     98.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            1      0.25%     99.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::224-227            2      0.50%     99.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::256-259            1      0.25%     99.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::268-271            1      0.25%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total          400                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys           1407872                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         627648                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        50544412.90885605                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        22533369.27889587                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             27561028003                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap               866562.74                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       816192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         6208                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data       584960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       626624                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 29302341.023122157902                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 16083.775359668714                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.itb.walker 2297.682194238388                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 222875.172841123596                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 21000815.255338862538                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 22496606.363788053393                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher        12753                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           97                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         9140                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         9807                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    563448169                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker      1911313                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.itb.walker       271262                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      6341042                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    611650948                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1612825096145                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     44181.62                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker    273044.71                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.itb.walker    271262.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     65371.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     66920.24                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 164456520.46                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       816192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         6208                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data       584960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total      1407872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         6208                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         6208                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       627648                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       627648                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher        12753                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           97                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         9140                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total        21998                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         9807                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         9807                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     29302341                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker        16084                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.itb.walker         2298                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       222875                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data     21000815                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     50544413                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       222875                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       222875                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks     22533369                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total     22533369                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks     22533369                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     29302341                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker        16084                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.itb.walker         2298                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       222875                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data     21000815                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     73077782                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts          21998                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          9791                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          664                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          642                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          655                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          648                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          645                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          655                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          656                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          544                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          614                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          647                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          642                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15          651                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          654                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          641                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          650                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          693                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          855                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          769                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          655                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          772                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          784                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          779                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27          777                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          774                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          772                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          774                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          772                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          260                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          257                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          263                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          277                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          281                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          260                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          277                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          271                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          272                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          232                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          236                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          253                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          249                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14          238                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15          269                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16          327                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17          330                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18          310                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19          322                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20          389                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21          433                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22          420                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          304                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          319                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          330                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          322                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          332                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          352                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          373                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          380                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          382                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         798833718                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        73297336                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat   1183622734                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          36313.92                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     53805.92                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits         19610                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         8538                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        89.14                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        87.20                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         3641                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   558.773963                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   353.279788                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   409.764564                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          757     20.79%     20.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          545     14.97%     35.76% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383          278      7.64%     43.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511          190      5.22%     48.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639          211      5.80%     54.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          115      3.16%     57.57% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          118      3.24%     60.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023           61      1.68%     62.48% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151         1366     37.52%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         3641                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead      1407872                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       626624                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         50.544413                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW         22.496606                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.38                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.26                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.12                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         88.55                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 2103598.224000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 3713659.941600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 28079091.868800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 9827827.296000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 169639742.949601                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 230113449.787200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 11762828.985600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 299070611.884800                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 148950196.080000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 7541374948.917598                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 8444888594.839204                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   303.182346                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  27213587736                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     26530000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF     87850000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  26043069479                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN    613221113                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT    408880263                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN    841984464                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 3574089.792000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 6309643.132800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 32259275.126400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 13269690.000000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 789399281.932805                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 433146296.150400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 50536689.235200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 1357115992.377601                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 1038668166.479998                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 5565298973.606398                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 9289812226.144775                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   333.516190                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  26494099343                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE    124492000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    408800000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  18636814610                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   4327805237                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    538108907                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN   3820754656                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          128                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       524288                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          128                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       111416627                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.143144                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.466604                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      112247545                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         7140                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111089719                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          638                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      7532610                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      7880481                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2999                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    111371277                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.997472                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.277299                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     58037804     52.11%     52.11% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20632706     18.53%     70.64% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14549496     13.06%     83.70% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12204060     10.96%     94.66% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      5027251      4.51%     99.17% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       883175      0.79%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        36603      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7          112      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           70      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    111371277                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       160241     28.74%     28.74% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          352      0.06%     28.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       168716     30.26%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     59.06% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       143683     25.77%     84.82% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        84556     15.16%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite           76      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       132862      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     83814421     75.45%     75.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       449249      0.40%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2273219      2.05%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           64      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17426852     15.69%     93.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      6992924      6.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite          128      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111089719                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.997066                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             557624                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005020                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    334108518                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    119788027                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110427890                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads          460                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites          192                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses          192                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    111514213                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses          268                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts        70626                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            899                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles          45350                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17554331                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      6994374                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       225175                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores        16070                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3633      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1908872     11.38%     11.40% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1436451      8.56%     19.96% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65030      0.39%     20.35% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11703350     69.76%     90.11% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1659756      9.89%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16777092                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3441      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       548004     19.83%     19.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect       140339      5.08%     25.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect           18      0.00%     25.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1636674     59.22%     84.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       435125     15.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2763601                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          440      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return         1050      0.08%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       485916     39.13%     39.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            2      0.00%     39.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       685551     55.21%     94.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        68766      5.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1241725                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          192      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1360868      9.71%      9.71% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1296112      9.25%     18.96% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65012      0.46%     19.43% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10066677     71.84%     91.26% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1224632      8.74%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14013493                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          192      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return         1013      0.08%      0.10% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       482246     40.07%     40.17% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            2      0.00%     40.17% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       685316     56.94%     97.11% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        34751      2.89%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1203520                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8864445     52.84%     52.84% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5938765     35.40%     88.23% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1908872     11.38%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65010      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16777092                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1173144     99.80%     99.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return         1328      0.11%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect         1050      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1175522                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11704299                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4123566                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1241725                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1173073                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1240674                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted         1051                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16777092                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1239182                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      6786779                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.404527                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1238370                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        65030                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65010                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3633      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1908872     11.38%     11.40% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1436451      8.56%     19.96% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65030      0.39%     20.35% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11703350     69.76%     90.11% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1659756      9.89%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16777092                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1158      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1908754     19.11%     19.12% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       488642      4.89%     24.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65030      0.65%     24.66% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7453463     74.61%     99.27% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond        73266      0.73%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      9990313                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       485916     39.21%     39.21% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     39.21% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       684500     55.24%     94.45% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        68766      5.55%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1239182                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       485916     39.21%     39.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     39.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       684500     55.24%     94.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        68766      5.55%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1239182                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        65030                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65010                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        65032                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2049485                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2049229                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       688361                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1360868                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1359855                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect         1013                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      3449035                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          315                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           58                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      6550749                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66227                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong           90                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           21                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          184                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit         1054                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit           65                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1485304                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       584465                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       234569                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4         2201                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5        67084                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         1922                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         6174                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8         1602                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9        65544                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10        68924                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11        30191                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12       967687                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      2238853                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        65630                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2         2806                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3         1374                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4        66101                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         1915                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         5498                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7         4306                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       131002                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       214159                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10       231193                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       552830                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     12509123                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4141                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       686479                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    109709132                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.954543                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.621163                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     65708239     59.89%     59.89% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     21072346     19.21%     79.10% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      5072805      4.62%     83.72% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10445348      9.52%     93.25% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1917407      1.75%     94.99% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1368430      1.25%     96.24% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2082828      1.90%     98.14% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1174498      1.07%     99.21% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       867231      0.79%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    109709132                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          588                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1361124                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131041      0.13%      0.13% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     78866201     75.31%     75.44% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       449185      0.43%     75.86% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2272840      2.17%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           64      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.03% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16152978     15.42%     93.46% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6849643      6.54%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104722080                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       867231                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51987475                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104722080                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51987475                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104722080                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.143144                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.466604                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     23002749                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts          192                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104057871                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16152978                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6849771                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131041      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     78866201     75.31%     75.44% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       449185      0.43%     75.86% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2272840      2.17%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           64      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.03% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16152978     15.42%     93.46% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6849643      6.54%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104722080                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14013493                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12587421                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1425880                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10066677                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3946814                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1361124                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1360868                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     64060335                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      8830162                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     37466096                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       326892                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       687792                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6437960                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       555421                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    120514507                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3409356                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111011641                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14685807                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17356293                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6989978                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.996365                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72059359                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     33880726                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads          192                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140160291                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82587630                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24346271                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     50998360                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3441                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7912647                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     47028863                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2486098                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         5242                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles          984                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         3646                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     20794831                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       593541                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           10                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    111371277                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.128406                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.674090                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     73349529     65.86%     65.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3572650      3.21%     69.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4528319      4.07%     73.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6640416      5.96%     79.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23280363     20.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    111371277                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     62659719                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.562391                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16777092                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.150580                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63089493                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       687792                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1128538                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      1497762                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    112254685                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5738974                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17554331                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      6994374                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5139                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          440                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents      1496888                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          925                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         2504                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       784100                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       786604                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    110940255                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110428082                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     72572056                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    110740932                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.991127                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655332                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1498815                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1401354                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          925                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       144603                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          121                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16152835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.869783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    40.931466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16089851     99.61%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         3035      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6346      0.04%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          793      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1264      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59          946      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1338      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1492      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1323      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2019      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         2498      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2394      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         2474      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2234      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2196      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         2464      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         2363      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         2746      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2508      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2230      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2488      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2059      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2244      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1806      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249         1058      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1256      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          606      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          574      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          479      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          399      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         7352      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         6155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16152835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17367947                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6992147                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         5194                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         2333                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     20796361                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1348                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 2202913436000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       687792                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     65217371                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      2740604                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       233966                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36635705                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      5855839                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    120329584                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          731                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         8310                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      5847604                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          549                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    192632735                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    399354645                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    149494545                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups          272                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    167369180                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25263559                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5449                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5527                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       437525                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       226072237                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      236124654                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51987475                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104722080                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.026846                       # Number of seconds simulated (Second)
simTicks                                  26846083500                       # Number of ticks simulated (Tick)
finalTick                                117753225310500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    346.74                       # Real time elapsed on the host (Second)
hostTickRate                                 77423629                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3566020                       # Number of bytes of host memory used (Byte)
simInsts                                  83243976211                       # Number of instructions simulated (Count)
simOps                                    83485135694                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                240074081                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  240769575                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker        27113                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total        27113                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker        27113                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total        27113                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker          817                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total          817                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker          817                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total          817                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker      4479000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total      4479000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker      4479000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total      4479000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker        27930                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total        27930                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker        27930                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total        27930                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.029252                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.029252                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.029252                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.029252                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5482.252142                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5482.252142                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5482.252142                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5482.252142                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks          817                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total          817                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker          817                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total          817                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker          817                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total          817                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker      4274750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      4274750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker      4274750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      4274750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029252                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.029252                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029252                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.029252                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5232.252142                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5232.252142                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5232.252142                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5232.252142                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements          817                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker        27113                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total        27113                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker          817                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total          817                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker      4479000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      4479000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker        27930                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total        27930                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.029252                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.029252                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5482.252142                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5482.252142                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker          817                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          817                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker      4274750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      4274750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.029252                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.029252                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5232.252142                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5232.252142                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse           88                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs        15717                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs          817                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    19.237454                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker           88                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.687500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024           88                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses       224257                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses       224257                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.demandMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.demandMisses::total         8208                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iocache.overallMisses::pc.south_bridge.ide         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.overallMisses::total         8208                       # number of overall misses (Count)
board.cache_hierarchy.iocache.demandMissLatency::pc.south_bridge.ide    246678050                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.demandMissLatency::total    246678050                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::pc.south_bridge.ide    246678050                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.overallMissLatency::total    246678050                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iocache.demandAccesses::pc.south_bridge.ide         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandAccesses::total         8208                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::pc.south_bridge.ide         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.overallAccesses::total         8208                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMissLatency::pc.south_bridge.ide 30053.368665                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMissLatency::total 30053.368665                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::pc.south_bridge.ide 30053.368665                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMissLatency::total 30053.368665                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iocache.blockedCycles::no_mshrs         3021                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs   188.812500                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.writebacks::writebacks         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.writebacks::total         8192                       # number of writebacks (Count)
board.cache_hierarchy.iocache.demandMshrMisses::pc.south_bridge.ide         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMisses::total         8208                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::pc.south_bridge.ide         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.overallMshrMisses::total         8208                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iocache.demandMshrMissLatency::pc.south_bridge.ide    143980593                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissLatency::total    143980593                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::pc.south_bridge.ide    143980593                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.overallMshrMissLatency::total    143980593                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 17541.495249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 17541.495249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 17541.495249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 17541.495249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.replacements         8208                       # number of replacements (Count)
board.cache_hierarchy.iocache.ReadReq.misses::pc.south_bridge.ide           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
board.cache_hierarchy.iocache.ReadReq.missLatency::pc.south_bridge.ide       670996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.missLatency::total       670996                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.accesses::pc.south_bridge.ide           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 41937.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 41937.250000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMisses::total           16                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide       470996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total       470996                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 29437.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 29437.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.misses::pc.south_bridge.ide         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.misses::total         8192                       # number of WriteLineReq misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::pc.south_bridge.ide    246007054                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.missLatency::total    246007054                       # number of WriteLineReq miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.accesses::pc.south_bridge.ide         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.accesses::total         8192                       # number of WriteLineReq accesses(hits+misses) (Count)
board.cache_hierarchy.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 30030.157959                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 30030.157959                       # average WriteLineReq miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total         8192                       # number of WriteLineReq MSHR misses (Count)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    143509597                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total    143509597                       # number of WriteLineReq MSHR miss ticks (Tick)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 17518.261353                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 17518.261353                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs         8208                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs         8208                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iocache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iocache.tags.tagAccesses        73872                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses        73872                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker         5257                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total         5257                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker         5257                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total         5257                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker         5257                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total         5257                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker         5257                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total         5257                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker         5257                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total         5257                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker         5257                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total         5257                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           23                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           23                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.179688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.179688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.179688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses        42056                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses        42056                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data     22472528                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     22472528                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data     22472657                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     22472657                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data        74066                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total        74066                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data        74079                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total        74079                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data   5302396750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total   5302396750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data   5302396750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total   5302396750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     22546594                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     22546594                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     22546736                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     22546736                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.003285                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.003285                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.003286                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.003286                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 71590.159452                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 71590.159452                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 71577.596215                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 71577.596215                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets          250                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets    62.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks         8499                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total         8499                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data        63543                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total        63543                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data        63543                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total        63543                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data        10523                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total        10523                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9685                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data        10536                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total        20221                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data   1099267500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1099267500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    904426835                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data   1099405000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   2003831835                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      4856000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.000467                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000467                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.000467                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000897                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 104463.318445                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 104463.318445                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93384.288591                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 104347.475323                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 99096.574601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 39479.674797                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements        20221                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9685                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         9685                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    904426835                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    904426835                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 93384.288591                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 93384.288591                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          182                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          182                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       682500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          182                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          182                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data     15848136                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     15848136                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data        70816                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total        70816                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data   4373032500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   4373032500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     15918952                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     15918952                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.004449                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.004449                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 61752.040499                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 61752.040499                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data        63496                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        63496                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data         7320                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         7320                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data    173578750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    173578750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      4856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.000460                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000460                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 23712.943989                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 23712.943989                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       151750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.switch.core.data          129                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total          129                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.switch.core.data           13                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total           13                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.switch.core.data          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total          142                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.switch.core.data     0.091549                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.091549                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.switch.core.data           13                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total           13                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.switch.core.data       137500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total       137500                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.switch.core.data     0.091549                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.091549                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.switch.core.data 10576.923077                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 10576.923077                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      6624392                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      6624392                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data         3250                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total         3250                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data    929364250                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    929364250                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      6627642                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      6627642                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.000490                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.000490                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 285958.230769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 285958.230769                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data           47                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total           47                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data         3203                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         3203                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data    925688750                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    925688750                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.000483                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000483                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 289006.790509                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 289006.790509                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        10523                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        24672                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused          181                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3097                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.125527                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.227386                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1187                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        13800                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate        14987                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       184390                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       115647                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand         6008                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         9090                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     24284552                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs        20221                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs  1200.957025                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   215.328401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   296.671599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.420563                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.579437                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          182                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          330                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2          132                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2          180                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          121                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.355469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.644531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    180397021                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    180397021                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     20801706                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     20801706                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     20801706                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     20801706                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst        12033                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total        12033                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst        12033                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total        12033                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     67220000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     67220000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     67220000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     67220000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     20813739                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     20813739                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     20813739                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     20813739                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000578                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000578                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000578                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000578                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst  5586.304330                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total  5586.304330                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst  5586.304330                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total  5586.304330                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          414                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          414                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          414                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          414                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst        11619                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total        11619                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst        11619                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total        11619                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     62731000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     62731000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     62731000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     62731000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000558                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000558                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000558                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000558                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst  5399.001635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total  5399.001635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst  5399.001635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total  5399.001635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements        11619                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     20801706                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     20801706                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst        12033                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total        12033                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     67220000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     67220000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     20813739                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     20813739                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000578                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000578                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst  5586.304330                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total  5586.304330                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          414                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          414                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst        11619                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        11619                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     62731000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     62731000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000558                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000558                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst  5399.001635                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total  5399.001635                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs     21177155                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs        11619                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  1822.631466                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2          128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          378                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    166521531                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    166521531                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp        29486                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty        10151                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean          817                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict        33556                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq         3209                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp         3209                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq        29464                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        34857                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        60915                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         2451                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total        98223                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       743616                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1838692                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       104576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total      2686884                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops            11889                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic       106112                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples        44663                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.010478                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.103139                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0        44201     98.97%     98.97% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1          456      1.02%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            6      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total        44663                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy     20153982                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      5812986                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy     10150246                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy       409492                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.occupancy         3996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests        65314                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        32658                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops          323                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          490                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker          816                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst        11585                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data         7490                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total        20381                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          490                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker          816                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst        11585                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data         7490                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total        20381                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst           34                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data         3046                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total        12276                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst           34                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data         3046                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total        12276                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    899194866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst      4715000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data   1057793250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total   1961779366                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    899194866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst      4715000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data   1057793250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total   1961779366                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9685                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker          817                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst        11619                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data        10536                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total        32657                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9685                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker          817                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst        11619                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data        10536                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total        32657                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.001224                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.002926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.289104                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.375907                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.001224                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.002926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.289104                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.375907                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97791.720065                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 138676.470588                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 347272.898884                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 159806.074128                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97791.720065                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 138676.470588                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 347272.898884                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 159806.074128                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks         1652                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total         1652                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst           34                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data         3046                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total        12276                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst           34                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data         3046                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total        12276                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    896896116                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst      4706500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data   1057031750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total   1958710366                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    896896116                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst      4706500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data   1057031750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total   1958710366                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      4800000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.001224                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.002926                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.289104                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.375907                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.001224                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.002926                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.289104                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.375907                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97541.720065                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 138426.470588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 347022.898884                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 159556.074128                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97541.720065                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 138426.470588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 347022.898884                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 159556.074128                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 39024.390244                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements         4969                       # number of replacements (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data         1078                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         1078                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data         2131                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total         2131                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data    918551500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total    918551500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data         3209                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total         3209                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.664070                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.664070                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 431042.468325                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 431042.468325                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data         2131                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total         2131                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data    918018750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total    918018750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.664070                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.664070                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 430792.468325                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 430792.468325                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      4800000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       150000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          490                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker          816                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst        11585                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data         6412                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total        19303                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst           34                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data          915                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total        10145                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    899194866                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker        76250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst      4715000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data    139241750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   1043227866                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9685                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker          817                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst        11619                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data         7327                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        29448                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.001224                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.002926                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.124881                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.344506                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 97791.720065                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker        76250                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 138676.470588                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 152176.775956                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 102831.726565                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst           34                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data          915                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        10145                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    896896116                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      4706500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data    139013000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   1040691616                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.949406                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.001224                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.002926                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.124881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.344506                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 97541.720065                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker        76000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 138426.470588                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 151926.775956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 102581.726565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks          678                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total          678                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks          678                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total          678                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         8499                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total         8499                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         8499                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total         8499                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 14068.750542                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs        10209                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs         4969                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.054538                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     1.777328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8771.186490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    72.134897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.itb.walker    11.732621                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst  1680.076167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data  3531.843040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000108                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.535351                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.004403                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000716                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.102544                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.215567                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.858688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        10598                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5786                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2          309                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         3153                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         7128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         1014                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4671                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.646851                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.353149                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses      1055080                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses      1055080                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp        10193                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           91                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty         1809                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict        10278                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::UpgradeResp            4                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq         2127                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp         2127                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq        10161                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port        29683                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port       892388                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops             7250                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic        11072                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples        19633                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.352162                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.477656                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0        12719     64.78%     64.78% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1         6914     35.22%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total        19633                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy      4764012                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy      6175750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.occupancy         8004                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests        17145                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests         4887                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops         6914                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops         6914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst            1                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total            1                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst           33                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data         3042                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total        12271                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst           33                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data         3042                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total        12271                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    857213512                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst      4559000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data   1044791000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total   1906635512                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    857213512                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst      4559000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data   1044791000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total   1906635512                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst           34                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data         3042                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total        12272                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst           34                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data         3042                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total        12272                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.970588                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.999919                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.970588                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.999919                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93226.048070                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 138151.515152                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 343455.292571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 155377.354087                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93226.048070                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 138151.515152                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 343455.292571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 155377.354087                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks          157                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total          157                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst           33                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data         3042                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total        12271                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst           33                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data         3042                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total        12271                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          123                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    854914762                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst      4550750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data   1044030500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total   1903567762                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    854914762                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst      4550750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data   1044030500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total   1903567762                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total      4656000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.970588                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.999919                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.970588                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.999919                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92976.048070                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 137901.515152                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 343205.292571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 155127.354087                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92976.048070                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 137901.515152                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 343205.292571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 155127.354087                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total 37853.658537                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements         7218                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks         2599                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total         2599                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data         2127                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total         2127                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data    909439750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total    909439750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data         2127                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total         2127                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 427569.228961                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 427569.228961                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data         2127                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total         2127                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data    908908000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total    908908000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 427319.228961                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 427319.228961                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total           32                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total      4656000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       145500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst           33                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data          915                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total        10144                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    857213512                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker        72000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst      4559000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data    135351250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total    997195762                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data          915                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total        10145                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.970588                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.999901                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93226.048070                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker        72000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 138151.515152                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 147924.863388                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 98303.998620                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9195                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst           33                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data          915                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total        10144                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    854914762                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst      4550750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data    135122500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total    994659762                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.970588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.999901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92976.048070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker        71750                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 137901.515152                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 147674.863388                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 98053.998620                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.misses::processor.switch.core.data            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::processor.switch.core.data        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.missLatency::total        55000                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.accesses::processor.switch.core.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.UpgradeReq.missRate::processor.switch.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::processor.switch.core.data        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMissLatency::total        13750                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::processor.switch.core.data            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::processor.switch.core.data        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissLatency::total        54000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::processor.switch.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::processor.switch.core.data        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.UpgradeReq.avgMshrMissLatency::total        13500                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           91                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks         1652                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total         1652                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks         1652                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total         1652                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 10770.596124                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs         7409                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs         7218                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.026462                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   119.299377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  5100.463466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker     9.104433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.itb.walker     0.655899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst  1700.601926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  3840.471023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.000910                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.038913                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000069                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.012975                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.029300                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.082173                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022         6058                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         7082                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2          375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3         3133                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::4         2540                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1008                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         5973                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.046219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.054031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses       287345                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses       287345                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           32                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp        10192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           95                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         8349                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict         2778                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq            4                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2127                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2127                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        10160                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         8192                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.apicbridge.mem_side_port::total            8                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port         8224                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port         8192                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.iocache.mem_side_port::total        16416                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port        13719                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port        13746                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio           62                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total        27711                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        44135                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::board.processor.start.core.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.apicbridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl0.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::board.memory.mem_ctrl1.port       262144                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.iocache.mem_side_port::total       524288                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port       397376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port       398016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total       795620                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1319924                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                16                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic         1024                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        20610                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean     0.000776                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev     0.027852                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        20594     99.92%     99.92% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1           16      0.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        20610                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy        38000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy      5767081                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy      5763940                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        15500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy         2000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.occupancy         1000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy         8996                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy      6628592                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        31842                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        11379                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                     48                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                    48                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  8256                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 8256                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total          184                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.ide.dma::total        16416                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     16608                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.south_bridge.ide.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::board.cache_hierarchy.iocache.cpu_side_port       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.ide.dma::total       524416                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.apicbridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     524536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.occupancy                  2000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer0.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             10447050                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer3.occupancy                 38000                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                31000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy              2056000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples      4171.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4537.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples      1578.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.013717802402                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState         14792                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState         4386                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                  6134                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                 4171                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                6134                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts               4171                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.96                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                90.60                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                 146                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6            6134                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6           4171                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0              2655                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1              1924                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2              1203                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3               242                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                91                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47               30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50               80                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51              131                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52              157                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53              190                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54              209                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55              177                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56              146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57              138                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58              115                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59              144                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60              100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61               97                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62               95                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63               76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64               76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               52                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69               54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70               48                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72               43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74               45                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84               34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89               19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94               21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95               31                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97               38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105              11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107              27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110              29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111              39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116              20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118              18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121              38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122              43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123              56                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124              60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125              89                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126              82                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127             208                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    77.740741                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   301.740442                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-31           73     90.12%     90.12% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-127            2      2.47%     92.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::288-319            1      1.23%     93.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::416-447            1      1.23%     95.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::576-607            1      1.23%     96.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1504-1535            1      1.23%     97.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1567            2      2.47%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total           81                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    51.419753                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    30.983922                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev    62.714604                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16-19           45     55.56%     55.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20-23            4      4.94%     60.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24-27            3      3.70%     64.20% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::28-31            3      3.70%     67.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::32-35            2      2.47%     70.37% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::60-63            7      8.64%     79.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::72-75            1      1.23%     80.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::92-95            1      1.23%     81.48% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::96-99            4      4.94%     86.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::136-139            1      1.23%     87.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::144-147            1      1.23%     88.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::148-151            1      1.23%     90.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::160-163            1      1.23%     91.36% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::192-195            4      4.94%     96.30% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::224-227            1      1.23%     97.53% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::256-259            1      1.23%     98.77% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::268-271            1      1.23%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total           81                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys            392576                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys         266944                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        14623213.10294666                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        9943498.83475554                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             26843341250                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap              2604885.13                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       290368                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst         1152                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data       100992                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks       266560                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 10816028.341713232920                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 2383.960401523746                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 42911.287227427420                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 3761889.513604470529                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 9929195.072346400470                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4537                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst           18                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data         1578                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks         4171                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    250209095                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker        37652                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      1962459                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data    472963405                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 1336466790428                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     55148.58                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     37652.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst    109025.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data    299723.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks 320418794.16                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       290368                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst         1152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data       100992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total       392576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst         1152                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total         1152                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks       266944                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total       266944                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4537                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst           18                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data         1578                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total         6134                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks         4171                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total         4171                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     10816028                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker         2384                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst        42911                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data      3761890                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total     14623213                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst        42911                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total        42911                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks      9943499                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total      9943499                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks      9943499                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     10816028                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker         2384                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst        42911                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data      3761890                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total     24566712                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts           6134                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts          4165                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3          131                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14          180                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15          267                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17          253                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22          288                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27          257                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28          313                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30          201                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6          134                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7          151                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8          140                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9          138                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11          134                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27          135                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         617876683                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat        20438488                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat    725172611                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat         100729.81                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat    118221.81                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits          4566                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits         3877                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        74.44                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        93.09                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1857                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   354.981152                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   183.182068                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   402.376995                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          775     41.73%     41.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          516     27.79%     69.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           43      2.32%     71.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511            9      0.48%     72.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639           10      0.54%     72.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767            6      0.32%     73.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           30      1.62%     74.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023            8      0.43%     75.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          460     24.77%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total         1857                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead       392576                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten       266560                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW         14.623213                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW          9.929195                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         81.98                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 634666.032000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 1120429.648800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 6177016.204800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 4977608.160000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 148012365.362401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 71986513.872000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 12187523.040000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 245504207.020800                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 207016160.400000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 7281705892.103999                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 7979322381.844800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   297.224822                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  24978731709                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     31664000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF     76650000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF  25104057700                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN    862567353                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT     81238986                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN    691175976                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 2267332.704000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 4002714.273600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 10826235.772800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 4847860.080000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 1157064700.915194                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 336010581.984002                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 74926145.548800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 2009756535.695999                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 1659040318.320001                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 4175425437.489608                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 9434435467.699224                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   351.426884                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  26011515552                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE    189244000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    599200000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF  13447523940                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   6907013683                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT    151496788                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN   5657167999                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples      4178.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples      4658.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples      1464.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.013716672654                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState         14821                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState         4362                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                  6137                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                 4178                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                6137                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts               4178                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 2.05                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                78.63                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                  86                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6            6137                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6           4178                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0              2595                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1              1921                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2              1292                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3               218                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                70                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                29                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48               43                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49               60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50              105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51              127                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52              209                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53              266                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54              249                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55              199                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56              203                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57              186                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58              145                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59              131                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60              122                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61               82                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62               65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63               54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64               61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               39                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69               40                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70               47                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71               51                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72               50                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73               49                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74               42                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75               44                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76               37                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81               23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85               25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86               29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87               24                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94               12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95               16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96               18                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98               17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99               20                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100              15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101              11                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105              12                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106              17                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107              19                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109              23                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111              29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113              25                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114              21                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115              26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116              22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118              28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119              30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120              41                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121              36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122              54                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123              60                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124              68                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125              67                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126              65                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127             137                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    86.301370                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   316.501961                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-31           65     89.04%     89.04% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::32-63            1      1.37%     90.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-287            1      1.37%     91.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::320-351            1      1.37%     93.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::416-447            1      1.37%     94.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::480-511            1      1.37%     95.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1504-1535            1      1.37%     97.26% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1567            2      2.74%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total           73                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    57.219178                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    35.760628                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev    61.755397                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16-19           35     47.95%     47.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20-23            4      5.48%     53.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::32-35            6      8.22%     61.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::40-43            2      2.74%     64.38% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::64-67            1      1.37%     65.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::68-71            1      1.37%     67.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::72-75            8     10.96%     78.08% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::84-87            3      4.11%     82.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::108-111            1      1.37%     83.56% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::112-115            1      1.37%     84.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::120-123            1      1.37%     86.30% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::160-163            3      4.11%     90.41% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::180-183            4      5.48%     95.89% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::192-195            1      1.37%     97.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::256-259            2      2.74%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total           73                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys            392768                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys         267392                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        14630364.98415123                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        9960186.55756621                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             26850337000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap              2603038.00                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher       298112                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst          960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data        93696                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks       267328                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 11104487.550297606736                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 35759.406022856187                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 3490118.027830763720                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 9957802.597164684907                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher         4658                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           15                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data         1464                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks         4178                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher    285561820                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      1464596                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data    467161183                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 1349354250056                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     61305.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     97639.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data    319099.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks 322966550.99                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher       298112                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst          960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data        93696                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total       392768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst          960                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total          960                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks       267392                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total       267392                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher         4658                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           15                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data         1464                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total         6137                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks         4178                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total         4178                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher     11104488                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst        35759                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data      3490118                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total     14630365                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst        35759                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total        35759                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks      9960187                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total      9960187                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks      9960187                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher     11104488                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst        35759                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data      3490118                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total     24590552                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts           6137                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts          4177                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2          135                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14          181                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15          267                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17          252                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22          288                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23          258                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28          314                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29          256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30          200                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31          129                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6          136                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7          156                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8          142                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9          141                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11          133                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12          130                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27          137                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28          124                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29          132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31          128                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         646839195                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat        20448484                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat    754187599                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat         105399.90                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat    122891.90                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits          4608                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits         3891                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        75.09                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        93.15                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1815                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   363.689256                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   190.524696                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   401.947937                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          726     40.00%     40.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          515     28.37%     68.37% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383           46      2.53%     70.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511           12      0.66%     71.57% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639            9      0.50%     72.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           27      1.49%     73.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895           18      0.99%     74.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023            8      0.44%     74.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          454     25.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total         1815                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead       392768                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten       267328                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW         14.630365                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW          9.957803                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.13                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         82.40                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 654937.920000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 1156217.328000                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 6185244.912000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 5001198.720000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 156798487.507201                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 76906393.132800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 12139670.188800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 259506211.977600                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 219214679.040000                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 7251376896.556800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 7988939937.283200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   297.583070                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  24967670138                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     31116000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF     81200000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF  25002743190                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN    913387340                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT     87525042                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN    730610178                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 2181567.024000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 3851304.861600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 10823492.870400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 4852578.192000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 1114485801.290401                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 320772819.528002                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 72979132.665600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 1934717707.238402                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 1600566917.039998                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 4312258108.519197                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 9377991742.223999                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   349.324390                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  26048134373                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE    185746000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    577150000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF  13940075770                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   6663386168                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    139355877                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN   5445927095                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          128                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       524288                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          128                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       107384334                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              2.067609                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.483650                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      112491051                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6963                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     111328064                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued          535                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined      7566101                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined      7921241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         2928                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    107377756                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     1.036789                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     1.287462                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0     54033534     50.32%     50.32% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     20486614     19.08%     69.40% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     14668120     13.66%     83.06% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12209235     11.37%     94.43% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      5060378      4.71%     99.14% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       883507      0.82%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6        36192      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7          102      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           74      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    107377756                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       159689     28.57%     28.57% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          241      0.04%     28.62% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv       169411     30.31%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     58.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead       144601     25.87%     84.80% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        84866     15.18%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite           76      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       133263      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     84148600     75.59%     75.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult       451222      0.41%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv      2289803      2.06%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt           64      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     17533732     15.75%     93.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      6771252      6.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite          128      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    111328064                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        1.036725                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy             558884                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.005020                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    330592846                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    120064816                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110662927                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads          460                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites          192                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses          192                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    111753417                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses          268                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts        71296                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles           6578                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     17661845                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      6772553                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads       207831                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores        10539                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         3399      0.02%      0.02% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return      1919351     11.39%     11.41% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect      1444242      8.57%     19.99% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect        65503      0.39%     20.37% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     11743081     69.71%     90.08% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1671166      9.92%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     16846742                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         3213      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return       551284     19.83%     19.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect       141411      5.09%     25.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect           10      0.00%     25.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      1644589     59.16%     84.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       439612     15.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      2780119                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          420      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return         1018      0.08%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect       488894     39.16%     39.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%     39.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       688898     55.18%     94.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        69150      5.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total      1248380                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          186      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return      1368068      9.73%      9.73% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect      1302832      9.26%     18.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect        65493      0.47%     19.45% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     10098495     71.79%     91.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond      1231555      8.76%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     14066629                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          186      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          988      0.08%      0.10% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect       485354     40.10%     40.20% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     40.20% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       688732     56.91%     97.11% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        34949      2.89%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total      1210209                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      8923216     52.97%     52.97% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      5938682     35.25%     88.22% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS      1919351     11.39%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect        65493      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     16846742                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch      1179981     99.85%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return          790      0.07%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect         1018      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total      1181789                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     11743901                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      4115161                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect      1248380                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss      1180058                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted      1247866                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted          514                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     16846742                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates      1246428                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits      6774621                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.402132                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted      1245701                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups        65503                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits        65493                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses           10                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         3399      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return      1919351     11.39%     11.41% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect      1444242      8.57%     19.99% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect        65503      0.39%     20.37% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     11743081     69.71%     90.08% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1671166      9.92%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     16846742                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1120      0.01%      0.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return      1919248     19.06%     19.07% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect       492141      4.89%     23.95% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect        65503      0.65%     24.60% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      7517718     74.64%     99.24% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond        76391      0.76%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total     10072121                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect       488894     39.22%     39.22% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%     39.22% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       688384     55.23%     94.45% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        69150      5.55%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total      1246428                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect       488894     39.22%     39.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     39.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       688384     55.23%     94.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        69150      5.55%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total      1246428                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups        65503                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits        65493                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses           10                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords        65503                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes      2061029                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops      2060772                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       692705                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used      1368068                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct      1367080                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          988                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      3315849                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect          311                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           14                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      6716023                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong        66158                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong           69                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           21                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong           50                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit           28                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit           54                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1402415                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       552029                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       235928                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4         2178                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5        66478                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6         1346                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7         2168                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8         1361                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9        66254                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10        67114                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11        37157                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12       947959                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      2190120                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        66109                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2         1399                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3         1385                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4        66653                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5         1299                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6         1498                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7         2093                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8        66211                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9        34443                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10       420860                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11       530317                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     12569954                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4035                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       689790                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    105707405                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.992664                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.643316                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0     61741652     58.41%     58.41% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1     20952720     19.82%     78.23% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      5072782      4.80%     83.03% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3     10504704      9.94%     92.97% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1913548      1.81%     94.78% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1376666      1.30%     96.08% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6      2106396      1.99%     98.07% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7      1167868      1.10%     99.18% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8       871069      0.82%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    105707405                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          548                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls      1368325                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       131478      0.13%      0.13% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     79178140     75.46%     75.58% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult       451172      0.43%     76.01% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv      2289519      2.18%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt           64      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     16253630     15.49%     93.68% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      6627791      6.32%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total    104931922                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples       871069                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     51936474                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps    104931922                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     51936474                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP    104931922                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     2.067609                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.483650                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     22881549                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts          192                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts    104263326                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     16253630                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      6627919                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       131478      0.13%      0.13% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     79178140     75.46%     75.58% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult       451172      0.43%     76.01% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv      2289519      2.18%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt           64      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     16253630     15.49%     93.68% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      6627791      6.32%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite          128      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total    104931922                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     14066629                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     12632882                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl      1433561                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     10098495                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl      3968134                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall      1368325                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn      1368068                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     64344635                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles      4428280                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     37682972                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles       230795                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       691074                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6442060                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       558779                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    120807267                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      3431830                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111249202                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14743004                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     17463783                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      6768349                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     1.035991                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72304994                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     34006238                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegReads          192                       # Number of times the floating registers were read (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    140320021                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82952814                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     24232132                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     50977211                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3380                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7923526                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles     43045620                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      2499354                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles         4335                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles         3400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         3711                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     20813739                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       599031                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes            6                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    107377756                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     1.173303                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.691779                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0     69279169     64.52%     64.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      3559962      3.32%     67.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4532401      4.22%     72.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      6662980      6.21%     78.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     23343244     21.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    107377756                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     62651381                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.583431                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     16846742                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.156883                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     63071013                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       691074                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles      1127975                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles        41667                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    112498014                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      5774172                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     17661845                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      6772553                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5042                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents          374                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents        40828                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents          896                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect         1858                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       788563                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       790421                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111178097                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110663119                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     72948226                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    111318110                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       1.030533                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.655313                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads      1550715                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      1408216                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation          896                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       144635                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          121                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            4                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     16253488                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean     5.739671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev    37.853461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9     16189314     99.61%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19         2746      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29         6322      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39          844      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49         1287      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59          909      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69         1752      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79         1304      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89         1450      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99         2288      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109         3181      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119         2898      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129         2936      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139         2739      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149         2883      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159         2925      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169         2860      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179         3291      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189         2322      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199         2459      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209         2857      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219         2127      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229         2185      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239         1702      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249          986      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259         1091      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269          510      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279          483      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289          388      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299          345      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows         4104      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         3318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     16253488                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     17475459                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      6770604                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses         5236                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses         2419                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     20815263                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses         1339                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 2287996502750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       691074                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     65473964                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles      1216904                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       221491                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     36784215                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles      2990108                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    120620785                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents          733                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents         8522                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents      2982414                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents          179                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    193469985                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    400114515                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    149702506                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.fpLookups          272                       # Number of floating rename lookups (Count)
board.processor.switch.core.rename.committedMaps    168073573                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     25396446                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5329                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5403                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts       112503                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       222337375                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      236674169                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     51936474                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps    104931922                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                          0                       # Number of seconds simulated (Second)
simTicks                                            0                       # Number of ticks simulated (Tick)
finalTick                                117754233800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.04                       # Real time elapsed on the host (Second)
hostTickRate                                        0                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3566020                       # Number of bytes of host memory used (Byte)
simInsts                                  83243976212                       # Number of instructions simulated (Count)
simOps                                    83485135696                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                             2149229996179                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                               2154955620557                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer1.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer10.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer11.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer12.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer13.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer14.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer15.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer16.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer17.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer2.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer3.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer4.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer5.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer6.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer7.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer8.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer9.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.respLayer0.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer1.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer2.utilization                nan                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 2.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                53.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE      3426640                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE      4326870                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 3.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                48.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE      3426640                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE      5391460                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF   1008490000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
