

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'
================================================================
* Date:           Thu May 29 09:36:29 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        0|    -|     192|     48|    0|
|Multiplexer      |        -|    -|       -|    210|    -|
|Register         |        -|    -|     423|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     615|   1442|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_24_1_1_U28  |sparsemux_9_2_24_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |inputBuf_U    |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_1_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_2_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    |inputBuf_3_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2_inputBbkb  |        0|  48|  12|    0|    32|   24|     1|          768|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0| 192|  48|    0|   128|   96|     4|         3072|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_391_p2                  |         +|   0|  0|  53|          46|           1|
    |add_ln105_fu_403_p2                  |         +|   0|  0|  17|          14|           1|
    |add_ln124_3_fu_494_p2                |         +|   0|  0|  10|           2|           2|
    |counter_internal_block_11_fu_686_p2  |         +|   0|  0|  39|          32|           1|
    |current_line_in_block_fu_500_p2      |         +|   0|  0|  13|           5|           5|
    |grp_fu_285_p2                        |         +|   0|  0|  39|          32|           1|
    |grp_fu_297_p2                        |         +|   0|  0|  39|          32|           1|
    |grp_fu_302_p2                        |         +|   0|  0|  39|          32|           1|
    |inp_12_fu_711_p2                     |         +|   0|  0|  39|          32|           1|
    |k_x_4_fu_514_p2                      |         +|   0|  0|  39|          32|           1|
    |k_y_5_fu_484_p2                      |         +|   0|  0|  39|          32|           1|
    |ofm_x_3_fu_550_p2                    |         +|   0|  0|  39|          32|           1|
    |ofm_y_5_fu_580_p2                    |         +|   0|  0|  39|          32|           1|
    |and_ln153_fu_650_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4     |       and|   0|  0|   2|           1|           1|
    |ap_condition_698                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_702                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_705                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_708                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_711                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_714                     |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op156_load_state4       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op161_read_state4       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op167_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op171_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op173_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op185_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_store_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op189_write_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op75_load_state3        |       and|   0|  0|   2|           1|           1|
    |grp_fu_291_p2                        |      icmp|   0|  0|  39|          32|           6|
    |grp_fu_307_p2                        |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln104_fu_386_p2                 |      icmp|   0|  0|  53|          46|          46|
    |icmp_ln105_fu_397_p2                 |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln107_fu_466_p2                 |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln123_fu_472_p2                 |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln135_fu_520_p2                 |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln138_fu_531_p2                 |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln141_fu_556_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln144_fu_586_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln153_4_fu_644_p2               |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln153_fu_628_p2                 |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln172_fu_692_p2                 |      icmp|   0|  0|  39|          32|           9|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3     |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_12_fu_698_p3  |    select|   0|  0|  32|           1|           1|
    |grp_fu_313_p3                        |    select|   0|  0|  32|           1|           1|
    |i_fu_409_p3                          |    select|   0|  0|  14|           1|           1|
    |inp_13_fu_592_p3                     |    select|   0|  0|  32|           1|           1|
    |ofm_y_6_fu_600_p3                    |    select|   0|  0|  32|           1|           1|
    |select_ln98_fu_446_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1164|         794|         165|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |convInp_i_blk_n                |   9|          2|    1|          2|
    |counter_internal_block_fu_116  |   9|          2|   32|         64|
    |current_block_write_11_fu_104  |   9|          2|   32|         64|
    |current_line_fu_112            |   9|          2|   32|         64|
    |i_010_fu_80                    |   9|          2|   14|         28|
    |indvar_flatten_fu_84           |   9|          2|   46|         92|
    |inp_fu_96                      |  14|          3|   32|         96|
    |inputBuf_1_address0            |  14|          3|    5|         15|
    |inputBuf_2_address0            |  14|          3|    5|         15|
    |inputBuf_3_address0            |  14|          3|    5|         15|
    |inputBuf_address0              |  14|          3|    5|         15|
    |inter0_233_blk_n               |   9|          2|    1|          2|
    |k_x_fu_108                     |   9|          2|   32|         64|
    |k_y_fu_100                     |   9|          2|   32|         64|
    |ofm_x_fu_92                    |   9|          2|   32|         64|
    |ofm_y_fu_88                    |   9|          2|   32|         64|
    |read_block_fu_76               |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 210|         46|  373|        830|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln124_3_reg_912               |   2|   0|    2|          0|
    |and_ln153_reg_946                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |counter_internal_block_fu_116     |  32|   0|   32|          0|
    |current_block_write_11_fu_104     |  32|   0|   32|          0|
    |current_line_fu_112               |  32|   0|   32|          0|
    |i_010_fu_80                       |  14|   0|   14|          0|
    |icmp_ln104_reg_891                |   1|   0|    1|          0|
    |icmp_ln105_reg_895                |   1|   0|    1|          0|
    |icmp_ln107_reg_904                |   1|   0|    1|          0|
    |icmp_ln107_reg_904_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_908                |   1|   0|    1|          0|
    |icmp_ln123_reg_908_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_84              |  46|   0|   46|          0|
    |inp_fu_96                         |  32|   0|   32|          0|
    |k_x_fu_108                        |  32|   0|   32|          0|
    |k_y_fu_100                        |  32|   0|   32|          0|
    |ofm_x_fu_92                       |  32|   0|   32|          0|
    |ofm_y_fu_88                       |  32|   0|   32|          0|
    |p_0_reg_956                       |  24|   0|   24|          0|
    |read_block_fu_76                  |  32|   0|   32|          0|
    |reg_321                           |  32|   0|   32|          0|
    |trunc_ln98_reg_900                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 423|   0|  423|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.2|  return value|
|inter0_233_dout            |   in|   24|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_num_data_valid  |   in|    8|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_fifo_cap        |   in|    8|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_empty_n         |   in|    1|     ap_fifo|                                                              inter0_233|       pointer|
|inter0_233_read            |  out|    1|     ap_fifo|                                                              inter0_233|       pointer|
|convInp_i_din              |  out|   24|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_num_data_valid   |   in|    3|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_fifo_cap         |   in|    3|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_full_n           |   in|    1|     ap_fifo|                                                               convInp_i|       pointer|
|convInp_i_write            |  out|    1|     ap_fifo|                                                               convInp_i|       pointer|
|bound                      |   in|   46|     ap_none|                                                                   bound|        scalar|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

