Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Mar 21 17:07:28 2020
| Host         : EECS-Xiaomachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a50t-fgg484
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: acd_inst/control/pipe_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                  280        0.121        0.000                      0                  280        0.750        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.259        0.000                      0                  260        0.121        0.000                      0                  260        0.750        0.000                       0                   147  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.369        0.000                      0                   20        0.458        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst0/inst/clk_in1
  To Clock:  inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.393ns (21.470%)  route 1.437ns (78.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.437    -1.031    cpu_inst/reset
    SLICE_X3Y78          FDSE                                         r  cpu_inst/state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.171     0.113    cpu_inst/clk_out1
    SLICE_X3Y78          FDSE                                         r  cpu_inst/state_reg[0]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X3Y78          FDSE (Setup_fdse_C_S)       -0.314    -0.772    cpu_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.393ns (22.628%)  route 1.344ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.344    -1.124    cpu_inst/reset
    SLICE_X2Y77          FDRE                                         r  cpu_inst/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.171     0.113    cpu_inst/clk_out1
    SLICE_X2Y77          FDRE                                         r  cpu_inst/state_reg[5]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.373    -0.831    cpu_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.393ns (22.628%)  route 1.344ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.344    -1.124    cpu_inst/reset
    SLICE_X3Y77          FDRE                                         r  cpu_inst/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.171     0.113    cpu_inst/clk_out1
    SLICE_X3Y77          FDRE                                         r  cpu_inst/state_reg[1]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.314    -0.772    cpu_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.393ns (22.628%)  route 1.344ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.387ns = ( 0.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.344    -1.124    cpu_inst/reset
    SLICE_X3Y77          FDRE                                         r  cpu_inst/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.171     0.113    cpu_inst/clk_out1
    SLICE_X3Y77          FDRE                                         r  cpu_inst/state_reg[2]/C
                         clock pessimism             -0.517    -0.404    
                         clock uncertainty           -0.054    -0.458    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.314    -0.772    cpu_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/ctrl_2_dac_buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.393ns (22.605%)  route 1.346ns (77.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.346    -1.122    acd_inst/reset
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.168     0.110    acd_inst/clk_out1
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_buff_reg[10]/C
                         clock pessimism             -0.501    -0.391    
                         clock uncertainty           -0.054    -0.445    
    SLICE_X1Y74          FDRE (Setup_fdre_C_R)       -0.314    -0.759    acd_inst/ctrl_2_dac_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/ctrl_2_dac_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.393ns (22.605%)  route 1.346ns (77.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 0.110 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.346    -1.122    acd_inst/reset
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.168     0.110    acd_inst/clk_out1
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_reg[10]/C
                         clock pessimism             -0.501    -0.391    
                         clock uncertainty           -0.054    -0.445    
    SLICE_X1Y74          FDRE (Setup_fdre_C_R)       -0.314    -0.759    acd_inst/ctrl_2_dac_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 acd_inst/adc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/cnv_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.535ns (28.129%)  route 1.367ns (71.871%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 0.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.868ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.266    -2.868    acd_inst/adc/clk_out1
    SLICE_X4Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.341    -2.527 r  acd_inst/adc/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.679    -1.848    acd_inst/adc/state[0]
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.097    -1.751 r  acd_inst/adc/cnv_i_4/O
                         net (fo=3, routed)           0.328    -1.423    acd_inst/adc/cnv_i_4_n_0
    SLICE_X7Y72          LUT4 (Prop_lut4_I1_O)        0.097    -1.326 r  acd_inst/adc/cnv_i_1/O
                         net (fo=1, routed)           0.360    -0.966    acd_inst/adc/n_cnv
    SLICE_X7Y72          FDRE                                         r  acd_inst/adc/cnv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.170     0.112    acd_inst/adc/clk_out1
    SLICE_X7Y72          FDRE                                         r  acd_inst/adc/cnv_reg/C
                         clock pessimism             -0.502    -0.390    
                         clock uncertainty           -0.054    -0.444    
    SLICE_X7Y72          FDRE (Setup_fdre_C_CE)      -0.150    -0.594    acd_inst/adc/cnv_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.393ns (22.958%)  route 1.319ns (77.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 0.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.319    -1.149    cpu_inst/reset
    SLICE_X1Y76          FDRE                                         r  cpu_inst/state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.169     0.111    cpu_inst/clk_out1
    SLICE_X1Y76          FDRE                                         r  cpu_inst/state_reg[7]/C
                         clock pessimism             -0.517    -0.406    
                         clock uncertainty           -0.054    -0.460    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.314    -0.774    cpu_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/cntr_load_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.393ns (24.132%)  route 1.236ns (75.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 0.111 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.236    -1.232    cpu_inst/reset
    SLICE_X2Y76          FDSE                                         r  cpu_inst/cntr_load_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.169     0.111    cpu_inst/clk_out1
    SLICE_X2Y76          FDSE                                         r  cpu_inst/cntr_load_reg/C
                         clock pessimism             -0.517    -0.406    
                         clock uncertainty           -0.054    -0.460    
    SLICE_X2Y76          FDSE (Setup_fdse_C_S)       -0.373    -0.833    cpu_inst/cntr_load_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.393ns (24.363%)  route 1.220ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 0.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 r  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.220    -1.248    acd_inst/adc/reset
    SLICE_X6Y71          FDRE                                         r  acd_inst/adc/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.170     0.112    acd_inst/adc/clk_out1
    SLICE_X6Y71          FDRE                                         r  acd_inst/adc/count_reg[0]/C
                         clock pessimism             -0.517    -0.405    
                         clock uncertainty           -0.054    -0.459    
    SLICE_X6Y71          FDRE (Setup_fdre_C_R)       -0.373    -0.832    acd_inst/adc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 acd_inst/ctrl_2_dac_buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/ctrl_2_dac_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.578    -0.774    acd_inst/clk_out1
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.633 r  acd_inst/ctrl_2_dac_buff_reg[10]/Q
                         net (fo=2, routed)           0.055    -0.578    acd_inst/ctrl_2_dac_buff_reg_n_0_[10]
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.845    -0.733    acd_inst/clk_out1
    SLICE_X1Y74          FDRE                                         r  acd_inst/ctrl_2_dac_reg[10]/C
                         clock pessimism             -0.041    -0.774    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.075    -0.699    acd_inst/ctrl_2_dac_reg[10]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 acd_inst/control/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.871%)  route 0.092ns (33.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.583    -0.769    acd_inst/control/clk_out1
    SLICE_X4Y67          FDCE                                         r  acd_inst/control/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.628 r  acd_inst/control/count_reg[3]/Q
                         net (fo=8, routed)           0.092    -0.536    acd_inst/control/count_reg_n_0_[3]
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.491 r  acd_inst/control/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.491    acd_inst/control/count[5]_i_1__0_n_0
    SLICE_X5Y67          FDCE                                         r  acd_inst/control/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X5Y67          FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.029    -0.756    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.092    -0.664    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu_inst/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cpu_inst/cntr_load_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.919%)  route 0.135ns (42.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.579    -0.773    cpu_inst/clk_out1
    SLICE_X1Y76          FDRE                                         r  cpu_inst/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  cpu_inst/state_reg[7]/Q
                         net (fo=8, routed)           0.135    -0.497    cpu_inst/state[7]
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045    -0.452 r  cpu_inst/cntr_load_i_1/O
                         net (fo=1, routed)           0.000    -0.452    cpu_inst/cntr_load_i_1_n_0
    SLICE_X2Y76          FDSE                                         r  cpu_inst/cntr_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.846    -0.732    cpu_inst/clk_out1
    SLICE_X2Y76          FDSE                                         r  cpu_inst/cntr_load_reg/C
                         clock pessimism             -0.028    -0.760    
    SLICE_X2Y76          FDSE (Hold_fdse_C_D)         0.120    -0.640    cpu_inst/cntr_load_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 debounce_inste/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inste/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.844%)  route 0.068ns (23.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.587    -0.765    debounce_inste/clk_out1
    SLICE_X0Y65          FDRE                                         r  debounce_inste/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.637 r  debounce_inste/PB_sync_1_reg/Q
                         net (fo=2, routed)           0.068    -0.568    debounce_inste/PB_sync_1_reg_n_0
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.099    -0.469 r  debounce_inste/PB_state_i_1__1/O
                         net (fo=1, routed)           0.000    -0.469    debounce_inste/PB_state_i_1__1_n_0
    SLICE_X0Y65          FDRE                                         r  debounce_inste/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.855    -0.723    debounce_inste/clk_out1
    SLICE_X0Y65          FDRE                                         r  debounce_inste/PB_state_reg/C
                         clock pessimism             -0.042    -0.765    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091    -0.674    debounce_inste/PB_state_reg
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 acd_inst/control/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/pipe_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.415%)  route 0.101ns (32.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.585    -0.767    acd_inst/control/clk_out1
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  acd_inst/control/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.502    acd_inst/control/clk_count[0]
    SLICE_X7Y65          LUT6 (Prop_lut6_I2_O)        0.045    -0.457 r  acd_inst/control/pipe_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.457    acd_inst/control/pipe_clk_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/pipe_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.854    -0.725    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/pipe_clk_reg/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X7Y65          FDCE (Hold_fdce_C_D)         0.091    -0.663    acd_inst/control/pipe_clk_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debounce_inst1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            debounce_inst1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.582    -0.770    debounce_inst1/clk_out1
    SLICE_X1Y70          FDRE                                         r  debounce_inst1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.642 r  debounce_inst1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.113    -0.528    debounce_inst1/PB_sync_0
    SLICE_X1Y70          FDRE                                         r  debounce_inst1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.850    -0.728    debounce_inst1/clk_out1
    SLICE_X1Y70          FDRE                                         r  debounce_inst1/PB_sync_1_reg/C
                         clock pessimism             -0.042    -0.770    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.012    -0.758    debounce_inst1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 acd_inst/control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.098%)  route 0.139ns (37.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.582    -0.770    acd_inst/control/clk_out1
    SLICE_X4Y68          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128    -0.642 r  acd_inst/control/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.139    -0.503    acd_inst/control/n_state[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.099    -0.404 r  acd_inst/control/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    acd_inst/control/FSM_onehot_state[1]_i_1_n_0
    SLICE_X6Y67          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X6Y67          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.028    -0.755    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.121    -0.634    acd_inst/control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 startup_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/cnv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.162%)  route 0.150ns (41.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.581    -0.771    clk_OBUF
    SLICE_X2Y72          FDRE                                         r  startup_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  startup_FF_reg/Q
                         net (fo=7, routed)           0.150    -0.456    acd_inst/adc/startup_FF
    SLICE_X7Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.411 r  acd_inst/adc/cnv_i_2/O
                         net (fo=1, routed)           0.000    -0.411    acd_inst/adc/cnv_i_2_n_0
    SLICE_X7Y72          FDRE                                         r  acd_inst/adc/cnv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.847    -0.732    acd_inst/adc/clk_out1
    SLICE_X7Y72          FDRE                                         r  acd_inst/adc/cnv_reg/C
                         clock pessimism             -0.007    -0.739    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.091    -0.648    acd_inst/adc/cnv_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 acd_inst/adc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.523%)  route 0.162ns (46.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.579    -0.773    acd_inst/adc/clk_out1
    SLICE_X4Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  acd_inst/adc/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.162    -0.470    acd_inst/adc/state[0]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.045    -0.425 r  acd_inst/adc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.425    acd_inst/adc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.847    -0.732    acd_inst/adc/clk_out1
    SLICE_X5Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.028    -0.760    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.092    -0.668    acd_inst/adc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 acd_inst/adc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/adc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.678%)  route 0.161ns (46.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.579    -0.773    acd_inst/adc/clk_out1
    SLICE_X4Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.632 r  acd_inst/adc/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.161    -0.471    acd_inst/adc/state[0]
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.045    -0.426 r  acd_inst/adc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    acd_inst/adc/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.847    -0.732    acd_inst/adc/clk_out1
    SLICE_X5Y72          FDRE                                         r  acd_inst/adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.028    -0.760    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091    -0.669    acd_inst/adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  inst0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y72     acd_inst/adc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y72     acd_inst/adc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y72     acd_inst/adc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X6Y72     acd_inst/adc/aclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y69     acd_inst/adc/adc_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X4Y72     acd_inst/adc/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y72     acd_inst/cold_start_p_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X2Y72     acd_inst/cold_start_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y74     acd_inst/ctrl_2_dac_buff_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y74     acd_inst/ctrl_2_dac_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X0Y80     acd_inst/dac/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y74     cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y75     cpu_inst/sw_on_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y74     debounce_inst1/PB_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y69     debounce_inst1/PB_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y69     debounce_inst1/PB_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y69     debounce_inst1/PB_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y69     debounce_inst1/PB_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.250       0.750      SLICE_X7Y65     acd_inst/control/pipe_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y74     acd_inst/ctrl_2_dac_buff_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y74     acd_inst/ctrl_2_dac_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X5Y70     cpu_inst/ctrl_start_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y74     cpu_inst/on_time_counter_inst/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y75     cpu_inst/sw_on_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y74     debounce_inst1/PB_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst2/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst2/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y66     debounce_inst2/PB_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17  inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.393ns (22.535%)  route 1.351ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 0.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.351    -1.117    acd_inst/dac/reset
    SLICE_X0Y80          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.174     0.116    acd_inst/dac/clk_out1
    SLICE_X0Y80          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517    -0.401    
                         clock uncertainty           -0.054    -0.455    
    SLICE_X0Y80          FDCE (Recov_fdce_C_CLR)     -0.293    -0.748    acd_inst/dac/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.393ns (23.908%)  route 1.251ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.251    -1.217    acd_inst/dac/reset
    SLICE_X0Y79          FDCE                                         f  acd_inst/dac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.173     0.115    acd_inst/dac/clk_out1
    SLICE_X0Y79          FDCE                                         r  acd_inst/dac/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.293    -0.749    acd_inst/dac/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.393ns (23.908%)  route 1.251ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.251    -1.217    acd_inst/dac/reset
    SLICE_X0Y79          FDCE                                         f  acd_inst/dac/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.173     0.115    acd_inst/dac/clk_out1
    SLICE_X0Y79          FDCE                                         r  acd_inst/dac/count_reg[0]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.293    -0.749    acd_inst/dac/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.393ns (23.908%)  route 1.251ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.251    -1.217    acd_inst/dac/reset
    SLICE_X0Y79          FDCE                                         f  acd_inst/dac/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.173     0.115    acd_inst/dac/clk_out1
    SLICE_X0Y79          FDCE                                         r  acd_inst/dac/count_reg[1]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.293    -0.749    acd_inst/dac/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/dac/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.393ns (23.908%)  route 1.251ns (76.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.251    -1.217    acd_inst/dac/reset
    SLICE_X0Y79          FDCE                                         f  acd_inst/dac/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.173     0.115    acd_inst/dac/clk_out1
    SLICE_X0Y79          FDCE                                         r  acd_inst/dac/count_reg[2]/C
                         clock pessimism             -0.517    -0.402    
                         clock uncertainty           -0.054    -0.456    
    SLICE_X0Y79          FDCE (Recov_fdce_C_CLR)     -0.293    -0.749    acd_inst/dac/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/wr_i_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.393ns (28.110%)  route 1.005ns (71.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 0.109 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          1.005    -1.463    acd_inst/control/reset
    SLICE_X4Y74          FDCE                                         f  acd_inst/control/wr_i_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.167     0.109    acd_inst/control/clk_out1
    SLICE_X4Y74          FDCE                                         r  acd_inst/control/wr_i_en_reg/C
                         clock pessimism             -0.517    -0.408    
                         clock uncertainty           -0.054    -0.462    
    SLICE_X4Y74          FDCE (Recov_fdce_C_CLR)     -0.293    -0.755    acd_inst/control/wr_i_en_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/pipe_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.393ns (38.777%)  route 0.620ns (61.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.620    -1.847    acd_inst/control/reset
    SLICE_X7Y65          FDCE                                         f  acd_inst/control/pipe_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.176     0.118    acd_inst/control/clk_out1
    SLICE_X7Y65          FDCE                                         r  acd_inst/control/pipe_clk_reg/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X7Y65          FDCE (Recov_fdce_C_CLR)     -0.293    -0.746    acd_inst/control/pipe_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.393ns (38.777%)  route 0.620ns (61.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.620    -1.847    acd_inst/control/reset
    SLICE_X6Y65          FDCE                                         f  acd_inst/control/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.176     0.118    acd_inst/control/clk_out1
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/clk_count_reg[0]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X6Y65          FDCE (Recov_fdce_C_CLR)     -0.227    -0.680    acd_inst/control/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.393ns (38.777%)  route 0.620ns (61.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 0.118 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.620    -1.847    acd_inst/control/reset
    SLICE_X6Y65          FDCE                                         f  acd_inst/control/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.176     0.118    acd_inst/control/clk_out1
    SLICE_X6Y65          FDCE                                         r  acd_inst/control/clk_count_reg[1]/C
                         clock pessimism             -0.517    -0.399    
                         clock uncertainty           -0.054    -0.453    
    SLICE_X6Y65          FDCE (Recov_fdce_C_CLR)     -0.227    -0.680    acd_inst/control/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.393ns (42.238%)  route 0.537ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.383ns = ( 0.117 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.861ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.987     0.987    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.465    -5.478 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.268    -4.210    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -4.134 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.273    -2.861    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393    -2.468 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.537    -1.931    acd_inst/control/reset
    SLICE_X4Y67          FDCE                                         f  acd_inst/control/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K4                   IBUFDS                       0.000     2.500 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.928     3.428    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.764    -2.335 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.205    -1.130    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    -1.058 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.175     0.117    acd_inst/control/clk_out1
    SLICE_X4Y67          FDCE                                         r  acd_inst/control/count_reg[3]/C
                         clock pessimism             -0.517    -0.400    
                         clock uncertainty           -0.054    -0.454    
    SLICE_X4Y67          FDCE (Recov_fdce_C_CLR)     -0.293    -0.747    acd_inst/control/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.077%)  route 0.235ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.235    -0.369    acd_inst/control/reset
    SLICE_X4Y68          FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.851    -0.728    acd_inst/control/clk_out1
    SLICE_X4Y68          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.007    -0.735    
    SLICE_X4Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.827    acd_inst/control/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.004%)  route 0.279ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.279    -0.325    acd_inst/control/reset
    SLICE_X6Y67          FDCE                                         f  acd_inst/control/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X6Y67          FDCE                                         r  acd_inst/control/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.801    acd_inst/control/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.004%)  route 0.279ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.279    -0.325    acd_inst/control/reset
    SLICE_X6Y67          FDCE                                         f  acd_inst/control/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X6Y67          FDCE                                         r  acd_inst/control/count_reg[7]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.801    acd_inst/control/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.758%)  route 0.295ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.295    -0.309    acd_inst/control/reset
    SLICE_X6Y66          FDPE                                         f  acd_inst/control/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.853    -0.726    acd_inst/control/clk_out1
    SLICE_X6Y66          FDPE                                         r  acd_inst/control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.007    -0.733    
    SLICE_X6Y66          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.804    acd_inst/control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.004%)  route 0.279ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.279    -0.325    acd_inst/control/reset
    SLICE_X7Y67          FDCE                                         f  acd_inst/control/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X7Y67          FDCE                                         r  acd_inst/control/count_reg[0]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.826    acd_inst/control/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.004%)  route 0.279ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.279    -0.325    acd_inst/control/reset
    SLICE_X7Y67          FDCE                                         f  acd_inst/control/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X7Y67          FDCE                                         r  acd_inst/control/count_reg[6]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.826    acd_inst/control/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.380%)  route 0.300ns (64.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.300    -0.304    acd_inst/control/reset
    SLICE_X4Y66          FDCE                                         f  acd_inst/control/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.853    -0.726    acd_inst/control/clk_out1
    SLICE_X4Y66          FDCE                                         r  acd_inst/control/count_reg[1]/C
                         clock pessimism             -0.007    -0.733    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.825    acd_inst/control/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.380%)  route 0.300ns (64.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.300    -0.304    acd_inst/control/reset
    SLICE_X4Y66          FDCE                                         f  acd_inst/control/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.853    -0.726    acd_inst/control/clk_out1
    SLICE_X4Y66          FDCE                                         r  acd_inst/control/count_reg[2]/C
                         clock pessimism             -0.007    -0.733    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.092    -0.825    acd_inst/control/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.879%)  route 0.306ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.306    -0.298    acd_inst/control/reset
    SLICE_X5Y67          FDCE                                         f  acd_inst/control/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X5Y67          FDCE                                         r  acd_inst/control/count_reg[4]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X5Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.826    acd_inst/control/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 debounce_inst2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            acd_inst/control/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.879%)  route 0.306ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.440     0.440    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.584    -0.768    debounce_inst2/clk_out1
    SLICE_X2Y68          FDRE                                         r  debounce_inst2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.604 f  debounce_inst2/PB_state_reg/Q
                         net (fo=57, routed)          0.306    -0.298    acd_inst/control/reset
    SLICE_X5Y67          FDCE                                         f  acd_inst/control/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUFDS                       0.000     0.000 r  IBUFDS_inst0/O
                         net (fo=1, routed)           0.481     0.481    inst0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  inst0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.852    -0.727    acd_inst/control/clk_out1
    SLICE_X5Y67          FDCE                                         r  acd_inst/control/count_reg[5]/C
                         clock pessimism             -0.007    -0.734    
    SLICE_X5Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.826    acd_inst/control/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.528    





