Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Oct  7 05:43:31 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Divisor_timing_summary_routed.rpt -pb Divisor_timing_summary_routed.pb -rpx Divisor_timing_summary_routed.rpx -warn_on_violation
| Design       : Divisor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.090        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.090        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.343%)  route 3.051ns (78.657%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.246     8.915    cuenta[25]_i_2_n_0
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     9.039 r  cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     9.039    cuenta[2]
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y0           FDCE (Setup_fdce_C_D)        0.029    15.129    cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.407%)  route 3.040ns (78.593%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cuenta_reg[1]/Q
                         net (fo=2, routed)           0.857     6.473    cuenta_reg_n_0_[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.597 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.536    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.244     8.904    cuenta[25]_i_2_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     9.028 r  cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.028    cuenta[22]
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.029    15.128    cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.856ns (21.907%)  route 3.051ns (78.093%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.246     8.915    cuenta[25]_i_2_n_0
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.152     9.067 r  cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     9.067    cuenta[3]
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y0           FDCE (Setup_fdce_C_D)        0.075    15.175    cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.854ns (21.932%)  route 3.040ns (78.068%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cuenta_reg[1]/Q
                         net (fo=2, routed)           0.857     6.473    cuenta_reg_n_0_[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.597 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.536    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.244     8.904    cuenta[25]_i_2_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.150     9.054 r  cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.054    cuenta[25]
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.075    15.174    cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.828ns (22.214%)  route 2.899ns (77.786%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.094     8.763    cuenta[25]_i_2_n_0
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     8.887    cuenta[18]
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)        0.029    15.128    cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.828ns (22.250%)  route 2.893ns (77.750%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.088     8.757    cuenta[25]_i_2_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     8.881    cuenta[6]
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDCE (Setup_fdce_C_D)        0.029    15.129    cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.854ns (22.753%)  route 2.899ns (77.247%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.094     8.763    cuenta[25]_i_2_n_0
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.150     8.913 r  cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     8.913    cuenta[21]
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y4           FDCE (Setup_fdce_C_D)        0.075    15.174    cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.856ns (22.831%)  route 2.893ns (77.169%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.088     8.757    cuenta[25]_i_2_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.152     8.909 r  cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     8.909    cuenta[9]
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[9]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y1           FDCE (Setup_fdce_C_D)        0.075    15.175    cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.657%)  route 2.826ns (77.343%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.866     6.482    cuenta_reg_n_0_[23]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.606 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.544    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.021     8.690    cuenta[25]_i_2_n_0
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.814 r  cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     8.814    cuenta[4]
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y0           FDCE (Setup_fdce_C_D)        0.031    15.131    cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.828ns (22.748%)  route 2.812ns (77.252%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.456     5.616 f  cuenta_reg[1]/Q
                         net (fo=2, routed)           0.857     6.473    cuenta_reg_n_0_[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.597 r  cuenta[25]_i_9/O
                         net (fo=1, routed)           0.939     7.536    cuenta[25]_i_9_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  cuenta[25]_i_2/O
                         net (fo=26, routed)          1.016     8.676    cuenta[25]_i_2_n_0
    SLICE_X3Y5           LUT2 (Prop_lut2_I0_O)        0.124     8.800 r  cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     8.800    cuenta[23]
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y5           FDCE (Setup_fdce_C_D)        0.031    15.130    cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  aux_reg/Q
                         net (fo=2, routed)           0.185     1.804    FoutDivide_OBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  aux_i_1/O
                         net (fo=1, routed)           0.000     1.849    aux_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  aux_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.091     1.569    aux_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.244     1.864    cuenta_reg_n_0_[0]
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    cuenta[0]
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092     1.570    cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  cuenta_reg[11]/Q
                         net (fo=2, routed)           0.065     1.685    cuenta_reg_n_0_[11]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.795 r  cuenta_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.956    data0[11]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.108     2.064 r  cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.064    cuenta[11]
    SLICE_X3Y2           FDCE                                         r  cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  cuenta_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.092     1.571    cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[15]/Q
                         net (fo=2, routed)           0.065     1.684    cuenta_reg_n_0_[15]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.794 r  cuenta_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.955    data0[15]
    SLICE_X3Y3           LUT2 (Prop_lut2_I1_O)        0.108     2.063 r  cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.063    cuenta[15]
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.092     1.570    cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[19]/Q
                         net (fo=2, routed)           0.065     1.684    cuenta_reg_n_0_[19]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.794 r  cuenta_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.955    data0[19]
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.108     2.063 r  cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     2.063    cuenta[19]
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.092     1.570    cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[23]/Q
                         net (fo=2, routed)           0.065     1.684    cuenta_reg_n_0_[23]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.794 r  cuenta_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.955    data0[23]
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.108     2.063 r  cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     2.063    cuenta[23]
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.092     1.570    cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  cuenta_reg[7]/Q
                         net (fo=2, routed)           0.065     1.685    cuenta_reg_n_0_[7]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.795 r  cuenta_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.956    data0[7]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.108     2.064 r  cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     2.064    cuenta[7]
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.092     1.571    cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 cuenta_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[14]/Q
                         net (fo=2, routed)           0.126     1.745    cuenta_reg_n_0_[14]
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.856 r  cuenta_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.142     1.998    data0[14]
    SLICE_X3Y3           LUT2 (Prop_lut2_I1_O)        0.108     2.106 r  cuenta[14]_i_1/O
                         net (fo=1, routed)           0.000     2.106    cuenta[14]
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDCE (Hold_fdce_C_D)         0.091     1.569    cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[18]/Q
                         net (fo=2, routed)           0.126     1.745    cuenta_reg_n_0_[18]
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.856 r  cuenta_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.142     1.998    data0[18]
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.108     2.106 r  cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     2.106    cuenta[18]
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.091     1.569    cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.322%)  route 0.268ns (42.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  cuenta_reg[6]/Q
                         net (fo=2, routed)           0.126     1.746    cuenta_reg_n_0_[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.857 r  cuenta_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.142     1.999    data0[6]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.108     2.107 r  cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     2.107    cuenta[6]
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.091     1.570    cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FoutDivide
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.505ns  (logic 3.961ns (71.949%)  route 1.544ns (28.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  aux_reg/Q
                         net (fo=2, routed)           1.544     7.159    FoutDivide_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.664 r  FoutDivide_OBUF_inst/O
                         net (fo=0)                   0.000    10.664    FoutDivide
    U16                                                               r  FoutDivide (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FoutDivide
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.347ns (81.922%)  route 0.297ns (18.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  aux_reg/Q
                         net (fo=2, routed)           0.297     1.916    FoutDivide_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.122 r  FoutDivide_OBUF_inst/O
                         net (fo=0)                   0.000     3.122    FoutDivide
    U16                                                               r  FoutDivide (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.552ns  (logic 1.565ns (44.072%)  route 1.986ns (55.928%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.986     3.428    reset_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.124     3.552 r  aux_i_1/O
                         net (fo=1, routed)           0.000     3.552    aux_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.441ns (41.437%)  route 2.037ns (58.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.037     3.478    reset_IBUF
    SLICE_X3Y0           FDCE                                         f  cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.441ns (41.437%)  route 2.037ns (58.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.037     3.478    reset_IBUF
    SLICE_X3Y0           FDCE                                         f  cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.441ns (41.437%)  route 2.037ns (58.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.037     3.478    reset_IBUF
    SLICE_X3Y0           FDCE                                         f  cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.441ns (41.437%)  route 2.037ns (58.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.037     3.478    reset_IBUF
    SLICE_X3Y0           FDCE                                         f  cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 1.441ns (41.437%)  route 2.037ns (58.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.037     3.478    reset_IBUF
    SLICE_X3Y0           FDCE                                         f  cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y0           FDCE                                         r  cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 1.441ns (43.111%)  route 1.902ns (56.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.902     3.343    reset_IBUF
    SLICE_X3Y1           FDCE                                         f  cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 1.441ns (43.111%)  route 1.902ns (56.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.902     3.343    reset_IBUF
    SLICE_X3Y1           FDCE                                         f  cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 1.441ns (43.111%)  route 1.902ns (56.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.902     3.343    reset_IBUF
    SLICE_X3Y1           FDCE                                         f  cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 1.441ns (43.111%)  route 1.902ns (56.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.902     3.343    reset_IBUF
    SLICE_X3Y1           FDCE                                         f  cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  cuenta_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.210ns (27.662%)  route 0.548ns (72.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.548     0.757    reset_IBUF
    SLICE_X3Y5           FDCE                                         f  cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.210ns (27.662%)  route 0.548ns (72.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.548     0.757    reset_IBUF
    SLICE_X3Y5           FDCE                                         f  cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.210ns (27.662%)  route 0.548ns (72.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.548     0.757    reset_IBUF
    SLICE_X3Y5           FDCE                                         f  cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.210ns (27.662%)  route 0.548ns (72.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.548     0.757    reset_IBUF
    SLICE_X3Y5           FDCE                                         f  cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.551%)  route 0.580ns (73.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.580     0.789    reset_IBUF
    SLICE_X3Y4           FDCE                                         f  cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.551%)  route 0.580ns (73.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.580     0.789    reset_IBUF
    SLICE_X3Y4           FDCE                                         f  cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.551%)  route 0.580ns (73.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.580     0.789    reset_IBUF
    SLICE_X3Y4           FDCE                                         f  cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.210ns (26.551%)  route 0.580ns (73.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.580     0.789    reset_IBUF
    SLICE_X3Y4           FDCE                                         f  cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.210ns (24.285%)  route 0.653ns (75.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.653     0.863    reset_IBUF
    SLICE_X3Y3           FDCE                                         f  cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.210ns (24.285%)  route 0.653ns (75.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          0.653     0.863    reset_IBUF
    SLICE_X3Y3           FDCE                                         f  cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  cuenta_reg[14]/C





