setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/zmir/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, sram_lp_lps and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_rvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    set_operating conditions ss0p75v125c_i0p75v
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.05
1.05
set rclk_period 0.98
0.98
set wclk2x_period [ expr $wclk_period / 2 ]
0.525
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[7]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[6]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[5]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[4]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[3]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[2]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[1]}]
1
set_input_delay -clock wclk2x 0.23 [get_ports {wdata_in[0]}]
1
set_input_delay -clock wclk 0.46 [get_ports {winc}]
1
set_input_delay -clock rclk 0.45 [get_ports {rinc}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[7]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[6]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[5]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[4]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[3]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[2]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[1]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rdata[0]}]
1
set_output_delay -clock rclk 0.45 [get_ports {rempty}]
1
set_output_delay -clock wclk 0.46 [get_ports {wfull}]
1
# driving cell
#set_driving_cell -lib_cell NBUFFX4_RVT [get_ports -filter "direction==in&&full_name!~*clk*"]
set_drive 0.00001 [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
#clock details
et_clock_uncertainty -setup 0.07 rclk
Error: unknown command 'et_clock_uncertainty' (CMD-005)
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_latency 0.17 rclk
1
set_clock_transition 0.17 rclk 
1
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_latency 0.17 wclk
1
set_clock_transition 0.17 wclk 
1
set_clock_uncertainty -setup 0.07 wclk2x
1
set_clock_uncertainty -hold 0.017 wclk2x
1
set_clock_latency 0.17 wclk2x
1
set_clock_transition 0.17 wclk2x 
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
set_load 0.4 [ get_ports -filter "direction==out" ]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*"]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44  511335.4      1.25      27.9      39.4                           1136405120.0000
    0:00:44  511332.3      1.25      28.0      39.4                           1136331776.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:44  511311.2      1.25      28.5      33.7                           1131831552.0000
    0:00:54  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:00:54  511368.7      1.24      27.9      33.7                           1136775808.0000
    0:00:55  511371.2      1.24      27.8      33.7                           1136934528.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:00:55  511371.2      1.24      27.8      33.7                           1136934528.0000
    0:00:55  511364.3      1.24      27.9      33.7                           1136306176.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:55  511350.9      1.24      27.9      33.7                           1134650368.0000
    0:00:55  511348.8      1.24      27.8      39.4                           1134056832.0000
    0:00:55  511348.8      1.24      27.8      39.4                           1134056832.0000
    0:00:55  511347.8      1.24      27.8      39.4                           1133842048.0000
    0:00:55  511347.8      1.24      27.8      39.4                           1133842048.0000
    0:01:03  511373.5      1.24      28.2      39.4                           1138408064.0000
    0:01:03  511373.5      1.24      28.2      39.4                           1138408064.0000
    0:01:03  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:03  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:05  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:05  511371.5      1.24      28.2      39.4                           1137970688.0000
    0:01:12  511376.0      1.24      27.9      39.4                           1142703616.0000
    0:01:12  511376.0      1.24      27.9      39.4                           1142703616.0000
    0:01:14  511377.8      1.24      27.9      39.4                           1142609280.0000
    0:01:14  511377.8      1.24      27.9      39.4                           1142609280.0000
    0:01:20  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:20  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:21  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:21  511382.1      1.24      27.9      39.4                           1143238016.0000
    0:01:26  511380.9      1.24      27.9      39.4                           1143434368.0000
    0:01:26  511380.9      1.24      27.9      39.4                           1143434368.0000
    0:01:33  511391.5      1.24      27.8      39.4                           1144239616.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33  511391.5      1.24      27.8      39.4                           1144239616.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:01:34  511404.2      1.27      27.8      27.8 rptr_empty/rempty_reg/D   1145814528.0000
    0:01:35  511455.3      1.30      27.9      26.9                           1154064128.0000
    0:01:58  511457.9      1.25      27.4      33.7                           1149115136.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:58  511457.9      1.25      27.4      33.7                           1149115136.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:01:59  511351.6      1.29      27.5      27.9                           1129478144.0000
    0:02:09  511346.0      1.24      27.2      33.7                           1127972096.0000
    0:02:09  511346.0      1.24      27.2      33.7                           1127972096.0000
    0:02:09  511338.4      1.24      27.1      33.7                           1125775872.0000
    0:02:09  511338.4      1.24      27.1      33.7                           1125775872.0000
    0:02:11  511346.8      1.24      27.0      33.7                           1126452864.0000
    0:02:11  511346.8      1.24      27.0      33.7                           1126452864.0000
    0:02:11  511347.8      1.22      26.8      33.7                           1126994048.0000
    0:02:11  511347.8      1.22      26.8      33.7                           1126994048.0000
    0:02:14  511361.8      1.22      26.9      33.7                           1127873408.0000
    0:02:14  511361.8      1.22      26.9      33.7                           1127873408.0000
    0:02:15  511358.5      1.22      27.1      33.7                           1127810432.0000
    0:02:15  511358.5      1.22      27.1      33.7                           1127810432.0000
    0:02:19  511360.8      1.22      27.2      33.7                           1127662336.0000
    0:02:19  511360.8      1.22      27.2      33.7                           1127662336.0000
    0:02:22  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:22  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:25  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:25  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:26  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:26  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:29  511384.9      1.22      26.8      33.7                           1133885696.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:29  511384.9      1.22      26.8      33.7                           1133885696.0000
    0:02:29  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:29  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:29  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:29  511337.7      1.22      26.7      33.7                           1124199296.0000
    0:02:30  511347.6      1.29      27.2      27.9                           1125344256.0000
    0:02:31  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:31  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:31  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:31  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:31  511331.3      1.22      26.7      33.7                           1123765376.0000
    0:02:31  511330.3      1.22      26.7      33.7                           1122952448.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/zmir/ECE581-2023-WINTER-lab1-ZOHEB/synth_apr_repo/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> man report_constraint
2.  Synopsys Commands                                        Command Reference
                               report_constraint

NAME
       report_constraint
              Displays constraint-related information about a design.

SYNTAX
       status report_constraint
               [-all_violators]
               [-verbose]
               [-significant_digits digits]
               [-max_area]
               [-max_delay]
               [-critical_range]
               [-min_delay]
               [-max_capacitance]
               [-min_capacitance]
               [-max_transition]
               [-max_fanout]
               [-cell_degradation]
               [-max_toggle_rate]
               [-min_porosity]
               [-max_dynamic_power]
               [-max_leakage_power]
               [-max_total_power]
               [-max_net_length]
               [-connection_class]
               [-multiport_net]
               [-nosplit]
               [-min_pulse_width]
               [-min_period]
               [-scenarios scenario_list]
               [-ignore_infeasible_paths]

   Data Types
       digits            integer
       scenario_list     list

ARGUMENTS
       -all_violators
              Displays  a  summary  of all of the optimization and design rule
              constraints with violations in the current design.  The -verbose
              option  provides  detailed  information  about constraint viola-
              tions.  Multiple violations for a given constraint are listed in
              order from largest to smallest violation.

       -verbose
              Displays more detail about constraint calculations.

       -significant_digits digits
              Specifies the number of digits to the right of the decimal point
              that are to be reported.  The digits value must be between 0 and
              13.   The  default is 2.  This option overrides the value set by
              the report_default_significant_digits variable.

       -max_area
              Displays only the max_area constraint information.  The  default
              behavior (without this option and similar options) is to display
              all optimization and design rule constraints.

       -max_delay
              Displays only the max_delay and setup information.

       -critical_range
              Displays  only  the  critical_range  information.   The   criti-
              cal_range  is  a  design  rule that directs the tool to optimize
              near-critical paths along with the most critical path.

       -min_delay
              Displays only the min_delay and hold information.

       -max_capacitance
              Displays only the max_capacitance constraint  information.   The
              max_capacitance  constraint  is  a  design  rule that limits the
              total capacitance on a net.

       -min_capacitance
              Displays only the min_capacitance constraint  information.   The
              min_capacitance constraint is a design rule that ensures a mini-
              mum total capacitance on a net.

       -max_transition
              Displays only the max_transition  constraint  information.   The
              max_transition constraint is a design rule that limits the tran-
              sition time on a net.  If  the  library  uses  the  cmos2  delay
              model, this option shows the max_edge_rate information.

       -max_fanout
              Displays  only  the max_fanout constraint information.  The con-
              straint is a design rule that limits the fanout_load on a net.

       -cell_degradation
              Displays only the cell_degradation constraint information.   The
              cell_degradation  constraint  is  a  design rule that limits the
              total capacitance on a net, with  the  limit  depending  on  the
              transition times at the inputs of the cell.

       -max_toggle_rate
              Displays only the max_toggle_rate constraint information.

       -min_porosity
              Displays  only  the  min_porosity  constraint  information.  The
              min_porosity  constraint  is  an  optimization  constraint   for
              routability.

       -max_dynamic_power
              Displays only the max_dynamic_power constraint information.  The
              default behavior (without this option and similar  power-related
              options)  is  to  display all types of power constraint informa-
              tion.  Queries for power constraint information are  valid  only
              if a power-related license is available.

       -max_leakage_power
              Displays only the max_leakage_power constraint information.

       -max_total_power
              Displays only the max_total_power constraint information.

       -max_net_length
              Displays   only   max_net_length  constraint  information.   The
              max_net_length constraint is a design rule that limits the route
              length  of a net. For more information, see the man page for the
              set_max_net_length command.

       -connection_class
              Displays only the connection_class constraint information.   The
              connection_class constraint is displayed only if there is a con-
              nection_class violation. For more information, see the man  page
              for the set_connection_class command.

       -multiport_net
              Displays  only  the  multiport_net constraint information.  This
              constraint specifies whether multiple output ports can  be  con-
              nected  to  a  given net. For more information, see the man page
              for the set_fix_multiple_port_nets command.

       -nosplit
              Prevents line splitting and facilitates writing applications  to
              extract  information from the report output.  Most of the design
              information is listed in fixed-width columns.  If  the  informa-
              tion for a given field exceeds the width of the column, the next
              field begins on a new line, starting in the correct column.

       -min_pulse_width
              Displays only the min_pulse_width constraint  information.   The
              min_pulse_width constraint is a design rule that limits the min-
              imum duration of clock pulses in the clock network.

       -min_period
              Displays only the minimum period  constraint  information.   The
              min_period  constraint  is  a  design  rule  that sets a minimum
              period on a clock signal. The min_period check is supported only
              for ideal clocks.

       -scenarios scenario_list
              Reports  constraints for the specified scenarios of a multi-sce-
              nario design.  Each scenario is reported  separately.   Inactive
              scenarios are not reported.

              If  you  do  not  use this option, the report_constraint command
              reports constraints on all active scenarios, except when you use
              the -all_violators or -verbose option.  If you use these options
              but not the -scenarios  option,  the  report_constraint  command
              reports constraints only on the current scenario.

       -ignore_infeasible_paths
              Ignores  all  the  paths flagged as infeasible during the latest
              compilation.

DESCRIPTION
       The report_constraint command displays the  following  information  for
       the constraints on the current design:

        o Whether the constraint was violated or met

        o By how much the constraint value was violated or met

        o The design object that was the worst violator

       The  maximum delay information shows cost by path group.  This includes
       violations of setup time on registers or ports with  output  delay,  as
       well  as violations of set_max_delay commands.  The total maximum delay
       cost is the sum of each group's weighted cost.  For details on creating
       path groups, refer to the group_path command man page.  To see the cur-
       rent path groups in the design, use the report_path_group command.

       The minimum delay cost includes violations of hold time on registers or
       ports  with  output  delay  as well as violations of set_min_delay com-
       mands.

       In the path delay reports, if a pin drives a high-fanout net,  this  is
       indicated  in the report by a # symbol between the incremental and path
       timing values.  Creation and  usage  of  scenarios  is  available  with
       Design Compiler Graphical.

   Multicorner-Multimode Support
       By  default,  this  command uses information from all active scenarios.
       You can select different scenarios by using the -scenarios option.

EXAMPLES
       The following example shows brief constraint information for  the  cur-
       rent design:

         prompt> report_constraint

         ****************************************
         Report : constraint
         Design : counter
         Version: 1998.02
         Date   : Fri Dec 26 15:49:46 1997
         ****************************************

                                                            Weighted
             Group (max_delay/setup)      Cost     Weight     Cost
             -----------------------------------------------------
             CLK                          0.00      1.00      0.00
             default                      0.00      1.00      0.00
             -----------------------------------------------------
             max_delay/setup                                  0.00

                                       Total Neg  Critical
             Group (critical_range)      Slack    Endpoints   Cost
             -----------------------------------------------------
             CLK                          0.00         0      0.00
             default                      0.00         0      0.00
             -----------------------------------------------------
             critical_range                                   0.00

             Constraint                                       Cost
             -----------------------------------------------------
             max_transition                                   0.00 (MET)
             max_fanout                                       0.00 (MET)
             max_delay/setup                                  0.00 (MET)
             sequential_clock_pulse_width                     0.00 (MET)
             critical_range                                   0.00 (MET)
             min_delay/hold                                   0.40 (VIOLATED)
             max_leakage_power                                6.00 (VIOLATED)
             max_dynamic_power                               14.03 (VIOLATED)
             max_area                                        48.00 (VIOLATED)

       The  following example displays detailed constraint information for the
       current design:

         prompt> report_constraint -verbose

         ****************************************
         Report : constraint
                 -verbose
         Design : counter
         Version: v3.1a
         Date   : Tue 1992
         ****************************************

           Startpoint: ffb (rising edge-triggered flip-flop clocked by CLK)
           Endpoint: ffd (rising edge-triggered flip-flop clocked by CLK)
           Path Group: CLK
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           clock CLK (rise edge)                    0.00       0.00
           startpoint clock skew (ideal)            0.00       0.00
           startpoint clock uncertainty             0.00       0.00
           ffb/CP (FD3)                             0.00       0.00 r
           ffb/QN (FD3)                             2.42       2.42 r
           w/Z (ND4)                                0.59       3.01 f
           q/Z (EO)                                 1.13       4.14 f
           j/Z (AO2)                                1.08       5.22 r
           ffd/D (FDS2)                             0.00       5.22 r
           data arrival time                                   5.22

           clock CLK (rise edge)                   10.00      10.00
           endpoint clock skew (ideal)              0.00      10.00
           endpoint clock uncertainty               0.00      10.00
           ffd/CP (FDS2)                            0.00      10.00 r
           library setup time                      -0.90       9.10
           data required time                                  9.10
           -----------------------------------------------------------
           data required time                                  9.10
           data arrival time                                  -5.22
           -----------------------------------------------------------
           slack (MET)                                         3.88

             Design: counter

             max_area              30.00
           - Current Area          78.00
           ------------------------------
             Slack                -48.00  (VIOLATED)

             Design: counter

             max_leakage_power         70.00
           - Current Leakage Power     76.00
           ----------------------------------
             Slack                     -6.00  (VIOLATED)

             Design: counter

             max_dynamic_power        500.00
           - Current Dynamic Power    514.03
           ----------------------------------
             Slack                    -14.03  (VIOLATED)

       The following example displays detailed information on only those  con-
       straints that have violations:

         prompt> report_constraint -all_violators -verbose

         ****************************************
         Report : constraint
                 -all_violators
                 -verbose
         Design : led
         Version: v3.2a
         Date   : Tue Jan  3 13:00:45 1995
         ****************************************

           Startpoint: b (input port)
           Endpoint: z5 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 r
           b (in)                                   0.00       0.00 r
           U5/Z (IV)                                1.32       1.32 f
           U3/Z (NR2)                               3.35       4.67 r
           U18/Z (AO6)                              0.73       5.40 f
           U22/Z (AO4)                              1.42       6.82 r
           z5 (out)                                 0.00       6.82 r
           data arrival time                                   6.82

           max_delay                                6.50       6.50
           output external delay                    0.00       6.50
           data required time                                  6.50
           -----------------------------------------------------------
           data required time                                  6.50
           data arrival time                                  -6.82
           -----------------------------------------------------------
           slack (VIOLATED)                                   -0.32

           Startpoint: c (input port)
           Endpoint: z3 (output port)
           Path Group: default
           Path Type: max

           Point                                    Incr       Path
           -----------------------------------------------------------
           input external delay                     0.00       0.00 r
           c (in)                                   0.00       0.00 r
           U6/Z (IV)                                1.34       1.34 f
           U2/Z (NR2)                               3.35       4.69 r
           U15/Z (AO7)                              0.87       5.56 f
           U24/Z (AO3)                              1.02       6.57 r
           z3 (out)                                 0.00       6.57 r
           data arrival time                                   6.57

           max_delay                                6.50       6.50
           output external delay                    0.00       6.50
           data required time                                  6.50
           -----------------------------------------------------------
           data required time                                  6.50
           data arrival time                                  -6.57
           -----------------------------------------------------------
           slack (VIOLATED)                                   -0.07

             Net: a

             max_transition         1.00
           - Transition Time        1.26
           ------------------------------
             Slack                 -0.26  (VIOLATED)

             Net: a

             max_fanout             5.00
           - Fanout                 7.00
           ------------------------------
             Slack                 -2.00  (VIOLATED)

             Design: led

             max_area              30.00
           - Current Area          36.00
           ------------------------------
             Slack                 -6.00  (VIOLATED)

             Design: led

             max_dynamic_power       1000.00
           - Current Dynamic Power   1254.81
           ----------------------------------
             Slack                   -254.81  (VIOLATED)

       The   following   example   displays   the  max_area,  max_delay/setup,
       min_delay/hold, and max_leakage_power constraint information:

         prompt> report_constraint -max_area -max_delay -min_delay \
            -max_leakage_power

         ****************************************
         Report : constraint
                  -max_area
                  -max_delay
                  -min_delay
                  -max_leakage_power
         Design : led
         Version: v3.2a
         Date   : Tue Jan  3 13:00:56 1995
         ****************************************

                                                            Weighted
             Group (max_delay/setup)      Cost     Weight     Cost
             -----------------------------------------------------
             default                      0.32      1.00      0.32
             -----------------------------------------------------
             max_delay/setup                                  0.32

             Constraint                                       Cost
             -----------------------------------------------------
             max_delay/setup                                  0.32 (VIOLATED)
             max_area                                         6.00 (VIOLATED)

         --------------------------------------------------------------------

SEE ALSO
       create_clock(2)
       group_path(2)
       report_clock(2)
       report_design(2)
       report_path_group(2)
       report_timing(2)
       report_timing_requirements(2)
       report_min_pulse_width(2)
       set_critical_range(2)
       set_fix_multiple_port_nets(2)
       set_max_area(2)
       set_max_delay(2)
       set_max_dynamic_power(2)
       set_max_leakage_power(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> exit

Memory usage for this session 200 Mbytes.
Memory usage for this session including child processes 200 Mbytes.
CPU usage for this session 126 seconds ( 0.04 hours ).
Elapsed time for this session 16124 seconds ( 4.48 hours ).

Thank you...

