{"vcs1":{"timestamp_begin":1678643022.584484450, "rt":0.43, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1678643023.049947011, "rt":0.41, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1678643023.487190426, "rt":0.21, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678643022.317117875}
{"VCS_COMP_START_TIME": 1678643022.317117875}
{"VCS_COMP_END_TIME": 1678643023.741306132}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337544}}
{"stitch_vcselab": {"peak_mem": 222600}}
