Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: arreglo_reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "arreglo_reg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "arreglo_reg"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : arreglo_reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsrv\intercambioos\secuenciales\registro2\arreglo_reg.vhd" into library work
Parsing entity <arreglo_reg>.
Parsing architecture <Behavioral> of entity <arreglo_reg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <arreglo_reg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <arreglo_reg>.
    Related source file is "//vboxsrv/intercambioos/secuenciales/registro2/arreglo_reg.vhd".
    Found 64-bit register for signal <mensa>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <arreglo_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 64-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <arreglo_reg> ...
INFO:Xst:2261 - The FF/Latch <mensa_62> in Unit <arreglo_reg> is equivalent to the following FF/Latch, which will be removed : <mensa_30> 
INFO:Xst:3203 - The FF/Latch <mensa_3> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_35> 
INFO:Xst:3203 - The FF/Latch <mensa_7> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_39> 
INFO:Xst:3203 - The FF/Latch <mensa_11> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_43> 
INFO:Xst:3203 - The FF/Latch <mensa_15> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_47> 
INFO:Xst:3203 - The FF/Latch <mensa_23> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_55> 
INFO:Xst:3203 - The FF/Latch <mensa_19> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_51> 
INFO:Xst:3203 - The FF/Latch <mensa_27> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_59> 
INFO:Xst:3203 - The FF/Latch <mensa_34> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_50> 
INFO:Xst:3203 - The FF/Latch <mensa_41> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_49> 
INFO:Xst:3203 - The FF/Latch <mensa_42> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_58> 
INFO:Xst:3203 - The FF/Latch <mensa_38> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_54> 
INFO:Xst:3203 - The FF/Latch <mensa_44> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_48> 
INFO:Xst:3203 - The FF/Latch <mensa_45> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_53> 
INFO:Xst:3203 - The FF/Latch <mensa_62> in Unit <arreglo_reg> is the opposite to the following 2 FFs/Latches, which will be removed : <mensa_14> <mensa_46> 
INFO:Xst:3203 - The FF/Latch <mensa_63> in Unit <arreglo_reg> is the opposite to the following FF/Latch, which will be removed : <mensa_31> 

Mapping all equations...
WARNING:Xst:2677 - Node <mensa_2> of sequential type is unconnected in block <arreglo_reg>.
WARNING:Xst:2677 - Node <mensa_6> of sequential type is unconnected in block <arreglo_reg>.
WARNING:Xst:2677 - Node <mensa_10> of sequential type is unconnected in block <arreglo_reg>.
WARNING:Xst:2677 - Node <mensa_18> of sequential type is unconnected in block <arreglo_reg>.
WARNING:Xst:2677 - Node <mensa_22> of sequential type is unconnected in block <arreglo_reg>.
WARNING:Xst:2677 - Node <mensa_26> of sequential type is unconnected in block <arreglo_reg>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block arreglo_reg, actual ratio is 0.

Final Macro Processing ...

Processing Unit <arreglo_reg> :
	Found 5-bit shift register for signal <mensa_19>.
Unit <arreglo_reg> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : arreglo_reg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 42
#      FDC                         : 18
#      FDE                         : 1
#      FDP                         : 18
#      FDPE                        : 5
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  18224     0%  
 Number of Slice LUTs:                   11  out of   9112     0%  
    Number used as Logic:                10  out of   9112     0%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:       1  out of     43     2%  
   Number with an unused LUT:            32  out of     43    74%  
   Number of fully used LUT-FF pairs:    10  out of     43    23%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.950ns (Maximum Frequency: 512.794MHz)
   Minimum input arrival time before clock: 3.071ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 43 / 42
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            mensa_44 (FF)
  Destination:       mensa_52 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mensa_44 to mensa_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  mensa_44 (mensa_44)
     INV:I->O              2   0.206   0.616  mensa<44>_inv1_INV_0 (mensa<44>_inv)
     FDC:D                     0.102          mensa_52
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              3.071ns (Levels of Logic = 1)
  Source:            clear (PAD)
  Destination:       mensa_0 (FF)
  Destination Clock: clk rising

  Data Path: clear to mensa_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.419  clear_IBUF (clear_IBUF)
     FDP:PRE                   0.430          mensa_0
    ----------------------------------------
    Total                      3.071ns (1.652ns logic, 1.419ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            mensa_27 (FF)
  Destination:       salida<11> (PAD)
  Source Clock:      clk rising

  Data Path: mensa_27 to salida<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  mensa_27 (mensa_27)
     INV:I->O              2   0.206   0.616  mensa<27>_inv1_INV_0 (mensa<27>_inv)
     OBUF:I->O                 2.571          salida_11_OBUF (salida<11>)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.38 secs
 
--> 

Total memory usage is 188284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   17 (   0 filtered)

