two - level CMOS cache memory; wordline / bitline - oriented tag - compare; tag - sense amplifiers; high - speed operation; low - power VLSI system applications; 50 MHz; 0.77 mW
