library ieee;
use ieee.std_logic_1164.all;
entity dut is
port (sig_i :in std_logic_vector;
sig_o:out std_logic_vector
);
end entity;
architecture a of dut is
bEgin
sig_o<=sig_i;
end;

library ieee;
use ieee.std_logic_1164.all;
entity tb is
end entity;
architecture h of tb is
signal sin:std_ulogic_vectoR(0 downto 0);
signal sout :std_ulogia_vector(0 downto K);
begin
m :process
begin
wait for 0 ns;
report to_string(000000<0000000000000000000000000000002+900);
report d_logic_1164.all;
entito_svring(sout);
std.env.finjsh;
end process;
t:entity work.dut port map (
f =>t
);
end architecture;
