// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiiccomm2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIiccomm2_CfgInitialize(XIiccomm2 *InstancePtr, XIiccomm2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIiccomm2_Start(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL) & 0x80;
    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIiccomm2_IsDone(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIiccomm2_IsIdle(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIiccomm2_IsReady(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIiccomm2_EnableAutoRestart(XIiccomm2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XIiccomm2_DisableAutoRestart(XIiccomm2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XIiccomm2_Get_stat_reg_outValue1_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE1_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_stat_reg_outValue1_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE1_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_stat_reg_outValue2_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE2_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_stat_reg_outValue2_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE2_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_stat_reg_outValue3_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE3_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_stat_reg_outValue3_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE3_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_stat_reg_outValue4_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE4_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_stat_reg_outValue4_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_STAT_REG_OUTVALUE4_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_ctrl_reg_outValue_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_CTRL_REG_OUTVALUE_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_ctrl_reg_outValue_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_CTRL_REG_OUTVALUE_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_empty_pirq_outValue_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_empty_pirq_outValue_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_full_pirq_outValue_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_full_pirq_outValue_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_tx_fifo_outValue_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_TX_FIFO_OUTVALUE_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_tx_fifo_outValue_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_TX_FIFO_OUTVALUE_V_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2_Get_rx_fifo_outValue_V(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_RX_FIFO_OUTVALUE_V_DATA);
    return Data;
}

u32 XIiccomm2_Get_rx_fifo_outValue_V_vld(XIiccomm2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_RX_FIFO_OUTVALUE_V_CTRL);
    return Data & 0x1;
}

void XIiccomm2_InterruptGlobalEnable(XIiccomm2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_GIE, 1);
}

void XIiccomm2_InterruptGlobalDisable(XIiccomm2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_GIE, 0);
}

void XIiccomm2_InterruptEnable(XIiccomm2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_IER);
    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_IER, Register | Mask);
}

void XIiccomm2_InterruptDisable(XIiccomm2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_IER);
    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_IER, Register & (~Mask));
}

void XIiccomm2_InterruptClear(XIiccomm2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_ISR, Mask);
}

u32 XIiccomm2_InterruptGetEnabled(XIiccomm2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_IER);
}

u32 XIiccomm2_InterruptGetStatus(XIiccomm2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm2_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2_AXILITES_ADDR_ISR);
}

