<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_pmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_pmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_PMC_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_PMC_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 PMC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Power Management Controller</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_PMC_LVDSC1 - Low Voltage Detect Status And Control 1 register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_PMC_LVDSC2 - Low Voltage Detect Status And Control 2 register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_PMC_REGSC - Regulator Status And Control register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - hw_pmc_t - Struct containing all module registers.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define HW_PMC_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * HW_PMC_LVDSC1 - Low Voltage Detect Status And Control 1 register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="union__hw__pmc__lvdsc1.html">  122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pmc__lvdsc1.html">_hw_pmc_lvdsc1</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint8_t U;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html">  125</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html">_hw_pmc_lvdsc1_bitfields</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    {</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a543b9e46c5aa0efa4a4dcb0f56fa23e1">  127</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a543b9e46c5aa0efa4a4dcb0f56fa23e1">LVDV</a> : 2;              </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a427c1b1fcb65455a16320fb1994213ae">  128</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a427c1b1fcb65455a16320fb1994213ae">RESERVED0</a> : 2;         </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#af465f8f9464ef525031bdd0363bc5651">  129</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#af465f8f9464ef525031bdd0363bc5651">LVDRE</a> : 1;             </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a13c0c924dd88799e1aebc49bc57c9bc3">  130</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a13c0c924dd88799e1aebc49bc57c9bc3">LVDIE</a> : 1;             </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a89fa2d33c50ebe29009543b49aa8bccd">  131</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a89fa2d33c50ebe29009543b49aa8bccd">LVDACK</a> : 1;            </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#aa58d935cfcbb11d10ab11faa33d98908">  132</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#aa58d935cfcbb11d10ab11faa33d98908">LVDF</a> : 1;              </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } B;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;} <a class="code" href="union__hw__pmc__lvdsc1.html">hw_pmc_lvdsc1_t</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_ADDR(x)    ((x) + 0x0U)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1(x)         (*(__IO hw_pmc_lvdsc1_t *) HW_PMC_LVDSC1_ADDR(x))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_RD(x)      (HW_PMC_LVDSC1(x).U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_WR(x, v)   (HW_PMC_LVDSC1(x).U = (v))</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_SET(x, v)  (HW_PMC_LVDSC1_WR(x, HW_PMC_LVDSC1_RD(x) |  (v)))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_CLR(x, v)  (HW_PMC_LVDSC1_WR(x, HW_PMC_LVDSC1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC1_TOG(x, v)  (HW_PMC_LVDSC1_WR(x, HW_PMC_LVDSC1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_LVDSC1 bitfields</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC1_LVDV   (0U)          </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC1_LVDV   (0x03U)       </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC1_LVDV   (2U)          </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC1_LVDV(x) (HW_PMC_LVDSC1(x).B.LVDV)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC1_LVDV(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC1_LVDV) &amp; BM_PMC_LVDSC1_LVDV)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC1_LVDV(x, v) (HW_PMC_LVDSC1_WR(x, (HW_PMC_LVDSC1_RD(x) &amp; ~BM_PMC_LVDSC1_LVDV) | BF_PMC_LVDSC1_LVDV(v)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC1_LVDRE  (4U)          </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC1_LVDRE  (0x10U)       </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC1_LVDRE  (1U)          </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC1_LVDRE(x) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDRE))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC1_LVDRE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC1_LVDRE) &amp; BM_PMC_LVDSC1_LVDRE)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC1_LVDRE(x, v) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDRE) = (v))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC1_LVDIE  (5U)          </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC1_LVDIE  (0x20U)       </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC1_LVDIE  (1U)          </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC1_LVDIE(x) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDIE))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC1_LVDIE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC1_LVDIE) &amp; BM_PMC_LVDSC1_LVDIE)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC1_LVDIE(x, v) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDIE) = (v))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC1_LVDACK (6U)          </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC1_LVDACK (0x40U)       </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC1_LVDACK (1U)          </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC1_LVDACK(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC1_LVDACK) &amp; BM_PMC_LVDSC1_LVDACK)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC1_LVDACK(x, v) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDACK) = (v))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC1_LVDF   (7U)          </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC1_LVDF   (0x80U)       </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC1_LVDF   (1U)          </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC1_LVDF(x) (BITBAND_ACCESS8(HW_PMC_LVDSC1_ADDR(x), BP_PMC_LVDSC1_LVDF))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * HW_PMC_LVDSC2 - Low Voltage Detect Status And Control 2 register</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="union__hw__pmc__lvdsc2.html">  282</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pmc__lvdsc2.html">_hw_pmc_lvdsc2</a></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    uint8_t U;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html">  285</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html">_hw_pmc_lvdsc2_bitfields</a></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    {</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html#aba9bedb2fb2e932756fc94aa2292ff62">  287</a></span>&#160;        uint8_t LVWV : 2;              </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html#a03f14c044354f43e476f1ff63d83a966">  288</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a427c1b1fcb65455a16320fb1994213ae">RESERVED0</a> : 3;         </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html#ae8e8022d6fd80dec8a2188579859fb03">  289</a></span>&#160;        uint8_t LVWIE : 1;             </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html#abc3cae2452e567559513b5d396969972">  290</a></span>&#160;        uint8_t LVWACK : 1;            </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html#a3a0929512ed46b7faa6419ce661138b9">  291</a></span>&#160;        uint8_t LVWF : 1;              </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    } B;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="union__hw__pmc__lvdsc2.html">hw_pmc_lvdsc2_t</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_ADDR(x)    ((x) + 0x1U)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2(x)         (*(__IO hw_pmc_lvdsc2_t *) HW_PMC_LVDSC2_ADDR(x))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_RD(x)      (HW_PMC_LVDSC2(x).U)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_WR(x, v)   (HW_PMC_LVDSC2(x).U = (v))</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_SET(x, v)  (HW_PMC_LVDSC2_WR(x, HW_PMC_LVDSC2_RD(x) |  (v)))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_CLR(x, v)  (HW_PMC_LVDSC2_WR(x, HW_PMC_LVDSC2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define HW_PMC_LVDSC2_TOG(x, v)  (HW_PMC_LVDSC2_WR(x, HW_PMC_LVDSC2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_LVDSC2 bitfields</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC2_LVWV   (0U)          </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC2_LVWV   (0x03U)       </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC2_LVWV   (2U)          </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC2_LVWV(x) (HW_PMC_LVDSC2(x).B.LVWV)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC2_LVWV(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC2_LVWV) &amp; BM_PMC_LVDSC2_LVWV)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC2_LVWV(x, v) (HW_PMC_LVDSC2_WR(x, (HW_PMC_LVDSC2_RD(x) &amp; ~BM_PMC_LVDSC2_LVWV) | BF_PMC_LVDSC2_LVWV(v)))</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC2_LVWIE  (5U)          </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC2_LVWIE  (0x20U)       </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC2_LVWIE  (1U)          </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC2_LVWIE(x) (BITBAND_ACCESS8(HW_PMC_LVDSC2_ADDR(x), BP_PMC_LVDSC2_LVWIE))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC2_LVWIE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC2_LVWIE) &amp; BM_PMC_LVDSC2_LVWIE)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC2_LVWIE(x, v) (BITBAND_ACCESS8(HW_PMC_LVDSC2_ADDR(x), BP_PMC_LVDSC2_LVWIE) = (v))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC2_LVWACK (6U)          </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC2_LVWACK (0x40U)       </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC2_LVWACK (1U)          </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BF_PMC_LVDSC2_LVWACK(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_LVDSC2_LVWACK) &amp; BM_PMC_LVDSC2_LVWACK)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define BW_PMC_LVDSC2_LVWACK(x, v) (BITBAND_ACCESS8(HW_PMC_LVDSC2_ADDR(x), BP_PMC_LVDSC2_LVWACK) = (v))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BP_PMC_LVDSC2_LVWF   (7U)          </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BM_PMC_LVDSC2_LVWF   (0x80U)       </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BS_PMC_LVDSC2_LVWF   (1U)          </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BR_PMC_LVDSC2_LVWF(x) (BITBAND_ACCESS8(HW_PMC_LVDSC2_ADDR(x), BP_PMC_LVDSC2_LVWF))</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * HW_PMC_REGSC - Regulator Status And Control register</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="union__hw__pmc__regsc.html">  420</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pmc__regsc.html">_hw_pmc_regsc</a></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    uint8_t U;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html">  423</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html">_hw_pmc_regsc_bitfields</a></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    {</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#aebbf9fad62138068774e499ec6bbaf40">  425</a></span>&#160;        uint8_t BGBE : 1;              </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#a6d44bdcf4f259cc32c9d9b1047648509">  426</a></span>&#160;        uint8_t <a class="code" href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a427c1b1fcb65455a16320fb1994213ae">RESERVED0</a> : 1;         </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#a259fa03c128c1501ac32458f135e58c0">  427</a></span>&#160;        uint8_t REGONS : 1;            </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#a81389b7d8c03b131a397994392adad39">  428</a></span>&#160;        uint8_t ACKISO : 1;            </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#abef439b8d81e91bcd5b95e3f322f9f3d">  429</a></span>&#160;        uint8_t BGEN : 1;              </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html#a8d81d7cceae356f8c438c23253a6b2fb">  430</a></span>&#160;        uint8_t RESERVED1 : 3;         </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    } B;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;} <a class="code" href="union__hw__pmc__regsc.html">hw_pmc_regsc_t</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_ADDR(x)     ((x) + 0x2U)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC(x)          (*(__IO hw_pmc_regsc_t *) HW_PMC_REGSC_ADDR(x))</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_RD(x)       (HW_PMC_REGSC(x).U)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_WR(x, v)    (HW_PMC_REGSC(x).U = (v))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_SET(x, v)   (HW_PMC_REGSC_WR(x, HW_PMC_REGSC_RD(x) |  (v)))</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_CLR(x, v)   (HW_PMC_REGSC_WR(x, HW_PMC_REGSC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define HW_PMC_REGSC_TOG(x, v)   (HW_PMC_REGSC_WR(x, HW_PMC_REGSC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> * Constants &amp; macros for individual PMC_REGSC bitfields</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BP_PMC_REGSC_BGBE    (0U)          </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BM_PMC_REGSC_BGBE    (0x01U)       </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define BS_PMC_REGSC_BGBE    (1U)          </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BR_PMC_REGSC_BGBE(x) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_BGBE))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define BF_PMC_REGSC_BGBE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_REGSC_BGBE) &amp; BM_PMC_REGSC_BGBE)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BW_PMC_REGSC_BGBE(x, v) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_BGBE) = (v))</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define BP_PMC_REGSC_REGONS  (2U)          </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BM_PMC_REGSC_REGONS  (0x04U)       </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BS_PMC_REGSC_REGONS  (1U)          </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BR_PMC_REGSC_REGONS(x) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_REGONS))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BP_PMC_REGSC_ACKISO  (3U)          </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define BM_PMC_REGSC_ACKISO  (0x08U)       </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BS_PMC_REGSC_ACKISO  (1U)          </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BR_PMC_REGSC_ACKISO(x) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_ACKISO))</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BF_PMC_REGSC_ACKISO(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_REGSC_ACKISO) &amp; BM_PMC_REGSC_ACKISO)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BW_PMC_REGSC_ACKISO(x, v) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_ACKISO) = (v))</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define BP_PMC_REGSC_BGEN    (4U)          </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define BM_PMC_REGSC_BGEN    (0x10U)       </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BS_PMC_REGSC_BGEN    (1U)          </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BR_PMC_REGSC_BGEN(x) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_BGEN))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BF_PMC_REGSC_BGEN(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_PMC_REGSC_BGEN) &amp; BM_PMC_REGSC_BGEN)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BW_PMC_REGSC_BGEN(x, v) (BITBAND_ACCESS8(HW_PMC_REGSC_ADDR(x), BP_PMC_REGSC_BGEN) = (v))</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * hw_pmc_t - module struct</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct__hw__pmc.html">  560</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__pmc.html">_hw_pmc</a></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct__hw__pmc.html#acbb31c1e494de9825325b8a169c92ec6">  562</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pmc__lvdsc1.html">hw_pmc_lvdsc1_t</a> <a class="code" href="struct__hw__pmc.html#acbb31c1e494de9825325b8a169c92ec6">LVDSC1</a>;           </div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct__hw__pmc.html#ab25fb2b4183838773bb50a16865d541f">  563</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pmc__lvdsc2.html">hw_pmc_lvdsc2_t</a> <a class="code" href="struct__hw__pmc.html#ab25fb2b4183838773bb50a16865d541f">LVDSC2</a>;           </div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct__hw__pmc.html#afb85d4ea5f03175a7189de426614b16c">  564</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pmc__regsc.html">hw_pmc_regsc_t</a> <a class="code" href="struct__hw__pmc.html#afb85d4ea5f03175a7189de426614b16c">REGSC</a>;             </div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="struct__hw__pmc.html">hw_pmc_t</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define HW_PMC(x)      (*(hw_pmc_t *)(x))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_PMC_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_af465f8f9464ef525031bdd0363bc5651"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#af465f8f9464ef525031bdd0363bc5651">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::LVDRE</a></div><div class="ttdeci">uint8_t LVDRE</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:129</div></div>
<div class="ttc" id="struct__hw__pmc_html_ab25fb2b4183838773bb50a16865d541f"><div class="ttname"><a href="struct__hw__pmc.html#ab25fb2b4183838773bb50a16865d541f">_hw_pmc::LVDSC2</a></div><div class="ttdeci">__IO hw_pmc_lvdsc2_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:563</div></div>
<div class="ttc" id="struct__hw__pmc_html"><div class="ttname"><a href="struct__hw__pmc.html">_hw_pmc</a></div><div class="ttdoc">All PMC module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:560</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields_html"><div class="ttname"><a href="struct__hw__pmc__lvdsc2_1_1__hw__pmc__lvdsc2__bitfields.html">_hw_pmc_lvdsc2::_hw_pmc_lvdsc2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:285</div></div>
<div class="ttc" id="struct__hw__pmc_html_afb85d4ea5f03175a7189de426614b16c"><div class="ttname"><a href="struct__hw__pmc.html#afb85d4ea5f03175a7189de426614b16c">_hw_pmc::REGSC</a></div><div class="ttdeci">__IO hw_pmc_regsc_t REGSC</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:564</div></div>
<div class="ttc" id="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields_html"><div class="ttname"><a href="struct__hw__pmc__regsc_1_1__hw__pmc__regsc__bitfields.html">_hw_pmc_regsc::_hw_pmc_regsc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:423</div></div>
<div class="ttc" id="struct__hw__pmc_html_acbb31c1e494de9825325b8a169c92ec6"><div class="ttname"><a href="struct__hw__pmc.html#acbb31c1e494de9825325b8a169c92ec6">_hw_pmc::LVDSC1</a></div><div class="ttdeci">__IO hw_pmc_lvdsc1_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:562</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_a543b9e46c5aa0efa4a4dcb0f56fa23e1"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a543b9e46c5aa0efa4a4dcb0f56fa23e1">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::LVDV</a></div><div class="ttdeci">uint8_t LVDV</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:127</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_a89fa2d33c50ebe29009543b49aa8bccd"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a89fa2d33c50ebe29009543b49aa8bccd">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::LVDACK</a></div><div class="ttdeci">uint8_t LVDACK</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:131</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_a427c1b1fcb65455a16320fb1994213ae"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a427c1b1fcb65455a16320fb1994213ae">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:128</div></div>
<div class="ttc" id="union__hw__pmc__lvdsc1_html"><div class="ttname"><a href="union__hw__pmc__lvdsc1.html">_hw_pmc_lvdsc1</a></div><div class="ttdoc">HW_PMC_LVDSC1 - Low Voltage Detect Status And Control 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:122</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:125</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_a13c0c924dd88799e1aebc49bc57c9bc3"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#a13c0c924dd88799e1aebc49bc57c9bc3">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::LVDIE</a></div><div class="ttdeci">uint8_t LVDIE</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:130</div></div>
<div class="ttc" id="union__hw__pmc__lvdsc2_html"><div class="ttname"><a href="union__hw__pmc__lvdsc2.html">_hw_pmc_lvdsc2</a></div><div class="ttdoc">HW_PMC_LVDSC2 - Low Voltage Detect Status And Control 2 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:282</div></div>
<div class="ttc" id="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_html_aa58d935cfcbb11d10ab11faa33d98908"><div class="ttname"><a href="struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields.html#aa58d935cfcbb11d10ab11faa33d98908">_hw_pmc_lvdsc1::_hw_pmc_lvdsc1_bitfields::LVDF</a></div><div class="ttdeci">uint8_t LVDF</div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:132</div></div>
<div class="ttc" id="union__hw__pmc__regsc_html"><div class="ttname"><a href="union__hw__pmc__regsc.html">_hw_pmc_regsc</a></div><div class="ttdoc">HW_PMC_REGSC - Regulator Status And Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pmc.h:420</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
