// Seed: 2530655511
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  initial begin
    id_3 <= 1'b0;
  end
endmodule
