------------------------------------------------------------------
-- altparallel_flash_loader parameterized megafunction component declaration
-- Generated with 'mega_defn_creator' loader - do not edit
------------------------------------------------------------------

FUNCTION altparallel_flash_loader(
	flash_rdy,
	fpga_conf_done,
	fpga_nstatus,
	fpga_pgm[2..0],
	pfl_clk,
	pfl_flash_access_granted,
	pfl_nreconfigure,
	pfl_nreset,
	pfl_reset_watchdog
)
WITH(
	addr_width = 20,
	auto_restart,
	burst_mode,
	burst_mode_intel,
	burst_mode_latency_count,
	burst_mode_numonyx,
	burst_mode_spansion,
	clk_divisor,
	conf_data_width = 1,
	conf_wait_timer_width,
	dclk_create_delay,
	dclk_divisor,
	decompressor_mode,
	disable_crc_checkbox,
	enhanced_flash_programming,
	extra_addr_byte,
	features_cfg,
	features_pgm,
	fifo_size,
	flash_burst_extra_cycle,
	flash_data_width = 16,
	flash_ecc_checkbox,
	flash_nreset_checkbox,
	flash_nreset_counter,
	flash_static_wait_width,
	flash_type,
	lpm_hint,
	lpm_type,
	n_flash = 1,
	nand_size,
	nflash_mfc,
	normal_mode,
	nrb_addr,
	option_bits_start_address,
	page_clk_divisor,
	page_mode,
	pfl_rsu_watchdog_enabled,
	qflash_fast_speed,
	qflash_mfc,
	qspi_data_delay,
	qspi_data_delay_count,
	rsu_watchdog_counter,
	safe_mode_halt,
	safe_mode_retry,
	safe_mode_revert,
	safe_mode_revert_addr,
	tristate_checkbox,
	us_unit_counter
)
RETURNS(
	flash_addr[addr_width-1..0],
	flash_ale,
	flash_cle,
	flash_clk,
	flash_data[flash_data_width-1..0],
	flash_io[7..0],
	flash_io0[n_flash-1..0],
	flash_io1[n_flash-1..0],
	flash_io2[n_flash-1..0],
	flash_io3[n_flash-1..0],
	flash_nadv,
	flash_nce[n_flash-1..0],
	flash_ncs[n_flash-1..0],
	flash_noe,
	flash_nreset,
	flash_nwe,
	flash_sck[n_flash-1..0],
	fpga_data[conf_data_width-1..0],
	fpga_dclk,
	fpga_nconfig,
	pfl_flash_access_request,
	pfl_watchdog_error
);