
ubuntu-preinstalled/gpg-connect-agent:     file format elf32-littlearm


Disassembly of section .init:

000024f4 <.init>:
    24f4:	push	{r3, lr}
    24f8:	bl	457c <pclose@plt+0x16d4>
    24fc:	pop	{r3, pc}

Disassembly of section .plt:

00002500 <gcry_xmalloc@plt-0x14>:
    2500:	push	{lr}		; (str lr, [sp, #-4]!)
    2504:	ldr	lr, [pc, #4]	; 2510 <gcry_xmalloc@plt-0x4>
    2508:	add	lr, pc, lr
    250c:	ldr	pc, [lr, #8]!
    2510:	andeq	r5, r2, r0, ror r7

00002514 <gcry_xmalloc@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #151552	; 0x25000
    251c:	ldr	pc, [ip, #1904]!	; 0x770

00002520 <calloc@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #151552	; 0x25000
    2528:	ldr	pc, [ip, #1896]!	; 0x768

0000252c <raise@plt>:
    252c:			; <UNDEFINED> instruction: 0xe7fd4778
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #151552	; 0x25000
    2538:	ldr	pc, [ip, #1884]!	; 0x75c

0000253c <gpgrt_funlockfile@plt>:
    253c:			; <UNDEFINED> instruction: 0xe7fd4778
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #151552	; 0x25000
    2548:	ldr	pc, [ip, #1872]!	; 0x750

0000254c <gcry_malloc@plt>:
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #151552	; 0x25000
    2554:	ldr	pc, [ip, #1864]!	; 0x748

00002558 <gpgrt_write@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #151552	; 0x25000
    2560:	ldr	pc, [ip, #1856]!	; 0x740

00002564 <gpgrt_read_line@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #151552	; 0x25000
    256c:	ldr	pc, [ip, #1848]!	; 0x738

00002570 <getpwnam@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #151552	; 0x25000
    2578:	ldr	pc, [ip, #1840]!	; 0x730

0000257c <fsync@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #151552	; 0x25000
    2584:	ldr	pc, [ip, #1832]!	; 0x728

00002588 <iconv_close@plt>:
    2588:			; <UNDEFINED> instruction: 0xe7fd4778
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #151552	; 0x25000
    2594:	ldr	pc, [ip, #1820]!	; 0x71c

00002598 <iconv@plt>:
    2598:			; <UNDEFINED> instruction: 0xe7fd4778
    259c:	add	ip, pc, #0, 12
    25a0:	add	ip, ip, #151552	; 0x25000
    25a4:	ldr	pc, [ip, #1808]!	; 0x710

000025a8 <strcmp@plt>:
    25a8:			; <UNDEFINED> instruction: 0xe7fd4778
    25ac:	add	ip, pc, #0, 12
    25b0:	add	ip, ip, #151552	; 0x25000
    25b4:	ldr	pc, [ip, #1796]!	; 0x704

000025b8 <__cxa_finalize@plt>:
    25b8:	add	ip, pc, #0, 12
    25bc:	add	ip, ip, #151552	; 0x25000
    25c0:	ldr	pc, [ip, #1788]!	; 0x6fc

000025c4 <gpgrt_vfprintf_unlocked@plt>:
    25c4:	add	ip, pc, #0, 12
    25c8:	add	ip, ip, #151552	; 0x25000
    25cc:	ldr	pc, [ip, #1780]!	; 0x6f4

000025d0 <strtol@plt>:
    25d0:			; <UNDEFINED> instruction: 0xe7fd4778
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #151552	; 0x25000
    25dc:	ldr	pc, [ip, #1768]!	; 0x6e8

000025e0 <getpwuid@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #151552	; 0x25000
    25e8:	ldr	pc, [ip, #1760]!	; 0x6e0

000025ec <strcspn@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #151552	; 0x25000
    25f4:	ldr	pc, [ip, #1752]!	; 0x6d8

000025f8 <gpgrt_vfprintf@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #151552	; 0x25000
    2600:	ldr	pc, [ip, #1744]!	; 0x6d0

00002604 <setrlimit64@plt>:
    2604:	add	ip, pc, #0, 12
    2608:	add	ip, ip, #151552	; 0x25000
    260c:	ldr	pc, [ip, #1736]!	; 0x6c8

00002610 <read@plt>:
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #151552	; 0x25000
    2618:	ldr	pc, [ip, #1728]!	; 0x6c0

0000261c <assuan_pending_line@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #151552	; 0x25000
    2624:	ldr	pc, [ip, #1720]!	; 0x6b8

00002628 <fflush@plt>:
    2628:			; <UNDEFINED> instruction: 0xe7fd4778
    262c:	add	ip, pc, #0, 12
    2630:	add	ip, ip, #151552	; 0x25000
    2634:	ldr	pc, [ip, #1708]!	; 0x6ac

00002638 <getuid@plt>:
    2638:	add	ip, pc, #0, 12
    263c:	add	ip, ip, #151552	; 0x25000
    2640:	ldr	pc, [ip, #1700]!	; 0x6a4

00002644 <sigprocmask@plt>:
    2644:	add	ip, pc, #0, 12
    2648:	add	ip, ip, #151552	; 0x25000
    264c:	ldr	pc, [ip, #1692]!	; 0x69c

00002650 <memmove@plt>:
    2650:			; <UNDEFINED> instruction: 0xe7fd4778
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #151552	; 0x25000
    265c:	ldr	pc, [ip, #1680]!	; 0x690

00002660 <free@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #151552	; 0x25000
    2668:	ldr	pc, [ip, #1672]!	; 0x688

0000266c <rl_free_line_state@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #151552	; 0x25000
    2674:	ldr	pc, [ip, #1664]!	; 0x680

00002678 <_gpgrt_putc_overflow@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #151552	; 0x25000
    2680:	ldr	pc, [ip, #1656]!	; 0x678

00002684 <nanosleep@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #151552	; 0x25000
    268c:	ldr	pc, [ip, #1648]!	; 0x670

00002690 <ferror@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #151552	; 0x25000
    2698:	ldr	pc, [ip, #1640]!	; 0x668

0000269c <assuan_set_log_cb@plt>:
    269c:			; <UNDEFINED> instruction: 0xe7fd4778
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #151552	; 0x25000
    26a8:	ldr	pc, [ip, #1628]!	; 0x65c

000026ac <inet_pton@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #151552	; 0x25000
    26b4:	ldr	pc, [ip, #1620]!	; 0x654

000026b8 <_exit@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #151552	; 0x25000
    26c0:	ldr	pc, [ip, #1612]!	; 0x64c

000026c4 <memcpy@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #151552	; 0x25000
    26cc:	ldr	pc, [ip, #1604]!	; 0x644

000026d0 <gpgrt_read@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #151552	; 0x25000
    26d8:	ldr	pc, [ip, #1596]!	; 0x63c

000026dc <time@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #151552	; 0x25000
    26e4:	ldr	pc, [ip, #1588]!	; 0x634

000026e8 <gcry_free@plt>:
    26e8:			; <UNDEFINED> instruction: 0xe7fd4778
    26ec:	add	ip, pc, #0, 12
    26f0:	add	ip, ip, #151552	; 0x25000
    26f4:	ldr	pc, [ip, #1576]!	; 0x628

000026f8 <memcmp@plt>:
    26f8:	add	ip, pc, #0, 12
    26fc:	add	ip, ip, #151552	; 0x25000
    2700:	ldr	pc, [ip, #1568]!	; 0x620

00002704 <select@plt>:
    2704:	add	ip, pc, #0, 12
    2708:	add	ip, ip, #151552	; 0x25000
    270c:	ldr	pc, [ip, #1560]!	; 0x618

00002710 <sleep@plt>:
    2710:			; <UNDEFINED> instruction: 0xe7fd4778
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #151552	; 0x25000
    271c:	ldr	pc, [ip, #1548]!	; 0x60c

00002720 <stpcpy@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #151552	; 0x25000
    2728:	ldr	pc, [ip, #1540]!	; 0x604

0000272c <uname@plt>:
    272c:	add	ip, pc, #0, 12
    2730:	add	ip, ip, #151552	; 0x25000
    2734:	ldr	pc, [ip, #1532]!	; 0x5fc

00002738 <dcgettext@plt>:
    2738:			; <UNDEFINED> instruction: 0xe7fd4778
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #151552	; 0x25000
    2744:	ldr	pc, [ip, #1520]!	; 0x5f0

00002748 <strdup@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #151552	; 0x25000
    2750:	ldr	pc, [ip, #1512]!	; 0x5e8

00002754 <__stack_chk_fail@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #151552	; 0x25000
    275c:	ldr	pc, [ip, #1504]!	; 0x5e0

00002760 <gpgrt_set_alloc_func@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #151552	; 0x25000
    2768:	ldr	pc, [ip, #1496]!	; 0x5d8

0000276c <sysconf@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #151552	; 0x25000
    2774:	ldr	pc, [ip, #1488]!	; 0x5d0

00002778 <unlink@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #151552	; 0x25000
    2780:	ldr	pc, [ip, #1480]!	; 0x5c8

00002784 <assuan_write_line@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #151552	; 0x25000
    278c:	ldr	pc, [ip, #1472]!	; 0x5c0

00002790 <dup2@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #151552	; 0x25000
    2798:	ldr	pc, [ip, #1464]!	; 0x5b8

0000279c <getrlimit64@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #151552	; 0x25000
    27a4:	ldr	pc, [ip, #1456]!	; 0x5b0

000027a8 <realloc@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #151552	; 0x25000
    27b0:	ldr	pc, [ip, #1448]!	; 0x5a8

000027b4 <gpgrt_fflush@plt>:
    27b4:			; <UNDEFINED> instruction: 0xe7fd4778
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #151552	; 0x25000
    27c0:	ldr	pc, [ip, #1436]!	; 0x59c

000027c4 <dup@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #151552	; 0x25000
    27cc:	ldr	pc, [ip, #1428]!	; 0x594

000027d0 <textdomain@plt>:
    27d0:			; <UNDEFINED> instruction: 0xe7fd4778
    27d4:	add	ip, pc, #0, 12
    27d8:	add	ip, ip, #151552	; 0x25000
    27dc:	ldr	pc, [ip, #1416]!	; 0x588

000027e0 <assuan_sendfd@plt>:
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #151552	; 0x25000
    27e8:	ldr	pc, [ip, #1408]!	; 0x580

000027ec <tmpfile64@plt>:
    27ec:			; <UNDEFINED> instruction: 0xe7fd4778
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #151552	; 0x25000
    27f8:	ldr	pc, [ip, #1396]!	; 0x574

000027fc <chdir@plt>:
    27fc:			; <UNDEFINED> instruction: 0xe7fd4778
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #151552	; 0x25000
    2808:	ldr	pc, [ip, #1384]!	; 0x568

0000280c <geteuid@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #151552	; 0x25000
    2814:	ldr	pc, [ip, #1376]!	; 0x560

00002818 <gpgrt_fputs_unlocked@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #151552	; 0x25000
    2820:	ldr	pc, [ip, #1368]!	; 0x558

00002824 <__fxstat64@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #151552	; 0x25000
    282c:	ldr	pc, [ip, #1360]!	; 0x550

00002830 <sigaction@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #151552	; 0x25000
    2838:	ldr	pc, [ip, #1352]!	; 0x548

0000283c <__memcpy_chk@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #151552	; 0x25000
    2844:	ldr	pc, [ip, #1344]!	; 0x540

00002848 <gpg_err_code_from_errno@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #151552	; 0x25000
    2850:	ldr	pc, [ip, #1336]!	; 0x538

00002854 <fwrite@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #151552	; 0x25000
    285c:	ldr	pc, [ip, #1328]!	; 0x530

00002860 <lseek64@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #151552	; 0x25000
    2868:	ldr	pc, [ip, #1320]!	; 0x528

0000286c <gcry_check_version@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #151552	; 0x25000
    2874:	ldr	pc, [ip, #1312]!	; 0x520

00002878 <waitpid@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #151552	; 0x25000
    2880:	ldr	pc, [ip, #1304]!	; 0x518

00002884 <tcsetattr@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #151552	; 0x25000
    288c:	ldr	pc, [ip, #1296]!	; 0x510

00002890 <strcpy@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #151552	; 0x25000
    2898:	ldr	pc, [ip, #1288]!	; 0x508

0000289c <fread@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #151552	; 0x25000
    28a4:	ldr	pc, [ip, #1280]!	; 0x500

000028a8 <bind_textdomain_codeset@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #151552	; 0x25000
    28b0:	ldr	pc, [ip, #1272]!	; 0x4f8

000028b4 <gpgrt_flockfile@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #151552	; 0x25000
    28bc:	ldr	pc, [ip, #1264]!	; 0x4f0

000028c0 <gpgrt_fclose@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #151552	; 0x25000
    28c8:	ldr	pc, [ip, #1256]!	; 0x4e8

000028cc <gpgrt_setvbuf@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #151552	; 0x25000
    28d4:	ldr	pc, [ip, #1248]!	; 0x4e0

000028d8 <opendir@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #151552	; 0x25000
    28e0:	ldr	pc, [ip, #1240]!	; 0x4d8

000028e4 <assuan_transact@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #151552	; 0x25000
    28ec:	ldr	pc, [ip, #1232]!	; 0x4d0

000028f0 <open64@plt>:
    28f0:			; <UNDEFINED> instruction: 0xe7fd4778
    28f4:	add	ip, pc, #0, 12
    28f8:	add	ip, ip, #151552	; 0x25000
    28fc:	ldr	pc, [ip, #1220]!	; 0x4c4

00002900 <getenv@plt>:
    2900:	add	ip, pc, #0, 12
    2904:	add	ip, ip, #151552	; 0x25000
    2908:	ldr	pc, [ip, #1212]!	; 0x4bc

0000290c <gcry_malloc_secure@plt>:
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #151552	; 0x25000
    2914:	ldr	pc, [ip, #1204]!	; 0x4b4

00002918 <gpgrt_fdopen@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #151552	; 0x25000
    2920:	ldr	pc, [ip, #1196]!	; 0x4ac

00002924 <gcry_xrealloc@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #151552	; 0x25000
    292c:	ldr	pc, [ip, #1188]!	; 0x4a4

00002930 <assuan_pipe_connect@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #151552	; 0x25000
    2938:	ldr	pc, [ip, #1180]!	; 0x49c

0000293c <puts@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #151552	; 0x25000
    2944:	ldr	pc, [ip, #1172]!	; 0x494

00002948 <malloc@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #151552	; 0x25000
    2950:	ldr	pc, [ip, #1164]!	; 0x48c

00002954 <iconv_open@plt>:
    2954:			; <UNDEFINED> instruction: 0xe7fd4778
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #151552	; 0x25000
    2960:	ldr	pc, [ip, #1152]!	; 0x480

00002964 <__libc_start_main@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #151552	; 0x25000
    296c:	ldr	pc, [ip, #1144]!	; 0x478

00002970 <strerror@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #151552	; 0x25000
    2978:	ldr	pc, [ip, #1136]!	; 0x470

0000297c <__vfprintf_chk@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #151552	; 0x25000
    2984:	ldr	pc, [ip, #1128]!	; 0x468

00002988 <localtime@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #151552	; 0x25000
    2990:	ldr	pc, [ip, #1120]!	; 0x460

00002994 <__ctype_tolower_loc@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #151552	; 0x25000
    299c:	ldr	pc, [ip, #1112]!	; 0x458

000029a0 <__ctype_toupper_loc@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #151552	; 0x25000
    29a8:	ldr	pc, [ip, #1104]!	; 0x450

000029ac <__gmon_start__@plt>:
    29ac:	add	ip, pc, #0, 12
    29b0:	add	ip, ip, #151552	; 0x25000
    29b4:	ldr	pc, [ip, #1096]!	; 0x448

000029b8 <rename@plt>:
    29b8:	add	ip, pc, #0, 12
    29bc:	add	ip, ip, #151552	; 0x25000
    29c0:	ldr	pc, [ip, #1088]!	; 0x440

000029c4 <kill@plt>:
    29c4:			; <UNDEFINED> instruction: 0xe7fd4778
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #151552	; 0x25000
    29d0:	ldr	pc, [ip, #1076]!	; 0x434

000029d4 <__ctype_b_loc@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #151552	; 0x25000
    29dc:	ldr	pc, [ip, #1068]!	; 0x42c

000029e0 <_gpgrt_get_std_stream@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #151552	; 0x25000
    29e8:	ldr	pc, [ip, #1060]!	; 0x424

000029ec <getcwd@plt>:
    29ec:	add	ip, pc, #0, 12
    29f0:	add	ip, ip, #151552	; 0x25000
    29f4:	ldr	pc, [ip, #1052]!	; 0x41c

000029f8 <getpid@plt>:
    29f8:	add	ip, pc, #0, 12
    29fc:	add	ip, ip, #151552	; 0x25000
    2a00:	ldr	pc, [ip, #1044]!	; 0x414

00002a04 <exit@plt>:
    2a04:	add	ip, pc, #0, 12
    2a08:	add	ip, ip, #151552	; 0x25000
    2a0c:	ldr	pc, [ip, #1036]!	; 0x40c

00002a10 <gpg_strsource@plt>:
    2a10:	add	ip, pc, #0, 12
    2a14:	add	ip, ip, #151552	; 0x25000
    2a18:	ldr	pc, [ip, #1028]!	; 0x404

00002a1c <gpgrt_fprintf_unlocked@plt>:
    2a1c:	add	ip, pc, #0, 12
    2a20:	add	ip, ip, #151552	; 0x25000
    2a24:	ldr	pc, [ip, #1020]!	; 0x3fc

00002a28 <assuan_new@plt>:
    2a28:	add	ip, pc, #0, 12
    2a2c:	add	ip, ip, #151552	; 0x25000
    2a30:	ldr	pc, [ip, #1012]!	; 0x3f4

00002a34 <strtoul@plt>:
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #151552	; 0x25000
    2a3c:	ldr	pc, [ip, #1004]!	; 0x3ec

00002a40 <ttyname@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #151552	; 0x25000
    2a48:	ldr	pc, [ip, #996]!	; 0x3e4

00002a4c <strlen@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #151552	; 0x25000
    2a54:	ldr	pc, [ip, #988]!	; 0x3dc

00002a58 <inotify_init@plt>:
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #151552	; 0x25000
    2a60:	ldr	pc, [ip, #980]!	; 0x3d4

00002a64 <setsid@plt>:
    2a64:	add	ip, pc, #0, 12
    2a68:	add	ip, ip, #151552	; 0x25000
    2a6c:	ldr	pc, [ip, #972]!	; 0x3cc

00002a70 <strchr@plt>:
    2a70:	add	ip, pc, #0, 12
    2a74:	add	ip, ip, #151552	; 0x25000
    2a78:	ldr	pc, [ip, #964]!	; 0x3c4

00002a7c <setenv@plt>:
    2a7c:			; <UNDEFINED> instruction: 0xe7fd4778
    2a80:	add	ip, pc, #0, 12
    2a84:	add	ip, ip, #151552	; 0x25000
    2a88:	ldr	pc, [ip, #952]!	; 0x3b8

00002a8c <gpg_err_code_from_syserror@plt>:
    2a8c:	add	ip, pc, #0, 12
    2a90:	add	ip, ip, #151552	; 0x25000
    2a94:	ldr	pc, [ip, #944]!	; 0x3b0

00002a98 <execv@plt>:
    2a98:	add	ip, pc, #0, 12
    2a9c:	add	ip, ip, #151552	; 0x25000
    2aa0:	ldr	pc, [ip, #936]!	; 0x3a8

00002aa4 <__open64_2@plt>:
    2aa4:	add	ip, pc, #0, 12
    2aa8:	add	ip, ip, #151552	; 0x25000
    2aac:	ldr	pc, [ip, #928]!	; 0x3a0

00002ab0 <sigfillset@plt>:
    2ab0:	add	ip, pc, #0, 12
    2ab4:	add	ip, ip, #151552	; 0x25000
    2ab8:	ldr	pc, [ip, #920]!	; 0x398

00002abc <assuan_send_data@plt>:
    2abc:	add	ip, pc, #0, 12
    2ac0:	add	ip, ip, #151552	; 0x25000
    2ac4:	ldr	pc, [ip, #912]!	; 0x390

00002ac8 <inotify_add_watch@plt>:
    2ac8:	add	ip, pc, #0, 12
    2acc:	add	ip, ip, #151552	; 0x25000
    2ad0:	ldr	pc, [ip, #904]!	; 0x388

00002ad4 <__errno_location@plt>:
    2ad4:	add	ip, pc, #0, 12
    2ad8:	add	ip, ip, #151552	; 0x25000
    2adc:	ldr	pc, [ip, #896]!	; 0x380

00002ae0 <__strcat_chk@plt>:
    2ae0:	add	ip, pc, #0, 12
    2ae4:	add	ip, ip, #151552	; 0x25000
    2ae8:	ldr	pc, [ip, #888]!	; 0x378

00002aec <strncasecmp@plt>:
    2aec:	add	ip, pc, #0, 12
    2af0:	add	ip, ip, #151552	; 0x25000
    2af4:	ldr	pc, [ip, #880]!	; 0x370

00002af8 <__sprintf_chk@plt>:
    2af8:	add	ip, pc, #0, 12
    2afc:	add	ip, ip, #151552	; 0x25000
    2b00:	ldr	pc, [ip, #872]!	; 0x368

00002b04 <__cxa_atexit@plt>:
    2b04:			; <UNDEFINED> instruction: 0xe7fd4778
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #151552	; 0x25000
    2b10:	ldr	pc, [ip, #860]!	; 0x35c

00002b14 <mkdir@plt>:
    2b14:			; <UNDEFINED> instruction: 0xe7fd4778
    2b18:	add	ip, pc, #0, 12
    2b1c:	add	ip, ip, #151552	; 0x25000
    2b20:	ldr	pc, [ip, #848]!	; 0x350

00002b24 <memset@plt>:
    2b24:	add	ip, pc, #0, 12
    2b28:	add	ip, ip, #151552	; 0x25000
    2b2c:	ldr	pc, [ip, #840]!	; 0x348

00002b30 <gcry_calloc@plt>:
    2b30:	add	ip, pc, #0, 12
    2b34:	add	ip, ip, #151552	; 0x25000
    2b38:	ldr	pc, [ip, #832]!	; 0x340

00002b3c <strncpy@plt>:
    2b3c:	add	ip, pc, #0, 12
    2b40:	add	ip, ip, #151552	; 0x25000
    2b44:	ldr	pc, [ip, #824]!	; 0x338

00002b48 <gpgrt_vasprintf@plt>:
    2b48:	add	ip, pc, #0, 12
    2b4c:	add	ip, ip, #151552	; 0x25000
    2b50:	ldr	pc, [ip, #816]!	; 0x330

00002b54 <gcry_cipher_algo_name@plt>:
    2b54:	add	ip, pc, #0, 12
    2b58:	add	ip, ip, #151552	; 0x25000
    2b5c:	ldr	pc, [ip, #808]!	; 0x328

00002b60 <__printf_chk@plt>:
    2b60:	add	ip, pc, #0, 12
    2b64:	add	ip, ip, #151552	; 0x25000
    2b68:	ldr	pc, [ip, #800]!	; 0x320

00002b6c <gpgrt_write_sanitized@plt>:
    2b6c:	add	ip, pc, #0, 12
    2b70:	add	ip, ip, #151552	; 0x25000
    2b74:	ldr	pc, [ip, #792]!	; 0x318

00002b78 <gpgrt_fopen@plt>:
    2b78:	add	ip, pc, #0, 12
    2b7c:	add	ip, ip, #151552	; 0x25000
    2b80:	ldr	pc, [ip, #784]!	; 0x310

00002b84 <link@plt>:
    2b84:	add	ip, pc, #0, 12
    2b88:	add	ip, ip, #151552	; 0x25000
    2b8c:	ldr	pc, [ip, #776]!	; 0x308

00002b90 <write@plt>:
    2b90:	add	ip, pc, #0, 12
    2b94:	add	ip, ip, #151552	; 0x25000
    2b98:	ldr	pc, [ip, #768]!	; 0x300

00002b9c <fileno@plt>:
    2b9c:	add	ip, pc, #0, 12
    2ba0:	add	ip, ip, #151552	; 0x25000
    2ba4:	ldr	pc, [ip, #760]!	; 0x2f8

00002ba8 <rl_cleanup_after_signal@plt>:
    2ba8:			; <UNDEFINED> instruction: 0xe7fd4778
    2bac:	add	ip, pc, #0, 12
    2bb0:	add	ip, ip, #151552	; 0x25000
    2bb4:	ldr	pc, [ip, #748]!	; 0x2ec

00002bb8 <__fprintf_chk@plt>:
    2bb8:	add	ip, pc, #0, 12
    2bbc:	add	ip, ip, #151552	; 0x25000
    2bc0:	ldr	pc, [ip, #740]!	; 0x2e4

00002bc4 <gcry_xstrdup@plt>:
    2bc4:			; <UNDEFINED> instruction: 0xe7fd4778
    2bc8:	add	ip, pc, #0, 12
    2bcc:	add	ip, ip, #151552	; 0x25000
    2bd0:	ldr	pc, [ip, #728]!	; 0x2d8

00002bd4 <memchr@plt>:
    2bd4:	add	ip, pc, #0, 12
    2bd8:	add	ip, ip, #151552	; 0x25000
    2bdc:	ldr	pc, [ip, #720]!	; 0x2d0

00002be0 <access@plt>:
    2be0:	add	ip, pc, #0, 12
    2be4:	add	ip, ip, #151552	; 0x25000
    2be8:	ldr	pc, [ip, #712]!	; 0x2c8

00002bec <gcry_realloc@plt>:
    2bec:	add	ip, pc, #0, 12
    2bf0:	add	ip, ip, #151552	; 0x25000
    2bf4:	ldr	pc, [ip, #704]!	; 0x2c0

00002bf8 <fclose@plt>:
    2bf8:			; <UNDEFINED> instruction: 0xe7fd4778
    2bfc:	add	ip, pc, #0, 12
    2c00:	add	ip, ip, #151552	; 0x25000
    2c04:	ldr	pc, [ip, #692]!	; 0x2b4

00002c08 <gpgrt_fputs@plt>:
    2c08:			; <UNDEFINED> instruction: 0xe7fd4778
    2c0c:	add	ip, pc, #0, 12
    2c10:	add	ip, ip, #151552	; 0x25000
    2c14:	ldr	pc, [ip, #680]!	; 0x2a8

00002c18 <pipe@plt>:
    2c18:	add	ip, pc, #0, 12
    2c1c:	add	ip, ip, #151552	; 0x25000
    2c20:	ldr	pc, [ip, #672]!	; 0x2a0

00002c24 <gpgrt_snprintf@plt>:
    2c24:	add	ip, pc, #0, 12
    2c28:	add	ip, ip, #151552	; 0x25000
    2c2c:	ldr	pc, [ip, #664]!	; 0x298

00002c30 <fcntl64@plt>:
    2c30:	add	ip, pc, #0, 12
    2c34:	add	ip, ip, #151552	; 0x25000
    2c38:	ldr	pc, [ip, #656]!	; 0x290

00002c3c <gcry_md_hash_buffer@plt>:
    2c3c:	add	ip, pc, #0, 12
    2c40:	add	ip, ip, #151552	; 0x25000
    2c44:	ldr	pc, [ip, #648]!	; 0x288

00002c48 <assuan_read_line@plt>:
    2c48:	add	ip, pc, #0, 12
    2c4c:	add	ip, ip, #151552	; 0x25000
    2c50:	ldr	pc, [ip, #640]!	; 0x280

00002c54 <setlocale@plt>:
    2c54:	add	ip, pc, #0, 12
    2c58:	add	ip, ip, #151552	; 0x25000
    2c5c:	ldr	pc, [ip, #632]!	; 0x278

00002c60 <sigemptyset@plt>:
    2c60:	add	ip, pc, #0, 12
    2c64:	add	ip, ip, #151552	; 0x25000
    2c68:	ldr	pc, [ip, #624]!	; 0x270

00002c6c <popen@plt>:
    2c6c:	add	ip, pc, #0, 12
    2c70:	add	ip, ip, #151552	; 0x25000
    2c74:	ldr	pc, [ip, #616]!	; 0x268

00002c78 <fork@plt>:
    2c78:	add	ip, pc, #0, 12
    2c7c:	add	ip, ip, #151552	; 0x25000
    2c80:	ldr	pc, [ip, #608]!	; 0x260

00002c84 <assuan_release@plt>:
    2c84:	add	ip, pc, #0, 12
    2c88:	add	ip, ip, #151552	; 0x25000
    2c8c:	ldr	pc, [ip, #600]!	; 0x258

00002c90 <putenv@plt>:
    2c90:	add	ip, pc, #0, 12
    2c94:	add	ip, ip, #151552	; 0x25000
    2c98:	ldr	pc, [ip, #592]!	; 0x250

00002c9c <__explicit_bzero_chk@plt>:
    2c9c:			; <UNDEFINED> instruction: 0xe7fd4778
    2ca0:	add	ip, pc, #0, 12
    2ca4:	add	ip, ip, #151552	; 0x25000
    2ca8:	ldr	pc, [ip, #580]!	; 0x244

00002cac <strrchr@plt>:
    2cac:	add	ip, pc, #0, 12
    2cb0:	add	ip, ip, #151552	; 0x25000
    2cb4:	ldr	pc, [ip, #572]!	; 0x23c

00002cb8 <gcry_set_outofcore_handler@plt>:
    2cb8:			; <UNDEFINED> instruction: 0xe7fd4778
    2cbc:	add	ip, pc, #0, 12
    2cc0:	add	ip, ip, #151552	; 0x25000
    2cc4:	ldr	pc, [ip, #560]!	; 0x230

00002cc8 <nl_langinfo@plt>:
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #151552	; 0x25000
    2cd0:	ldr	pc, [ip, #552]!	; 0x228

00002cd4 <gpgrt_asprintf@plt>:
    2cd4:	add	ip, pc, #0, 12
    2cd8:	add	ip, ip, #151552	; 0x25000
    2cdc:	ldr	pc, [ip, #544]!	; 0x220

00002ce0 <assuan_set_gpg_err_source@plt>:
    2ce0:	add	ip, pc, #0, 12
    2ce4:	add	ip, ip, #151552	; 0x25000
    2ce8:	ldr	pc, [ip, #536]!	; 0x218

00002cec <gpg_err_set_errno@plt>:
    2cec:			; <UNDEFINED> instruction: 0xe7fd4778
    2cf0:	add	ip, pc, #0, 12
    2cf4:	add	ip, ip, #151552	; 0x25000
    2cf8:	ldr	pc, [ip, #524]!	; 0x20c

00002cfc <readdir64@plt>:
    2cfc:	add	ip, pc, #0, 12
    2d00:	add	ip, ip, #151552	; 0x25000
    2d04:	ldr	pc, [ip, #516]!	; 0x204

00002d08 <gpg_strerror@plt>:
    2d08:	add	ip, pc, #0, 12
    2d0c:	add	ip, ip, #151552	; 0x25000
    2d10:	ldr	pc, [ip, #508]!	; 0x1fc

00002d14 <gpgrt_fopencookie@plt>:
    2d14:	add	ip, pc, #0, 12
    2d18:	add	ip, ip, #151552	; 0x25000
    2d1c:	ldr	pc, [ip, #500]!	; 0x1f4

00002d20 <putc@plt>:
    2d20:	add	ip, pc, #0, 12
    2d24:	add	ip, ip, #151552	; 0x25000
    2d28:	ldr	pc, [ip, #492]!	; 0x1ec

00002d2c <getsockname@plt>:
    2d2c:	add	ip, pc, #0, 12
    2d30:	add	ip, ip, #151552	; 0x25000
    2d34:	ldr	pc, [ip, #484]!	; 0x1e4

00002d38 <gpg_err_init@plt>:
    2d38:	add	ip, pc, #0, 12
    2d3c:	add	ip, ip, #151552	; 0x25000
    2d40:	ldr	pc, [ip, #476]!	; 0x1dc

00002d44 <remove@plt>:
    2d44:			; <UNDEFINED> instruction: 0xe7fd4778
    2d48:	add	ip, pc, #0, 12
    2d4c:	add	ip, ip, #151552	; 0x25000
    2d50:	ldr	pc, [ip, #464]!	; 0x1d0

00002d54 <fopen64@plt>:
    2d54:	add	ip, pc, #0, 12
    2d58:	add	ip, ip, #151552	; 0x25000
    2d5c:	ldr	pc, [ip, #456]!	; 0x1c8

00002d60 <gcry_create_nonce@plt>:
    2d60:	add	ip, pc, #0, 12
    2d64:	add	ip, ip, #151552	; 0x25000
    2d68:	ldr	pc, [ip, #448]!	; 0x1c0

00002d6c <gcry_control@plt>:
    2d6c:	add	ip, pc, #0, 12
    2d70:	add	ip, ip, #151552	; 0x25000
    2d74:	ldr	pc, [ip, #440]!	; 0x1b8

00002d78 <strpbrk@plt>:
    2d78:	add	ip, pc, #0, 12
    2d7c:	add	ip, ip, #151552	; 0x25000
    2d80:	ldr	pc, [ip, #432]!	; 0x1b0

00002d84 <socket@plt>:
    2d84:	add	ip, pc, #0, 12
    2d88:	add	ip, ip, #151552	; 0x25000
    2d8c:	ldr	pc, [ip, #424]!	; 0x1a8

00002d90 <gpgrt_fprintf@plt>:
    2d90:	add	ip, pc, #0, 12
    2d94:	add	ip, ip, #151552	; 0x25000
    2d98:	ldr	pc, [ip, #416]!	; 0x1a0

00002d9c <bindtextdomain@plt>:
    2d9c:	add	ip, pc, #0, 12
    2da0:	add	ip, ip, #151552	; 0x25000
    2da4:	ldr	pc, [ip, #408]!	; 0x198

00002da8 <gcry_xcalloc@plt>:
    2da8:	add	ip, pc, #0, 12
    2dac:	add	ip, ip, #151552	; 0x25000
    2db0:	ldr	pc, [ip, #400]!	; 0x190

00002db4 <gcry_set_log_handler@plt>:
    2db4:	add	ip, pc, #0, 12
    2db8:	add	ip, ip, #151552	; 0x25000
    2dbc:	ldr	pc, [ip, #392]!	; 0x188

00002dc0 <gcry_set_fatalerror_handler@plt>:
    2dc0:	add	ip, pc, #0, 12
    2dc4:	add	ip, ip, #151552	; 0x25000
    2dc8:	ldr	pc, [ip, #384]!	; 0x180

00002dcc <chmod@plt>:
    2dcc:			; <UNDEFINED> instruction: 0xe7fd4778
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #151552	; 0x25000
    2dd8:	ldr	pc, [ip, #372]!	; 0x174

00002ddc <__xstat64@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #151552	; 0x25000
    2de4:	ldr	pc, [ip, #364]!	; 0x16c

00002de8 <isatty@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #151552	; 0x25000
    2df0:	ldr	pc, [ip, #356]!	; 0x164

00002df4 <unsetenv@plt>:
    2df4:			; <UNDEFINED> instruction: 0xe7fd4778
    2df8:	add	ip, pc, #0, 12
    2dfc:	add	ip, ip, #151552	; 0x25000
    2e00:	ldr	pc, [ip, #344]!	; 0x158

00002e04 <fputs@plt>:
    2e04:	add	ip, pc, #0, 12
    2e08:	add	ip, ip, #151552	; 0x25000
    2e0c:	ldr	pc, [ip, #336]!	; 0x150

00002e10 <strncmp@plt>:
    2e10:	add	ip, pc, #0, 12
    2e14:	add	ip, ip, #151552	; 0x25000
    2e18:	ldr	pc, [ip, #328]!	; 0x148

00002e1c <abort@plt>:
    2e1c:	add	ip, pc, #0, 12
    2e20:	add	ip, ip, #151552	; 0x25000
    2e24:	ldr	pc, [ip, #320]!	; 0x140

00002e28 <getc@plt>:
    2e28:	add	ip, pc, #0, 12
    2e2c:	add	ip, ip, #151552	; 0x25000
    2e30:	ldr	pc, [ip, #312]!	; 0x138

00002e34 <gpgrt_fileno@plt>:
    2e34:			; <UNDEFINED> instruction: 0xe7fd4778
    2e38:	add	ip, pc, #0, 12
    2e3c:	add	ip, ip, #151552	; 0x25000
    2e40:	ldr	pc, [ip, #300]!	; 0x12c

00002e44 <close@plt>:
    2e44:	add	ip, pc, #0, 12
    2e48:	add	ip, ip, #151552	; 0x25000
    2e4c:	ldr	pc, [ip, #292]!	; 0x124

00002e50 <gcry_strdup@plt>:
    2e50:			; <UNDEFINED> instruction: 0xe7fd4778
    2e54:	add	ip, pc, #0, 12
    2e58:	add	ip, ip, #151552	; 0x25000
    2e5c:	ldr	pc, [ip, #280]!	; 0x118

00002e60 <connect@plt>:
    2e60:	add	ip, pc, #0, 12
    2e64:	add	ip, ip, #151552	; 0x25000
    2e68:	ldr	pc, [ip, #272]!	; 0x110

00002e6c <closedir@plt>:
    2e6c:	add	ip, pc, #0, 12
    2e70:	add	ip, ip, #151552	; 0x25000
    2e74:	ldr	pc, [ip, #264]!	; 0x108

00002e78 <assuan_socket_connect@plt>:
    2e78:	add	ip, pc, #0, 12
    2e7c:	add	ip, ip, #151552	; 0x25000
    2e80:	ldr	pc, [ip, #256]!	; 0x100

00002e84 <ctermid@plt>:
    2e84:	add	ip, pc, #0, 12
    2e88:	add	ip, ip, #151552	; 0x25000
    2e8c:	ldr	pc, [ip, #248]!	; 0xf8

00002e90 <__assert_fail@plt>:
    2e90:	add	ip, pc, #0, 12
    2e94:	add	ip, ip, #151552	; 0x25000
    2e98:	ldr	pc, [ip, #240]!	; 0xf0

00002e9c <tcgetattr@plt>:
    2e9c:	add	ip, pc, #0, 12
    2ea0:	add	ip, ip, #151552	; 0x25000
    2ea4:	ldr	pc, [ip, #232]!	; 0xe8

00002ea8 <pclose@plt>:
    2ea8:	add	ip, pc, #0, 12
    2eac:	add	ip, ip, #151552	; 0x25000
    2eb0:	ldr	pc, [ip, #224]!	; 0xe0

Disassembly of section .text:

00002eb8 <.text>:
    2eb8:	ldccs	8, cr15, [r0], #-892	; 0xfffffc84
    2ebc:	ldccc	8, cr15, [r0], #-892	; 0xfffffc84
    2ec0:	push	{r1, r3, r4, r5, r6, sl, lr}
    2ec4:			; <UNDEFINED> instruction: 0xf5ad4ff0
    2ec8:	ldmpl	r3, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr}^
    2ecc:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2ed0:			; <UNDEFINED> instruction: 0x2600ad16
    2ed4:			; <UNDEFINED> instruction: 0x93bb681b
    2ed8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2edc:	ldccc	8, cr15, [r4], {223}	; 0xdf
    2ee0:			; <UNDEFINED> instruction: 0xf10d6029
    2ee4:	ldrbtmi	r0, [fp], #-2948	; 0xfffff47c
    2ee8:	andeq	pc, r0, r8, asr #17
    2eec:	ldrtmi	r9, [r1], pc, lsl #6
    2ef0:			; <UNDEFINED> instruction: 0xf007461c
    2ef4:			; <UNDEFINED> instruction: 0xf003f989
    2ef8:			; <UNDEFINED> instruction: 0xf8dff8ef
    2efc:			; <UNDEFINED> instruction: 0xf8df0bfc
    2f00:			; <UNDEFINED> instruction: 0xf04f7bfc
    2f04:	ldrbtmi	r0, [r8], #-2562	; 0xfffff5fe
    2f08:			; <UNDEFINED> instruction: 0xf842f006
    2f0c:	bleq	ffc41290 <pclose@plt+0xffc3e3e8>
    2f10:	ldrbtmi	r2, [pc], #-257	; 2f18 <pclose@plt+0x70>
    2f14:	smlsdxcc	r4, r8, r4, r4
    2f18:	cdp2	0, 7, cr15, cr2, cr6, {0}
    2f1c:			; <UNDEFINED> instruction: 0xf90af003
    2f20:	strbmi	r4, [r1], -sl, lsr #12
    2f24:			; <UNDEFINED> instruction: 0xf0074630
    2f28:			; <UNDEFINED> instruction: 0x4630f971
    2f2c:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
    2f30:	blcs	ff4412b4 <pclose@plt+0xff43e40c>
    2f34:	stmiapl	r4!, {r0, r8, r9, sp}
    2f38:	andcc	pc, r8, fp, asr #17
    2f3c:	andhi	pc, r0, fp, asr #17
    2f40:	cmnvs	r3, #163	; 0xa3
    2f44:	andpl	pc, r4, fp, asr #17
    2f48:	ldrbmi	r2, [fp], -r0, lsl #4
    2f4c:			; <UNDEFINED> instruction: 0x46104611
    2f50:			; <UNDEFINED> instruction: 0xf0059700
    2f54:	stmdacs	r0, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    2f58:	addhi	pc, r8, r0
    2f5c:			; <UNDEFINED> instruction: 0x2010f8db
    2f60:	vldrle	s4, [r1, #-472]	; 0xfffffe28
    2f64:	rscsvc	pc, sl, #679477248	; 0x28800000
    2f68:	stmdale	pc, {r0, r3, r9, fp, sp}	; <UNPREDICTABLE>
    2f6c:	stmdale	sp, {r0, r3, r9, fp, sp}
    2f70:			; <UNDEFINED> instruction: 0xf012e8df
    2f74:	mvneq	r0, r8, ror #3
    2f78:	ldrsbeq	r0, [fp, #31]
    2f7c:	ldrsbeq	r0, [r5, #24]
    2f80:	ldrdeq	r0, [sp, #16]
    2f84:	biceq	r0, r7, sl, asr #3
    2f88:			; <UNDEFINED> instruction: 0xdc022a44
    2f8c:	andge	pc, ip, fp, asr #17
    2f90:	bcc	117cf00 <pclose@plt+0x117a058>
    2f94:	ldmle	r9!, {r0, r4, r5, r9, fp, sp}^
    2f98:			; <UNDEFINED> instruction: 0xf853a302
    2f9c:	ldrmi	r2, [r3], #-34	; 0xffffffde
    2fa0:	svclt	0x00004718
    2fa4:	andeq	r0, r0, r9, asr r3
    2fa8:			; <UNDEFINED> instruction: 0xffffffe9
    2fac:			; <UNDEFINED> instruction: 0xffffffe9
    2fb0:			; <UNDEFINED> instruction: 0xffffffe9
    2fb4:			; <UNDEFINED> instruction: 0xffffffe9
    2fb8:			; <UNDEFINED> instruction: 0xffffffe9
    2fbc:			; <UNDEFINED> instruction: 0xffffffe9
    2fc0:			; <UNDEFINED> instruction: 0xffffffe9
    2fc4:			; <UNDEFINED> instruction: 0xffffffe9
    2fc8:			; <UNDEFINED> instruction: 0xffffffe9
    2fcc:			; <UNDEFINED> instruction: 0xffffffe9
    2fd0:			; <UNDEFINED> instruction: 0xffffffe9
    2fd4:			; <UNDEFINED> instruction: 0xffffffe9
    2fd8:			; <UNDEFINED> instruction: 0xffffffe9
    2fdc:	andeq	r0, r0, r1, asr r3
    2fe0:	andeq	r0, r0, r9, asr #6
    2fe4:			; <UNDEFINED> instruction: 0xffffffe9
    2fe8:			; <UNDEFINED> instruction: 0xffffffe9
    2fec:			; <UNDEFINED> instruction: 0xffffffe9
    2ff0:			; <UNDEFINED> instruction: 0xffffffe9
    2ff4:			; <UNDEFINED> instruction: 0xffffffe9
    2ff8:			; <UNDEFINED> instruction: 0xffffffe9
    2ffc:			; <UNDEFINED> instruction: 0xffffffe9
    3000:			; <UNDEFINED> instruction: 0xffffffe9
    3004:			; <UNDEFINED> instruction: 0xffffffe9
    3008:			; <UNDEFINED> instruction: 0xffffffe9
    300c:			; <UNDEFINED> instruction: 0xffffffe9
    3010:			; <UNDEFINED> instruction: 0xffffffe9
    3014:			; <UNDEFINED> instruction: 0xffffffe9
    3018:			; <UNDEFINED> instruction: 0xffffffe9
    301c:			; <UNDEFINED> instruction: 0xffffffe9
    3020:			; <UNDEFINED> instruction: 0xffffffe9
    3024:			; <UNDEFINED> instruction: 0xffffffe9
    3028:			; <UNDEFINED> instruction: 0xffffffe9
    302c:			; <UNDEFINED> instruction: 0xffffffe9
    3030:			; <UNDEFINED> instruction: 0xffffffe9
    3034:			; <UNDEFINED> instruction: 0xffffffe9
    3038:			; <UNDEFINED> instruction: 0xffffffe9
    303c:			; <UNDEFINED> instruction: 0xffffffe9
    3040:			; <UNDEFINED> instruction: 0xffffffe9
    3044:			; <UNDEFINED> instruction: 0xffffffe9
    3048:			; <UNDEFINED> instruction: 0xffffffe9
    304c:			; <UNDEFINED> instruction: 0xffffffe9
    3050:			; <UNDEFINED> instruction: 0xffffffe9
    3054:	andeq	r0, r0, r3, asr #6
    3058:	andeq	r0, r0, sp, lsr r3
    305c:	andeq	r0, r0, r5, lsr r3
    3060:			; <UNDEFINED> instruction: 0xffffffe9
    3064:			; <UNDEFINED> instruction: 0xffffffe9
    3068:	andeq	r0, r0, sp, lsr #6
    306c:	ldc2	0, cr15, [ip, #24]
    3070:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3074:	bicshi	pc, ip, r1, asr #32
    3078:	blcs	1da0c <pclose@plt+0x1ab64>
    307c:	rscshi	pc, sl, #64	; 0x40
    3080:	ldrdvc	pc, [r8], -fp
    3084:	vst2.16	{d6-d7}, [r7 :128], r3
    3088:	tstmi	pc, #128, 14	; 0x2000000
    308c:			; <UNDEFINED> instruction: 0xf8d8d122
    3090:	blcs	f098 <pclose@plt+0xc1f0>
    3094:			; <UNDEFINED> instruction: 0xf8dfdd1e
    3098:	ldrbtmi	r9, [r9], #2672	; 0xa70
    309c:			; <UNDEFINED> instruction: 0xf8d8e004
    30a0:	strcc	r3, [r1, -r0]
    30a4:	lfmle	f4, 4, [r5, #-748]	; 0xfffffd14
    30a8:	b	13dd15c <pclose@plt+0x13da2b4>
    30ac:			; <UNDEFINED> instruction: 0xf8530a87
    30b0:	ldmdavc	sl, {r0, r1, r2, r5, ip, sp}
    30b4:	mvnsle	r2, sp, lsr #20
    30b8:	blcs	b6122c <pclose@plt+0xb5e384>
    30bc:	strbmi	sp, [r9], -pc, ror #3
    30c0:	andcs	r2, r0, r5, lsl #4
    30c4:	bl	ec10c8 <pclose@plt+0xebe220>
    30c8:			; <UNDEFINED> instruction: 0xf853682b
    30cc:			; <UNDEFINED> instruction: 0xf006100a
    30d0:			; <UNDEFINED> instruction: 0xe7e4fe7f
    30d4:			; <UNDEFINED> instruction: 0xf8df9a0f
    30d8:	ldmpl	r3, {r2, r4, r5, r9, fp, ip, sp}^
    30dc:			; <UNDEFINED> instruction: 0xf7ff6818
    30e0:			; <UNDEFINED> instruction: 0xf7ffed5e
    30e4:	andls	lr, lr, r2, lsl #29
    30e8:			; <UNDEFINED> instruction: 0xf0402800
    30ec:	blvs	8e3c28 <pclose@plt+0x8e0d80>
    30f0:	ldrdeq	pc, [r0], -r8
    30f4:			; <UNDEFINED> instruction: 0xf0002b00
    30f8:	stmdacs	r0, {r0, r2, r5, r6, r7, pc}
    30fc:	orrhi	pc, ip, r1
    3100:	orrslt	r6, fp, r3, lsr #21
    3104:	bne	241488 <pclose@plt+0x23e5e0>
    3108:	andcs	r2, r5, #0
    310c:	ldrbtmi	r6, [r9], #-672	; 0xfffffd60
    3110:	bl	541114 <pclose@plt+0x53e26c>
    3114:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3118:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    311c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3120:	cdp2	0, 5, cr15, cr6, cr6, {0}
    3124:	blcs	1ddb8 <pclose@plt+0x1af10>
    3128:	eorhi	pc, r2, r1
    312c:	movwls	r6, #51939	; 0xcae3
    3130:			; <UNDEFINED> instruction: 0xf8dfb32b
    3134:	strcs	r1, [r0, -r8, ror #19]
    3138:	ldrtmi	r2, [r8], -r5, lsl #4
    313c:	rscvs	r4, r7, #2030043136	; 0x79000000
    3140:	b	fff41144 <pclose@plt+0xfff3e29c>
    3144:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3148:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    314c:	smlsdxls	ip, sl, r4, r4
    3150:			; <UNDEFINED> instruction: 0xf0064479
    3154:	bvs	ff902a50 <pclose@plt+0xff8ffba8>
    3158:	bvs	fe8ef78c <pclose@plt+0xfe8ec8e4>
    315c:			; <UNDEFINED> instruction: 0xf8dfb17b
    3160:	andcs	r1, r0, r8, asr #19
    3164:	rscvs	r2, r0, #1342177280	; 0x50000000
    3168:			; <UNDEFINED> instruction: 0xf7ff4479
    316c:			; <UNDEFINED> instruction: 0xf8dfeae8
    3170:			; <UNDEFINED> instruction: 0xf8df29bc
    3174:	ldrbtmi	r1, [sl], #-2492	; 0xfffff644
    3178:			; <UNDEFINED> instruction: 0xf0064479
    317c:	cmplt	lr, r9, lsr #28	; <UNPREDICTABLE>
    3180:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3184:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3188:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    318c:			; <UNDEFINED> instruction: 0xf0012800
    3190:			; <UNDEFINED> instruction: 0x46068152
    3194:	blcs	1de28 <pclose@plt+0x1af80>
    3198:	addhi	pc, r4, #64	; 0x40
    319c:	bcs	1dc2c <pclose@plt+0x1ad84>
    31a0:	movhi	pc, r0
    31a4:	movwls	sl, #47896	; 0xbb18
    31a8:			; <UNDEFINED> instruction: 0xf7ff4618
    31ac:			; <UNDEFINED> instruction: 0x4602ec3e
    31b0:			; <UNDEFINED> instruction: 0xf0412800
    31b4:	stmdals	fp, {r1, r2, r3, r6, r8, pc}
    31b8:	bvs	fe85df4c <pclose@plt+0xfe85b0a4>
    31bc:			; <UNDEFINED> instruction: 0xf0036800
    31c0:			; <UNDEFINED> instruction: 0xf7ff0301
    31c4:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    31c8:	strhi	pc, [r6, -r0, asr #32]!
    31cc:	blcs	1d260 <pclose@plt+0x1a3b8>
    31d0:	strhi	pc, [r2], #64	; 0x40
    31d4:	movwls	sl, #43823	; 0xab2f
    31d8:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    31dc:	b	7c11e0 <pclose@plt+0x7be338>
    31e0:			; <UNDEFINED> instruction: 0xf0402800
    31e4:	blls	2a3ca4 <pclose@plt+0x2a0dfc>
    31e8:	andcs	sl, r0, #3063808	; 0x2ec000
    31ec:	blcs	741300 <pclose@plt+0x73e458>
    31f0:			; <UNDEFINED> instruction: 0xd1fb4299
    31f4:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    31f8:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    31fc:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3200:			; <UNDEFINED> instruction: 0xf8c8ad19
    3204:	movwcs	r3, #4096	; 0x1000
    3208:	ldrbtmi	r9, [r8], #-777	; 0xfffffcf7
    320c:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3210:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    3214:	andsls	sl, sl, #425984	; 0x68000
    3218:	tstls	r0, #2063597568	; 0x7b000000
    321c:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3220:			; <UNDEFINED> instruction: 0xf500602a
    3224:	ldrbtmi	r6, [fp], #-641	; 0xfffffd7f
    3228:			; <UNDEFINED> instruction: 0xf8df9311
    322c:	tstls	sp, r8, lsl r9
    3230:	andsls	r4, r3, fp, ror r4
    3234:	tstls	r2, #20, 4	; 0x40000001
    3238:			; <UNDEFINED> instruction: 0xf0001c7b
    323c:	blls	2a3858 <pclose@plt+0x2a09b0>
    3240:	bleq	73f384 <pclose@plt+0x73c4dc>
    3244:	blcc	201e78 <pclose@plt+0x1fefd0>
    3248:	ldrdcc	pc, [ip], -fp
    324c:			; <UNDEFINED> instruction: 0xf0002b00
    3250:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, r8, pc}
    3254:	b	12c1258 <pclose@plt+0x12be3b0>
    3258:	ldrdeq	pc, [ip], -fp
    325c:			; <UNDEFINED> instruction: 0xf7ff3004
    3260:			; <UNDEFINED> instruction: 0x4682ecb4
    3264:			; <UNDEFINED> instruction: 0xf7ff6028
    3268:			; <UNDEFINED> instruction: 0xf8dbebf2
    326c:	ldmdavs	fp, {r2, r3, ip, sp}
    3270:	blcs	14c7c <pclose@plt+0x11dd4>
    3274:	mvnhi	pc, r0
    3278:	andcc	pc, ip, fp, asr #17
    327c:	movwls	r2, #37632	; 0x9300
    3280:	svceq	0x0000f1b9
    3284:	addhi	pc, r7, r0, asr #32
    3288:			; <UNDEFINED> instruction: 0xf0002e00
    328c:	ldrtmi	r8, [r0], -r1, lsr #3
    3290:	bl	5c1294 <pclose@plt+0x5be3ec>
    3294:	blcs	1d328 <pclose@plt+0x1a480>
    3298:	strhi	pc, [r4], #-64	; 0xffffffc0
    329c:	svccs	0x00142600
    32a0:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    32a4:	andcc	pc, r0, r8, asr #17
    32a8:			; <UNDEFINED> instruction: 0xf8dfd1c6
    32ac:	vtst.8	d19, d16, d12
    32b0:			; <UNDEFINED> instruction: 0xf8df5269
    32b4:			; <UNDEFINED> instruction: 0xf8df1898
    32b8:	ldrbtmi	r0, [fp], #-2200	; 0xfffff768
    32bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    32c0:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    32c4:			; <UNDEFINED> instruction: 0xf0002800
    32c8:	stmdavs	fp!, {r2, r4, r5, r8, pc}
    32cc:	strb	r9, [r2, -ip, lsl #6]
    32d0:	movwcc	r6, #6179	; 0x1823
    32d4:	ldrt	r6, [r7], -r3, lsr #32
    32d8:	stmib	r4, {r0, r8, r9, sp}^
    32dc:	ldrt	r3, [r3], -lr, lsl #6
    32e0:			; <UNDEFINED> instruction: 0x6018f8db
    32e4:	movwcs	lr, #5680	; 0x1630
    32e8:	strt	r6, [sp], -r3, rrx
    32ec:			; <UNDEFINED> instruction: 0x3018f8db
    32f0:	strt	r6, [r9], -r3, ror #5
    32f4:			; <UNDEFINED> instruction: 0x3018f8db
    32f8:	strt	r6, [r5], -r3, lsr #5
    32fc:			; <UNDEFINED> instruction: 0x63232301
    3300:			; <UNDEFINED> instruction: 0xf8c4e622
    3304:	ldr	r9, [pc], -r8
    3308:	rsbvs	r2, r3, #67108864	; 0x4000000
    330c:	movwcs	lr, #5660	; 0x161c
    3310:	ldr	r6, [r9], -r3, lsr #4
    3314:			; <UNDEFINED> instruction: 0xf0236b63
    3318:	cmnvs	r3, #67108864	; 0x4000000
    331c:	movwcs	lr, #5652	; 0x1614
    3320:	ldr	r6, [r1], -r3, ror #3
    3324:			; <UNDEFINED> instruction: 0x61a32301
    3328:			; <UNDEFINED> instruction: 0xf8dbe60e
    332c:	cmnvs	r3, r8, lsl r0
    3330:			; <UNDEFINED> instruction: 0xf8dbe60a
    3334:			; <UNDEFINED> instruction: 0x61233018
    3338:			; <UNDEFINED> instruction: 0xf8dbe606
    333c:			; <UNDEFINED> instruction: 0xf0070018
    3340:	str	pc, [r1], -r1, ror #26
    3344:	andls	pc, r0, r4, asr #17
    3348:	blls	3bcb48 <pclose@plt+0x3b9ca0>
    334c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3350:	svclt	0x00182e00
    3354:	blcs	bf5c <pclose@plt+0x90b4>
    3358:	cmphi	r8, r0	; <UNPREDICTABLE>
    335c:			; <UNDEFINED> instruction: 0xf7ff6828
    3360:			; <UNDEFINED> instruction: 0xf8dfe9c6
    3364:	ldrbtmi	r0, [r8], #-2032	; 0xfffff810
    3368:			; <UNDEFINED> instruction: 0xff2ef008
    336c:	eorvs	r4, r8, r2, lsl #13
    3370:	bl	1b41374 <pclose@plt+0x1b3e4cc>
    3374:	strmi	r2, [r1], r1, lsl #16
    3378:	andhi	pc, r3, #0
    337c:	ldrdcc	pc, [r0], -r8
    3380:	movwle	r4, #8856	; 0x2298
    3384:			; <UNDEFINED> instruction: 0xf8c82300
    3388:			; <UNDEFINED> instruction: 0xf1b93000
    338c:			; <UNDEFINED> instruction: 0xf0000f00
    3390:	movwcs	r8, #287	; 0x11f
    3394:			; <UNDEFINED> instruction: 0xf8d89309
    3398:	blcs	f3a0 <pclose@plt+0xc4f8>
    339c:	mvnshi	pc, r0
    33a0:	strbmi	r6, [sl], -r8, lsr #16
    33a4:			; <UNDEFINED> instruction: 0xf7ff2100
    33a8:	cmplt	r0, r6, lsl ip
    33ac:	sbfxne	pc, pc, #17, #9
    33b0:	andcs	r2, r0, r5, lsl #4
    33b4:			; <UNDEFINED> instruction: 0xf7ff4479
    33b8:			; <UNDEFINED> instruction: 0xf006e9c2
    33bc:	stmdavs	r8!, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
    33c0:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    33c4:	andcc	pc, r9, r0, lsl r8	; <UNPREDICTABLE>
    33c8:	svclt	0x00042b0a
    33cc:			; <UNDEFINED> instruction: 0xf8002300
    33d0:	blvs	ff8cf3fc <pclose@plt+0xff8cc554>
    33d4:	stmdavs	r8!, {r3, r8, r9, sl, fp, ip, sp, pc}
    33d8:			; <UNDEFINED> instruction: 0xf0402b00
    33dc:	tstcs	ip, #-1073741787	; 0xc0000025
    33e0:	blx	1e9c12 <pclose@plt+0x1e6d6a>
    33e4:			; <UNDEFINED> instruction: 0xf1073303
    33e8:	bl	85bf4 <pclose@plt+0x82d4c>
    33ec:	ldmpl	r3, {r0, r1, r8, r9, fp}^
    33f0:			; <UNDEFINED> instruction: 0xf0402b00
    33f4:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, pc}
    33f8:	blcs	be140c <pclose@plt+0xbde564>
    33fc:	subhi	pc, r1, #0
    3400:	blcs	1d494 <pclose@plt+0x1a5ec>
    3404:	mcrcs	15, 0, fp, cr0, cr8, {0}
    3408:	bicshi	pc, r2, r0, asr #32
    340c:	blcs	1e2a0 <pclose@plt+0x1b3f8>
    3410:	rscshi	pc, r5, r0
    3414:	stc2	0, cr15, [r0], {1}
    3418:	stmdacs	r0, {r0, r7, r9, sl, lr}
    341c:	rschi	pc, pc, r0
    3420:	strmi	r9, [r1], -fp, lsl #22
    3424:			; <UNDEFINED> instruction: 0xf7ff6818
    3428:	strmi	lr, [r3], lr, lsr #19
    342c:			; <UNDEFINED> instruction: 0xf7ff4648
    3430:			; <UNDEFINED> instruction: 0xf1bbe95e
    3434:			; <UNDEFINED> instruction: 0xf0400f00
    3438:			; <UNDEFINED> instruction: 0xf8d580bc
    343c:			; <UNDEFINED> instruction: 0xf8999000
    3440:	blcs	f448 <pclose@plt+0xc5a0>
    3444:	blcs	8f30ac <pclose@plt+0x8f0204>
    3448:	svcge	0x0029f43f
    344c:	andcs	r9, r3, #11264	; 0x2c00
    3450:			; <UNDEFINED> instruction: 0x46489910
    3454:	ldrdge	pc, [r0], -r3
    3458:	ldc2l	0, cr15, [ip, #12]!
    345c:			; <UNDEFINED> instruction: 0xf899b9a0
    3460:			; <UNDEFINED> instruction: 0xf1a33003
    3464:	submi	r0, sl, #1073741826	; 0x40000002
    3468:			; <UNDEFINED> instruction: 0xf013414a
    346c:	ldrdle	r0, [r0], -pc	; <UNPREDICTABLE>
    3470:	blcs	82f9c0 <pclose@plt+0x82cb18>
    3474:	stmdbeq	r3, {r0, r3, r8, ip, sp, lr, pc}
    3478:			; <UNDEFINED> instruction: 0xb12ad000
    347c:	svccc	0x0001f819
    3480:	svclt	0x00182b09
    3484:	rscsle	r2, r9, r0, lsr #22
    3488:	andcs	r9, r4, #278528	; 0x44000
    348c:			; <UNDEFINED> instruction: 0xf0034648
    3490:	stmdblt	r0!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    3494:	mullt	r4, r9, r8
    3498:	bicseq	pc, pc, #11
    349c:	svclt	0x00182b00
    34a0:	svceq	0x0009f1bb
    34a4:			; <UNDEFINED> instruction: 0xf04fbf0c
    34a8:			; <UNDEFINED> instruction: 0xf04f0b01
    34ac:	bge	6c60b4 <pclose@plt+0x6c320c>
    34b0:			; <UNDEFINED> instruction: 0x46504659
    34b4:			; <UNDEFINED> instruction: 0xf0029215
    34b8:	bls	581f1c <pclose@plt+0x57f074>
    34bc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    34c0:	rscshi	pc, r7, #64	; 0x40
    34c4:	blcs	1d518 <pclose@plt+0x1a670>
    34c8:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    34cc:			; <UNDEFINED> instruction: 0xf43f2e00
    34d0:			; <UNDEFINED> instruction: 0xf8dfaee6
    34d4:	ldrbtmi	r0, [r8], #-1672	; 0xfffff978
    34d8:	stc2	0, cr15, [ip], #24
    34dc:			; <UNDEFINED> instruction: 0xf7ff4630
    34e0:			; <UNDEFINED> instruction: 0xe6dbe9f0
    34e4:	vstrcs	s12, [r0, #-916]	; 0xfffffc6c
    34e8:	orrshi	pc, lr, #0
    34ec:			; <UNDEFINED> instruction: 0x0670f8df
    34f0:	svcge	0x00184629
    34f4:	ldrbtmi	r9, [r8], #-1803	; 0xfffff8f5
    34f8:	cdp2	0, 8, cr15, cr4, cr3, {0}
    34fc:	ldrtmi	r4, [r8], -r5, lsl #12
    3500:	b	fe4c1504 <pclose@plt+0xfe4be65c>
    3504:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3508:	strbhi	pc, [pc, -r0, asr #32]!	; <UNPREDICTABLE>
    350c:	stmdals	fp, {r1, r9, sl, lr}
    3510:	stmdavs	r0, {r0, r5, r6, r7, r9, fp, sp, lr}
    3514:	ldc	7, cr15, [r0], #1020	; 0x3fc
    3518:			; <UNDEFINED> instruction: 0xf0402800
    351c:	stmdavs	r3!, {r4, r5, r6, r8, r9, sl, pc}
    3520:			; <UNDEFINED> instruction: 0xf0402b00
    3524:	strtmi	r8, [r8], -r0, lsr #3
    3528:	movwls	sl, #43823	; 0xab2f
    352c:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3530:	andls	lr, ip, r2, asr r6
    3534:			; <UNDEFINED> instruction: 0xf8dfe60f
    3538:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    353c:	ldc2l	0, cr15, [sl], #-24	; 0xffffffe8
    3540:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3544:	andcc	pc, r0, r8, asr #17
    3548:	blcs	2a180 <pclose@plt+0x272d8>
    354c:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {1}
    3550:	blcs	1d5c4 <pclose@plt+0x1a71c>
    3554:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
    3558:			; <UNDEFINED> instruction: 0xf0002e00
    355c:	blls	263a18 <pclose@plt+0x260b70>
    3560:	rsble	r2, r8, r0, lsl #22
    3564:	bls	354e78 <pclose@plt+0x351fd0>
    3568:	ldrtmi	r4, [r0], -r9, lsr #12
    356c:	svc	0x00faf7fe
    3570:	movwls	r2, #37633	; 0x9301
    3574:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3578:	mcrge	6, 4, pc, cr2, cr15, {5}	; <UNPREDICTABLE>
    357c:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3580:	andcs	r2, r0, r5, lsl #4
    3584:			; <UNDEFINED> instruction: 0xf7ff4479
    3588:	pkhtbmi	lr, r1, sl, asr #17
    358c:	b	fe8c1590 <pclose@plt+0xfe8be6e8>
    3590:			; <UNDEFINED> instruction: 0xf7ff6800
    3594:	strmi	lr, [r1], -lr, ror #19
    3598:			; <UNDEFINED> instruction: 0xf0064648
    359c:	ldrtmi	pc, [r0], -fp, asr #24	; <UNPREDICTABLE>
    35a0:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a4:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    35a8:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    35ac:	mcrr2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
    35b0:			; <UNDEFINED> instruction: 0xf8dfe675
    35b4:	andcs	r1, r5, #188, 10	; 0x2f000000
    35b8:	ldrbtmi	r2, [r9], #-0
    35bc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35c0:	ldrbmi	r4, [r8], -r6, lsl #12
    35c4:	bl	fe8415c8 <pclose@plt+0xfe83e720>
    35c8:	ldrtmi	r4, [r0], -r1, lsl #12
    35cc:	stc2	0, cr15, [r0], {6}
    35d0:	blcs	1d664 <pclose@plt+0x1a7bc>
    35d4:	sbchi	pc, pc, r0, asr #32
    35d8:			; <UNDEFINED> instruction: 0xf7ff6828
    35dc:			; <UNDEFINED> instruction: 0xf8dfe888
    35e0:			; <UNDEFINED> instruction: 0xf8df2594
    35e4:	ldrbtmi	r3, [sl], #-1292	; 0xfffffaf4
    35e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35ec:	ldrhmi	r9, [sl], #-187	; 0xffffff45
    35f0:	ldrbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    35f4:			; <UNDEFINED> instruction: 0xf50d2000
    35f8:	pop	{r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr}
    35fc:	blls	2e75c4 <pclose@plt+0x2e471c>
    3600:	ldmdavs	r8, {r0, r3, r5, fp, sp, lr}
    3604:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3608:	ldr	r4, [r2, -r3, lsl #13]
    360c:	orrslt	r9, r3, r9, lsl #22
    3610:			; <UNDEFINED> instruction: 0xd1a72e00
    3614:			; <UNDEFINED> instruction: 0xf7ff4630
    3618:	bls	37ddb0 <pclose@plt+0x37af08>
    361c:	strtmi	r4, [r9], -r3, asr #12
    3620:	svc	0x00a0f7fe
    3624:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3628:	strbthi	pc, [r2], #704	; 0x2c0	; <UNPREDICTABLE>
    362c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    3630:	sbcle	r9, sp, r9, lsl #6
    3634:	stmdavs	r8!, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
    3638:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    363c:	movwcs	r9, #2573	; 0xa0d
    3640:	andsvs	r6, r3, fp, lsr #32
    3644:			; <UNDEFINED> instruction: 0xf8dfe7e4
    3648:	andcs	r1, r4, #48, 10	; 0xc000000
    364c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    3650:	bl	ff7c1654 <pclose@plt+0xff7be7ac>
    3654:	stmdblt	r0, {r0, r3, ip, pc}^
    3658:	mulcc	r4, sl, r8
    365c:	svceq	0x00dff013
    3660:	cfmvdhrge	mvd14, pc
    3664:			; <UNDEFINED> instruction: 0xf43f2b09
    3668:			; <UNDEFINED> instruction: 0xf8dfae0b
    366c:	ldrbtmi	r0, [r8], #-1296	; 0xfffffaf0
    3670:	ldc2	0, cr15, [ip], {6}
    3674:	blx	ffcbf69a <pclose@plt+0xffcbc7f2>
    3678:	strne	pc, [r4, #-2271]	; 0xfffff721
    367c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3680:	blx	fe53f696 <pclose@plt+0xfe53c7ee>
    3684:	ldrbt	r6, [fp], #672	; 0x2a0
    3688:			; <UNDEFINED> instruction: 0xf8df9a0f
    368c:	ldmpl	r3, {r3, r4, r5, r6, r7, sl, ip, sp}^
    3690:			; <UNDEFINED> instruction: 0xf7ff6818
    3694:			; <UNDEFINED> instruction: 0xf7ffea84
    3698:	vmlane.f64	d14, d19, d24
    369c:	movwcs	fp, #7960	; 0x1f18
    36a0:	str	r9, [r4, #-782]!	; 0xfffffcf2
    36a4:	blge	60b6b4 <pclose@plt+0x60880c>
    36a8:	movwls	sl, #48943	; 0xbf2f
    36ac:			; <UNDEFINED> instruction: 0xf7ff970a
    36b0:			; <UNDEFINED> instruction: 0xf7ffe998
    36b4:	eorsvs	lr, r8, r2, asr #23
    36b8:	blx	3bf6da <pclose@plt+0x3bc832>
    36bc:	stmdals	fp, {r0, r1, r9, sl, lr}
    36c0:			; <UNDEFINED> instruction: 0xf04f607b
    36c4:	ldrshtvs	r3, [fp], pc
    36c8:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36cc:	stmdacs	r0, {r0, r9, sl, lr}
    36d0:	ldrthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    36d4:	blvs	181d784 <pclose@plt+0x181a8dc>
    36d8:	smlabtne	r0, sp, r9, lr
    36dc:			; <UNDEFINED> instruction: 0xf000990b
    36e0:	blls	2836ec <pclose@plt+0x280844>
    36e4:	stmdavs	r8, {r1, ip, pc}
    36e8:			; <UNDEFINED> instruction: 0xf7ff6811
    36ec:	stmdacs	r0, {r1, r5, r8, fp, sp, lr, pc}
    36f0:	strthi	pc, [fp], #64	; 0x40
    36f4:	blcs	1d788 <pclose@plt+0x1a8e0>
    36f8:	cfstrdge	mvd15, [lr, #-252]!	; 0xffffff04
    36fc:			; <UNDEFINED> instruction: 0xf8df682b
    3700:	ldmdavs	r9, {r3, r7, sl}
    3704:			; <UNDEFINED> instruction: 0xf0064478
    3708:	strb	pc, [r5, #-2915]!	; 0xfffff49d	; <UNPREDICTABLE>
    370c:	blcs	821720 <pclose@plt+0x81e878>
    3710:	blcs	277720 <pclose@plt+0x274878>
    3714:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    3718:			; <UNDEFINED> instruction: 0xf8124602
    371c:	blcs	253328 <pclose@plt+0x250480>
    3720:	blcs	833388 <pclose@plt+0x8304e0>
    3724:	addmi	sp, r2, #249	; 0xf9
    3728:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
    372c:			; <UNDEFINED> instruction: 0xf800b12b
    3730:			; <UNDEFINED> instruction: 0xf8123b01
    3734:	blcs	13340 <pclose@plt+0x10498>
    3738:	movwcs	sp, #505	; 0x1f9
    373c:	stmdavs	r8!, {r0, r1, ip, sp, lr}
    3740:	blls	2fd07c <pclose@plt+0x2fa1d4>
    3744:	tstcs	r0, fp, lsl sl
    3748:			; <UNDEFINED> instruction: 0xf0026818
    374c:	strmi	pc, [r5], -sp, asr #18
    3750:			; <UNDEFINED> instruction: 0xf43f2800
    3754:			; <UNDEFINED> instruction: 0xf8dfad48
    3758:	andcs	r1, r5, #52, 8	; 0x34000000
    375c:	ldrbtmi	r2, [r9], #-0
    3760:	svc	0x00ecf7fe
    3764:	strtmi	r4, [r8], -r7, lsl #12
    3768:	b	ff3c176c <pclose@plt+0xff3be8c4>
    376c:	ldrtmi	r4, [r8], -r1, lsl #12
    3770:	blx	bbf792 <pclose@plt+0xbbc8ea>
    3774:			; <UNDEFINED> instruction: 0xf8dfe537
    3778:	ldrbtmi	r0, [r8], #-1048	; 0xfffffbe8
    377c:	blx	a3f79e <pclose@plt+0xa3c8f6>
    3780:			; <UNDEFINED> instruction: 0xf89ae72a
    3784:	blcs	10f78c <pclose@plt+0x10c8e4>
    3788:	svcge	0x0022f43f
    378c:	ldrdcc	pc, [r0], -r8
    3790:	blcs	4cf98 <pclose@plt+0x4a0f0>
    3794:	addhi	pc, r0, #0, 4
    3798:	andvs	pc, r0, r8, asr #17
    379c:	ldmibmi	sp!, {r0, r3, r9, sl, ip, pc}^
    37a0:	andcs	r2, r0, r5, lsl #4
    37a4:			; <UNDEFINED> instruction: 0xf7fe4479
    37a8:			; <UNDEFINED> instruction: 0xf006efca
    37ac:	ldrb	pc, [r6, #-2883]!	; 0xfffff4bd	; <UNPREDICTABLE>
    37b0:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37b4:	strt	r6, [r9], -r8, lsr #16
    37b8:			; <UNDEFINED> instruction: 0xf7fe6828
    37bc:	blls	33f624 <pclose@plt+0x33c77c>
    37c0:	bleq	141914 <pclose@plt+0x13ea6c>
    37c4:			; <UNDEFINED> instruction: 0xf7ff930c
    37c8:	eorvs	lr, r8, r0, lsl #20
    37cc:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37d0:	ldrdcc	pc, [r0], -r8
    37d4:	pkhbtmi	r4, r1, r8, lsl #5
    37d8:	cfldrdge	mvd15, [r7, #1020]	; 0x3fc
    37dc:	andvs	pc, r0, r8, asr #17
    37e0:			; <UNDEFINED> instruction: 0xf7ffe5d3
    37e4:	andcc	lr, r8, r4, lsr r9
    37e8:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    37ec:	ldrdls	pc, [r0], -r5
    37f0:	strbmi	r2, [r9], -r0, lsl #4
    37f4:			; <UNDEFINED> instruction: 0xf8409015
    37f8:			; <UNDEFINED> instruction: 0xf7ff2b04
    37fc:			; <UNDEFINED> instruction: 0xf8dbe84a
    3800:	blls	547828 <pclose@plt+0x544980>
    3804:	andcs	r4, r4, #72, 12	; 0x4800000
    3808:	stmibmi	r3!, {r0, r1, r3, sp, lr}^
    380c:	andcc	pc, r8, fp, asr #17
    3810:			; <UNDEFINED> instruction: 0xf7ff4479
    3814:	ldmdblt	r0!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3818:	mulcs	r4, r9, r8
    381c:	svceq	0x00dff012
    3820:	bcs	2778c4 <pclose@plt+0x274a1c>
    3824:	ldmibmi	sp, {r0, r2, r5, ip, lr, pc}^
    3828:	strbmi	r2, [r8], -r6, lsl #4
    382c:			; <UNDEFINED> instruction: 0xf7ff4479
    3830:	stmdblt	r0!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    3834:	mulcc	r6, r9, r8
    3838:	svceq	0x00dff013
    383c:	eorshi	pc, fp, #64	; 0x40
    3840:	tstcs	ip, #40960	; 0xa000
    3844:	movwcs	pc, #43779	; 0xab03	; <UNPREDICTABLE>
    3848:	andcc	r6, r1, #425984	; 0x68000
    384c:	tstcs	ip, #-2147483642	; 0x80000006
    3850:	blx	e9c82 <pclose@plt+0xe6dda>
    3854:	stmiane	sl, {r1, r3, r8, r9, ip, sp, lr, pc}^
    3858:	bcs	1dca8 <pclose@plt+0x1ae00>
    385c:	cfldrsge	mvf15, [pc, #-508]	; 3668 <pclose@plt+0x7c0>
    3860:	sbcpl	r4, sl, r7, asr r6
    3864:	stmiami	lr, {r0, r1, r2, r6, r7, r8, sl, sp, lr, pc}^
    3868:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    386c:	blx	fec3f88c <pclose@plt+0xfec3c9e4>
    3870:	bls	2bd1dc <pclose@plt+0x2ba334>
    3874:	blx	cc4ee <pclose@plt+0xc9646>
    3878:	ldmdbvs	sl, {r1, r3, r8, r9, sp}
    387c:	tstvs	sl, r1, lsl #20
    3880:	stmdavc	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3884:	bleq	7fc8c <pclose@plt+0x7cde4>
    3888:	stmdblt	fp, {r0, r3, r4, r6, r7, r9, sl, lr}
    388c:			; <UNDEFINED> instruction: 0xb1bbe018
    3890:	svclt	0x00182b20
    3894:	strbmi	r2, [r9], -r9, lsl #22
    3898:	mulcc	r1, r9, r8
    389c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    38a0:	andcs	fp, r1, #20, 30	; 0x50
    38a4:	bcs	c0ac <pclose@plt+0x9204>
    38a8:	blcs	278074 <pclose@plt+0x2751cc>
    38ac:	andle	r7, r1, sl
    38b0:	tstle	r5, r0, lsr #22
    38b4:	svccc	0x0001f819
    38b8:	svclt	0x00182b09
    38bc:	rscsle	r2, r9, r0, lsr #22
    38c0:			; <UNDEFINED> instruction: 0x465849b8
    38c4:			; <UNDEFINED> instruction: 0xf7fe4479
    38c8:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    38cc:	andshi	pc, r3, #0
    38d0:			; <UNDEFINED> instruction: 0x465849b5
    38d4:			; <UNDEFINED> instruction: 0xf7fe4479
    38d8:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    38dc:	eorhi	pc, r2, #0
    38e0:			; <UNDEFINED> instruction: 0x465849b2
    38e4:			; <UNDEFINED> instruction: 0xf7fe4479
    38e8:	stmdacs	r0, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    38ec:	eorhi	pc, r0, #0
    38f0:	ldrbmi	r4, [r8], -pc, lsr #19
    38f4:			; <UNDEFINED> instruction: 0xf7fe4479
    38f8:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    38fc:	andhi	pc, r1, #0
    3900:	ldrbmi	r4, [r8], -ip, lsr #19
    3904:			; <UNDEFINED> instruction: 0xf7fe4479
    3908:	stmdacs	r0, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    390c:	bicshi	pc, r7, r0
    3910:	ldrbmi	r4, [r8], -r9, lsr #19
    3914:			; <UNDEFINED> instruction: 0xf7fe4479
    3918:	stmdacs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    391c:	eorshi	pc, sl, #0
    3920:	ldrbmi	r4, [r8], -r6, lsr #19
    3924:			; <UNDEFINED> instruction: 0xf7fe4479
    3928:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    392c:	subhi	pc, sl, #0
    3930:	ldrbmi	r4, [r8], -r3, lsr #19
    3934:			; <UNDEFINED> instruction: 0xf7fe4479
    3938:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    393c:	rsbshi	pc, r3, #0
    3940:	ldrbmi	r4, [r8], -r0, lsr #19
    3944:			; <UNDEFINED> instruction: 0xf7fe4479
    3948:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    394c:	rschi	pc, r4, #0
    3950:			; <UNDEFINED> instruction: 0x4658499d
    3954:			; <UNDEFINED> instruction: 0xf7fe4479
    3958:	stmdacs	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    395c:	adchi	pc, lr, #0
    3960:			; <UNDEFINED> instruction: 0x4658499a
    3964:			; <UNDEFINED> instruction: 0xf7fe4479
    3968:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
    396c:	rschi	pc, lr, #0
    3970:			; <UNDEFINED> instruction: 0x46584997
    3974:			; <UNDEFINED> instruction: 0xf7fe4479
    3978:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    397c:	movwhi	pc, #20480	; 0x5000	; <UNPREDICTABLE>
    3980:			; <UNDEFINED> instruction: 0x46584994
    3984:			; <UNDEFINED> instruction: 0xf7fe4479
    3988:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    398c:	rschi	pc, pc, #0
    3990:			; <UNDEFINED> instruction: 0x46584991
    3994:			; <UNDEFINED> instruction: 0xf7fe4479
    3998:	stmdacs	r0, {r1, r3, r9, sl, fp, sp, lr, pc}
    399c:	bichi	pc, r5, #0
    39a0:	ldrbmi	r4, [r8], -lr, lsl #19
    39a4:			; <UNDEFINED> instruction: 0xf7fe4479
    39a8:	strmi	lr, [r2], r2, lsl #28
    39ac:			; <UNDEFINED> instruction: 0xf0002800
    39b0:	stmibmi	fp, {r1, r2, r5, r7, r8, r9, pc}
    39b4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    39b8:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    39bc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    39c0:	msrhi	SPSR_x, #0
    39c4:	ldrbmi	r4, [r8], -r7, lsl #19
    39c8:			; <UNDEFINED> instruction: 0xf7fe4479
    39cc:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    39d0:	cmphi	r6, #0	; <UNPREDICTABLE>
    39d4:	ldrbmi	r4, [r8], -r4, lsl #19
    39d8:			; <UNDEFINED> instruction: 0xf7fe4479
    39dc:	stmdacs	r0, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    39e0:	movthi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    39e4:	ldrbmi	r4, [r8], -r1, lsl #19
    39e8:			; <UNDEFINED> instruction: 0xf7fe4479
    39ec:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    39f0:	teqhi	pc, #0	; <UNPREDICTABLE>
    39f4:			; <UNDEFINED> instruction: 0x4658497e
    39f8:			; <UNDEFINED> instruction: 0xf7fe4479
    39fc:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3a00:	teqhi	r3, #0	; <UNPREDICTABLE>
    3a04:			; <UNDEFINED> instruction: 0x4658497b
    3a08:			; <UNDEFINED> instruction: 0xf7fe4479
    3a0c:	stmdacs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3a10:	msrhi	CPSR_sx, #0
    3a14:			; <UNDEFINED> instruction: 0x46584978
    3a18:			; <UNDEFINED> instruction: 0xf7fe4479
    3a1c:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3a20:	strhi	pc, [r7], #-0
    3a24:			; <UNDEFINED> instruction: 0x46584975
    3a28:			; <UNDEFINED> instruction: 0xf7fe4479
    3a2c:	stmdacs	r0, {r6, r7, r8, sl, fp, sp, lr, pc}
    3a30:	mvnhi	pc, #0
    3a34:			; <UNDEFINED> instruction: 0x46584972
    3a38:			; <UNDEFINED> instruction: 0xf7fe4479
    3a3c:			; <UNDEFINED> instruction: 0x4603edb8
    3a40:			; <UNDEFINED> instruction: 0xf0002800
    3a44:	stmdbmi	pc!, {r0, r1, r4, r6, sl, pc}^	; <UNPREDICTABLE>
    3a48:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    3a4c:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    3a50:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3a54:	bichi	pc, pc, #0
    3a58:	ldrbmi	r4, [r8], -fp, ror #18
    3a5c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a60:	stmdacs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    3a64:	orrshi	pc, r7, #0
    3a68:	ldrbmi	r4, [r8], -r8, ror #18
    3a6c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a70:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    3a74:	cfstrsge	mvf15, [ip, #252]!	; 0xfc
    3a78:	ldrbmi	r4, [r8], -r5, ror #18
    3a7c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a80:	stmdacs	r0, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    3a84:	orrhi	pc, r2, #0
    3a88:	ldrbmi	r4, [r8], -r2, ror #18
    3a8c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a90:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    3a94:	msrhi	SPSR_fsxc, #64	; 0x40
    3a98:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    3a9c:	svc	0x004ef7fe
    3aa0:	bllt	fff81aa4 <pclose@plt+0xfff7ebfc>
    3aa4:			; <UNDEFINED> instruction: 0x464e485d
    3aa8:			; <UNDEFINED> instruction: 0xf0064478
    3aac:			; <UNDEFINED> instruction: 0xf7fff991
    3ab0:	ldmdbmi	fp, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    3ab4:	andcs	r2, r0, r5, lsl #4
    3ab8:			; <UNDEFINED> instruction: 0xf7fe4479
    3abc:	strmi	lr, [r2], r0, asr #28
    3ac0:			; <UNDEFINED> instruction: 0xf7ff4648
    3ac4:	strmi	lr, [r1], -r2, lsr #18
    3ac8:			; <UNDEFINED> instruction: 0xf0064650
    3acc:	vmlacs.f16	s30, s1, s2	; <UNPREDICTABLE>
    3ad0:	cfldrdge	mvd15, [pc], #508	; 3cd4 <pclose@plt+0xe2c>
    3ad4:	bllt	ff901ad8 <pclose@plt+0xff8fec30>
    3ad8:	blge	bd5c28 <pclose@plt+0xbd2d80>
    3adc:	ldrbtmi	r6, [r8], #-2721	; 0xfffff55f
    3ae0:			; <UNDEFINED> instruction: 0xf006930a
    3ae4:			; <UNDEFINED> instruction: 0xf7fff975
    3ae8:	svclt	0x0000bb77
    3aec:			; <UNDEFINED> instruction: 0x00024dbc
    3af0:	andeq	r0, r0, ip, lsr #6
    3af4:	muleq	r2, r6, sp
    3af8:	andeq	r1, r0, r3, lsr ip
    3afc:	strdeq	r5, [r2], -r6
    3b00:	andeq	r0, r1, ip, lsl #17
    3b04:	andeq	r0, r0, r8, ror r3
    3b08:	andeq	r0, r1, r6, lsr #14
    3b0c:	andeq	r0, r0, r8, asr #6
    3b10:	andeq	r0, r1, sl, lsl r7
    3b14:	andeq	r0, r1, r4, lsl #14
    3b18:	andeq	r0, r1, lr, lsr #14
    3b1c:	andeq	r0, r1, ip, ror #13
    3b20:	ldrdeq	r0, [r1], -r4
    3b24:	andeq	r0, r1, ip, lsl #14
    3b28:	andeq	r0, r1, r0, asr #13
    3b2c:	ldrdeq	r0, [r1], -r6
    3b30:	andeq	r0, r1, r4, ror #13
    3b34:	andeq	r1, r1, lr, lsl r4
    3b38:			; <UNDEFINED> instruction: 0x00024fbe
    3b3c:	andeq	r1, r1, r4, ror r0
    3b40:	andeq	r1, r1, sl, rrx
    3b44:	muleq	r1, r8, r9
    3b48:	andeq	r1, r1, lr, lsl #4
    3b4c:	andeq	r0, r1, ip, asr r7
    3b50:	andeq	r0, r1, sl, ror r7
    3b54:	andeq	r0, r1, r2, lsl r7
    3b58:	strdeq	r0, [r1], -r4
    3b5c:	andeq	r0, r1, r2, asr #27
    3b60:	andeq	r0, r1, r6, lsr r4
    3b64:	muleq	r1, r6, r7
    3b68:	andeq	r0, r1, r4, asr sp
    3b6c:	andeq	r0, r1, lr, ror #25
    3b70:			; <UNDEFINED> instruction: 0x00010cb6
    3b74:	muleq	r2, r6, r6
    3b78:	andeq	r0, r1, sl, lsl #8
    3b7c:	strdeq	r0, [r1], -r2
    3b80:	andeq	r0, r1, r6, lsr r1
    3b84:	andeq	r0, r0, r4, asr r3
    3b88:	andeq	r0, r1, r4, asr #3
    3b8c:	muleq	r1, lr, r2
    3b90:	andeq	r0, r1, sl, lsr fp
    3b94:	andeq	r0, r1, r8, ror #5
    3b98:	andeq	r0, r1, r8, asr #4
    3b9c:	andeq	r0, r1, ip, lsr #5
    3ba0:	muleq	r1, sl, r0
    3ba4:	andeq	r0, r1, ip, lsl r2
    3ba8:	andeq	r0, r1, r0, lsl r2
    3bac:	andeq	r0, r1, r8, lsl #4
    3bb0:	andeq	r0, r1, ip, lsl #4
    3bb4:	andeq	r0, r1, r4, lsl #4
    3bb8:	andeq	r0, r1, r0, lsl #4
    3bbc:	strdeq	r0, [r1], -ip
    3bc0:	andeq	r0, r1, r4, lsl r2
    3bc4:	andeq	r0, r1, r0, lsr #4
    3bc8:	andeq	r0, r1, ip, lsl r2
    3bcc:	andeq	r0, r1, r4, lsl r2
    3bd0:	andeq	r0, r1, ip, lsl #4
    3bd4:	andeq	r0, r1, ip, lsr r2
    3bd8:	andeq	r0, r1, r0, lsr #4
    3bdc:	andeq	r0, r1, r8, lsl r2
    3be0:	andeq	pc, r0, lr, ror #22
    3be4:	andeq	r0, r1, r8, asr #4
    3be8:	andeq	r0, r1, ip, lsr r2
    3bec:	andeq	r0, r1, r4, lsr r2
    3bf0:	andeq	r0, r1, ip, lsr #4
    3bf4:	andeq	r0, r1, r8, lsr #4
    3bf8:	andeq	r0, r1, r0, lsr #4
    3bfc:	andeq	r0, r1, r8, lsl r2
    3c00:	andeq	r0, r1, ip, ror #4
    3c04:	andeq	r0, r1, lr, ror r2
    3c08:	andeq	r0, r1, r0, ror r2
    3c0c:	muleq	r1, ip, r2
    3c10:	muleq	r1, r0, r2
    3c14:	andeq	r0, r1, r8, lsl #5
    3c18:	andeq	r0, r1, r2, lsl #5
    3c1c:	ldrdeq	pc, [r0], -r4
    3c20:	andeq	pc, r0, r4, asr #30
    3c24:	andeq	pc, r0, r6, lsr #28
    3c28:	stc2l	0, cr15, [r0], #-36	; 0xffffffdc
    3c2c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3c30:	bicshi	pc, r1, #0
    3c34:			; <UNDEFINED> instruction: 0xf10d6862
    3c38:	bvs	8c5e10 <pclose@plt+0x8c2f68>
    3c3c:			; <UNDEFINED> instruction: 0xf282fab2
    3c40:	ldrdgt	pc, [r8], -r4
    3c44:	bllt	14c6194 <pclose@plt+0x14c32ec>
    3c48:	movwcc	lr, #22989	; 0x59cd
    3c4c:	movwls	r4, #17984	; 0x4640
    3c50:	andls	r4, r3, #26214400	; 0x1900000
    3c54:			; <UNDEFINED> instruction: 0x7c01e9cd
    3c58:	stmdbvs	r2!, {r8, r9, ip, pc}
    3c5c:	cdp2	0, 2, cr15, cr0, cr8, {0}
    3c60:	ldrtmi	r4, [r8], -r5, lsl #12
    3c64:	stc2l	0, cr15, [r0], #-36	; 0xffffffdc
    3c68:	eorsle	r2, fp, r0, lsl #26
    3c6c:	stmdacs	r0, {r5, r7, fp, sp, lr}
    3c70:			; <UNDEFINED> instruction: 0x83a6f040
    3c74:	adclt	r6, sl, #143360	; 0x23000
    3c78:	rsbsle	r2, r9, r0, lsl #22
    3c7c:			; <UNDEFINED> instruction: 0xf0402a5c
    3c80:			; <UNDEFINED> instruction: 0xf8df839f
    3c84:	andcs	r1, r5, #228, 14	; 0x3900000
    3c88:			; <UNDEFINED> instruction: 0xf7fe4479
    3c8c:			; <UNDEFINED> instruction: 0xf006ed58
    3c90:	mulcs	r0, pc, r8	; <UNPREDICTABLE>
    3c94:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    3c98:			; <UNDEFINED> instruction: 0xf7ff9609
    3c9c:	stmib	sp, {r0, r7, r8, r9, fp, ip, sp, pc}^
    3ca0:	strtmi	r5, [r9], -r2, lsl #10
    3ca4:	strbtmi	r9, [r3], -r1, lsl #10
    3ca8:	strbmi	r9, [r0], -r0, lsl #4
    3cac:			; <UNDEFINED> instruction: 0xf0096962
    3cb0:	strmi	pc, [r5], -fp, lsl #16
    3cb4:	blcs	27dc10 <pclose@plt+0x27ad68>
    3cb8:	cfstrdge	mvd15, [r9, #508]	; 0x1fc
    3cbc:	blvs	fe8fd3c4 <pclose@plt+0xfe8fa51c>
    3cc0:	blcs	27d1c <pclose@plt+0x24e74>
    3cc4:			; <UNDEFINED> instruction: 0x4648d05f
    3cc8:			; <UNDEFINED> instruction: 0xffa6f000
    3ccc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3cd0:	bls	577e3c <pclose@plt+0x574f94>
    3cd4:			; <UNDEFINED> instruction: 0xf0004611
    3cd8:	ldrbmi	pc, [r0], -pc, asr #26	; <UNPREDICTABLE>
    3cdc:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    3ce0:	blt	ff781ce4 <pclose@plt+0xff77ee3c>
    3ce4:	ldrdcc	pc, [r0], -r8
    3ce8:	stmdbge	pc!, {r3, r4, r9, fp, sp, pc}	; <UNPREDICTABLE>
    3cec:	tstls	sl, fp, lsl #4
    3cf0:			; <UNDEFINED> instruction: 0xf7ff9318
    3cf4:			; <UNDEFINED> instruction: 0x4601ba71
    3cf8:			; <UNDEFINED> instruction: 0xf0024648
    3cfc:			; <UNDEFINED> instruction: 0xf7fff933
    3d00:	blvs	fe8f2840 <pclose@plt+0xfe8ef998>
    3d04:	cmnlt	r3, #21
    3d08:			; <UNDEFINED> instruction: 0xf0004648
    3d0c:	strmi	pc, [r2], r5, lsl #31
    3d10:	bls	5709f8 <pclose@plt+0x56db50>
    3d14:			; <UNDEFINED> instruction: 0xf0002101
    3d18:	ldrbmi	pc, [r0], -pc, lsr #26	; <UNPREDICTABLE>
    3d1c:	stcl	7, cr15, [r6], #1016	; 0x3f8
    3d20:	blt	fef81d24 <pclose@plt+0xfef7ee7c>
    3d24:	tstcs	r1, r8, asr #12
    3d28:			; <UNDEFINED> instruction: 0xf91cf002
    3d2c:	blt	fee01d30 <pclose@plt+0xfedfee88>
    3d30:			; <UNDEFINED> instruction: 0x3738f8df
    3d34:			; <UNDEFINED> instruction: 0xa738f8df
    3d38:	ldrbtmi	r4, [sl], #1147	; 0x47b
    3d3c:	ldrdls	pc, [r0], -r3
    3d40:	strbmi	r4, [ip], -r3, lsr #12
    3d44:			; <UNDEFINED> instruction: 0xb14c4699
    3d48:			; <UNDEFINED> instruction: 0xb12b6863
    3d4c:	andeq	pc, r8, #4, 2
    3d50:	andcs	r4, r1, r1, asr r6
    3d54:	svc	0x0004f7fe
    3d58:	ldrb	r6, [r4, r4, lsr #16]!
    3d5c:			; <UNDEFINED> instruction: 0xf7ff464c
    3d60:			; <UNDEFINED> instruction: 0x4648ba9e
    3d64:	mrscs	r2, R9_usr
    3d68:	stc2	0, cr15, [r6, #-0]
    3d6c:	blt	fe601d70 <pclose@plt+0xfe5feec8>
    3d70:			; <UNDEFINED> instruction: 0xf0402a4d
    3d74:			; <UNDEFINED> instruction: 0xf8df8325
    3d78:			; <UNDEFINED> instruction: 0x461816fc
    3d7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d80:	ldcl	7, cr15, [ip], {254}	; 0xfe
    3d84:	andcs	lr, r0, #34340864	; 0x20c0000
    3d88:	ldrmi	r4, [r1], -r8, asr #12
    3d8c:	ldc2l	0, cr15, [r4]
    3d90:	blt	fe181d94 <pclose@plt+0xfe17eeec>
    3d94:	andsls	r6, r5, r3, lsr #23
    3d98:	strbmi	fp, [r8], -fp, ror #2
    3d9c:			; <UNDEFINED> instruction: 0xff3cf000
    3da0:	smlalbblt	r4, r0, r2, r6
    3da4:	andcs	r9, r1, #344064	; 0x54000
    3da8:	stc2l	0, cr15, [r6]
    3dac:			; <UNDEFINED> instruction: 0xf7fe4650
    3db0:			; <UNDEFINED> instruction: 0xf7ffec9e
    3db4:			; <UNDEFINED> instruction: 0x4648ba74
    3db8:	tstcs	r0, r1, lsl #4
    3dbc:	ldc2l	0, cr15, [ip], {0}
    3dc0:	blt	1b81dc4 <pclose@plt+0x1b7ef1c>
    3dc4:	ssatcc	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    3dc8:			; <UNDEFINED> instruction: 0xf8d3447b
    3dcc:	cmnlt	r0, ip, lsl #8
    3dd0:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    3dd4:	ldmpl	r3, {r0, r1, r2, r3, r9, fp, ip, pc}^
    3dd8:	addsmi	r6, r8, #1769472	; 0x1b0000
    3ddc:			; <UNDEFINED> instruction: 0xf7fed001
    3de0:			; <UNDEFINED> instruction: 0xf8dfef0e
    3de4:	andcs	r3, r0, #156, 12	; 0x9c00000
    3de8:			; <UNDEFINED> instruction: 0xf8c3447b
    3dec:	blvs	fe8cce24 <pclose@plt+0xfe8c9f7c>
    3df0:			; <UNDEFINED> instruction: 0xf0402b00
    3df4:	ldrmi	r8, [sl], r9, ror #1
    3df8:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3dfc:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3e00:	bl	ff541e00 <pclose@plt+0xff53ef58>
    3e04:	cmnle	r7, r0, lsl #16
    3e08:			; <UNDEFINED> instruction: 0x3670f8df
    3e0c:			; <UNDEFINED> instruction: 0xf8df990f
    3e10:	stmiapl	fp, {r3, r4, r5, r6, r9, sl, sp}^
    3e14:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3e18:	strcc	pc, [ip], #-2242	; 0xfffff73e
    3e1c:			; <UNDEFINED> instruction: 0xf7fe4650
    3e20:			; <UNDEFINED> instruction: 0xf7ffec66
    3e24:			; <UNDEFINED> instruction: 0xf8dfba3c
    3e28:			; <UNDEFINED> instruction: 0xf8df3664
    3e2c:	ldrbtmi	sl, [fp], #-1636	; 0xfffff99c
    3e30:			; <UNDEFINED> instruction: 0xf8d344fa
    3e34:			; <UNDEFINED> instruction: 0xf1b99408
    3e38:	andsle	r0, r7, r0, lsl #30
    3e3c:	ldrdcs	pc, [r4], -r9
    3e40:			; <UNDEFINED> instruction: 0xf8d9b17a
    3e44:	ldmdblt	fp!, {r3, ip, sp}^
    3e48:	ldrdcc	pc, [ip], -r9
    3e4c:	svclt	0x00142b00
    3e50:	cmncs	r6, #112, 6	; 0xc0000001
    3e54:	andseq	pc, r0, r9, lsl #2
    3e58:	andls	r4, r0, r1, asr r6
    3e5c:			; <UNDEFINED> instruction: 0xf7fe2001
    3e60:			; <UNDEFINED> instruction: 0xf8d9ee80
    3e64:	strb	r9, [r6, r0]!
    3e68:			; <UNDEFINED> instruction: 0xe7f32376
    3e6c:			; <UNDEFINED> instruction: 0x3624f8df
    3e70:			; <UNDEFINED> instruction: 0xa624f8df
    3e74:			; <UNDEFINED> instruction: 0xf8df447b
    3e78:	ldrbtmi	fp, [sl], #1572	; 0x624
    3e7c:	strls	pc, [r8], #-2259	; 0xfffff72d
    3e80:			; <UNDEFINED> instruction: 0xf1b944fb
    3e84:			; <UNDEFINED> instruction: 0xf43f0f00
    3e88:			; <UNDEFINED> instruction: 0xf8d9aa0a
    3e8c:	tstlt	r3, r4
    3e90:	ldrdls	pc, [r0], -r9
    3e94:			; <UNDEFINED> instruction: 0xf8d9e7f5
    3e98:	blcs	fec0 <pclose@plt+0xd018>
    3e9c:			; <UNDEFINED> instruction: 0xf8d9d13a
    3ea0:	blcs	fed8 <pclose@plt+0xd030>
    3ea4:	cmncs	r0, #20, 30	; 0x50
    3ea8:			; <UNDEFINED> instruction: 0xf1092366
    3eac:			; <UNDEFINED> instruction: 0x46520010
    3eb0:	ldrbmi	r9, [r9], -r0
    3eb4:			; <UNDEFINED> instruction: 0xf7fe2001
    3eb8:	ubfx	lr, r4, #28, #10
    3ebc:	blcs	1ed50 <pclose@plt+0x1bea8>
    3ec0:	addhi	pc, sl, r0
    3ec4:			; <UNDEFINED> instruction: 0xf0004648
    3ec8:	strmi	pc, [r2], r7, lsr #29
    3ecc:			; <UNDEFINED> instruction: 0xf0002800
    3ed0:			; <UNDEFINED> instruction: 0xf7fe8083
    3ed4:			; <UNDEFINED> instruction: 0xe7a1ed34
    3ed8:	mulcc	r0, r9, r8
    3edc:	addsle	r2, sp, r0, lsl #22
    3ee0:	ldrne	pc, [ip, #2271]!	; 0x8df
    3ee4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3ee8:	svc	0x0034f7fe
    3eec:	ldrcc	pc, [r4, #2271]!	; 0x8df
    3ef0:			; <UNDEFINED> instruction: 0xf8c3447b
    3ef4:	stmdacs	r0, {r2, r3, sl}
    3ef8:			; <UNDEFINED> instruction: 0xf7fed190
    3efc:	stmdavs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3f00:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3f04:	strmi	r4, [r2], -r9, asr #12
    3f08:	ldreq	pc, [ip, #2271]	; 0x8df
    3f0c:			; <UNDEFINED> instruction: 0xf0054478
    3f10:			; <UNDEFINED> instruction: 0xe783ff91
    3f14:			; <UNDEFINED> instruction: 0xe7c82376
    3f18:	ldrdls	pc, [ip], #-141	; 0xffffff73
    3f1c:	and	r4, r9, r2, lsr #13
    3f20:	ldrdmi	lr, [r0], -r3
    3f24:	bl	ff8c1f24 <pclose@plt+0xff8bf07c>
    3f28:	streq	pc, [r8], #-2265	; 0xfffff727
    3f2c:	bl	ff7c1f2c <pclose@plt+0xff7bf084>
    3f30:	strmi	pc, [r8], #-2249	; 0xfffff737
    3f34:	strcc	pc, [r8], #-2265	; 0xfffff727
    3f38:	mvnsle	r2, r0, lsl #22
    3f3c:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3f40:	bls	515898 <pclose@plt+0x5129f0>
    3f44:	andsvs	r4, sl, fp, ror r4
    3f48:	stmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f4c:	cmnlt	fp, #166912	; 0x28c00
    3f50:			; <UNDEFINED> instruction: 0xf0004648
    3f54:	strmi	pc, [r2], r1, ror #28
    3f58:	blls	2f0c60 <pclose@plt+0x2eddb8>
    3f5c:	ldmdavs	r8, {r0, r9, sl, lr}
    3f60:	stc2	0, cr15, [r0], {0}
    3f64:			; <UNDEFINED> instruction: 0xf7fe4650
    3f68:			; <UNDEFINED> instruction: 0xf7ffebc2
    3f6c:	blvs	fe8f25d4 <pclose@plt+0xfe8ef72c>
    3f70:			; <UNDEFINED> instruction: 0x4648b3bb
    3f74:	cdp2	0, 5, cr15, cr0, cr0, {0}
    3f78:	orrslt	r4, r0, #136314880	; 0x8200000
    3f7c:	stc2	0, cr15, [r0, #-0]
    3f80:			; <UNDEFINED> instruction: 0xf7fe4650
    3f84:			; <UNDEFINED> instruction: 0xf7ffebb4
    3f88:	blvs	fe8f25b8 <pclose@plt+0xfe8ef710>
    3f8c:	strbmi	fp, [r8], -fp, lsr #3
    3f90:	cdp2	0, 4, cr15, cr2, cr0, {0}
    3f94:	orrlt	r4, r0, r1, lsl #13
    3f98:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    3f9c:			; <UNDEFINED> instruction: 0xf0054478
    3fa0:			; <UNDEFINED> instruction: 0x4648ff17
    3fa4:	bl	fe8c1fa4 <pclose@plt+0xfe8bf0fc>
    3fa8:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fac:	strbmi	r9, [r9], -fp, lsl #22
    3fb0:			; <UNDEFINED> instruction: 0xf0006818
    3fb4:			; <UNDEFINED> instruction: 0xf7fffc57
    3fb8:			; <UNDEFINED> instruction: 0xf8dfb972
    3fbc:	ldrbtmi	r0, [r8], #-1272	; 0xfffffb08
    3fc0:			; <UNDEFINED> instruction: 0xff06f005
    3fc4:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fc8:			; <UNDEFINED> instruction: 0xf0004648
    3fcc:			; <UNDEFINED> instruction: 0xf1b0fe25
    3fd0:	svclt	0x00180a00
    3fd4:			; <UNDEFINED> instruction: 0xe70f46d1
    3fd8:			; <UNDEFINED> instruction: 0xf7fe4648
    3fdc:			; <UNDEFINED> instruction: 0xf7ffecb0
    3fe0:			; <UNDEFINED> instruction: 0x4648b95e
    3fe4:	stc2l	0, cr15, [ip], {0}
    3fe8:	ldmdblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fec:	bl	fecc1fec <pclose@plt+0xfecbf144>
    3ff0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3ff4:	ldrtmi	r2, [r0], -r5, lsl #4
    3ff8:			; <UNDEFINED> instruction: 0xf7fe4479
    3ffc:	strmi	lr, [r4], -r0, lsr #23
    4000:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    4004:			; <UNDEFINED> instruction: 0xf7fe6800
    4008:			; <UNDEFINED> instruction: 0x4601ecb4
    400c:			; <UNDEFINED> instruction: 0xf0054620
    4010:	andcs	pc, r1, r1, lsl pc	; <UNPREDICTABLE>
    4014:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    4018:	smlatbls	r9, r1, sl, r6
    401c:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    4020:	strmi	r9, [r2], -r9, lsl #18
    4024:	ldreq	pc, [r4], #2271	; 0x8df
    4028:			; <UNDEFINED> instruction: 0xf0054478
    402c:	andcs	pc, r1, r3, lsl #30
    4030:	stcl	7, cr15, [r8], #1016	; 0x3f8
    4034:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4038:			; <UNDEFINED> instruction: 0xf8df4601
    403c:	ldrbtmi	r0, [r8], #-1156	; 0xfffffb7c
    4040:	cdp2	0, 15, cr15, cr8, cr5, {0}
    4044:			; <UNDEFINED> instruction: 0xf7fe2001
    4048:			; <UNDEFINED> instruction: 0xf7feecde
    404c:			; <UNDEFINED> instruction: 0x4601ee5e
    4050:	ldrbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4054:			; <UNDEFINED> instruction: 0xf0054478
    4058:	andcs	pc, r1, sp, ror #29
    405c:	ldcl	7, cr15, [r2], {254}	; 0xfe
    4060:	stmib	r4, {r0, r8, r9, sp}^
    4064:			; <UNDEFINED> instruction: 0xf7ff330e
    4068:	movwcs	fp, #2330	; 0x91a
    406c:			; <UNDEFINED> instruction: 0xf7ff61e3
    4070:	movwcs	fp, #6422	; 0x1916
    4074:			; <UNDEFINED> instruction: 0xf7ff61e3
    4078:	lslvs	fp, r2, r9
    407c:	stmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4080:			; <UNDEFINED> instruction: 0x61a32301
    4084:	stmdblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4088:			; <UNDEFINED> instruction: 0xf10d9b0b
    408c:	smccs	16532	; 0x4094
    4090:			; <UNDEFINED> instruction: 0xf8d34648
    4094:			; <UNDEFINED> instruction: 0xf007b000
    4098:			; <UNDEFINED> instruction: 0xf8dffc89
    409c:	strbmi	r2, [fp], -ip, lsr #8
    40a0:	strtne	pc, [r8], #-2271	; 0xfffff721
    40a4:			; <UNDEFINED> instruction: 0x4658447a
    40a8:			; <UNDEFINED> instruction: 0xf8cd4479
    40ac:	stmib	sp, {r2, r3, sp, pc}^
    40b0:			; <UNDEFINED> instruction: 0xf8cdaa01
    40b4:			; <UNDEFINED> instruction: 0xf7fea000
    40b8:			; <UNDEFINED> instruction: 0xf8dfec16
    40bc:	andcs	r1, r1, #20, 8	; 0x14000000
    40c0:	sxtab16mi	r4, r3, r9, ror #8
    40c4:			; <UNDEFINED> instruction: 0xf0074648
    40c8:	strbmi	pc, [r8], -r5, lsr #25	; <UNPREDICTABLE>
    40cc:			; <UNDEFINED> instruction: 0xf0074651
    40d0:	strmi	pc, [r1], sp, lsr #26
    40d4:	svceq	0x0000f1bb
    40d8:	blx	fec385c8 <pclose@plt+0xfec35720>
    40dc:	stmdbeq	r9, {r7, r8, ip, sp, lr, pc}^
    40e0:	andcs	fp, sl, #176, 6	; 0xc0000002
    40e4:	stc	7, cr15, [r6], #1016	; 0x3f8
    40e8:	stmdavs	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}
    40ec:			; <UNDEFINED> instruction: 0x4601447b
    40f0:	bllt	109c158 <pclose@plt+0x10992b0>
    40f4:			; <UNDEFINED> instruction: 0xf7fe4648
    40f8:			; <UNDEFINED> instruction: 0xf7ffeafa
    40fc:			; <UNDEFINED> instruction: 0xf8dfb8d0
    4100:	ldrbtmi	r9, [r9], #984	; 0x3d8
    4104:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    4108:			; <UNDEFINED> instruction: 0xf10ae005
    410c:			; <UNDEFINED> instruction: 0xf5ba0a01
    4110:			; <UNDEFINED> instruction: 0xf43f7f80
    4114:			; <UNDEFINED> instruction: 0xf859a8c4
    4118:	blcs	12d30 <pclose@plt+0xfe88>
    411c:	ldmdbls	r2, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    4120:	andcs	r4, r1, r2, asr r6
    4124:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    4128:	blvs	fe8fe0ec <pclose@plt+0xfe8fb244>
    412c:			; <UNDEFINED> instruction: 0x4648b1db
    4130:	ldc2l	0, cr15, [r2, #-0]
    4134:	lslslt	r4, r2, #13
    4138:	ldc2l	0, cr15, [r6], {0}
    413c:			; <UNDEFINED> instruction: 0xf7fe4650
    4140:			; <UNDEFINED> instruction: 0xf7ffead6
    4144:	stmiami	r5!, {r2, r3, r5, r7, fp, ip, sp, pc}^
    4148:			; <UNDEFINED> instruction: 0xf0054478
    414c:	ldrb	pc, [r1, r1, asr #28]	; <UNPREDICTABLE>
    4150:			; <UNDEFINED> instruction: 0xf7fe4658
    4154:	stmibmi	r2!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    4158:			; <UNDEFINED> instruction: 0x46024479
    415c:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
    4160:	cdp2	0, 6, cr15, cr8, cr5, {0}
    4164:	strbmi	lr, [r8], -r6, asr #15
    4168:	ldc2	0, cr15, [lr]
    416c:	ldmlt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4170:			; <UNDEFINED> instruction: 0xf7fe930c
    4174:	ldmibmi	ip, {r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    4178:	andcs	r2, r0, r5, lsl #4
    417c:			; <UNDEFINED> instruction: 0xf7fe4479
    4180:			; <UNDEFINED> instruction: 0x4659eade
    4184:	cdp2	0, 5, cr15, cr6, cr5, {0}
    4188:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    418c:			; <UNDEFINED> instruction: 0xf0062001
    4190:			; <UNDEFINED> instruction: 0xf7fff97f
    4194:	ldclne	8, cr11, [r8], #-528	; 0xfffffdf0
    4198:	stmibge	sp, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    419c:			; <UNDEFINED> instruction: 0xf04f9b0a
    41a0:	blx	286a1a <pclose@plt+0x283b72>
    41a4:			; <UNDEFINED> instruction: 0xf8da3a07
    41a8:			; <UNDEFINED> instruction: 0xf7fe0018
    41ac:			; <UNDEFINED> instruction: 0xf8daed0e
    41b0:	pkhbtmi	r3, r1, r4
    41b4:			; <UNDEFINED> instruction: 0xf0402b00
    41b8:			; <UNDEFINED> instruction: 0x464880f8
    41bc:	stc2	0, cr15, [ip, #-0]
    41c0:	ldrbtmi	r4, [r9], #-2506	; 0xfffff636
    41c4:	beq	4088c <pclose@plt+0x3d9e4>
    41c8:			; <UNDEFINED> instruction: 0x46d3bf14
    41cc:	ldrbmi	r4, [r8], -fp, asr #13
    41d0:			; <UNDEFINED> instruction: 0xff02f002
    41d4:			; <UNDEFINED> instruction: 0xf0402800
    41d8:			; <UNDEFINED> instruction: 0x46508091
    41dc:	b	fe1c21dc <pclose@plt+0xfe1bf334>
    41e0:			; <UNDEFINED> instruction: 0xf7fe4648
    41e4:	bls	2bebfc <pclose@plt+0x2bbd54>
    41e8:	blx	cce62 <pclose@plt+0xc9fba>
    41ec:	ldmdavs	sl, {r0, r1, r2, r8, r9, sp}^
    41f0:			; <UNDEFINED> instruction: 0xf7ff60da
    41f4:	svccs	0x0011b854
    41f8:	popmi	{r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
    41fc:			; <UNDEFINED> instruction: 0xf0054478
    4200:			; <UNDEFINED> instruction: 0xf7fffe19
    4204:	strbmi	fp, [fp], -ip, asr #16
    4208:	bcs	83c21c <pclose@plt+0x839374>
    420c:	bcs	2782d0 <pclose@plt+0x275428>
    4210:	ldrmi	sp, [r9], -sp, lsr #32
    4214:	blcs	82268 <pclose@plt+0x7f3c0>
    4218:	mvnsle	r2, r0, lsl #20
    421c:	ldmmi	r5!, {r1, r2, r3, r4, r5, r7, r8, r9, ip, sp, pc}
    4220:			; <UNDEFINED> instruction: 0xf0054478
    4224:	ldrtmi	pc, [r0], -r7, lsl #28	; <UNPREDICTABLE>
    4228:	bl	12c2228 <pclose@plt+0x12bf380>
    422c:			; <UNDEFINED> instruction: 0xf7ff2600
    4230:	movvs	fp, #3538944	; 0x360000
    4234:	ldmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4238:			; <UNDEFINED> instruction: 0x4648221c
    423c:	stmdbcs	r2, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    4240:			; <UNDEFINED> instruction: 0xf04f990a
    4244:	bl	46e50 <pclose@plt+0x43fa8>
    4248:			; <UNDEFINED> instruction: 0xf1090a09
    424c:	strmi	r0, [sl], #-516	; 0xfffffdfc
    4250:	blcc	fe980 <pclose@plt+0xfbad8>
    4254:	andcc	lr, r1, #3309568	; 0x328000
    4258:	andslt	pc, r4, sl, asr #17
    425c:	ldc2	0, cr15, [sl]
    4260:			; <UNDEFINED> instruction: 0xf8ca990a
    4264:			; <UNDEFINED> instruction: 0xf8410018
    4268:			; <UNDEFINED> instruction: 0xf7ffb009
    426c:	stmdavc	fp, {r3, r4, fp, ip, sp, pc}^
    4270:	andvc	r2, sl, r0, lsl #4
    4274:	svclt	0x00182b09
    4278:	svclt	0x000c2b20
    427c:	beq	803c0 <pclose@plt+0x7d518>
    4280:	beq	403c4 <pclose@plt+0x3d51c>
    4284:			; <UNDEFINED> instruction: 0xb1a24652
    4288:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    428c:	ldmibmi	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4290:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4294:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    4298:	bicslt	r4, r0, r6, lsl #12
    429c:	blcs	1e330 <pclose@plt+0x1b488>
    42a0:	svcge	0x00fdf43e
    42a4:			; <UNDEFINED> instruction: 0x46494895
    42a8:			; <UNDEFINED> instruction: 0xf0054478
    42ac:			; <UNDEFINED> instruction: 0xf7fefd91
    42b0:			; <UNDEFINED> instruction: 0x4692bff6
    42b4:	adcsle	r2, r1, r0, lsl #22
    42b8:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    42bc:	ldc2	0, cr15, [sl, #20]!
    42c0:			; <UNDEFINED> instruction: 0xf43e2e00
    42c4:	ldrtmi	sl, [r0], -ip, ror #31
    42c8:			; <UNDEFINED> instruction: 0xf7fe4656
    42cc:			; <UNDEFINED> instruction: 0xf7feeafa
    42d0:			; <UNDEFINED> instruction: 0xf7febfe6
    42d4:	stmdavs	r0, {sl, fp, sp, lr, pc}
    42d8:	bl	12c22d8 <pclose@plt+0x12bf430>
    42dc:	strmi	r4, [r2], -r9, asr #12
    42e0:	ldrbtmi	r4, [r8], #-2184	; 0xfffff778
    42e4:	stc2	0, cr15, [r6, #20]!
    42e8:	svclt	0x00d9f7fe
    42ec:	stclle	15, cr2, [r1, #-68]	; 0xffffffbc
    42f0:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    42f4:	ldc2	0, cr15, [lr, #20]
    42f8:	svclt	0x00d1f7fe
    42fc:	ldrbmi	r4, [r8], -r3, lsl #19
    4300:			; <UNDEFINED> instruction: 0xf0024479
    4304:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4308:	svcge	0x0067f43f
    430c:	ldrbmi	r2, [r8], -r0, lsl #4
    4310:			; <UNDEFINED> instruction: 0xf7fe4611
    4314:	strmi	lr, [r3], -r0, ror #18
    4318:			; <UNDEFINED> instruction: 0x469a4650
    431c:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4320:			; <UNDEFINED> instruction: 0xf7fe4648
    4324:			; <UNDEFINED> instruction: 0xf1bae9e4
    4328:			; <UNDEFINED> instruction: 0xf47f0f00
    432c:	blls	2b00a4 <pclose@plt+0x2ad1fc>
    4330:	ldmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4334:	blx	255dc6 <pclose@plt+0x252f1e>
    4338:	and	r3, r4, r7, lsl #18
    433c:			; <UNDEFINED> instruction: 0xf7fe6804
    4340:			; <UNDEFINED> instruction: 0xf8c9e9d6
    4344:			; <UNDEFINED> instruction: 0xf8d94004
    4348:	stmdacs	r0, {r2}
    434c:			; <UNDEFINED> instruction: 0x4654d1f6
    4350:			; <UNDEFINED> instruction: 0xf8d94682
    4354:	svccc	0x00010018
    4358:	bge	bea84 <pclose@plt+0xbbbdc>
    435c:	andsge	pc, r0, r9, asr #17
    4360:	andge	pc, r0, r9, asr #17
    4364:	andsge	pc, r4, r9, asr #17
    4368:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    436c:	andsge	pc, r8, r9, asr #17
    4370:	svclt	0x0095f7fe
    4374:			; <UNDEFINED> instruction: 0x4648221c
    4378:	stmdbcs	r2, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    437c:			; <UNDEFINED> instruction: 0xf04f990a
    4380:	bl	46f8c <pclose@plt+0x440e4>
    4384:			; <UNDEFINED> instruction: 0xf1090a09
    4388:	strmi	r0, [sl], #-516	; 0xfffffdfc
    438c:	andcc	pc, ip, sl, asr #17
    4390:	andcc	lr, r1, #3309568	; 0x328000
    4394:	movwlt	lr, #18890	; 0x49ca
    4398:	ldc	7, cr15, [r6], {254}	; 0xfe
    439c:			; <UNDEFINED> instruction: 0xf8ca990a
    43a0:			; <UNDEFINED> instruction: 0xf8410018
    43a4:			; <UNDEFINED> instruction: 0xf7feb009
    43a8:			; <UNDEFINED> instruction: 0xf8dabf7a
    43ac:			; <UNDEFINED> instruction: 0xf7fe0018
    43b0:	ldmdami	r7, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}^
    43b4:			; <UNDEFINED> instruction: 0xf7fe4478
    43b8:			; <UNDEFINED> instruction: 0xf8caec08
    43bc:	usat	r0, #28, r8
    43c0:	andcs	r4, r5, #84, 18	; 0x150000
    43c4:	ldrbtmi	r2, [r9], #-0
    43c8:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43cc:	strtmi	r4, [r8], -r4, lsl #12
    43d0:	ldc	7, cr15, [sl], {254}	; 0xfe
    43d4:			; <UNDEFINED> instruction: 0xf7fee619
    43d8:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    43dc:	b	ff2423dc <pclose@plt+0xff23f534>
    43e0:	stmdami	sp, {r0, r9, sl, lr}^
    43e4:			; <UNDEFINED> instruction: 0xf0054478
    43e8:			; <UNDEFINED> instruction: 0xf7fefd61
    43ec:	strmi	lr, [r1], -lr, lsl #25
    43f0:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    43f4:	ldc2	0, cr15, [lr, #-20]	; 0xffffffec
    43f8:			; <UNDEFINED> instruction: 0xf7fe2001
    43fc:	bvs	ff87f014 <pclose@plt+0xff87c16c>
    4400:			; <UNDEFINED> instruction: 0xf7fe9109
    4404:	stmdbls	r9, {r1, r7, sl, fp, sp, lr, pc}
    4408:	stmdami	r5, {r1, r9, sl, lr}^
    440c:			; <UNDEFINED> instruction: 0xf0054478
    4410:	andcs	pc, r1, r1, lsl sp	; <UNPREDICTABLE>
    4414:	b	ffdc2414 <pclose@plt+0xffdbf56c>
    4418:	andcs	r4, r5, #1081344	; 0x108000
    441c:			; <UNDEFINED> instruction: 0xf7fe4479
    4420:	stmdbmi	r1, {r1, r2, r3, r7, r8, fp, sp, lr, pc}^
    4424:			; <UNDEFINED> instruction: 0xf0054479
    4428:	andcs	pc, r1, r5, lsl #26
    442c:	b	ffac242c <pclose@plt+0xffabf584>
    4430:			; <UNDEFINED> instruction: 0xf7fe2002
    4434:			; <UNDEFINED> instruction: 0xf7feeae8
    4438:	stmdavs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    443c:	b	fe64243c <pclose@plt+0xfe63f594>
    4440:			; <UNDEFINED> instruction: 0x46024631
    4444:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    4448:	ldc2l	0, cr15, [r4], #20
    444c:			; <UNDEFINED> instruction: 0xf7fe2001
    4450:			; <UNDEFINED> instruction: 0xf7feeada
    4454:			; <UNDEFINED> instruction: 0x4601ec5a
    4458:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    445c:	stc2l	0, cr15, [sl], #20
    4460:			; <UNDEFINED> instruction: 0xf7fe2001
    4464:	svclt	0x0000ead0
    4468:	andeq	pc, r0, r4, lsl #26
    446c:	muleq	r2, r0, r4
    4470:			; <UNDEFINED> instruction: 0x0000fdba
    4474:	andeq	pc, r0, r2, lsr ip	; <UNPREDICTABLE>
    4478:	andeq	r4, r2, r0, lsl #8
    447c:	andeq	r0, r0, r4, asr r3
    4480:	andeq	r4, r2, r0, ror #7
    4484:	ldrdeq	r0, [r1], -r6
    4488:			; <UNDEFINED> instruction: 0x000243b4
    448c:	muleq	r2, sl, r3
    4490:	andeq	pc, r0, r0, lsr #26
    4494:	andeq	r4, r2, r4, asr r3
    4498:	andeq	pc, r0, r6, ror #25
    449c:	ldrdeq	pc, [r0], -r0
    44a0:	andeq	pc, r0, r6, asr #24
    44a4:	ldrdeq	r4, [r2], -r8
    44a8:	andeq	pc, r0, r4, lsr #24
    44ac:	andeq	r4, r2, r4, asr #1
    44b0:	andeq	pc, r0, ip, ror #23
    44b4:	andeq	pc, r0, sl, asr #23
    44b8:	andeq	r0, r1, r0, ror #5
    44bc:			; <UNDEFINED> instruction: 0x0000f8b8
    44c0:	andeq	pc, r0, lr, asr #16
    44c4:	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
    44c8:	andeq	r0, r0, r9, lsl #21
    44cc:	andeq	pc, r0, r8, lsr #22
    44d0:	andeq	r0, r1, r0, lsl #9
    44d4:	andeq	r3, r2, r8, lsl pc
    44d8:	andeq	r4, r2, r6, asr #1
    44dc:			; <UNDEFINED> instruction: 0x0000fab0
    44e0:	andeq	pc, r0, r8, ror sl	; <UNPREDICTABLE>
    44e4:	andeq	pc, r0, lr, ror sl	; <UNPREDICTABLE>
    44e8:	ldrdeq	r0, [r1], -ip
    44ec:	andeq	pc, r0, sl, lsr fp	; <UNPREDICTABLE>
    44f0:			; <UNDEFINED> instruction: 0x0000fab0
    44f4:	andeq	pc, r0, r4, asr #20
    44f8:	andeq	r0, r1, r2, lsl r3
    44fc:	andeq	pc, r0, r0, ror #19
    4500:	andeq	pc, r0, sl, lsl #19
    4504:	andeq	pc, r0, sl, lsl #11
    4508:			; <UNDEFINED> instruction: 0x0000f9ba
    450c:	andeq	pc, r0, r4, lsl #20
    4510:	andeq	r0, r1, r4, lsl #20
    4514:	andeq	pc, r0, r2, lsl r6	; <UNPREDICTABLE>
    4518:	andeq	pc, r0, r8, ror r5	; <UNPREDICTABLE>
    451c:	muleq	r0, sl, r4
    4520:	andeq	pc, r0, ip, lsr #10
    4524:	andeq	pc, r0, ip, asr #7
    4528:	strdeq	pc, [r0], -ip
    452c:	andeq	pc, r0, r6, lsr #8
    4530:	andeq	pc, r0, r2, lsr r4	; <UNPREDICTABLE>
    4534:	bleq	40678 <pclose@plt+0x3d7d0>
    4538:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    453c:	strbtmi	fp, [sl], -r2, lsl #24
    4540:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4544:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4548:	ldrmi	sl, [sl], #776	; 0x308
    454c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4550:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4554:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4558:			; <UNDEFINED> instruction: 0xf85a4b06
    455c:	stmdami	r6, {r0, r1, ip, sp}
    4560:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4564:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4568:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    456c:	andeq	r3, r2, r4, lsl r7
    4570:	andeq	r0, r0, r4, lsl r3
    4574:	andeq	r0, r0, ip, asr #6
    4578:	andeq	r0, r0, r0, ror #6
    457c:	ldr	r3, [pc, #20]	; 4598 <pclose@plt+0x16f0>
    4580:	ldr	r2, [pc, #20]	; 459c <pclose@plt+0x16f4>
    4584:	add	r3, pc, r3
    4588:	ldr	r2, [r3, r2]
    458c:	cmp	r2, #0
    4590:	bxeq	lr
    4594:	b	29ac <__gmon_start__@plt>
    4598:	strdeq	r3, [r2], -r4
    459c:	andeq	r0, r0, ip, lsr r3
    45a0:	blmi	1d65c0 <pclose@plt+0x1d3718>
    45a4:	bmi	1d578c <pclose@plt+0x1d28e4>
    45a8:	addmi	r4, r3, #2063597568	; 0x7b000000
    45ac:	andle	r4, r3, sl, ror r4
    45b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    45b4:	ldrmi	fp, [r8, -r3, lsl #2]
    45b8:	svclt	0x00004770
    45bc:	andeq	r3, r2, r0, lsr #24
    45c0:	andeq	r3, r2, ip, lsl ip
    45c4:	ldrdeq	r3, [r2], -r0
    45c8:	andeq	r0, r0, r0, lsr #6
    45cc:	stmdbmi	r9, {r3, fp, lr}
    45d0:	bmi	2557b8 <pclose@plt+0x252910>
    45d4:	bne	2557c0 <pclose@plt+0x252918>
    45d8:	svceq	0x00cb447a
    45dc:			; <UNDEFINED> instruction: 0x01a1eb03
    45e0:	andle	r1, r3, r9, asr #32
    45e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    45e8:	ldrmi	fp, [r8, -r3, lsl #2]
    45ec:	svclt	0x00004770
    45f0:	strdeq	r3, [r2], -r4
    45f4:	strdeq	r3, [r2], -r0
    45f8:	andeq	r3, r2, r4, lsr #13
    45fc:	andeq	r0, r0, ip, ror #6
    4600:	blmi	2b1a28 <pclose@plt+0x2aeb80>
    4604:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4608:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    460c:	blmi	272bc0 <pclose@plt+0x26fd18>
    4610:	ldrdlt	r5, [r3, -r3]!
    4614:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4618:			; <UNDEFINED> instruction: 0xf7fd6818
    461c:			; <UNDEFINED> instruction: 0xf7ffefce
    4620:	blmi	1c4524 <pclose@plt+0x1c167c>
    4624:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4628:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    462c:			; <UNDEFINED> instruction: 0x00023bbe
    4630:	andeq	r3, r2, r4, ror r6
    4634:	andeq	r0, r0, ip, lsl r3
    4638:	andeq	r3, r2, sl, ror #19
    463c:	muleq	r2, lr, fp
    4640:	svclt	0x0000e7c4
    4644:			; <UNDEFINED> instruction: 0x4604b5f8
    4648:	strmi	r7, [lr], -r5, lsl #16
    464c:	subsle	r2, lr, r0, lsl #26
    4650:	andcs	r4, r0, r3, lsl #12
    4654:	movwcc	lr, #4099	; 0x1003
    4658:	strmi	fp, [r8], -r2, asr #2
    465c:	stccs	6, cr4, [r5, #-84]!	; 0xffffffac
    4660:			; <UNDEFINED> instruction: 0xf100785a
    4664:	mvnsle	r0, r1, lsl #2
    4668:	cmple	r1, r0, lsl #20
    466c:			; <UNDEFINED> instruction: 0xf7fd3002
    4670:	stmdavc	r3!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4674:	suble	r2, r6, r0, lsl #22
    4678:	streq	pc, [r1], -r6
    467c:	strcs	r4, [r0, #-1538]!	; 0xfffff9fe
    4680:	blcs	afc6b4 <pclose@plt+0xaf980c>
    4684:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    4688:	streq	pc, [r1, -r6]
    468c:	teqle	r4, r0, lsl #30
    4690:	stccc	8, cr15, [r1], {2}
    4694:	strcc	r4, [r1], #-1547	; 0xfffff9f5
    4698:	blcs	97138c <pclose@plt+0x96e4e4>
    469c:			; <UNDEFINED> instruction: 0xf1027861
    46a0:	mvnle	r0, r1, lsl #4
    46a4:	rscsle	r2, r3, r0, lsl #18
    46a8:	svccs	0x000078a7
    46ac:	ldmdbcs	r9!, {r4, r5, r6, r7, ip, lr, pc}
    46b0:			; <UNDEFINED> instruction: 0x0109bf9c
    46b4:	mvnseq	pc, r1
    46b8:	stmdbcs	r6, {r0, r2, r8, fp, ip, lr, pc}^
    46bc:	ldmdbcc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    46c0:	tsteq	r9, r7, asr r9
    46c4:	svccs	0x0039b2c9
    46c8:	svccc	0x0030bf9c
    46cc:	stmdble	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, pc}
    46d0:	svclt	0x00942f46
    46d4:	svccc	0x00573f37
    46d8:	stmiavc	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, pc}^
    46dc:	ldrtmi	r3, [r9], #-1026	; 0xfffffbfe
    46e0:			; <UNDEFINED> instruction: 0xf8023401
    46e4:	blcs	b6f0 <pclose@plt+0x8848>
    46e8:	movwcs	sp, #471	; 0x1d7
    46ec:	ldcllt	0, cr7, [r8, #76]!	; 0x4c
    46f0:	teqlt	r5, sp	; <illegal shifter operand>
    46f4:	movwcc	r7, #10458	; 0x28da
    46f8:	strmi	lr, [fp], -sp, lsr #15
    46fc:	stcpl	8, cr15, [r1], {2}
    4700:	movwcc	lr, #6089	; 0x17c9
    4704:	strmi	lr, [r2], -r9, lsr #15
    4708:	andsvc	r2, r3, r0, lsl #6
    470c:	strdcs	fp, [r1], -r8
    4710:	svclt	0x0000e7ad
    4714:			; <UNDEFINED> instruction: 0x4605b5f8
    4718:			; <UNDEFINED> instruction: 0x460f4b15
    471c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4720:	ands	fp, r1, r4, lsl r9
    4724:	cmnlt	ip, r4, lsr #16
    4728:	andeq	pc, r8, r4, lsl #2
    472c:			; <UNDEFINED> instruction: 0xf7fd4629
    4730:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4734:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4738:	svc	0x00d8f7fd
    473c:	tstlt	pc, r8, lsr r6	; <UNPREDICTABLE>
    4740:	b	10c2740 <pclose@plt+0x10bf898>
    4744:	ldcllt	0, cr6, [r8, #384]!	; 0x180
    4748:	strcs	r4, [r0], -r8, lsr #12
    474c:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4750:			; <UNDEFINED> instruction: 0xf7fd300c
    4754:	strtmi	lr, [r9], -r0, ror #29
    4758:	subvs	r4, r6, r4, lsl #12
    475c:			; <UNDEFINED> instruction: 0xf7fe3008
    4760:	blmi	13e9c8 <pclose@plt+0x13bb20>
    4764:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    4768:	andsvs	r6, ip, sl, lsl r8
    476c:	strb	r6, [r3, r2, lsr #32]!
    4770:	andeq	r3, r2, ip, lsr #21
    4774:	andeq	r3, r2, r2, ror #20
    4778:	mvnsmi	lr, #737280	; 0xb4000
    477c:	stmdavc	r3, {r0, r1, r2, r9, sl, lr}
    4780:	ldrmi	r4, [r1], r8, lsl #13
    4784:	stmdblt	fp, {r2, r9, sl, lr}
    4788:			; <UNDEFINED> instruction: 0xb1b3e017
    478c:	svclt	0x00182b20
    4790:	strtmi	r2, [r6], -r9, lsl #22
    4794:			; <UNDEFINED> instruction: 0xf1047863
    4798:	svclt	0x00140401
    479c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    47a0:	mvnsle	r2, r0, lsl #26
    47a4:	svclt	0x00182b20
    47a8:	eorsvc	r2, r5, r9, lsl #22
    47ac:			; <UNDEFINED> instruction: 0xf814d105
    47b0:	blcs	2543bc <pclose@plt+0x251514>
    47b4:	blcs	83441c <pclose@plt+0x831574>
    47b8:			; <UNDEFINED> instruction: 0x4620d0f9
    47bc:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47c0:			; <UNDEFINED> instruction: 0xf7fd3014
    47c4:	strtmi	lr, [r1], -r8, lsr #29
    47c8:	andscc	r4, r0, r5, lsl #12
    47cc:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47d0:	stmib	r5, {r0, r1, r3, r4, r5, fp, ip, sp, lr}^
    47d4:	blcs	aa6be4 <pclose@plt+0xaa3d3c>
    47d8:	ldrtmi	sp, [r8], -ip
    47dc:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47e0:	blmi	1dc988 <pclose@plt+0x1d9ae0>
    47e4:	eorvs	r2, sl, r0, lsl #4
    47e8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    47ec:	andsvs	r6, r5, sp, lsl r0
    47f0:	mvnshi	lr, #12386304	; 0xbd0000
    47f4:	blcs	229e8 <pclose@plt+0x1fb40>
    47f8:	rsbvs	sp, fp, pc, ror #3
    47fc:	svclt	0x0000e7f1
    4800:	andeq	r3, r2, r0, lsr #16
    4804:	addlt	fp, fp, r0, lsr r5
    4808:	ldrd	pc, [r8], #-143	; 0xffffff71
    480c:			; <UNDEFINED> instruction: 0xf8df460b
    4810:	strbtmi	ip, [ip], -r8, asr #32
    4814:	bmi	455c14 <pclose@plt+0x452d6c>
    4818:			; <UNDEFINED> instruction: 0x21234605
    481c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4820:			; <UNDEFINED> instruction: 0x4620447a
    4824:	ldrdgt	pc, [r0], -ip
    4828:	eorgt	pc, r4, sp, asr #17
    482c:	stceq	0, cr15, [r0], {79}	; 0x4f
    4830:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4834:	strtmi	r4, [r8], -r1, lsr #12
    4838:			; <UNDEFINED> instruction: 0xff6cf7ff
    483c:	blmi	197064 <pclose@plt+0x1941bc>
    4840:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4844:	blls	25e8b4 <pclose@plt+0x25ba0c>
    4848:	qaddle	r4, sl, r1
    484c:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    4850:	svc	0x0080f7fd
    4854:	andeq	r3, r2, r8, ror #8
    4858:	andeq	r0, r0, ip, lsr #6
    485c:	andeq	lr, r0, r4, lsl #22
    4860:	andeq	r3, r2, ip, lsr r4
    4864:	ldrbmi	lr, [r0, sp, lsr #18]!
    4868:	stmdavc	fp, {r0, r2, r3, r9, sl, lr}
    486c:	svcmi	0x003c4606
    4870:	ldrbtmi	r4, [pc], #-3132	; 4878 <pclose@plt+0x19d0>
    4874:	mvnslt	r4, ip, ror r4
    4878:	and	r4, r1, ip, lsl #12
    487c:	subsle	r2, r4, r0, lsl #22
    4880:	svclt	0x00182b20
    4884:	strtmi	r2, [r1], -r9, lsl #22
    4888:			; <UNDEFINED> instruction: 0xf1047863
    488c:	svclt	0x00140401
    4890:	andcs	r2, r0, #268435456	; 0x10000000
    4894:	mvnsle	r2, r0, lsl #20
    4898:	svclt	0x00182b20
    489c:	andvc	r2, sl, r9, lsl #22
    48a0:			; <UNDEFINED> instruction: 0xf814d105
    48a4:	blcs	2544b0 <pclose@plt+0x251608>
    48a8:	blcs	834510 <pclose@plt+0x831668>
    48ac:	blcs	38c98 <pclose@plt+0x35df0>
    48b0:	stmdavc	r3!, {r1, r2, r3, r4, r5, ip, lr, pc}
    48b4:	ldmiblt	fp, {r1, r5, r9, sl, lr}^
    48b8:	strtmi	r4, [r8], -r1, lsr #12
    48bc:	b	12c28bc <pclose@plt+0x12bfa14>
    48c0:			; <UNDEFINED> instruction: 0xb3204680
    48c4:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48c8:	ldmpl	fp!, {r0, r1, r2, r5, r9, fp, lr}
    48cc:	pkhbtmi	r6, r1, fp, lsl #16
    48d0:	teqle	sp, r0, lsl #22
    48d4:			; <UNDEFINED> instruction: 0x46494630
    48d8:	svc	0x0082f7fd
    48dc:			; <UNDEFINED> instruction: 0x4640bb58
    48e0:			; <UNDEFINED> instruction: 0x47f0e8bd
    48e4:	stmiblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48e8:	svccc	0x0001f812
    48ec:	rscle	r2, r3, r0, lsl #22
    48f0:	svclt	0x00182b20
    48f4:	svclt	0x00142b09
    48f8:	movwcs	r2, #769	; 0x301
    48fc:			; <UNDEFINED> instruction: 0x4621d1f4
    4900:	andsvc	r4, r3, r8, lsr #12
    4904:	b	9c2904 <pclose@plt+0x9bfa5c>
    4908:	stmdacs	r0, {r7, r9, sl, lr}
    490c:			; <UNDEFINED> instruction: 0xf7fed1da
    4910:	stmdavs	r0, {r1, r5, r6, r7, fp, sp, lr, pc}
    4914:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4918:	strtmi	r4, [r9], -r2, lsr #12
    491c:			; <UNDEFINED> instruction: 0x47f0e8bd
    4920:	ldmdami	r2, {r0, r1, r9, sl, lr}
    4924:			; <UNDEFINED> instruction: 0xf0054478
    4928:			; <UNDEFINED> instruction: 0x4c11ba85
    492c:			; <UNDEFINED> instruction: 0xe7c3447c
    4930:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    4934:			; <UNDEFINED> instruction: 0xf7fee7c0
    4938:	strbmi	lr, [r9], -r8, ror #19
    493c:	stmdami	lr, {r1, r9, sl, lr}
    4940:			; <UNDEFINED> instruction: 0xf0054478
    4944:			; <UNDEFINED> instruction: 0x4640fa77
    4948:			; <UNDEFINED> instruction: 0x47f0e8bd
    494c:	ldmdblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4950:	stmdami	sl, {r0, r1, r9, sl, lr}
    4954:	strtmi	r4, [r9], -r2, lsr #12
    4958:			; <UNDEFINED> instruction: 0xf0054478
    495c:	ldr	pc, [r9, fp, ror #20]!
    4960:	andeq	r3, r2, sl, lsl #8
    4964:	andeq	pc, r0, r0, lsr sp	; <UNPREDICTABLE>
    4968:	andeq	r0, r0, r8, ror r3
    496c:	andeq	lr, r0, r4, lsl #20
    4970:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
    4974:	andeq	pc, r0, r2, ror ip	; <UNPREDICTABLE>
    4978:	andeq	lr, r0, r4, lsr sl
    497c:	strdeq	lr, [r0], -r4
    4980:	ldrbmi	lr, [r0, sp, lsr #18]!
    4984:	stmdavc	r3, {r1, r2, r9, sl, lr}
    4988:	svcmi	0x004f4605
    498c:	ldmdblt	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4990:	blcs	3cbf4 <pclose@plt+0x39d4c>
    4994:	addshi	pc, r5, r0
    4998:	svclt	0x00182b20
    499c:	strtmi	r2, [r9], -r9, lsl #22
    49a0:			; <UNDEFINED> instruction: 0xf105786b
    49a4:	svclt	0x00140501
    49a8:	andcs	r2, r0, #268435456	; 0x10000000
    49ac:	mvnsle	r2, r0, lsl #20
    49b0:	svclt	0x00182b20
    49b4:	andvc	r2, sl, r9, lsl #22
    49b8:			; <UNDEFINED> instruction: 0xf815d105
    49bc:	blcs	2545c8 <pclose@plt+0x251720>
    49c0:	blcs	834628 <pclose@plt+0x831780>
    49c4:			; <UNDEFINED> instruction: 0x462cd0f9
    49c8:	rsbs	fp, sl, r3, lsl r9
    49cc:	rsbsle	r2, r8, r0, lsl #22
    49d0:	svclt	0x00182b20
    49d4:	strtmi	r2, [r1], -r9, lsl #22
    49d8:			; <UNDEFINED> instruction: 0xf1047863
    49dc:	svclt	0x00140401
    49e0:	andcs	r2, r0, #268435456	; 0x10000000
    49e4:	mvnsle	r2, r0, lsl #20
    49e8:	svclt	0x00182b09
    49ec:	andvc	r2, sl, r0, lsr #22
    49f0:			; <UNDEFINED> instruction: 0xf814d105
    49f4:	blcs	254600 <pclose@plt+0x251758>
    49f8:	blcs	834660 <pclose@plt+0x8317b8>
    49fc:	blcs	38de8 <pclose@plt+0x35f40>
    4a00:	stmdavc	r3!, {r2, r6, ip, lr, pc}
    4a04:	bllt	8d6294 <pclose@plt+0x8d33ec>
    4a08:	strtmi	r4, [r8], -r1, lsr #12
    4a0c:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a10:	cmnlt	r8, #135266304	; 0x8100000
    4a14:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a18:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    4a1c:			; <UNDEFINED> instruction: 0x468028ff
    4a20:	blmi	abab04 <pclose@plt+0xab7c5c>
    4a24:	bmi	a8ce30 <pclose@plt+0xa89f88>
    4a28:	bl	d5c1c <pclose@plt+0xd2d74>
    4a2c:	subsvs	r0, r9, r0, lsl #7
    4a30:	ldmdavs	fp, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    4a34:	teqle	ip, r0, lsl #22
    4a38:	ldrtmi	r4, [r0], -r1, asr #12
    4a3c:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    4a40:	pop	{r3, r6, r9, sl, lr}
    4a44:			; <UNDEFINED> instruction: 0xf7fe47f0
    4a48:			; <UNDEFINED> instruction: 0xf812b8d7
    4a4c:	blcs	14658 <pclose@plt+0x117b0>
    4a50:	blcs	838dc0 <pclose@plt+0x835f18>
    4a54:	blcs	2746bc <pclose@plt+0x271814>
    4a58:	movwcs	fp, #7956	; 0x1f14
    4a5c:	mvnsle	r2, r0, lsl #6
    4a60:	strtmi	r4, [r8], -r1, lsr #12
    4a64:			; <UNDEFINED> instruction: 0xf7fe7013
    4a68:			; <UNDEFINED> instruction: 0x4681e976
    4a6c:	bicsle	r2, r1, r0, lsl #16
    4a70:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a74:			; <UNDEFINED> instruction: 0xf7fd6800
    4a78:	qsub16mi	lr, r2, ip
    4a7c:	pop	{r0, r3, r5, r9, sl, lr}
    4a80:			; <UNDEFINED> instruction: 0x460347f0
    4a84:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    4a88:	ldmiblt	r4, {r0, r2, ip, sp, lr, pc}^
    4a8c:	ldrbtmi	r4, [ip], #-3090	; 0xfffff3ee
    4a90:			; <UNDEFINED> instruction: 0x4601e7ba
    4a94:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    4a98:			; <UNDEFINED> instruction: 0xf9ccf005
    4a9c:	svccc	0x00fff1b8
    4aa0:	strbmi	sp, [r0], -lr, asr #1
    4aa4:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4aa8:	pop	{r3, r6, r9, sl, lr}
    4aac:			; <UNDEFINED> instruction: 0xf7fe47f0
    4ab0:	strmi	fp, [r3], -r3, lsr #17
    4ab4:	strtmi	r4, [r2], -sl, lsl #16
    4ab8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4abc:			; <UNDEFINED> instruction: 0xf988f005
    4ac0:	stcmi	7, cr14, [r8], {186}	; 0xba
    4ac4:			; <UNDEFINED> instruction: 0xe79f447c
    4ac8:	strdeq	r3, [r2], -r0
    4acc:	andeq	r3, r2, r0, lsr #15
    4ad0:	andeq	r0, r0, r8, ror r3
    4ad4:	andeq	lr, r0, r2, lsr #17
    4ad8:	andeq	pc, r0, r6, lsl fp	; <UNPREDICTABLE>
    4adc:	andeq	lr, r0, r2, lsl #18
    4ae0:	muleq	r0, r2, r8
    4ae4:	andeq	pc, r0, r0, ror #21
    4ae8:	tstcs	r0, sl, lsl #4
    4aec:			; <UNDEFINED> instruction: 0xf7fdb510
    4af0:	ldmcs	pc!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    4af4:	stcmi	8, cr13, [fp], {16}
    4af8:	bl	115cf0 <pclose@plt+0x112e48>
    4afc:	stmdavs	r3!, {r7, sl}^
    4b00:			; <UNDEFINED> instruction: 0xf7feb123
    4b04:	movwcs	lr, #2464	; 0x9a0
    4b08:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
    4b0c:	pop	{r1, r2, fp, lr}
    4b10:	ldrbtmi	r4, [r8], #-16
    4b14:	stmiblt	lr, {r0, r2, ip, sp, lr, pc}
    4b18:	pop	{r2, fp, lr}
    4b1c:	ldrbtmi	r4, [r8], #-16
    4b20:	stmiblt	r8, {r0, r2, ip, sp, lr, pc}
    4b24:	ldrdeq	r3, [r2], -r0
    4b28:	andeq	lr, r0, lr, lsr #17
    4b2c:	muleq	r0, r6, r8
    4b30:			; <UNDEFINED> instruction: 0xf006b508
    4b34:	andcs	pc, r0, pc, ror #30
    4b38:	svclt	0x0000bd08
    4b3c:	stmdacs	r8!, {r0, fp, ip, sp}
    4b40:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4b44:	ldrne	pc, [r7, #-0]
    4b48:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4b4c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4b50:	ldrne	r1, [r7, #-1332]!	; 0xfffffacc
    4b54:	strne	r1, [r6, #-1301]!	; 0xfffffaeb
    4b58:	ldrne	r1, [r5, #-1321]	; 0xfffffad7
    4b5c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4b60:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4b64:	strne	r3, [r3, #-559]!	; 0xfffffdd1
    4b68:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    4b6c:	andseq	r1, sp, r5, lsl r7
    4b70:	ldrbmi	r2, [r0, -r0]!
    4b74:	andcs	r4, r5, #278528	; 0x44000
    4b78:	ldrbtmi	r2, [r9], #-0
    4b7c:	ldcllt	7, cr15, [ip, #1012]	; 0x3f4
    4b80:	andcs	r4, r5, #245760	; 0x3c000
    4b84:	ldrbtmi	r2, [r9], #-0
    4b88:	ldcllt	7, cr15, [r6, #1012]	; 0x3f4
    4b8c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    4b90:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    4b94:			; <UNDEFINED> instruction: 0x47704478
    4b98:	andcs	r4, r5, #12, 18	; 0x30000
    4b9c:	ldrbtmi	r2, [r9], #-0
    4ba0:	stcllt	7, cr15, [sl, #1012]	; 0x3f4
    4ba4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    4ba8:			; <UNDEFINED> instruction: 0xf0064770
    4bac:	stmdami	r9, {r0, r1, r2, r4, r6, r8, fp, ip, sp, pc}
    4bb0:			; <UNDEFINED> instruction: 0x47704478
    4bb4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4bb8:	svclt	0x00004770
    4bbc:	andeq	lr, r0, r6, asr #17
    4bc0:	andeq	lr, r0, lr, ror #17
    4bc4:	andeq	r1, r1, r2, lsr #22
    4bc8:	andeq	lr, r0, ip, ror #16
    4bcc:	andeq	lr, r0, lr, ror r8
    4bd0:	andeq	lr, r0, r6, ror #16
    4bd4:	andeq	lr, r0, r0, lsr r8
    4bd8:	andeq	lr, r0, lr, asr r8
    4bdc:			; <UNDEFINED> instruction: 0x4605b538
    4be0:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    4be4:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    4be8:	stmdavs	r4!, {r1, r3, sp, lr, pc}
    4bec:			; <UNDEFINED> instruction: 0xf104b144
    4bf0:	strtmi	r0, [r9], -r8
    4bf4:	ldcl	7, cr15, [sl], {253}	; 0xfd
    4bf8:	mvnsle	r2, r0, lsl #16
    4bfc:	ldclt	8, cr6, [r8, #-384]!	; 0xfffffe80
    4c00:			; <UNDEFINED> instruction: 0xf7fd4628
    4c04:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4c08:			; <UNDEFINED> instruction: 0x4601d0f9
    4c0c:	pop	{r3, r5, r9, sl, lr}
    4c10:	ldrb	r4, [pc, #-56]!	; 4be0 <pclose@plt+0x1d38>
    4c14:	andeq	r3, r2, r6, ror #11
    4c18:	svcmi	0x00f0e92d
    4c1c:	stmdavc	r3, {r0, r2, r7, ip, sp, pc}
    4c20:	blcs	28c2c <pclose@plt+0x25d84>
    4c24:	sbcshi	pc, r0, r0
    4c28:			; <UNDEFINED> instruction: 0xf04f4b68
    4c2c:	strmi	r0, [r3], r0, lsl #18
    4c30:	movwls	r4, #9339	; 0x247b
    4c34:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    4c38:	ldrbmi	r9, [r8], -r3, lsl #6
    4c3c:			; <UNDEFINED> instruction: 0xf7fd2124
    4c40:			; <UNDEFINED> instruction: 0x4606ef18
    4c44:	rsble	r2, r5, r0, lsl #16
    4c48:	stccs	8, cr7, [r4], #-272	; 0xfffffef0
    4c4c:	adchi	pc, r6, r0
    4c50:	rsble	r2, r3, fp, ror ip
    4c54:	ldrtmi	r3, [r3], r1
    4c58:	beq	80d9c <pclose@plt+0x7def4>
    4c5c:			; <UNDEFINED> instruction: 0xf0002c00
    4c60:	strmi	r8, [r5], -ip, lsl #1
    4c64:			; <UNDEFINED> instruction: 0xf815e004
    4c68:	stccs	15, cr4, [r0], {1}
    4c6c:	addshi	pc, r1, r0
    4c70:	mvnseq	pc, #4
    4c74:	svclt	0x00182b20
    4c78:	mvnsle	r2, r9, lsl #24
    4c7c:	mulhi	r0, r5, r8
    4c80:	beq	1bfb1c <pclose@plt+0x1bcc74>
    4c84:	svceq	0x0000f1b8
    4c88:	movwcs	sp, #102	; 0x66
    4c8c:	ldmdavc	r3!, {r0, r1, r3, r5, ip, sp, lr}^
    4c90:			; <UNDEFINED> instruction: 0xf0002b00
    4c94:			; <UNDEFINED> instruction: 0xf7ff8081
    4c98:	strmi	pc, [r7], -r1, lsr #31
    4c9c:			; <UNDEFINED> instruction: 0xf8852400
    4ca0:	svccs	0x00008000
    4ca4:			; <UNDEFINED> instruction: 0x4638d05e
    4ca8:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    4cac:	pkhtbmi	r4, r0, r0, asr #10
    4cb0:	bl	1b4b28 <pclose@plt+0x1b1c80>
    4cb4:	bl	fe9478bc <pclose@plt+0xfe944a14>
    4cb8:	ldmdble	r6, {r0, r1, r3, r9, fp}^
    4cbc:			; <UNDEFINED> instruction: 0xf1b99b01
    4cc0:	svclt	0x00180f00
    4cc4:	movwls	r4, #1611	; 0x64b
    4cc8:			; <UNDEFINED> instruction: 0x46181af6
    4ccc:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    4cd0:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    4cd4:			; <UNDEFINED> instruction: 0xf7fd4418
    4cd8:			; <UNDEFINED> instruction: 0x4632ec1e
    4cdc:	strmi	r9, [r2], r0, lsl #18
    4ce0:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    4ce4:	andeq	lr, r6, sl, lsl #22
    4ce8:	bl	295e08 <pclose@plt+0x292f60>
    4cec:	strbmi	r0, [r2], -r6, lsl #22
    4cf0:			; <UNDEFINED> instruction: 0xf7fd4639
    4cf4:	strtmi	lr, [r9], -r8, ror #25
    4cf8:			; <UNDEFINED> instruction: 0xf7fd4658
    4cfc:	strbmi	lr, [r8], -sl, asr #27
    4d00:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    4d04:			; <UNDEFINED> instruction: 0x462046d1
    4d08:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    4d0c:	mulcs	r0, fp, r8
    4d10:	orrsle	r2, r2, r0, lsl #20
    4d14:	andlt	r4, r5, r8, asr #12
    4d18:	svchi	0x00f0e8bd
    4d1c:	andcc	r7, r2, r4, lsl #17
    4d20:	rscsle	r2, r7, r0, lsl #24
    4d24:	movwcs	r4, #1541	; 0x605
    4d28:			; <UNDEFINED> instruction: 0xf815e003
    4d2c:	stccs	15, cr4, [r0], {1}
    4d30:	ldclcs	0, cr13, [fp], #-960	; 0xfffffc40
    4d34:	movwcc	fp, #7944	; 0x1f08
    4d38:	ldclcs	0, cr13, [sp], #-988	; 0xfffffc24
    4d3c:	blcc	79518 <pclose@plt+0x76670>
    4d40:			; <UNDEFINED> instruction: 0xf895d2f3
    4d44:			; <UNDEFINED> instruction: 0xf1b88000
    4d48:	eorsle	r0, r2, sp, ror pc
    4d4c:	bl	fe94bf14 <pclose@plt+0xfe94906c>
    4d50:			; <UNDEFINED> instruction: 0xf1b80a06
    4d54:	orrsle	r0, r8, r0, lsl #30
    4d58:			; <UNDEFINED> instruction: 0xff40f7ff
    4d5c:	strmi	r2, [r7], -r0, lsl #8
    4d60:	lslle	r2, r0, #30
    4d64:	svcls	0x000246b8
    4d68:			; <UNDEFINED> instruction: 0x464246b3
    4d6c:			; <UNDEFINED> instruction: 0x46304639
    4d70:	stc	7, cr15, [r8], #1012	; 0x3f4
    4d74:	svceq	0x0000f1ba
    4d78:	bl	2f9094 <pclose@plt+0x2f61ec>
    4d7c:	tstls	r0, sl, lsl #2
    4d80:			; <UNDEFINED> instruction: 0xf7fd4608
    4d84:	stmdbls	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    4d88:	ldrbmi	r1, [r8], -r2, asr #24
    4d8c:	stcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    4d90:	bl	fe97ec7c <pclose@plt+0xfe97bdd4>
    4d94:	ldrb	r0, [pc, r6, lsl #20]
    4d98:	ldrb	r9, [pc, -r3, lsl #30]!
    4d9c:	bleq	811a4 <pclose@plt+0x7e2fc>
    4da0:			; <UNDEFINED> instruction: 0xf7fd4658
    4da4:			; <UNDEFINED> instruction: 0x4659ee54
    4da8:	ldrtmi	r1, [r0], -r2, asr #24
    4dac:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    4db0:	movwcs	lr, #1964	; 0x7ac
    4db4:			; <UNDEFINED> instruction: 0xf000702b
    4db8:			; <UNDEFINED> instruction: 0xf805f821
    4dbc:	bl	fe9579c8 <pclose@plt+0xfe954b20>
    4dc0:	strmi	r0, [r7], -r6, lsl #20
    4dc4:	strb	r4, [ip, -r4, lsl #12]!
    4dc8:			; <UNDEFINED> instruction: 0xe7a34699
    4dcc:	andeq	pc, r0, r0, lsl r9	; <UNPREDICTABLE>
    4dd0:	andeq	pc, r0, sl, lsl #18
    4dd4:	cmnlt	r0, r0, lsl r5
    4dd8:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    4ddc:			; <UNDEFINED> instruction: 0xf7ff4604
    4de0:			; <UNDEFINED> instruction: 0x4603ff1b
    4de4:			; <UNDEFINED> instruction: 0x4620b118
    4de8:			; <UNDEFINED> instruction: 0xf7fd461c
    4dec:	strtmi	lr, [r0], -r0, lsl #25
    4df0:	stmdami	r1, {r4, r8, sl, fp, ip, sp, pc}
    4df4:			; <UNDEFINED> instruction: 0xe7ef4478
    4df8:	andeq	pc, r0, ip, asr #14
    4dfc:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e00:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e04:	svcmi	0x00f0e92d
    4e08:			; <UNDEFINED> instruction: 0xf8df447a
    4e0c:	addlt	r4, sp, r4, ror r8
    4e10:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    4e14:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e18:	movwls	r6, #47131	; 0xb81b
    4e1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e20:	strcc	pc, [r4], #-2260	; 0xfffff72c
    4e24:	blcs	c96010 <pclose@plt+0xc93168>
    4e28:	msrhi	(UNDEF: 113), r0
    4e2c:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4e30:			; <UNDEFINED> instruction: 0xf8c43301
    4e34:	strmi	r3, [r5], -r4, lsl #8
    4e38:	blvs	fe71b06c <pclose@plt+0xfe7181c4>
    4e3c:	stmdavc	lr!, {r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    4e40:	ldrtmi	r4, [r3], -pc, lsr #12
    4e44:	ands	fp, r3, #491520	; 0x78000
    4e48:	svccc	0x0001f817
    4e4c:	blcs	831be0 <pclose@plt+0x82ed38>
    4e50:	blcs	274ab8 <pclose@plt+0x271c10>
    4e54:	bl	fe9f963c <pclose@plt+0xfe9f6794>
    4e58:			; <UNDEFINED> instruction: 0xf1b80805
    4e5c:			; <UNDEFINED> instruction: 0xf0000f03
    4e60:			; <UNDEFINED> instruction: 0xf1b880b8
    4e64:	subsle	r0, r8, r8, lsl #30
    4e68:	svceq	0x0009f1b8
    4e6c:			; <UNDEFINED> instruction: 0xf1b8d07c
    4e70:			; <UNDEFINED> instruction: 0xf0400f0a
    4e74:			; <UNDEFINED> instruction: 0xf8df8118
    4e78:			; <UNDEFINED> instruction: 0x46421814
    4e7c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4e80:	svc	0x00c6f7fd
    4e84:			; <UNDEFINED> instruction: 0xf0002800
    4e88:			; <UNDEFINED> instruction: 0xf8df8394
    4e8c:	strtmi	r0, [sl], -r4, lsl #16
    4e90:	strcs	r4, [r0, #-1601]	; 0xfffff9bf
    4e94:			; <UNDEFINED> instruction: 0xf0044478
    4e98:	and	pc, sl, sp, asr #31
    4e9c:			; <UNDEFINED> instruction: 0xff9af7ff
    4ea0:	svclt	0x00181e04
    4ea4:	strb	r4, [sl, r5, lsr #12]
    4ea8:			; <UNDEFINED> instruction: 0xf7ff4628
    4eac:			; <UNDEFINED> instruction: 0x4605fe97
    4eb0:			; <UNDEFINED> instruction: 0x4620bb70
    4eb4:	ldc	7, cr15, [sl], {253}	; 0xfd
    4eb8:			; <UNDEFINED> instruction: 0x27d8f8df
    4ebc:			; <UNDEFINED> instruction: 0xf8d2447a
    4ec0:	blcc	51ed8 <pclose@plt+0x4f030>
    4ec4:	strcc	pc, [r4], #-2242	; 0xfffff73e
    4ec8:			; <UNDEFINED> instruction: 0x27ccf8df
    4ecc:	sbfxcc	pc, pc, #17, #13
    4ed0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ed4:	blls	2def44 <pclose@plt+0x2dc09c>
    4ed8:			; <UNDEFINED> instruction: 0xf040405a
    4edc:	strtmi	r8, [r8], -fp, asr #7
    4ee0:	pop	{r0, r2, r3, ip, sp, pc}
    4ee4:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4ee8:			; <UNDEFINED> instruction: 0x81b6f000
    4eec:	strbmi	r4, [r0], -r1, lsl #12
    4ef0:			; <UNDEFINED> instruction: 0xff96f00d
    4ef4:	ldmdavc	fp!, {r7, r9, sl, lr}
    4ef8:			; <UNDEFINED> instruction: 0xf0402b00
    4efc:			; <UNDEFINED> instruction: 0xf8df8136
    4f00:	stcge	7, cr2, [r2, #-624]	; 0xfffffd90
    4f04:			; <UNDEFINED> instruction: 0x21234643
    4f08:			; <UNDEFINED> instruction: 0x4628447a
    4f0c:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4f10:			; <UNDEFINED> instruction: 0xf7fd4628
    4f14:			; <UNDEFINED> instruction: 0x4605ee5a
    4f18:			; <UNDEFINED> instruction: 0xf8dfe7cb
    4f1c:	strbmi	r1, [r2], -r4, lsl #15
    4f20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4f24:	svc	0x0074f7fd
    4f28:			; <UNDEFINED> instruction: 0xf0002800
    4f2c:			; <UNDEFINED> instruction: 0xf8df81a5
    4f30:			; <UNDEFINED> instruction: 0x46421774
    4f34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4f38:	svc	0x006af7fd
    4f3c:			; <UNDEFINED> instruction: 0xd1a42800
    4f40:			; <UNDEFINED> instruction: 0x1764f8df
    4f44:	ldrbtmi	r1, [r9], #-3192	; 0xfffff388
    4f48:			; <UNDEFINED> instruction: 0xf922f002
    4f4c:	strmi	r7, [r5], -r3, lsl #16
    4f50:	adcle	r2, lr, r0, lsl #22
    4f54:			; <UNDEFINED> instruction: 0x212b4602
    4f58:	svclt	0x00082b20
    4f5c:			; <UNDEFINED> instruction: 0xf8127011
    4f60:	blcs	14b6c <pclose@plt+0x11cc4>
    4f64:			; <UNDEFINED> instruction: 0xe7a4d1f8
    4f68:			; <UNDEFINED> instruction: 0x1740f8df
    4f6c:	strtmi	r4, [r8], -r2, asr #12
    4f70:			; <UNDEFINED> instruction: 0xf7fd4479
    4f74:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4f78:	tsthi	r5, #0	; <UNPREDICTABLE>
    4f7c:			; <UNDEFINED> instruction: 0x1730f8df
    4f80:	strtmi	r4, [r8], -r2, asr #12
    4f84:			; <UNDEFINED> instruction: 0xf7fd4479
    4f88:	strmi	lr, [r2], -r4, asr #30
    4f8c:			; <UNDEFINED> instruction: 0xf0002800
    4f90:			; <UNDEFINED> instruction: 0xf8df8131
    4f94:	strbmi	r1, [r2], -r0, lsr #14
    4f98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4f9c:	svc	0x0038f7fd
    4fa0:	stmdacs	r0, {r1, r9, sl, lr}
    4fa4:	svcge	0x0071f47f
    4fa8:	ldclne	6, cr4, [r8], #-68	; 0xffffffbc
    4fac:	bl	4c2fa8 <pclose@plt+0x4c0100>
    4fb0:			; <UNDEFINED> instruction: 0xf7fd4605
    4fb4:	strmi	lr, [r1], -sl, lsr #29
    4fb8:	tstls	r1, r8, lsr #12
    4fbc:	stc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4fc0:	strmi	r9, [r2], -r1, lsl #18
    4fc4:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    4fc8:			; <UNDEFINED> instruction: 0xf0064478
    4fcc:			; <UNDEFINED> instruction: 0x4605fc77
    4fd0:	stmdavc	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    4fd4:			; <UNDEFINED> instruction: 0xf47f2b67
    4fd8:	stmdavc	fp!, {r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    4fdc:			; <UNDEFINED> instruction: 0xf47f2b65
    4fe0:	stmiavc	fp!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
    4fe4:			; <UNDEFINED> instruction: 0xf47f2b74
    4fe8:	ldmdavc	fp!, {r4, r6, r8, r9, sl, fp, sp, pc}
    4fec:	svclt	0x00182b20
    4ff0:	tstle	r5, r9, lsl #22
    4ff4:	svccc	0x0001f817
    4ff8:	svclt	0x00182b09
    4ffc:	rscsle	r2, r9, r0, lsr #22
    5000:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    5004:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5008:	b	ff443004 <pclose@plt+0xff44015c>
    500c:			; <UNDEFINED> instruction: 0xf0002800
    5010:			; <UNDEFINED> instruction: 0xf8df82dd
    5014:	ldrtmi	r1, [r8], -ip, lsr #13
    5018:			; <UNDEFINED> instruction: 0xf7fd4479
    501c:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    5020:	rschi	pc, r5, #0
    5024:			; <UNDEFINED> instruction: 0x169cf8df
    5028:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    502c:	b	fefc3028 <pclose@plt+0xfefc0180>
    5030:			; <UNDEFINED> instruction: 0xf0002800
    5034:			; <UNDEFINED> instruction: 0xf8df82ec
    5038:			; <UNDEFINED> instruction: 0x46381690
    503c:			; <UNDEFINED> instruction: 0xf7fd4479
    5040:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    5044:	rschi	pc, r9, #0
    5048:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    504c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5050:	b	feb4304c <pclose@plt+0xfeb401a4>
    5054:			; <UNDEFINED> instruction: 0xf0002800
    5058:			; <UNDEFINED> instruction: 0xf8df82e9
    505c:			; <UNDEFINED> instruction: 0x46381674
    5060:			; <UNDEFINED> instruction: 0xf7fd4479
    5064:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    5068:	rschi	pc, r8, #0
    506c:			; <UNDEFINED> instruction: 0x1664f8df
    5070:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5074:	b	fe6c3070 <pclose@plt+0xfe6c01c8>
    5078:			; <UNDEFINED> instruction: 0xf0002800
    507c:			; <UNDEFINED> instruction: 0xf8df82f0
    5080:			; <UNDEFINED> instruction: 0x46381658
    5084:			; <UNDEFINED> instruction: 0xf7fd4479
    5088:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    508c:	sbcshi	pc, ip, #64	; 0x40
    5090:			; <UNDEFINED> instruction: 0x3648f8df
    5094:			; <UNDEFINED> instruction: 0x0648f8df
    5098:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    509c:			; <UNDEFINED> instruction: 0xf0066819
    50a0:	strmi	pc, [r5], -sp, lsl #24
    50a4:			; <UNDEFINED> instruction: 0xf1b8e705
    50a8:			; <UNDEFINED> instruction: 0xd1270f07
    50ac:			; <UNDEFINED> instruction: 0x1634f8df
    50b0:	strtmi	r4, [r8], -r2, asr #12
    50b4:			; <UNDEFINED> instruction: 0xf7fd4479
    50b8:	stmdacs	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    50bc:	rsbshi	pc, pc, #0
    50c0:			; <UNDEFINED> instruction: 0x1624f8df
    50c4:	strtmi	r4, [r8], -r2, asr #12
    50c8:			; <UNDEFINED> instruction: 0xf7fd4479
    50cc:	strmi	lr, [r2], -r2, lsr #29
    50d0:			; <UNDEFINED> instruction: 0xf47f2800
    50d4:			; <UNDEFINED> instruction: 0x4611aeda
    50d8:			; <UNDEFINED> instruction: 0xf7fd1c78
    50dc:	addlt	lr, r1, #124, 20	; 0x7c000
    50e0:			; <UNDEFINED> instruction: 0x0608f8df
    50e4:			; <UNDEFINED> instruction: 0xf0064478
    50e8:	strmi	pc, [r5], -r9, ror #23
    50ec:			; <UNDEFINED> instruction: 0xf8dfe6e1
    50f0:	strcs	r0, [r0, #-1536]	; 0xfffffa00
    50f4:			; <UNDEFINED> instruction: 0xf0044478
    50f8:	usat	pc, #5, sp, lsl #29	; <UNPREDICTABLE>
    50fc:	svceq	0x0001f1b8
    5100:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    5104:	strbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5108:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    510c:	ldc	7, cr15, [r0], #1012	; 0x3f4
    5110:			; <UNDEFINED> instruction: 0xf43f2800
    5114:	ldmdavc	fp!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    5118:	blcs	252d24 <pclose@plt+0x24fe7c>
    511c:	blcs	834d84 <pclose@plt+0x831edc>
    5120:			; <UNDEFINED> instruction: 0xf817d105
    5124:	blcs	254d30 <pclose@plt+0x251e88>
    5128:	blcs	834d90 <pclose@plt+0x831ee8>
    512c:	blcs	39518 <pclose@plt+0x36670>
    5130:	addshi	pc, r2, r0
    5134:	ldrtmi	r2, [r8], -r0, lsl #4
    5138:			; <UNDEFINED> instruction: 0xf7fd4611
    513c:	ldmdavc	sl!, {r2, r3, r6, r9, fp, sp, lr, pc}
    5140:	stmdblt	sl!, {r7, r9, sl, lr}
    5144:			; <UNDEFINED> instruction: 0xf817e25b
    5148:	bcs	10d54 <pclose@plt+0xdeac>
    514c:	subshi	pc, r7, #0
    5150:	svclt	0x00182a20
    5154:	mvnsle	r2, r9, lsl #20
    5158:			; <UNDEFINED> instruction: 0xf0002e21
    515c:	ldmdavc	fp!, {r0, r1, r4, r6, r9, pc}
    5160:			; <UNDEFINED> instruction: 0xf43f2b00
    5164:			; <UNDEFINED> instruction: 0xf1a6aecc
    5168:	blcs	2465f4 <pclose@plt+0x24374c>
    516c:	blcs	834dd4 <pclose@plt+0x831f2c>
    5170:			; <UNDEFINED> instruction: 0xf817d108
    5174:	blcs	254d80 <pclose@plt+0x251ed8>
    5178:	blcs	834de0 <pclose@plt+0x831f38>
    517c:	blcs	39568 <pclose@plt+0x366c0>
    5180:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {1}
    5184:	ldrtmi	r2, [r8], -r0, lsl #4
    5188:			; <UNDEFINED> instruction: 0xf7fd4611
    518c:	ldmdavc	fp!, {r2, r5, r9, fp, sp, lr, pc}
    5190:	and	fp, r6, fp, lsl r9
    5194:	svccc	0x0001f817
    5198:	blcs	83160c <pclose@plt+0x82e764>
    519c:	blcs	274e04 <pclose@plt+0x271f5c>
    51a0:	mcrcs	1, 1, sp, cr15, cr8, {7}
    51a4:	mcrcs	8, 1, sp, cr0, cr10, {2}
    51a8:	vstrcs.16	s26, [lr, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    51ac:	movwge	sp, #10318	; 0x284e
    51b0:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    51b4:			; <UNDEFINED> instruction: 0x47184413
    51b8:	andeq	r0, r0, fp, lsl #1
    51bc:	muleq	r0, r5, r0
    51c0:	muleq	r0, r5, r0
    51c4:	muleq	r0, r5, r0
    51c8:	andeq	r0, r0, sp, ror r0
    51cc:	andeq	r0, r0, r9, rrx
    51d0:	muleq	r0, r5, r0
    51d4:	muleq	r0, r5, r0
    51d8:	muleq	r0, r5, r0
    51dc:	andeq	r0, r0, r3, rrx
    51e0:	andeq	r0, r0, pc, asr r0
    51e4:	muleq	r0, r5, r0
    51e8:	andeq	r0, r0, r9, asr r0
    51ec:	muleq	r0, r5, r0
    51f0:			; <UNDEFINED> instruction: 0xfffffd2f
    51f4:	ldclne	6, cr4, [r8], #-68	; 0xffffffbc
    51f8:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51fc:			; <UNDEFINED> instruction: 0xf8df4601
    5200:	vsri.64	q8, q12, #63
    5204:	ldrbtmi	r6, [r8], #-262	; 0xfffffefa
    5208:	blx	164122a <pclose@plt+0x163e382>
    520c:	ldrb	r4, [r0], -r5, lsl #12
    5210:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    5214:	strmi	lr, [r0], #1647	; 0x66f
    5218:	blx	3ebd6 <pclose@plt+0x3bd2e>
    521c:	strbt	pc, [sl], -r8, lsl #16	; <UNPREDICTABLE>
    5220:	svclt	0x00183800
    5224:			; <UNDEFINED> instruction: 0xf1b82001
    5228:	svclt	0x00140f00
    522c:			; <UNDEFINED> instruction: 0xf04f4680
    5230:	strbt	r0, [r0], -r0, lsl #16
    5234:	strmi	fp, [r1], -r0, lsl #3
    5238:			; <UNDEFINED> instruction: 0xf00d4640
    523c:			; <UNDEFINED> instruction: 0x4688ff3b
    5240:	blx	fec3ebac <pclose@plt+0xfec3bd04>
    5244:	b	140344c <pclose@plt+0x14005a4>
    5248:			; <UNDEFINED> instruction: 0xe6541858
    524c:	strteq	pc, [ip], #2271	; 0x8df
    5250:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    5254:	stc2l	0, cr15, [lr, #16]!
    5258:	strt	r2, [sl], -r0, lsl #10
    525c:	mvnsle	r2, ip, ror lr
    5260:	movweq	lr, #35408	; 0x8a50
    5264:			; <UNDEFINED> instruction: 0xf04fbf14
    5268:			; <UNDEFINED> instruction: 0xf04f0801
    526c:	strb	r0, [r2], -r0, lsl #16
    5270:	strpl	pc, [ip], #2271	; 0x8df
    5274:			; <UNDEFINED> instruction: 0xe64b447d
    5278:	mulhi	r1, r7, r8
    527c:			; <UNDEFINED> instruction: 0xf1b81c7e
    5280:			; <UNDEFINED> instruction: 0xf0000f00
    5284:	ldmvc	sl!, {r0, r3, r4, r6, r7, r8, pc}
    5288:	ldrtmi	r4, [r1], -r4, lsl #13
    528c:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    5290:	svceq	0x005cf1b8
    5294:	andle	r4, sp, r0, ror r6
    5298:	bcs	c3c0 <pclose@plt+0x9518>
    529c:	stmvc	fp, {r4, r5, r6, ip, lr, pc}
    52a0:	usatmi	r4, #20, r0, lsl #13
    52a4:	svceq	0x005cf1b8
    52a8:	mvfeqs	f7, #0.5
    52ac:	ldrmi	r4, [sl], -r1, lsl #12
    52b0:	mvnsle	r4, r0, ror r6
    52b4:	rsble	r2, r5, r0, lsl #20
    52b8:			; <UNDEFINED> instruction: 0x460d2a78
    52bc:	svchi	0x0002f815
    52c0:	bcs	16fb3d4 <pclose@plt+0x16f852c>
    52c4:			; <UNDEFINED> instruction: 0xf1a2d933
    52c8:	blcs	706040 <pclose@plt+0x703198>
    52cc:	ldm	pc, {r0, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    52d0:	ldccc	0, cr15, [r2], #-12
    52d4:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    52d8:	ldccc	12, cr3, [ip], #-200	; 0xffffff38
    52dc:	ldccc	12, cr3, [ip], #-200	; 0xffffff38
    52e0:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    52e4:	ldccc	12, cr3, [ip], #-200	; 0xffffff38
    52e8:	ldccc	12, cr3, [r2], #-200	; 0xffffff38
    52ec:	andeq	r3, pc, r2, lsr ip	; <UNPREDICTABLE>
    52f0:	svceq	0x0000f1b8
    52f4:	stmiavc	sl, {r1, r2, r6, ip, lr, pc}^
    52f8:	eorsle	r2, sp, r0, lsl #20
    52fc:	nopeq	{40}	; 0x28
    5300:	teqeq	r0, r8, lsr #3	; <UNPREDICTABLE>
    5304:	sbclt	r3, r9, #66560	; 0x10400
    5308:	stmdbcs	r9, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
    530c:	blcs	175134 <pclose@plt+0x17228c>
    5310:			; <UNDEFINED> instruction: 0xf022d830
    5314:			; <UNDEFINED> instruction: 0xf1a20320
    5318:	blcc	10457e0 <pclose@plt+0x1042938>
    531c:	svclt	0x00882909
    5320:	strtmi	r2, [r9], -r5, lsl #22
    5324:	usatmi	fp, #20, ip, lsl #31
    5328:	mvfeqs	f7, #0.5
    532c:	bcs	8bf1f4 <pclose@plt+0x8bc34c>
    5330:	bcs	9f933c <pclose@plt+0x9f6494>
    5334:			; <UNDEFINED> instruction: 0xf1b8d109
    5338:			; <UNDEFINED> instruction: 0xf0000f00
    533c:	stmiavc	sl, {r2, r4, r5, r6, r8, pc}^
    5340:			; <UNDEFINED> instruction: 0x462946f4
    5344:	mvfeqs	f7, #0.5
    5348:			; <UNDEFINED> instruction: 0xf1b8e7a2
    534c:	andsle	r0, r9, r0, lsl #30
    5350:	orrlt	r7, fp, fp, asr #17
    5354:	bcs	1d3c1c <pclose@plt+0x1d0d74>
    5358:			; <UNDEFINED> instruction: 0xf1a8d80b
    535c:	sbcslt	r0, r2, #48, 4
    5360:	stmdale	r6, {r0, r1, r2, r9, fp, sp}
    5364:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    5368:	svclt	0x009c2a07
    536c:			; <UNDEFINED> instruction: 0xf10e46f4
    5370:	ldrmi	r0, [sl], -r1, lsl #28
    5374:	str	r4, [fp, r9, lsr #12]
    5378:	svceq	0x005cf1b8
    537c:	andle	r4, r1, r0, ror r6
    5380:	andeq	pc, r1, lr, lsl #2
    5384:	stmia	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5388:			; <UNDEFINED> instruction: 0x46057879
    538c:	stmdbcs	r0, {r1, r9, sl, lr}
    5390:			; <UNDEFINED> instruction: 0xf04fd04b
    5394:			; <UNDEFINED> instruction: 0xf04f0a5c
    5398:			; <UNDEFINED> instruction: 0xf04f090d
    539c:			; <UNDEFINED> instruction: 0xf04f080c
    53a0:			; <UNDEFINED> instruction: 0xf04f0e0a
    53a4:	ldmdbcs	ip, {r0, r1, r3, sl, fp}^
    53a8:			; <UNDEFINED> instruction: 0xf802d042
    53ac:			; <UNDEFINED> instruction: 0x1c731b01
    53b0:	stmdbcs	r0, {r0, r4, r5, r6, fp, ip, sp, lr}
    53b4:			; <UNDEFINED> instruction: 0x461ed039
    53b8:	ldmvc	r1!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    53bc:	ldmvc	r7!, {r0, r3, r5, r7, r8, r9, ip, sp, pc}^
    53c0:			; <UNDEFINED> instruction: 0xf0002f00
    53c4:			; <UNDEFINED> instruction: 0xf1a1811a
    53c8:			; <UNDEFINED> instruction: 0xf0210330
    53cc:	stmdacc	r1, {r5}^
    53d0:	blcs	271f44 <pclose@plt+0x26f09c>
    53d4:	stmdacs	r5, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
    53d8:	mrshi	pc, (UNDEF: 47)	; <UNPREDICTABLE>
    53dc:	eorseq	pc, r0, r7, lsr #3
    53e0:	bleq	841484 <pclose@plt+0x83e5dc>
    53e4:	bleq	1081a98 <pclose@plt+0x107ebf0>
    53e8:	stmdacs	r9, {r6, r7, r9, ip, sp, pc}
    53ec:			; <UNDEFINED> instruction: 0xf1bbbf88
    53f0:	vmax.f32	d0, d0, d5
    53f4:	ldmdbcs	r9!, {r1, r8, pc}
    53f8:	teqhi	r9, r0, asr #4	; <UNPREDICTABLE>
    53fc:	vmla.i8	q1, q0, q3
    5400:			; <UNDEFINED> instruction: 0xf1a18134
    5404:	tsteq	fp, r7, lsr r3
    5408:	svccs	0x0039b2db
    540c:	svccs	0x0046d906
    5410:			; <UNDEFINED> instruction: 0xf1a7bf94
    5414:			; <UNDEFINED> instruction: 0xf1a70137
    5418:	sbclt	r0, r8, #-1073741803	; 0xc0000015
    541c:			; <UNDEFINED> instruction: 0xf8024403
    5420:	ldmdbvc	r1!, {r0, r8, r9, fp, ip, sp}
    5424:	stmdbcs	r0, {r0, r1, r4, r5, r8, sl, fp, ip}
    5428:	movwcs	sp, #453	; 0x1c5
    542c:	strb	r7, [r0, #-19]	; 0xffffffed
    5430:	stmdacs	r0, {r4, r5, r6, fp, ip, sp, lr}
    5434:	ldmdacs	r8!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    5438:	addhi	pc, r4, r0, lsl #4
    543c:	vtst.8	q9, q0, <illegal reg q5.5>
    5440:			; <UNDEFINED> instruction: 0xf1a080a5
    5444:	blcs	7061bc <pclose@plt+0x703314>
    5448:	tstge	r2, ip, ror r8
    544c:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    5450:	smladmi	r8, r9, r4, r4
    5454:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5458:	strdeq	r0, [r0], -r1
    545c:	strdeq	r0, [r0], -r1
    5460:	strdeq	r0, [r0], -r1
    5464:	strdeq	r0, [r0], -r1
    5468:	strdeq	r0, [r0], -r1
    546c:	andeq	r0, r0, r9, asr #1
    5470:	strdeq	r0, [r0], -r1
    5474:	strdeq	r0, [r0], -r1
    5478:	strdeq	r0, [r0], -r1
    547c:	strheq	r0, [r0], -r9
    5480:	strdeq	r0, [r0], -r1
    5484:	strdeq	r0, [r0], -r1
    5488:	strdeq	r0, [r0], -r1
    548c:	strdeq	r0, [r0], -r1
    5490:	strdeq	r0, [r0], -r1
    5494:	strdeq	r0, [r0], -r1
    5498:	strdeq	r0, [r0], -r1
    549c:	andeq	r0, r0, r9, lsr #1
    54a0:	strdeq	r0, [r0], -r1
    54a4:	strdeq	r0, [r0], -r1
    54a8:	strdeq	r0, [r0], -r1
    54ac:	muleq	r0, r9, r0
    54b0:	strdeq	r0, [r0], -r1
    54b4:	andeq	r0, r0, r5, lsl #1
    54b8:	strdeq	r0, [r0], -r1
    54bc:	andeq	r0, r0, r5, ror r0
    54c0:	strdeq	r0, [r0], -r1
    54c4:			; <UNDEFINED> instruction: 0xffffff67
    54c8:	blgt	834d8 <pclose@plt+0x80630>
    54cc:	ldmvc	r1!, {r0, r1, r4, r5, r7, sl, fp, ip}
    54d0:	adcle	r2, sl, r0, lsl #18
    54d4:			; <UNDEFINED> instruction: 0xe766461e
    54d8:	tsteq	r9, pc, asr #32	; <UNPREDICTABLE>
    54dc:	blne	834ec <pclose@plt+0x80644>
    54e0:	ldcne	8, cr7, [r3], #708	; 0x2c4
    54e4:	adcle	r2, r0, r0, lsl #18
    54e8:	smmla	ip, lr, r6, r4
    54ec:	blls	834fc <pclose@plt+0x80654>
    54f0:	ldmvc	r1!, {r0, r1, r4, r5, r7, sl, fp, ip}
    54f4:	addsle	r2, r8, r0, lsl #18
    54f8:	smmla	r4, lr, r6, r4
    54fc:	bl	8350c <pclose@plt+0x80664>
    5500:	ldmvc	r1!, {r0, r1, r4, r5, r7, sl, fp, ip}
    5504:	addsle	r2, r0, r0, lsl #18
    5508:	smlald	r4, ip, lr, r6
    550c:	blhi	8351c <pclose@plt+0x80674>
    5510:	ldmvc	r1!, {r0, r1, r4, r5, r7, sl, fp, ip}
    5514:	addle	r2, r8, r0, lsl #18
    5518:	smlald	r4, r4, lr, r6	; <UNPREDICTABLE>
    551c:	tsteq	r8, pc, asr #32	; <UNPREDICTABLE>
    5520:	blne	83530 <pclose@plt+0x80688>
    5524:	ldcne	8, cr7, [r3], #708	; 0x2c4
    5528:			; <UNDEFINED> instruction: 0xf43f2900
    552c:	ssub16mi	sl, lr, lr
    5530:			; <UNDEFINED> instruction: 0xf802e739
    5534:	fldmiaxne	r3!, {d10-d9}	;@ Deprecated
    5538:	stmdbcs	r0, {r0, r4, r5, r7, fp, ip, sp, lr}
    553c:	svcge	0x0075f43f
    5540:			; <UNDEFINED> instruction: 0xe730461e
    5544:	stmdbcs	r0, {r0, r4, r5, r7, fp, ip, sp, lr}
    5548:	svcge	0x006ff43f
    554c:	svccs	0x000078f7
    5550:	ldmdacc	r0!, {r0, r1, r4, r6, ip, lr, pc}
    5554:	blcs	1f2068 <pclose@plt+0x1ef1c0>
    5558:			; <UNDEFINED> instruction: 0xf1a1d84f
    555c:	blx	17c6224 <pclose@plt+0x17c337c>
    5560:			; <UNDEFINED> instruction: 0xf1bbfb83
    5564:	stmdale	r8, {r0, r1, r2, r8, r9, sl, fp}^
    5568:	rscslt	r3, pc, #48, 30	; 0xc0
    556c:	stmdale	r4, {r0, r1, r2, r8, r9, sl, fp, sp}^
    5570:	sbceq	lr, r0, r3, lsl #22
    5574:	bleq	141994 <pclose@plt+0x13eaec>
    5578:	biceq	lr, r0, #7168	; 0x1c00
    557c:	blcc	8358c <pclose@plt+0x806e4>
    5580:	stmdbcs	r0, {r0, r4, r5, r8, fp, ip, sp, lr}
    5584:	svcge	0x0051f43f
    5588:	smlsd	ip, lr, r6, r4
    558c:	andle	r2, r1, r2, lsr #16
    5590:	bicsle	r2, r7, r7, lsr #16
    5594:	bleq	835a4 <pclose@plt+0x806fc>
    5598:	ldmvc	r1!, {r0, r1, r4, r5, r7, sl, fp, ip}
    559c:			; <UNDEFINED> instruction: 0xf43f2900
    55a0:	ldrmi	sl, [lr], -r4, asr #30
    55a4:			; <UNDEFINED> instruction: 0x4601e6ff
    55a8:			; <UNDEFINED> instruction: 0xf7ff1c78
    55ac:	strmi	pc, [r5], -fp, asr #16
    55b0:	cfldrdne	mvd14, [r8], #-508	; 0xfffffe04
    55b4:			; <UNDEFINED> instruction: 0xf7ff2101
    55b8:	strmi	pc, [r5], -r5, asr #16
    55bc:	ldmdbmi	r1, {r0, r3, r4, r5, r6, sl, sp, lr, pc}^
    55c0:	ldrbtmi	r1, [r9], #-3192	; 0xfffff388
    55c4:	stc2l	0, cr15, [r4, #4]!
    55c8:	ldrbt	r4, [r2], #-1541	; 0xfffff9fb
    55cc:			; <UNDEFINED> instruction: 0xf9f8f005
    55d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    55d4:	cfstrdge	mvd15, [sp], #-508	; 0xfffffe04
    55d8:	b	1f435d4 <pclose@plt+0x1f4072c>
    55dc:			; <UNDEFINED> instruction: 0xf7fd6800
    55e0:	strmi	lr, [r1], -r8, asr #19
    55e4:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    55e8:	stc2	0, cr15, [r4], #-16
    55ec:			; <UNDEFINED> instruction: 0xf005e461
    55f0:			; <UNDEFINED> instruction: 0xf7fdfc35
    55f4:	strmi	lr, [r5], -sl, ror #21
    55f8:			; <UNDEFINED> instruction: 0x3602e45b
    55fc:	mcrcs	6, 1, lr, cr1, cr3, {6}
    5600:	cfldrdge	mvd15, [sp], #-508	; 0xfffffe04
    5604:			; <UNDEFINED> instruction: 0xf888fab8
    5608:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    560c:			; <UNDEFINED> instruction: 0xf005e5a7
    5610:			; <UNDEFINED> instruction: 0xf7fdfdcb
    5614:			; <UNDEFINED> instruction: 0x4605eada
    5618:			; <UNDEFINED> instruction: 0xf005e44b
    561c:			; <UNDEFINED> instruction: 0xf7fdfb39
    5620:			; <UNDEFINED> instruction: 0x4605ead4
    5624:			; <UNDEFINED> instruction: 0xf10ce445
    5628:	strt	r0, [fp], r2
    562c:	stc2l	0, cr15, [r8, #20]
    5630:	b	ff2c362c <pclose@plt+0xff2c0784>
    5634:	ldrt	r4, [ip], #-1541	; 0xfffff9fb
    5638:	strt	r2, [r3], r1
    563c:	ldc2	0, cr15, [sl, #20]!
    5640:	b	ff0c363c <pclose@plt+0xff0c0794>
    5644:	ldrt	r4, [r4], #-1541	; 0xfffff9fb
    5648:			; <UNDEFINED> instruction: 0x46394830
    564c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    5650:	blx	ffc4166a <pclose@plt+0xffc3e7c2>
    5654:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    5658:	blx	feec1672 <pclose@plt+0xfeebe7ca>
    565c:			; <UNDEFINED> instruction: 0xf005e429
    5660:			; <UNDEFINED> instruction: 0xf7fdfdb5
    5664:			; <UNDEFINED> instruction: 0x4605eab2
    5668:			; <UNDEFINED> instruction: 0xf1a1e423
    566c:	tsteq	fp, r7, asr r3
    5670:			; <UNDEFINED> instruction: 0xe6cab2db
    5674:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5678:	andeq	r2, r2, r4, ror lr
    567c:	andeq	r0, r0, ip, lsr #6
    5680:			; <UNDEFINED> instruction: 0x000233b6
    5684:	andeq	r2, r2, r8, asr lr
    5688:	andeq	r0, r0, r8, ror r3
    568c:	andeq	lr, r0, sl, lsr r7
    5690:	andeq	lr, r0, r8, lsr #15
    5694:	andeq	r3, r2, ip, lsl #6
    5698:	andeq	r2, r2, ip, lsr #27
    569c:	andeq	lr, r0, r0, lsr r7
    56a0:	andeq	lr, r0, lr, ror r6
    56a4:	muleq	r0, lr, r6
    56a8:	andeq	lr, r0, r6, lsl #13
    56ac:	andeq	lr, r0, ip, lsr r6
    56b0:	andeq	lr, r0, r4, ror #12
    56b4:	andeq	lr, r0, sl, asr r6
    56b8:	andeq	lr, r0, r8, lsr r6
    56bc:	andeq	lr, r0, r2, ror #9
    56c0:	ldrdeq	lr, [r0], -r4
    56c4:	andeq	lr, r0, sl, asr #9
    56c8:	andeq	lr, r0, r4, asr #9
    56cc:			; <UNDEFINED> instruction: 0x0000e4ba
    56d0:			; <UNDEFINED> instruction: 0x0000e4b0
    56d4:	andeq	lr, r0, sl, lsr #9
    56d8:	andeq	lr, r0, r0, lsr #9
    56dc:	andeq	r2, r2, ip, ror #30
    56e0:	andeq	lr, r0, sl, lsl #5
    56e4:	andeq	lr, r0, r0, lsl r5
    56e8:	andeq	lr, r0, r8, lsl r5
    56ec:	andeq	lr, r0, r0, asr #4
    56f0:	ldrdeq	lr, [r0], -r4
    56f4:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    56f8:	andeq	lr, r0, lr, lsl r1
    56fc:	andeq	lr, r0, r2, asr #7
    5700:	andeq	pc, r0, ip, asr #5
    5704:	andeq	lr, r0, sl
    5708:	andeq	lr, r0, r2, asr #30
    570c:	andeq	sp, r0, r2, ror #29
    5710:	andeq	sp, r0, lr, lsl #30
    5714:	ldrbmi	lr, [r0, sp, lsr #18]!
    5718:	stmdavc	fp, {r2, r3, r9, sl, lr}
    571c:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
    5720:			; <UNDEFINED> instruction: 0x4606499e
    5724:	ldrbtmi	r4, [r9], #-2718	; 0xfffff562
    5728:	stmpl	sl, {r1, r2, r3, r4, r7, r8, r9, sl, fp, lr}
    572c:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    5730:	strcs	pc, [r4], #-2253	; 0xfffff733
    5734:	andeq	pc, r0, #79	; 0x4f
    5738:	ands	fp, pc, fp, lsl r9	; <UNPREDICTABLE>
    573c:	svccc	0x0001f814
    5740:	blcs	831ed4 <pclose@plt+0x82f02c>
    5744:	blcs	2753ac <pclose@plt+0x272504>
    5748:	stmdavc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    574c:	svclt	0x00182b20
    5750:	tstle	r5, r9, lsl #22
    5754:	svccc	0x0001f814
    5758:	svclt	0x00182b09
    575c:	rscsle	r2, r9, r0, lsr #22
    5760:	ldmdblt	fp, {r1, r5, r9, sl, lr}
    5764:			; <UNDEFINED> instruction: 0xf812e00a
    5768:	teqlt	fp, r1, lsl #30
    576c:	svclt	0x00182b20
    5770:	svclt	0x00142b09
    5774:	movwcs	r2, #769	; 0x301
    5778:			; <UNDEFINED> instruction: 0x7013d1f5
    577c:	ldrbtmi	r4, [fp], #-2954	; 0xfffff476
    5780:	strhi	pc, [r8], #-2259	; 0xfffff72d
    5784:	svceq	0x0000f1b8
    5788:	sbcshi	pc, lr, r0
    578c:	stmdavs	r8!, {r0, r2, r6, r9, sl, lr}^
    5790:			; <UNDEFINED> instruction: 0x4621b118
    5794:	svc	0x000af7fc
    5798:	stmdavs	sp!, {r7, r8, ip, sp, pc}
    579c:	mvnsle	r2, r0, lsl #26
    57a0:	ldrdcc	pc, [r4], -r8
    57a4:			; <UNDEFINED> instruction: 0xf8d8b14b
    57a8:			; <UNDEFINED> instruction: 0xf1b88000
    57ac:			; <UNDEFINED> instruction: 0xf0000f00
    57b0:			; <UNDEFINED> instruction: 0xf8d880cb
    57b4:	blcs	117cc <pclose@plt+0xe924>
    57b8:			; <UNDEFINED> instruction: 0x4645d1f5
    57bc:	ldrdge	pc, [r8], -r5
    57c0:	ldmdbeq	r0, {r0, r2, r8, ip, sp, lr, pc}
    57c4:	svceq	0x0000f1ba
    57c8:	stmiavs	fp!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}^
    57cc:	suble	r2, r3, r0, lsl #22
    57d0:			; <UNDEFINED> instruction: 0x46484976
    57d4:			; <UNDEFINED> instruction: 0xf7fd4479
    57d8:	strmi	lr, [r0], sl, asr #20
    57dc:			; <UNDEFINED> instruction: 0xf0002800
    57e0:	blmi	1ce5af0 <pclose@plt+0x1ce2c48>
    57e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    57e8:			; <UNDEFINED> instruction: 0xf0402b00
    57ec:	stcge	0, cr8, [r1], {166}	; 0xa6
    57f0:	strtmi	lr, [r1], -r5
    57f4:			; <UNDEFINED> instruction: 0xf7fd4630
    57f8:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    57fc:	vst4.16	{d29,d31,d33,d35}, [pc :256], r8
    5800:	strbmi	r6, [r3], -r0, lsl #5
    5804:	strtmi	r2, [r0], -r1, lsl #2
    5808:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    580c:	stmdacs	r0, {r1, r9, sl, lr}
    5810:	strbmi	sp, [r0], -pc, ror #3
    5814:	svc	0x003cf7fc
    5818:	cmnle	r5, r0, lsl #16
    581c:	ldrtmi	r2, [r0], -r0, lsl #4
    5820:			; <UNDEFINED> instruction: 0xf7fd4611
    5824:	stmdacs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
    5828:	stmiavs	fp!, {r1, r3, r4, r6, r8, ip, lr, pc}
    582c:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    5830:	blcs	17138 <pclose@plt+0x14290>
    5834:			; <UNDEFINED> instruction: 0xf7fdd074
    5838:	tstlt	r0, #56, 22	; 0xe000
    583c:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5840:	beq	81984 <pclose@plt+0x7eadc>
    5844:			; <UNDEFINED> instruction: 0xf7fd6800
    5848:			; <UNDEFINED> instruction: 0x4649e894
    584c:	ldmdami	r9, {r1, r9, sl, lr}^
    5850:			; <UNDEFINED> instruction: 0xf0044478
    5854:	ands	pc, r6, pc, ror #21
    5858:			; <UNDEFINED> instruction: 0x46484957
    585c:			; <UNDEFINED> instruction: 0xf7fd4479
    5860:			; <UNDEFINED> instruction: 0x4680ea7a
    5864:			; <UNDEFINED> instruction: 0xf0002800
    5868:	blmi	1465a98 <pclose@plt+0x1462bf0>
    586c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    5870:	adcsle	r2, ip, r0, lsl #22
    5874:			; <UNDEFINED> instruction: 0x46214851
    5878:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    587c:	blx	ff6c1894 <pclose@plt+0xff6be9ec>
    5880:			; <UNDEFINED> instruction: 0xf04fe7b5
    5884:	bmi	1388090 <pclose@plt+0x13851e8>
    5888:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
    588c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5890:	strcc	pc, [r4], #-2269	; 0xfffff723
    5894:	cmnle	lr, sl, asr r0
    5898:			; <UNDEFINED> instruction: 0xf50d4650
    589c:	pop	{r0, r7, r8, sl, fp, sp, lr}
    58a0:			; <UNDEFINED> instruction: 0x464887f0
    58a4:	blx	feac38a8 <pclose@plt+0xfeac0a00>
    58a8:	stmdacs	r0, {r2, r9, sl, lr}
    58ac:			; <UNDEFINED> instruction: 0xf7fdd03d
    58b0:	strtmi	lr, [r1], -lr, asr #17
    58b4:	ldrtmi	r4, [r0], -r2, lsl #12
    58b8:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58bc:	strtmi	r4, [r0], -r7, lsl #12
    58c0:			; <UNDEFINED> instruction: 0xf7fc46b8
    58c4:	svccs	0x0000ef14
    58c8:	ldrtmi	sp, [r8], -r8, lsr #1
    58cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    58d0:	b	6c38cc <pclose@plt+0x6c0a24>
    58d4:	ldmdami	fp!, {r0, r9, sl, lr}
    58d8:			; <UNDEFINED> instruction: 0xf0044478
    58dc:	ldr	pc, [sp, fp, lsr #21]
    58e0:	b	4c38dc <pclose@plt+0x4c0a34>
    58e4:	ldmdami	r8!, {r0, r9, sl, lr}
    58e8:			; <UNDEFINED> instruction: 0xf0044478
    58ec:	ldr	pc, [ip, r3, lsr #21]
    58f0:	b	2c38ec <pclose@plt+0x2c0a44>
    58f4:	ldmdami	r5!, {r0, r9, sl, lr}
    58f8:			; <UNDEFINED> instruction: 0xf0044478
    58fc:			; <UNDEFINED> instruction: 0x4640fa9b
    5900:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5904:	addle	r2, r9, r0, lsl #16
    5908:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    590c:			; <UNDEFINED> instruction: 0xf7fd6800
    5910:			; <UNDEFINED> instruction: 0x4649e830
    5914:	stmdami	lr!, {r1, r9, sl, lr}
    5918:			; <UNDEFINED> instruction: 0xf0044478
    591c:	ldrb	pc, [sp, -fp, lsl #21]!	; <UNPREDICTABLE>
    5920:	beq	81a64 <pclose@plt+0x7ebbc>
    5924:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5928:	stmdbmi	sl!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    592c:	ldrtmi	r4, [r0], -r2, lsl #12
    5930:			; <UNDEFINED> instruction: 0xf7fd4479
    5934:	strmi	lr, [r7], -r4, asr #17
    5938:	stmdami	r7!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    593c:	strbmi	r4, [sl], -r1, lsr #12
    5940:			; <UNDEFINED> instruction: 0xf0044478
    5944:			; <UNDEFINED> instruction: 0xe752fa77
    5948:	ldmpl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
    594c:	ldrdge	pc, [r0], -r3
    5950:	svceq	0x0000f1ba
    5954:	stmdami	r1!, {r0, r1, r2, r4, r7, ip, lr, pc}
    5958:			; <UNDEFINED> instruction: 0xf04f4621
    595c:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
    5960:	blx	dc1978 <pclose@plt+0xdbead0>
    5964:			; <UNDEFINED> instruction: 0xf7fde78f
    5968:	stmdavs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    596c:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5970:	strmi	r4, [r2], -r9, asr #12
    5974:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    5978:	blx	1741990 <pclose@plt+0x173eae8>
    597c:			; <UNDEFINED> instruction: 0xf7fde783
    5980:	stmdavs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    5984:	svc	0x00f4f7fc
    5988:	strmi	r4, [r2], -r9, asr #12
    598c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    5990:	blx	14419a8 <pclose@plt+0x143eb00>
    5994:			; <UNDEFINED> instruction: 0xf7fce777
    5998:	svclt	0x0000eede
    599c:	andeq	r2, r2, r6, asr r5
    59a0:	andeq	r0, r0, ip, lsr #6
    59a4:	andeq	r2, r2, r0, asr r5
    59a8:	andeq	r2, r2, sl, asr #20
    59ac:	ldrdeq	lr, [r0], -r0
    59b0:	andeq	r0, r0, r8, ror r3
    59b4:	andeq	sp, r0, r8, lsl #30
    59b8:	andeq	sp, r0, ip, lsl #29
    59bc:	andeq	sp, r0, sl, lsl #29
    59c0:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    59c4:	andeq	sp, r0, ip, lsr #27
    59c8:	muleq	r0, ip, sp
    59cc:	andeq	sp, r0, ip, lsl #27
    59d0:	andeq	sp, r0, r0, lsr #28
    59d4:	andeq	lr, r0, r0, lsl ip
    59d8:	andeq	sp, r0, r0, lsl #27
    59dc:	andeq	sp, r0, r2, lsl #26
    59e0:	andeq	sp, r0, lr, lsr #26
    59e4:	andeq	sp, r0, lr, asr sp
    59e8:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    59ec:	svcmi	0x00f0e92d
    59f0:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    59f4:	strmi	r8, [r7], -r6, lsl #22
    59f8:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    59fc:	ldrlt	pc, [r4, #-2271]	; 0xfffff721
    5a00:	bcc	fe44122c <pclose@plt+0xfe43e384>
    5a04:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    5a08:	ldrbtmi	fp, [r8], #-139	; 0xffffff75
    5a0c:			; <UNDEFINED> instruction: 0xf10d447b
    5a10:	andls	r0, r4, #32, 16	; 0x200000
    5a14:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    5a18:	bcc	441248 <pclose@plt+0x43e3a0>
    5a1c:	stmib	sp, {r8, r9, sp}^
    5a20:	strbmi	r1, [r2], r1, lsl #6
    5a24:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5a28:	stmdapl	r1, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    5a2c:	tstls	r9, r9, lsl #16
    5a30:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5a34:			; <UNDEFINED> instruction: 0x46526013
    5a38:	ldrtmi	r4, [r8], -r9, asr #12
    5a3c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a40:	blls	74768 <pclose@plt+0x718c0>
    5a44:			; <UNDEFINED> instruction: 0xf8dfb933
    5a48:			; <UNDEFINED> instruction: 0xf85b34d8
    5a4c:	ldmdavs	fp, {r0, r1, ip, sp}
    5a50:	fldmdbxle	ip!, {d2-d1}	;@ Deprecated
    5a54:	ldrdeq	lr, [r7, -sp]
    5a58:	blcs	8e3a6c <pclose@plt+0x8e0bc4>
    5a5c:	stmdbcs	r0, {r0, r1, r3, r5, ip, lr, pc}
    5a60:	blcs	1139e0c <pclose@plt+0x1136f64>
    5a64:	blls	b9c10 <pclose@plt+0xb6d68>
    5a68:	eorsle	r2, r7, r0, lsl #22
    5a6c:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5a70:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5a74:			; <UNDEFINED> instruction: 0xf85b447b
    5a78:			; <UNDEFINED> instruction: 0xf8d32002
    5a7c:	ldmdavs	r3, {r2, r3, sl, lr}
    5a80:	addsmi	fp, ip, #12, 2
    5a84:	ldrmi	sp, [r9], -sl, lsr #32
    5a88:			; <UNDEFINED> instruction: 0xf7fd200a
    5a8c:	stmdbls	r8, {r1, r3, r6, r8, fp, sp, lr, pc}
    5a90:			; <UNDEFINED> instruction: 0xf44fbb19
    5a94:			; <UNDEFINED> instruction: 0xf8df7082
    5a98:			; <UNDEFINED> instruction: 0xf8df2494
    5a9c:	ldrbtmi	r3, [sl], #-1152	; 0xfffffb80
    5aa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5aa4:	subsmi	r9, sl, r9, lsl #22
    5aa8:	eorhi	pc, lr, #64	; 0x40
    5aac:	ldc	0, cr11, [sp], #44	; 0x2c
    5ab0:	pop	{r1, r2, r8, r9, fp, pc}
    5ab4:			; <UNDEFINED> instruction: 0xf8df8ff0
    5ab8:	andcs	r3, r1, #112, 8	; 0x70000000
    5abc:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5ac0:			; <UNDEFINED> instruction: 0xf7fc682b
    5ac4:	stmdavs	r9!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5ac8:			; <UNDEFINED> instruction: 0xf7fd200a
    5acc:	stmdals	r7, {r1, r3, r5, r8, fp, sp, lr, pc}
    5ad0:	blcs	8e3ae4 <pclose@plt+0x8e0c3c>
    5ad4:	stmdbls	r8, {r0, r1, r2, r3, r5, r7, ip, lr, pc}
    5ad8:	stmdals	r7, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    5adc:	blcs	14e3af0 <pclose@plt+0x14e0c48>
    5ae0:	stmdbcs	r1, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
    5ae4:	blcs	13fc240 <pclose@plt+0x13f9398>
    5ae8:	stmdbcs	r2, {r0, r1, r3, r6, ip, lr, pc}
    5aec:	blcs	117c238 <pclose@plt+0x1179390>
    5af0:	stmdavc	r3, {r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    5af4:			; <UNDEFINED> instruction: 0xf0002b52
    5af8:	blcs	13a5ebc <pclose@plt+0x13a3014>
    5afc:	stmvc	r3, {r0, r3, r6, r7, r8, ip, lr, pc}
    5b00:	bicle	r2, r6, r4, asr #22
    5b04:			; <UNDEFINED> instruction: 0xf01378c3
    5b08:	ldrdle	r0, [r2, #255]	; 0xff
    5b0c:	strtcc	pc, [r0], #-2271	; 0xfffff721
    5b10:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    5b14:			; <UNDEFINED> instruction: 0xf85b447b
    5b18:			; <UNDEFINED> instruction: 0xf8d35002
    5b1c:	stmdavs	fp!, {r2, r3, sl, sp}
    5b20:	addsmi	fp, sl, #-2147483646	; 0x80000002
    5b24:	andcs	sp, r1, #42	; 0x2a
    5b28:	mrc	7, 4, APSR_nzcv, cr4, cr12, {7}
    5b2c:	andcs	r6, sl, r9, lsr #16
    5b30:	movwls	r2, #8960	; 0x2300
    5b34:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b38:	stmdavc	r3, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    5b3c:	orrsle	r2, r2, r0, lsr #22
    5b40:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    5b44:	strcs	pc, [ip], #-2259	; 0xfffff72d
    5b48:			; <UNDEFINED> instruction: 0xf0402a00
    5b4c:	blmi	ffd25d90 <pclose@plt+0xffd22ee8>
    5b50:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5b54:	bcs	201c4 <pclose@plt+0x1d31c>
    5b58:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    5b5c:	blcs	202d0 <pclose@plt+0x1d428>
    5b60:	rschi	pc, r8, r0, asr #32
    5b64:	andcs	r4, r1, #240, 22	; 0x3c000
    5b68:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5b6c:			; <UNDEFINED> instruction: 0xf7fc682b
    5b70:	stmdavs	r9!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5b74:			; <UNDEFINED> instruction: 0xf7fd200a
    5b78:	smmls	ip, r4, r8, lr
    5b7c:	movwls	r2, #8960	; 0x2300
    5b80:	stmdavc	r3, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    5b84:	orrle	r2, r4, fp, asr #22
    5b88:			; <UNDEFINED> instruction: 0xf0137883
    5b8c:	ldrdle	r0, [r0, pc]
    5b90:	bmi	ff958b3c <pclose@plt+0xff955c94>
    5b94:			; <UNDEFINED> instruction: 0xf85b447b
    5b98:			; <UNDEFINED> instruction: 0xf8d34002
    5b9c:	stmdavs	r3!, {r2, r3, sl, sp}
    5ba0:	addsmi	fp, sl, #-2147483646	; 0x80000002
    5ba4:	andcs	sp, r1, #6
    5ba8:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    5bac:	andcs	r6, sl, r1, lsr #16
    5bb0:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bb4:	smlattcs	r0, r1, r8, r4
    5bb8:			; <UNDEFINED> instruction: 0xf7fe4478
    5bbc:	andcs	pc, r0, r3, lsr #28
    5bc0:	stmdavc	r2, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    5bc4:	svceq	0x00dff012
    5bc8:	blmi	ff77a100 <pclose@plt+0xff777258>
    5bcc:	ldrbtmi	r4, [fp], #-2774	; 0xfffff52a
    5bd0:	andpl	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    5bd4:	strcs	pc, [ip], #-2259	; 0xfffff72d
    5bd8:	bcs	1fc8c <pclose@plt+0x1cde4>
    5bdc:	str	sp, [r2, r1, lsr #3]!
    5be0:			; <UNDEFINED> instruction: 0xf67f2906
    5be4:	blcs	1271944 <pclose@plt+0x126ea9c>
    5be8:	svcge	0x0053f47f
    5bec:	blcs	13a3d00 <pclose@plt+0x13a0e58>
    5bf0:	svcge	0x004ff47f
    5bf4:	blcs	1463e08 <pclose@plt+0x1460f60>
    5bf8:	svcge	0x004bf47f
    5bfc:	blcs	1563f10 <pclose@plt+0x1561068>
    5c00:	svcge	0x0047f47f
    5c04:	blcs	1264018 <pclose@plt+0x1261170>
    5c08:	svcge	0x0043f47f
    5c0c:	blcs	14a4120 <pclose@plt+0x14a1278>
    5c10:	svcge	0x003ff47f
    5c14:	blcs	1164228 <pclose@plt+0x1161380>
    5c18:	svcge	0x003bf47f
    5c1c:			; <UNDEFINED> instruction: 0xf01379c3
    5c20:			; <UNDEFINED> instruction: 0xf47f0fdf
    5c24:	blmi	ff1f1904 <pclose@plt+0xff1eea5c>
    5c28:	ldrbtmi	r4, [fp], #-2751	; 0xfffff541
    5c2c:	andpl	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    5c30:	strcs	pc, [ip], #-2259	; 0xfffff72d
    5c34:	tstlt	sl, fp, lsr #16
    5c38:	mulle	r6, sl, r2
    5c3c:			; <UNDEFINED> instruction: 0xf7fc2201
    5c40:	stmdavs	r9!, {r1, r3, r9, sl, fp, sp, lr, pc}
    5c44:			; <UNDEFINED> instruction: 0xf7fd200a
    5c48:	stmdbls	r7, {r2, r3, r5, r6, fp, sp, lr, pc}
    5c4c:			; <UNDEFINED> instruction: 0xf7ff4638
    5c50:	andls	pc, r2, r1, ror #26
    5c54:	orrsle	r2, r1, r0, lsl #16
    5c58:			; <UNDEFINED> instruction: 0x463849bb
    5c5c:			; <UNDEFINED> instruction: 0xf7fc4479
    5c60:	usat	lr, #8, r2, lsl #27
    5c64:			; <UNDEFINED> instruction: 0xf63f2901
    5c68:	ldr	sl, [r2, -r0, asr #30]
    5c6c:			; <UNDEFINED> instruction: 0xf1002902
    5c70:			; <UNDEFINED> instruction: 0xf67f0402
    5c74:	ldcmi	14, cr10, [r5, #896]!	; 0x380
    5c78:	strcs	r4, [r2], -fp, lsl #12
    5c7c:	ldrbtmi	r4, [sp], #-1553	; 0xfffff9ef
    5c80:			; <UNDEFINED> instruction: 0xf7fde009
    5c84:	blls	23fdc4 <pclose@plt+0x23cf1c>
    5c88:	strcc	r3, [r1], #-1537	; 0xfffff9ff
    5c8c:			; <UNDEFINED> instruction: 0xf4bf429e
    5c90:			; <UNDEFINED> instruction: 0xf8d5aed2
    5c94:	stmdavc	r0!, {r2, r3, sl, ip}
    5c98:	mvnsle	r2, r5, lsr #16
    5c9c:	addsmi	r1, sl, #45568	; 0xb200
    5ca0:	stmdavc	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    5ca4:	svclt	0x009c2b39
    5ca8:	eorseq	pc, r0, r3, lsr #3
    5cac:	stmdble	r6, {r8}
    5cb0:	svclt	0x00942b46
    5cb4:	eorseq	pc, r7, r3, lsr #3
    5cb8:	subseq	pc, r7, r3, lsr #3
    5cbc:	stmiavc	r3!, {r8}
    5cc0:	svclt	0x00982b39
    5cc4:	stmdble	r3, {r4, r5, r8, r9, fp, ip, sp}
    5cc8:	svclt	0x00942b46
    5ccc:	blcc	15d49b0 <pclose@plt+0x15d1b08>
    5cd0:	strcc	r4, [r2], #-1048	; 0xfffffbe8
    5cd4:	bfi	r4, r6, #12, #9
    5cd8:	blcs	14a3eec <pclose@plt+0x14a1044>
    5cdc:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {3}
    5ce0:			; <UNDEFINED> instruction: 0xf01378c3
    5ce4:			; <UNDEFINED> instruction: 0xf47f01df
    5ce8:	andcs	sl, sl, #212, 28	; 0xd40
    5cec:			; <UNDEFINED> instruction: 0xf7fc3003
    5cf0:	mcrne	12, 0, lr, cr1, cr2, {3}
    5cf4:	svclt	0x00084896
    5cf8:	mvnscc	pc, pc, asr #32
    5cfc:			; <UNDEFINED> instruction: 0xf7fe4478
    5d00:	blmi	fe54530c <pclose@plt+0xfe542464>
    5d04:			; <UNDEFINED> instruction: 0xf8d3447b
    5d08:	blmi	fe1ced40 <pclose@plt+0xfe1cbe98>
    5d0c:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5d10:	tstlt	sl, r3, lsr #16
    5d14:	mulle	r8, sl, r2
    5d18:	ldrdeq	lr, [r7, -sp]
    5d1c:			; <UNDEFINED> instruction: 0xf7fc2201
    5d20:	stmdavs	r1!, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    5d24:			; <UNDEFINED> instruction: 0xf7fc200a
    5d28:	bls	141d20 <pclose@plt+0x13ee78>
    5d2c:	andcs	r2, r0, r1, lsl #6
    5d30:	ssat	r6, #17, r3
    5d34:			; <UNDEFINED> instruction: 0xf1002902
    5d38:	vshl.s8	d16, d2, d0
    5d3c:	stmibmi	r6, {r1, r5, r6, r7, pc}
    5d40:	blmi	1e4e54c <pclose@plt+0x1e4b6a4>
    5d44:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    5d48:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5d4c:	andlt	pc, r8, sp, asr #17
    5d50:	and	r4, sp, fp, lsl #13
    5d54:	strcc	r4, [r1], -r0, asr #12
    5d58:	svc	0x00e2f7fc
    5d5c:			; <UNDEFINED> instruction: 0xf1a89b08
    5d60:	strcc	r0, [r1], #-522	; 0xfffffdf6
    5d64:			; <UNDEFINED> instruction: 0xf282fab2
    5d68:	b	13d67e8 <pclose@plt+0x13d3940>
    5d6c:	eorle	r1, pc, #536870917	; 0x20000005
    5d70:	bllt	a9fe1c <pclose@plt+0xa9cf74>
    5d74:	mulhi	r0, r4, r8
    5d78:	svceq	0x0025f1b8
    5d7c:	bls	23a52c <pclose@plt+0x237684>
    5d80:	addsmi	r1, r3, #45824	; 0xb300
    5d84:	stmdavc	r2!, {r1, r2, r5, r6, r7, r9, ip, lr, pc}^
    5d88:	svclt	0x009c2a39
    5d8c:	ldmdaeq	r0!, {r1, r5, r7, r8, ip, sp, lr, pc}
    5d90:	stmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    5d94:	bcs	11bc1b8 <pclose@plt+0x11b9310>
    5d98:			; <UNDEFINED> instruction: 0xf1a2bf94
    5d9c:			; <UNDEFINED> instruction: 0xf1a20837
    5da0:	b	13c7f04 <pclose@plt+0x13c505c>
    5da4:	stmiavc	r2!, {r3, fp, ip}
    5da8:	svclt	0x00982a39
    5dac:	stmdble	r3, {r4, r5, r9, fp, ip, sp}
    5db0:	svclt	0x00942a46
    5db4:	bcc	15d4698 <pclose@plt+0x15d17f0>
    5db8:	strcc	r4, [r2], #-1168	; 0xfffffb70
    5dbc:	bfi	r4, lr, (invalid: 12:9)
    5dc0:	andcs	r4, r2, #11534336	; 0xb00000
    5dc4:	ldrbmi	r2, [r8], -r1, lsl #2
    5dc8:	stcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    5dcc:	ldrb	r6, [r1, r9, lsr #16]
    5dd0:	movweq	pc, #41400	; 0xa1b8	; <UNPREDICTABLE>
    5dd4:	ldrdlt	pc, [r8], -sp
    5dd8:	movwcs	fp, #7960	; 0x1f18
    5ddc:	strt	r9, [sl], -r2, lsl #6
    5de0:			; <UNDEFINED> instruction: 0xf67f2902
    5de4:	blmi	143168c <pclose@plt+0x142e7e4>
    5de8:	bvc	441610 <pclose@plt+0x43e768>
    5dec:	bvc	44165c <pclose@plt+0x43e7b4>
    5df0:	bmi	168f640 <pclose@plt+0x168c798>
    5df4:	bge	441620 <pclose@plt+0x43e778>
    5df8:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5dfc:	bls	fe441624 <pclose@plt+0xfe43e77c>
    5e00:	andslt	pc, r4, sp, asr #17
    5e04:	mrc	4, 0, r4, cr9, cr10, {3}
    5e08:	vmov	s21, fp
    5e0c:	andcs	r2, r2, #144, 20	; 0x90000
    5e10:	mrc	6, 0, r4, cr10, cr1, {4}
    5e14:			; <UNDEFINED> instruction: 0xf1a91a90
    5e18:	andcs	r0, r1, r2, lsl #4
    5e1c:			; <UNDEFINED> instruction: 0xf7fc46c8
    5e20:	strcs	lr, [r0], #-3744	; 0xfffff160
    5e24:	blls	1fde60 <pclose@plt+0x1fafb8>
    5e28:	ldrtmi	r3, [r9], -r1, lsl #8
    5e2c:			; <UNDEFINED> instruction: 0xf8132001
    5e30:			; <UNDEFINED> instruction: 0xf1082008
    5e34:			; <UNDEFINED> instruction: 0xf7fc0801
    5e38:	ldccs	14, cr14, [r0], {148}	; 0x94
    5e3c:	stccs	0, cr13, [r8], {15}
    5e40:	blls	239f9c <pclose@plt+0x2370f4>
    5e44:	stmiale	lr!, {r0, r1, r6, r8, sl, lr}^
    5e48:	strcc	r6, [r1], #-2091	; 0xfffff7d5
    5e4c:	tstcs	r1, r3, lsl #4
    5e50:			; <UNDEFINED> instruction: 0xf1084658
    5e54:			; <UNDEFINED> instruction: 0xf7fc0801
    5e58:	ldccs	12, cr14, [r0], {254}	; 0xfe
    5e5c:	stmdami	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    5e60:	stmdavs	fp!, {r0, r1, r9, sp}
    5e64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    5e68:			; <UNDEFINED> instruction: 0xf7fc46c8
    5e6c:	vfma.f32	q15, q10, q10
    5e70:			; <UNDEFINED> instruction: 0xf8cd0402
    5e74:	strtmi	r9, [r9], ip
    5e78:	blls	1fded8 <pclose@plt+0x1fb030>
    5e7c:	andge	pc, r8, r3, lsl r8	; <UNPREDICTABLE>
    5e80:	svceq	0x0080f01a
    5e84:			; <UNDEFINED> instruction: 0xf7fcd108
    5e88:	stmdavs	r3, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    5e8c:	andscc	pc, sl, r3, lsr r8	; <UNPREDICTABLE>
    5e90:			; <UNDEFINED> instruction: 0xf5b34023
    5e94:	eorle	r4, pc, r0, lsl #31
    5e98:	eorcs	r4, lr, r9, lsr #12
    5e9c:	svc	0x0040f7fc
    5ea0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5ea4:	andle	r4, ip, r6, asr #10
    5ea8:			; <UNDEFINED> instruction: 0xf8d99b08
    5eac:	strbmi	r5, [r3, #-0]
    5eb0:			; <UNDEFINED> instruction: 0xf108d8e3
    5eb4:	strtmi	r0, [r9], -r1, lsl #16
    5eb8:			; <UNDEFINED> instruction: 0xf7fc2020
    5ebc:	strbmi	lr, [r6, #-3890]	; 0xfffff0ce
    5ec0:			; <UNDEFINED> instruction: 0x464dd1f2
    5ec4:			; <UNDEFINED> instruction: 0xf8dd200a
    5ec8:	ldrcc	r9, [r0], -ip
    5ecc:			; <UNDEFINED> instruction: 0xf7fc6829
    5ed0:	blls	241b78 <pclose@plt+0x23ecd0>
    5ed4:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
    5ed8:	ldmle	sl, {r0, r1, r3, r6, r8, sl, lr}
    5edc:	bvc	441744 <pclose@plt+0x43e89c>
    5ee0:	bls	fe441748 <pclose@plt+0xfe43e8a0>
    5ee4:	bge	441750 <pclose@plt+0x43e8a8>
    5ee8:			; <UNDEFINED> instruction: 0xb014f8dd
    5eec:	stmdavs	r9!, {r0, r1, r5, r7, r8, sl, sp, lr, pc}
    5ef0:			; <UNDEFINED> instruction: 0xf7fc2020
    5ef4:			; <UNDEFINED> instruction: 0xe7a4ef16
    5ef8:	ldrbmi	r4, [r0], -r9, lsr #12
    5efc:	svc	0x0010f7fc
    5f00:	movwcs	lr, #6094	; 0x17ce
    5f04:	ldr	r9, [r6, #770]	; 0x302
    5f08:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    5f0c:	muleq	r0, r4, sp
    5f10:	andeq	r2, r2, r2, ror r2
    5f14:	andeq	r2, r2, r4, asr r2
    5f18:	andeq	sp, r0, r0, ror sp
    5f1c:	andeq	r0, r0, ip, lsr #6
    5f20:	andeq	r0, r0, r8, ror r3
    5f24:	andeq	r2, r2, r4, asr r7
    5f28:	andeq	r0, r0, r4, asr r3
    5f2c:	ldrdeq	r2, [r2], -lr
    5f30:			; <UNDEFINED> instruction: 0x000226b4
    5f34:	andeq	r2, r2, r6, lsl #13
    5f38:	andeq	r2, r2, r4, lsr r6
    5f3c:	ldrdeq	sp, [r0], -r4
    5f40:	strdeq	r2, [r2], -sl
    5f44:	muleq	r2, lr, r5
    5f48:	andeq	sp, r0, r4, lsr fp
    5f4c:	andeq	r2, r2, sl, asr #10
    5f50:	muleq	r0, r0, sl
    5f54:	andeq	r2, r2, r4, asr #9
    5f58:	andeq	sp, r0, r2, asr #20
    5f5c:	andeq	sp, r0, ip, ror #18
    5f60:	andeq	sp, r0, lr, lsl r9
    5f64:			; <UNDEFINED> instruction: 0x4606b5f8
    5f68:	ldrtmi	r7, [r4], -r3, lsl #16
    5f6c:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    5f70:	subs	fp, r9, r3, lsl r9
    5f74:	subsle	r2, r7, r0, lsl #22
    5f78:	svclt	0x00182b20
    5f7c:	strtmi	r2, [r5], -r9, lsl #22
    5f80:			; <UNDEFINED> instruction: 0xf1047863
    5f84:	svclt	0x00140401
    5f88:	andcs	r2, r0, #268435456	; 0x10000000
    5f8c:	mvnsle	r2, r0, lsl #20
    5f90:	svclt	0x00182b09
    5f94:	eorvc	r2, sl, r0, lsr #22
    5f98:			; <UNDEFINED> instruction: 0xf814d105
    5f9c:	blcs	255ba8 <pclose@plt+0x252d00>
    5fa0:	blcs	835c08 <pclose@plt+0x832d60>
    5fa4:	blcs	3a390 <pclose@plt+0x374e8>
    5fa8:	blmi	9fa0a8 <pclose@plt+0x9f7200>
    5fac:	blvs	fe75c2c0 <pclose@plt+0xfe759418>
    5fb0:	stccs	3, cr11, [r0, #-164]	; 0xffffff5c
    5fb4:			; <UNDEFINED> instruction: 0x4620d13e
    5fb8:	stcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    5fbc:			; <UNDEFINED> instruction: 0xf7fc3005
    5fc0:	bmi	8c0a70 <pclose@plt+0x8bdbc8>
    5fc4:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    5fc8:	strmi	r4, [r7], -r3, lsl #12
    5fcc:			; <UNDEFINED> instruction: 0xf8436810
    5fd0:	ldrmi	r0, [r8], -r4, lsl #22
    5fd4:	mrrc	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5fd8:			; <UNDEFINED> instruction: 0xf7fe4638
    5fdc:	strmi	pc, [r4], -pc, lsl #30
    5fe0:			; <UNDEFINED> instruction: 0xf7fc4638
    5fe4:	strtmi	lr, [r1], -r4, lsl #23
    5fe8:			; <UNDEFINED> instruction: 0xf7fe4630
    5fec:			; <UNDEFINED> instruction: 0x4620fb93
    5ff0:	bl	1f43fe8 <pclose@plt+0x1f41140>
    5ff4:	pop	{r3, r5, r9, sl, lr}
    5ff8:			; <UNDEFINED> instruction: 0xf7fc40f8
    5ffc:	smclt	56245	; 0xdbb5
    6000:			; <UNDEFINED> instruction: 0xf7fe4620
    6004:	strmi	pc, [r5], -r7, ror #29
    6008:	ldrtmi	fp, [r0], -r0, asr #2
    600c:			; <UNDEFINED> instruction: 0xf7fe4629
    6010:	strtmi	pc, [r8], -r1, lsl #23
    6014:	ldrhtmi	lr, [r8], #141	; 0x8d
    6018:	bllt	19c4010 <pclose@plt+0x19c1168>
    601c:	ldrtmi	r4, [r0], -r1, lsr #12
    6020:	ldrhtmi	lr, [r8], #141	; 0x8d
    6024:	bllt	1dc4024 <pclose@plt+0x1dc117c>
    6028:	tstcs	r0, r0, lsr r6
    602c:	ldrhtmi	lr, [r8], #141	; 0x8d
    6030:	bllt	1c44030 <pclose@plt+0x1c41188>
    6034:			; <UNDEFINED> instruction: 0xf7fe4620
    6038:	cdpne	14, 0, cr15, cr5, cr13, {6}
    603c:	qadd16mi	fp, ip, r8
    6040:	svclt	0x0000e7b9
    6044:	andeq	r1, r2, lr, lsl #26
    6048:	andeq	r0, r0, r8, ror r3
    604c:	ldrdeq	sp, [r0], -r2
    6050:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
    6054:	bmi	1d7248 <pclose@plt+0x1d43a0>
    6058:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    605c:	andvs	r5, r8, r9, asr r8
    6060:	mulsvs	ip, fp, r8
    6064:	blmi	1441e0 <pclose@plt+0x141338>
    6068:	svclt	0x00004770
    606c:	andeq	r1, r2, r8, lsr #24
    6070:	andeq	r0, r0, r4, lsr #6
    6074:	andeq	r0, r0, r0, asr #6
    6078:	bmi	d8c88 <pclose@plt+0xd5de0>
    607c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6080:			; <UNDEFINED> instruction: 0x47706018
    6084:	andeq	r1, r2, r0, lsl #24
    6088:	andeq	r0, r0, r0, asr #6
    608c:	ldrbtlt	r4, [r0], #-2825	; 0xfffff4f7
    6090:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
    6094:	bmi	24f89c <pclose@plt+0x24c9f4>
    6098:	ldmdbpl	sp, {r0, r3, r8, fp, lr}
    609c:	eorvs	r2, lr, r1, lsl #8
    60a0:	bmi	21c31c <pclose@plt+0x219474>
    60a4:	ldmdapl	r9, {r3, r5, sp, lr}^
    60a8:	ldmpl	fp, {r3, sp, lr}
    60ac:	ldcllt	0, cr6, [r0], #-112	; 0xffffff90
    60b0:	svclt	0x00004770
    60b4:	andeq	r1, r2, ip, ror #23
    60b8:	andeq	r0, r0, r0, ror r3
    60bc:	andeq	r0, r0, r8, lsl r3
    60c0:	andeq	r0, r0, r4, asr #6
    60c4:	andeq	r0, r0, r0, asr #6
    60c8:			; <UNDEFINED> instruction: 0xf7fcb508
    60cc:	pop	{r4, r6, r7, r9, fp, sp, lr, pc}
    60d0:			; <UNDEFINED> instruction: 0xf7fc4008
    60d4:	svclt	0x0000bd69
    60d8:	addlt	fp, r3, r0, lsr r5
    60dc:	bmi	359114 <pclose@plt+0x35626c>
    60e0:	stmdami	sp, {r2, r3, r4, r5, r6, sl, lr}
    60e4:	stmiapl	r5!, {r0, r2, r3, r8, r9, fp, lr}
    60e8:	ldrbtmi	r4, [fp], #-2317	; 0xfffff6f3
    60ec:	strls	r4, [r1, #-2573]	; 0xfffff5f3
    60f0:	stmdapl	r5!, {r0, r3, r4, r5, r6, sl, lr}
    60f4:	stmdami	ip, {r1, r3, r4, r5, r6, sl, lr}
    60f8:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    60fc:			; <UNDEFINED> instruction: 0xf93cf006
    6100:	blmi	2d8930 <pclose@plt+0x2d5a88>
    6104:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    6108:	andlt	r6, r3, r3, lsl r0
    610c:	svclt	0x0000bd30
    6110:	muleq	r2, ip, fp
    6114:	andeq	r0, r0, r8, lsr #6
    6118:	andeq	r0, r0, r4, lsr r3
    611c:			; <UNDEFINED> instruction: 0xffffffdb
    6120:			; <UNDEFINED> instruction: 0xffffff5d
    6124:			; <UNDEFINED> instruction: 0xffffff81
    6128:			; <UNDEFINED> instruction: 0xffffff8f
    612c:	andeq	r0, r0, r0, asr r3
    6130:	andeq	lr, r0, sl, asr #7
    6134:	andcs	r4, r6, r8, lsl #18
    6138:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    613c:			; <UNDEFINED> instruction: 0xf7fc4c07
    6140:	stmdbmi	r7, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    6144:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    6148:			; <UNDEFINED> instruction: 0xf7fc4620
    614c:	strtmi	lr, [r0], -r8, lsr #28
    6150:			; <UNDEFINED> instruction: 0x4010e8bd
    6154:	bllt	f4414c <pclose@plt+0xf412a4>
    6158:	andeq	lr, r0, r6, lsl #8
    615c:	andeq	lr, r0, r8, lsr #7
    6160:	muleq	r0, r2, r3
    6164:	tstcs	r0, r1, lsl r8
    6168:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    616c:	bl	fe744164 <pclose@plt+0xfe7412bc>
    6170:	cmnlt	r8, r4, lsl #12
    6174:			; <UNDEFINED> instruction: 0xf7fc4620
    6178:	stmdbmi	sp, {r3, r5, r8, sl, fp, sp, lr, pc}
    617c:			; <UNDEFINED> instruction: 0x46044479
    6180:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    6184:	bl	fe44417c <pclose@plt+0xfe4412d4>
    6188:	cmplt	r8, r3, lsl #12
    618c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    6190:			; <UNDEFINED> instruction: 0xf7fc200e
    6194:			; <UNDEFINED> instruction: 0x4604ed9a
    6198:	mvnle	r2, r0, lsl #16
    619c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    61a0:	ldrmi	r4, [ip], -r0, lsr #12
    61a4:	b	fe8c419c <pclose@plt+0xfe8c12f4>
    61a8:	svclt	0x0000e7f0
    61ac:	andeq	lr, r0, r2, lsl #7
    61b0:	andeq	lr, r0, r8, ror r3
    61b4:	andeq	lr, r0, sl, ror #6
    61b8:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    61bc:	strmi	r4, [r4], -r1, lsl #12
    61c0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    61c4:	bl	1c441bc <pclose@plt+0x1c41314>
    61c8:	pop	{r5, r9, sl, lr}
    61cc:			; <UNDEFINED> instruction: 0xf7fc4010
    61d0:	ldrbmi	fp, [r0, -fp, lsl #21]!
    61d4:	andeq	lr, r0, sl, lsr #6
    61d8:	addlt	fp, r3, r0, lsr r5
    61dc:			; <UNDEFINED> instruction: 0xf7ff9001
    61e0:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    61e4:	strmi	r2, [r4], -r5, lsl #4
    61e8:			; <UNDEFINED> instruction: 0xf7fc2000
    61ec:	strmi	lr, [r5], -r8, lsr #21
    61f0:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
    61f4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    61f8:	bl	15c41f0 <pclose@plt+0x15c1348>
    61fc:			; <UNDEFINED> instruction: 0xf7fc4620
    6200:			; <UNDEFINED> instruction: 0x4628ea76
    6204:	ldclt	0, cr11, [r0, #-12]!
    6208:	strdeq	lr, [r0], -r6
    620c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6210:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
    6214:	blmi	efa368 <pclose@plt+0xef74c0>
    6218:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    621c:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
    6220:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
    6224:			; <UNDEFINED> instruction: 0xf104b1c4
    6228:	strtmi	r0, [r9], -r8
    622c:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6230:	mvnsle	r2, r0, lsl #16
    6234:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    6238:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
    623c:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
    6240:	ldrhle	r4, [sl, #34]!	; 0x22
    6244:			; <UNDEFINED> instruction: 0xf04f689f
    6248:	strbmi	r0, [r0], -r0, lsl #16
    624c:	b	13c4244 <pclose@plt+0x13c139c>
    6250:	ldrtmi	fp, [r8], -r7, asr #7
    6254:			; <UNDEFINED> instruction: 0x87f0e8bd
    6258:	andcs	r2, r5, r0, lsl #2
    625c:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    6260:			; <UNDEFINED> instruction: 0xf7fcb368
    6264:			; <UNDEFINED> instruction: 0x4680edf8
    6268:	strtmi	fp, [r9], -r8, asr #6
    626c:			; <UNDEFINED> instruction: 0xf7fc2005
    6270:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    6274:			; <UNDEFINED> instruction: 0xf8dfd042
    6278:			; <UNDEFINED> instruction: 0xf8dfa090
    627c:	ldrbtmi	r9, [sl], #144	; 0x90
    6280:			; <UNDEFINED> instruction: 0x465144f9
    6284:			; <UNDEFINED> instruction: 0xf7fc4648
    6288:	andcs	lr, r5, #8832	; 0x2280
    628c:	andcs	r4, r0, r1, lsr r6
    6290:	b	1544288 <pclose@plt+0x15413e0>
    6294:	strmi	r4, [r7], -r1, asr #12
    6298:			; <UNDEFINED> instruction: 0xf7fc2005
    629c:			; <UNDEFINED> instruction: 0x4651ecdc
    62a0:			; <UNDEFINED> instruction: 0xf7fc4648
    62a4:			; <UNDEFINED> instruction: 0xb1a4ed7c
    62a8:			; <UNDEFINED> instruction: 0xf7fc200c
    62ac:	stmdacs	r0, {r4, r6, r8, fp, sp, lr, pc}
    62b0:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
    62b4:	strvs	lr, [r1, -r0, asr #19]
    62b8:	rsbvs	r6, r0, r3
    62bc:	andcs	lr, r0, r5, asr #15
    62c0:	b	5442b8 <pclose@plt+0x541410>
    62c4:	andcs	r4, r5, #51380224	; 0x3100000
    62c8:			; <UNDEFINED> instruction: 0x47f0e8bd
    62cc:			; <UNDEFINED> instruction: 0xf7fc2000
    62d0:			; <UNDEFINED> instruction: 0x4628ba33
    62d4:	bl	feec42cc <pclose@plt+0xfeec1424>
    62d8:			; <UNDEFINED> instruction: 0xf7fc300c
    62dc:			; <UNDEFINED> instruction: 0x4604e938
    62e0:	adcsle	r2, r2, r0, lsl #16
    62e4:	strtmi	r3, [r9], -r8
    62e8:	b	ff4c42e0 <pclose@plt+0xff4c1438>
    62ec:	andcs	r4, r0, #8, 22	; 0x2000
    62f0:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
    62f4:	andsvs	r6, ip, sl, lsl r8
    62f8:	ldrb	r6, [r5, r2, lsr #32]
    62fc:			; <UNDEFINED> instruction: 0xf7fc4640
    6300:			; <UNDEFINED> instruction: 0xe7dfe9f6
    6304:			; <UNDEFINED> instruction: 0x000223be
    6308:	andeq	lr, r0, sl, asr r2
    630c:	andeq	lr, r0, ip, ror #4
    6310:	andeq	r2, r2, r6, ror #5
    6314:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    6318:	eorsle	r2, lr, r0, lsr ip
    631c:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    6320:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    6324:	svclt	0x00882c09
    6328:	ldmdale	r3, {r8, r9, sl, sp}
    632c:			; <UNDEFINED> instruction: 0xf1a47844
    6330:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    6334:			; <UNDEFINED> instruction: 0xf04f2700
    6338:	and	r0, r3, sl, lsl #28
    633c:	svcmi	0x0001f816
    6340:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    6344:	ldrtmi	fp, [r0], -sp, ror #5
    6348:	blx	391776 <pclose@plt+0x38e8ce>
    634c:			; <UNDEFINED> instruction: 0xf1a4c707
    6350:	ldmible	r3!, {r4, r5, sl, fp}^
    6354:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    6358:			; <UNDEFINED> instruction: 0xd127292e
    635c:	mcrrne	8, 4, r7, r4, cr5
    6360:	eorle	r2, r6, r0, lsr sp
    6364:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    6368:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    636c:	andcs	fp, r0, r8, lsl #31
    6370:	andcs	sp, r0, sl, lsl #16
    6374:			; <UNDEFINED> instruction: 0xf814260a
    6378:	blx	19df86 <pclose@plt+0x19b0de>
    637c:			; <UNDEFINED> instruction: 0xf1a51000
    6380:	sbclt	r0, sp, #48, 2
    6384:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    6388:	stmdavc	r2!, {r4, sp, lr}
    638c:	svclt	0x001c2a2e
    6390:	andsvs	r2, sl, r0, lsl #4
    6394:			; <UNDEFINED> instruction: 0x4620d013
    6398:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    639c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    63a0:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    63a4:			; <UNDEFINED> instruction: 0xf04fbf88
    63a8:	stmiale	r2, {sl, fp}^
    63ac:	strtmi	r2, [r0], -r0, lsl #8
    63b0:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    63b4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    63b8:	strdcs	sp, [r0, -r8]
    63bc:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    63c0:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    63c4:			; <UNDEFINED> instruction: 0xf1a1d016
    63c8:	sbcslt	r0, r1, #48, 4
    63cc:	svclt	0x00842909
    63d0:	andcs	r4, r0, r4, lsl #12
    63d4:	strmi	sp, [r4], -fp, lsl #16
    63d8:	andcs	r2, r0, sl, lsl #10
    63dc:	svcne	0x0001f814
    63e0:	andcs	pc, r0, r5, lsl #22
    63e4:	eorseq	pc, r0, #1073741864	; 0x40000028
    63e8:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    63ec:			; <UNDEFINED> instruction: 0x6018d9f6
    63f0:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    63f4:	bcc	c24684 <pclose@plt+0xc217dc>
    63f8:	ldmible	r7, {r0, r3, r9, fp, sp}^
    63fc:	strb	r2, [sl, r0, lsl #4]!
    6400:			; <UNDEFINED> instruction: 0x4604b510
    6404:	strmi	fp, [r8], -r9, ror #2
    6408:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    640c:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    6410:	pop	{r2, r3, r4, r8, ip, sp, pc}
    6414:			; <UNDEFINED> instruction: 0xf7fc4010
    6418:	pop	{r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    641c:			; <UNDEFINED> instruction: 0xf7fc4010
    6420:			; <UNDEFINED> instruction: 0xf7fcbd17
    6424:			; <UNDEFINED> instruction: 0xf7fce90a
    6428:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    642c:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    6430:	blmi	918cc4 <pclose@plt+0x915e1c>
    6434:	push	{r1, r3, r4, r5, r6, sl, lr}
    6438:	ldrshtlt	r4, [r2], r0
    643c:			; <UNDEFINED> instruction: 0x460d58d3
    6440:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    6444:			; <UNDEFINED> instruction: 0xf04f9331
    6448:			; <UNDEFINED> instruction: 0xf7fc0300
    644c:			; <UNDEFINED> instruction: 0xf855eb00
    6450:	movwls	r3, #11012	; 0x2b04
    6454:	orrslt	r4, r3, r6, lsl #12
    6458:	stcge	6, cr4, [r3], {24}
    645c:	b	ffdc4454 <pclose@plt+0xffdc15ac>
    6460:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6464:	and	r4, r4, r6, lsl #8
    6468:	b	ffc44460 <pclose@plt+0xffc415b8>
    646c:	strmi	r4, [r6], #-1440	; 0xfffffa60
    6470:			; <UNDEFINED> instruction: 0xf855d01e
    6474:			; <UNDEFINED> instruction: 0xf8440b04
    6478:	stmdacs	r0, {r2, r8, r9, fp}
    647c:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    6480:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6484:	teqlt	r8, r5, lsl #12
    6488:	ldrtmi	sl, [r9], -r2, lsl #24
    648c:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6490:	blvc	1445e8 <pclose@plt+0x141740>
    6494:	mvnsle	r2, r0, lsl #30
    6498:	blmi	298ccc <pclose@plt+0x295e24>
    649c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    64a0:	blls	c60510 <pclose@plt+0xc5d668>
    64a4:	qaddle	r4, sl, r8
    64a8:	eorslt	r4, r2, r8, lsr #12
    64ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
    64b0:	strcs	r2, [r0, #-22]	; 0xffffffea
    64b4:	ldc	7, cr15, [ip], {252}	; 0xfc
    64b8:			; <UNDEFINED> instruction: 0xf7fce7ee
    64bc:	svclt	0x0000e94c
    64c0:	andeq	r1, r2, r8, asr #16
    64c4:	andeq	r0, r0, ip, lsr #6
    64c8:	andeq	r1, r2, r0, ror #15
    64cc:	svcmi	0x00f0e92d
    64d0:	bmi	fef57f1c <pclose@plt+0xfef55074>
    64d4:	blmi	fef72770 <pclose@plt+0xfef6f8c8>
    64d8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    64dc:	strmi	r4, [lr], -r8, lsl #12
    64e0:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    64e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    64e8:			; <UNDEFINED> instruction: 0xf04f9323
    64ec:			; <UNDEFINED> instruction: 0xf7fc0300
    64f0:			; <UNDEFINED> instruction: 0xf859eaae
    64f4:	blmi	fed9910c <pclose@plt+0xfed96264>
    64f8:	movwls	r4, #1147	; 0x47b
    64fc:	stccs	6, cr4, [r0], {131}	; 0x83
    6500:	tsthi	sp, r0	; <UNPREDICTABLE>
    6504:			; <UNDEFINED> instruction: 0xf10b4620
    6508:			; <UNDEFINED> instruction: 0xf7fc0b02
    650c:			; <UNDEFINED> instruction: 0xf10deaa0
    6510:	vstmdbge	r3!, {s0-s15}
    6514:	and	r4, r7, r3, lsl #9
    6518:	b	fe644510 <pclose@plt+0xfe641668>
    651c:			; <UNDEFINED> instruction: 0xf10045aa
    6520:	strmi	r0, [r3], #1
    6524:	addshi	pc, ip, r0
    6528:	bleq	144694 <pclose@plt+0x1417ec>
    652c:	bleq	14465c <pclose@plt+0x1417b4>
    6530:	mvnsle	r2, r0, lsl #16
    6534:			; <UNDEFINED> instruction: 0xf10b7832
    6538:	bcs	1f87144 <pclose@plt+0x1f8429c>
    653c:			; <UNDEFINED> instruction: 0xf04fbf1e
    6540:	strcs	r0, [r1, #-2304]	; 0xfffff700
    6544:	suble	r4, fp, fp, asr #13
    6548:			; <UNDEFINED> instruction: 0xf1b84618
    654c:	eorsle	r0, lr, r0, lsl #30
    6550:	svc	0x00e0f7fb
    6554:			; <UNDEFINED> instruction: 0xf1b94682
    6558:			; <UNDEFINED> instruction: 0xf0000f00
    655c:			; <UNDEFINED> instruction: 0x464980d5
    6560:			; <UNDEFINED> instruction: 0xf7fc4650
    6564:	ldmdbne	r1!, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    6568:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    656c:	ldrbmi	r4, [r8], -r5, lsl #12
    6570:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    6574:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6578:	bleq	426bc <pclose@plt+0x3f814>
    657c:	orrslt	r2, ip, pc, lsr #12
    6580:	svceq	0x0000f1bb
    6584:			; <UNDEFINED> instruction: 0xf89ad103
    6588:	bcs	bce590 <pclose@plt+0xbcb6e8>
    658c:			; <UNDEFINED> instruction: 0x4628d05e
    6590:			; <UNDEFINED> instruction: 0xf8004621
    6594:			; <UNDEFINED> instruction: 0xf7fc6b01
    6598:	strmi	lr, [r5], -r4, asr #17
    659c:	blmi	144708 <pclose@plt+0x141860>
    65a0:	bleq	829d4 <pclose@plt+0x7fb2c>
    65a4:	mvnle	r2, r0, lsl #24
    65a8:	strle	r0, [r3, #-1979]	; 0xfffff845
    65ac:	mulcc	r0, sl, r8
    65b0:	cmple	lr, pc, lsr #22
    65b4:	blmi	fe158fd8 <pclose@plt+0xfe156130>
    65b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65bc:	blls	8e062c <pclose@plt+0x8dd784>
    65c0:			; <UNDEFINED> instruction: 0xf040405a
    65c4:	ldrbmi	r8, [r0], -ip, ror #1
    65c8:	pop	{r0, r2, r5, ip, sp, pc}
    65cc:			; <UNDEFINED> instruction: 0xf7fb8ff0
    65d0:	selmi	lr, r2, lr
    65d4:			; <UNDEFINED> instruction: 0xd1be2800
    65d8:			; <UNDEFINED> instruction: 0xf7fc4658
    65dc:	strb	lr, [r9, r8, lsl #17]!
    65e0:	bcs	247b0 <pclose@plt+0x21908>
    65e4:	bcs	bf624c <pclose@plt+0xbf33a4>
    65e8:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    65ec:			; <UNDEFINED> instruction: 0xf1b89301
    65f0:			; <UNDEFINED> instruction: 0xf0000f00
    65f4:			; <UNDEFINED> instruction: 0xf7fc808f
    65f8:	blls	811a0 <pclose@plt+0x7e2f8>
    65fc:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    6600:	movwls	r4, #5712	; 0x1650
    6604:	b	d445fc <pclose@plt+0xd41754>
    6608:	tstlt	r8, r1, lsl #22
    660c:	andvc	r2, r2, r0, lsl #4
    6610:	movwls	r4, #5712	; 0x1650
    6614:	b	6c460c <pclose@plt+0x6c1764>
    6618:			; <UNDEFINED> instruction: 0x46054651
    661c:			; <UNDEFINED> instruction: 0xf7ff4640
    6620:	strcc	pc, [r1, #-3823]	; 0xfffff111
    6624:	ldrbmi	r4, [r0], -r3, lsl #13
    6628:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    662c:			; <UNDEFINED> instruction: 0xf1bb9b01
    6630:			; <UNDEFINED> instruction: 0xf0000f00
    6634:	ldrbmi	r8, [r8], -r7, lsl #1
    6638:			; <UNDEFINED> instruction: 0xf7fc46d9
    663c:	blls	80e64 <pclose@plt+0x7dfbc>
    6640:	ldrmi	r4, [r8], -r3, lsl #8
    6644:	svceq	0x0000f1b8
    6648:	str	sp, [r1, r1, asr #1]
    664c:	mulcs	r1, sl, r8
    6650:	orrsle	r2, ip, r0, lsl #20
    6654:	strtmi	r4, [r1], -r8, lsr #12
    6658:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    665c:	ldr	r4, [sp, r5, lsl #12]
    6660:	svceq	0x0000f1b8
    6664:	addshi	pc, r3, r0, asr #32
    6668:			; <UNDEFINED> instruction: 0x46c22016
    666c:	bl	1044664 <pclose@plt+0x10417bc>
    6670:			; <UNDEFINED> instruction: 0xf004e7a0
    6674:	strmi	pc, [r4], -r5, lsr #19
    6678:	rsbsle	r2, r6, r0, lsl #16
    667c:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6680:	ldrbmi	r4, [r0], -r5, lsl #12
    6684:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6688:	andcc	r4, r2, r8, lsr #8
    668c:	svceq	0x0000f1b8
    6690:			; <UNDEFINED> instruction: 0xf7fbd048
    6694:	strmi	lr, [r5], -r0, asr #30
    6698:	blcs	be472c <pclose@plt+0xbe1884>
    669c:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    66a0:	subsle	r2, r2, r0, lsl #20
    66a4:	strtmi	r4, [r8], -r1, lsr #12
    66a8:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66ac:	ldrbmi	r2, [r1], -pc, lsr #6
    66b0:	blcc	846b8 <pclose@plt+0x81810>
    66b4:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66b8:			; <UNDEFINED> instruction: 0xf7fc4620
    66bc:			; <UNDEFINED> instruction: 0x4650e818
    66c0:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66c4:			; <UNDEFINED> instruction: 0xf7fc4628
    66c8:	stmdacs	r2, {r1, r6, r7, r8, fp, sp, lr, pc}
    66cc:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    66d0:	stclpl	8, cr1, [fp], #936	; 0x3a8
    66d4:	eorsle	r2, pc, pc, lsr #22
    66d8:	strb	r4, [fp, -sl, lsr #13]!
    66dc:			; <UNDEFINED> instruction: 0xf04f483e
    66e0:	movwls	r0, #6912	; 0x1b00
    66e4:			; <UNDEFINED> instruction: 0xf7fc4478
    66e8:	blls	80b20 <pclose@plt+0x7dc78>
    66ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
    66f0:			; <UNDEFINED> instruction: 0xf899d043
    66f4:	teqlt	r2, #0
    66f8:	movwls	r4, #5704	; 0x1648
    66fc:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6700:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    6704:	ldr	r4, [pc, -r3, lsl #8]
    6708:			; <UNDEFINED> instruction: 0x46504631
    670c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6710:	str	r4, [ip, -r5, lsl #12]!
    6714:	bl	fe7c470c <pclose@plt+0xfe7c1864>
    6718:	strmi	r9, [r2], r1, lsl #22
    671c:			; <UNDEFINED> instruction: 0xf47f2800
    6720:	strb	sl, [r7, -lr, ror #30]
    6724:	svc	0x0012f7fb
    6728:	stmdacs	r0, {r0, r2, r9, sl, lr}
    672c:			; <UNDEFINED> instruction: 0x4620d1b4
    6730:	svc	0x00dcf7fb
    6734:			; <UNDEFINED> instruction: 0xf7fb4650
    6738:			; <UNDEFINED> instruction: 0x46c2efda
    673c:			; <UNDEFINED> instruction: 0xf100e73a
    6740:	ldrbt	r0, [r7], r1, lsl #22
    6744:	strcs	r4, [r1, #-1753]	; 0xfffff927
    6748:			; <UNDEFINED> instruction: 0x4628e6fe
    674c:			; <UNDEFINED> instruction: 0xf8004651
    6750:			; <UNDEFINED> instruction: 0xf7fc3b01
    6754:			; <UNDEFINED> instruction: 0xe7afe89e
    6758:	strtmi	r4, [sl], r8, lsr #8
    675c:	stccc	8, cr15, [r1], {16}
    6760:	svclt	0x00042b2e
    6764:	andsvc	r2, r3, r0, lsl #6
    6768:			; <UNDEFINED> instruction: 0xf1b8e724
    676c:	tstle	r8, r0, lsl #30
    6770:			; <UNDEFINED> instruction: 0x46c24650
    6774:	svc	0x00baf7fb
    6778:			; <UNDEFINED> instruction: 0x4601e71c
    677c:			; <UNDEFINED> instruction: 0xf7ff4640
    6780:	blls	86084 <pclose@plt+0x831dc>
    6784:	strmi	r4, [r1], r3, lsl #13
    6788:	sbcsle	r2, ip, r0, lsl #16
    678c:	bmi	500658 <pclose@plt+0x4fd7b0>
    6790:	bicsvc	pc, r8, pc, asr #8
    6794:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    6798:			; <UNDEFINED> instruction: 0xf0034478
    679c:			; <UNDEFINED> instruction: 0xf7fbfcc9
    67a0:	bls	42710 <pclose@plt+0x3f868>
    67a4:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    67a8:			; <UNDEFINED> instruction: 0xf7fc681c
    67ac:	stmdavs	r0, {r2, r4, r7, r8, fp, sp, lr, pc}
    67b0:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67b4:	tstcs	r1, ip, lsl #20
    67b8:			; <UNDEFINED> instruction: 0x4603447a
    67bc:			; <UNDEFINED> instruction: 0xf7fc4620
    67c0:	strdcs	lr, [r2], -ip
    67c4:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67c8:	andeq	r1, r2, r2, lsr #15
    67cc:	andeq	r0, r0, ip, lsr #6
    67d0:	andeq	r1, r2, r4, lsl #15
    67d4:	andeq	r1, r2, r4, asr #13
    67d8:	andeq	sp, r0, r4, lsr lr
    67dc:	andeq	sp, r0, r6, lsl lr
    67e0:	andeq	sp, r0, r4, ror #26
    67e4:	andeq	r0, r0, r0, lsr r3
    67e8:	andeq	sp, r0, r8, ror #26
    67ec:	svcmi	0x00f0e92d
    67f0:	stmdavc	r3, {r1, r2, r9, sl, lr}
    67f4:	strmi	fp, [sl], r3, lsl #1
    67f8:	blcs	1805c <pclose@plt+0x151b4>
    67fc:	addshi	pc, fp, r0
    6800:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    6804:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    6808:	and	r4, r5, r9, lsl r6
    680c:	bl	213c18 <pclose@plt+0x210d70>
    6810:			; <UNDEFINED> instruction: 0xf8140004
    6814:	biclt	r1, r9, r1, lsl #30
    6818:	svclt	0x00182925
    681c:	svclt	0x000c293a
    6820:	movwcs	r2, #769	; 0x301
    6824:	svclt	0x0008290a
    6828:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    682c:	mvnle	r2, r0, lsl #22
    6830:			; <UNDEFINED> instruction: 0xf1ba4650
    6834:	rscle	r0, sl, r0, lsl #30
    6838:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    683c:	mvnle	r2, r0, lsl #16
    6840:	andeq	lr, r4, r8, lsl #22
    6844:	svcne	0x0001f814
    6848:	mvnle	r2, r0, lsl #18
    684c:	subeq	lr, r5, r0, lsl #22
    6850:	svccs	0x00003001
    6854:			; <UNDEFINED> instruction: 0xf7fbd065
    6858:	ldmdavc	r1!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    685c:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    6860:	strcs	sp, [r0], #-103	; 0xffffff99
    6864:	bleq	9829a8 <pclose@plt+0x97fb00>
    6868:	eorscs	r2, r3, #-2080374783	; 0x84000001
    686c:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    6870:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    6874:			; <UNDEFINED> instruction: 0xf1bad047
    6878:	suble	r0, lr, r0, lsl #30
    687c:	tstls	r1, r0, asr r6
    6880:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6884:	cmncs	r1, #16384	; 0x4000
    6888:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    688c:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    6890:	svclt	0x0094299f
    6894:	subscc	r3, r7, r0, lsr r0
    6898:	andlt	pc, r0, r9, lsl #17
    689c:	tsteq	pc, r1	; <UNPREDICTABLE>
    68a0:	stcne	0, cr7, [r0], #224	; 0xe0
    68a4:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    68a8:	streq	lr, [r4, -r5, lsl #22]
    68ac:	teqcc	r0, r4	; <illegal shifter operand>
    68b0:	strtpl	r3, [r9], #-343	; 0xfffffea9
    68b4:	svcne	0x0001f816
    68b8:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    68bc:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    68c0:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    68c4:	streq	lr, [r8, -r5, lsl #22]
    68c8:	stfned	f5, [r1], #836	; 0x344
    68cc:	andlt	pc, r4, r5, lsl #16
    68d0:	andcs	pc, r8, r5, lsl #16
    68d4:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    68d8:			; <UNDEFINED> instruction: 0xf816192f
    68dc:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    68e0:	movwcs	sp, #491	; 0x1eb
    68e4:			; <UNDEFINED> instruction: 0x4628703b
    68e8:	pop	{r0, r1, ip, sp, pc}
    68ec:	stcne	15, cr8, [r0], #960	; 0x3c0
    68f0:			; <UNDEFINED> instruction: 0xf8893403
    68f4:			; <UNDEFINED> instruction: 0xf04f1000
    68f8:	eorsvc	r0, r9, r2, lsr r1
    68fc:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    6900:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    6904:	stcne	7, cr14, [r1], #856	; 0x358
    6908:			; <UNDEFINED> instruction: 0xf8893403
    690c:			; <UNDEFINED> instruction: 0xf04fb000
    6910:	eorsvc	r0, r8, r0, lsr r0
    6914:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    6918:	strbmi	lr, [r4], -ip, asr #15
    691c:	andne	pc, r0, r9, lsl #17
    6920:			; <UNDEFINED> instruction: 0xf7fbe7c8
    6924:			; <UNDEFINED> instruction: 0x4605ee14
    6928:	sbcsle	r2, ip, r0, lsl #16
    692c:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    6930:			; <UNDEFINED> instruction: 0x462fd197
    6934:	ldrdcs	lr, [r1], -r5
    6938:	svclt	0x0000e78b
    693c:	cmnlt	fp, r3, lsl #16
    6940:			; <UNDEFINED> instruction: 0xf0032200
    6944:	blcs	fe00784c <pclose@plt+0xfe0049a4>
    6948:	andcc	fp, r1, #24, 30	; 0x60
    694c:	andle	r1, r1, fp, asr #24
    6950:	andle	r3, r3, r1, lsl #18
    6954:	svccc	0x0001f810
    6958:	mvnsle	r2, r0, lsl #22
    695c:			; <UNDEFINED> instruction: 0x47704610
    6960:			; <UNDEFINED> instruction: 0xe7fb461a
    6964:	strmi	fp, [r2], #-794	; 0xfffffce6
    6968:	ldrbtlt	r1, [r0], #3651	; 0xe43
    696c:	mcrne	14, 2, r1, cr13, cr6, {2}
    6970:	svcmi	0x0001f813
    6974:	svcne	0x0001f815
    6978:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    697c:			; <UNDEFINED> instruction: 0xf1a1428c
    6980:	strtmi	r0, [r2], -r1, ror #14
    6984:	andle	r4, sl, r8, lsl #12
    6988:	svceq	0x0019f1bc
    698c:			; <UNDEFINED> instruction: 0xf024bf98
    6990:	svccs	0x00190220
    6994:			; <UNDEFINED> instruction: 0xf021bf98
    6998:	addsmi	r0, r0, #32
    699c:	adcsmi	sp, r3, #4, 2
    69a0:	andcs	sp, r0, r6, ror #3
    69a4:			; <UNDEFINED> instruction: 0x4770bcf0
    69a8:	vldmialt	r0!, {s3-s18}
    69ac:			; <UNDEFINED> instruction: 0x46104770
    69b0:	svclt	0x00004770
    69b4:	addlt	fp, r3, r0, lsr r5
    69b8:	strmi	r4, [r8], -r4, lsl #12
    69bc:			; <UNDEFINED> instruction: 0xf7fc9101
    69c0:	stmdbls	r1, {r1, r2, r6, fp, sp, lr, pc}
    69c4:	strmi	r4, [r2], -r5, lsl #12
    69c8:			; <UNDEFINED> instruction: 0xf7fc4620
    69cc:	ldmiblt	r0!, {r1, r5, r9, fp, sp, lr, pc}^
    69d0:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    69d4:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    69d8:	svceq	0x00dff012
    69dc:			; <UNDEFINED> instruction: 0xf383fab3
    69e0:	tstcs	r1, r8, lsl #30
    69e4:	cmpne	r3, #323584	; 0x4f000
    69e8:	sadd16mi	fp, r9, r8
    69ec:	bcs	832f78 <pclose@plt+0x8300d0>
    69f0:			; <UNDEFINED> instruction: 0xf043bf08
    69f4:			; <UNDEFINED> instruction: 0xb12b0301
    69f8:	svccc	0x0001f810
    69fc:	svclt	0x00182b09
    6a00:	rscsle	r2, r9, r0, lsr #22
    6a04:	ldclt	0, cr11, [r0, #-12]!
    6a08:	andlt	r4, r3, r8, lsl #12
    6a0c:	andcs	fp, r0, r0, lsr sp
    6a10:	ldclt	0, cr11, [r0, #-12]!
    6a14:	svcmi	0x00f8e92d
    6a18:			; <UNDEFINED> instruction: 0xb1a1460e
    6a1c:	pkhbtmi	r4, r0, r1, lsl #13
    6a20:	svc	0x00bef7fb
    6a24:			; <UNDEFINED> instruction: 0xf81e46ce
    6a28:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    6a2c:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    6a30:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    6a34:	blcc	84a90 <pclose@plt+0x81be8>
    6a38:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    6a3c:	mulle	r5, fp, r5
    6a40:	strtmi	fp, [r8], lr, lsl #2
    6a44:			; <UNDEFINED> instruction: 0x4630e7f4
    6a48:	svchi	0x00f8e8bd
    6a4c:	mulne	r1, r9, r8
    6a50:			; <UNDEFINED> instruction: 0xb1a64673
    6a54:	beq	1c1694 <pclose@plt+0x1be7ec>
    6a58:	and	r4, r3, r7, asr #12
    6a5c:	svcne	0x0001f813
    6a60:	andle	r4, r7, r3, asr r5
    6a64:	svcgt	0x0001f817
    6a68:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    6a6c:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    6a70:	rscsle	r4, r3, r2, lsl #5
    6a74:	mvnle	r2, r0, lsl #18
    6a78:	pop	{r6, r9, sl, lr}
    6a7c:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6a80:	strbmi	fp, [r0], -ip, lsl #30
    6a84:	ldmfd	sp!, {sp}
    6a88:	svclt	0x00008ff8
    6a8c:	suble	r2, r8, r0, lsl #18
    6a90:	svcmi	0x00f0e92d
    6a94:			; <UNDEFINED> instruction: 0xf81b4693
    6a98:	addlt	sl, r3, r1, lsl #22
    6a9c:			; <UNDEFINED> instruction: 0xf1aa1843
    6aa0:	movwls	r0, #5217	; 0x1461
    6aa4:	nopeq	{42}	; 0x2a
    6aa8:	svclt	0x00982c19
    6aac:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    6ab0:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    6ab4:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    6ab8:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    6abc:			; <UNDEFINED> instruction: 0xf024bf98
    6ac0:	strmi	r0, [r2, #1056]!	; 0x420
    6ac4:	tstlt	r9, #2
    6ac8:	ldrb	r4, [r0, r0, asr #12]!
    6acc:	ldrbmi	r9, [lr], -r1, lsl #24
    6ad0:	addsmi	r7, ip, #5570560	; 0x550000
    6ad4:	bl	2fab5c <pclose@plt+0x2f7cb4>
    6ad8:	and	r0, r3, r1, lsl #18
    6adc:	svcpl	0x0001f816
    6ae0:	andsle	r4, r2, lr, asr #10
    6ae4:			; <UNDEFINED> instruction: 0xf1a5781c
    6ae8:	strtmi	r0, [pc], -r1, ror #24
    6aec:			; <UNDEFINED> instruction: 0xf1a43301
    6af0:			; <UNDEFINED> instruction: 0xf1be0e61
    6af4:	svclt	0x00980f19
    6af8:	strteq	pc, [r0], #-36	; 0xffffffdc
    6afc:	svceq	0x0019f1bc
    6b00:			; <UNDEFINED> instruction: 0xf025bf98
    6b04:	adcmi	r0, r7, #32, 14	; 0x800000
    6b08:	tstlt	r5, r8, ror #1
    6b0c:	strb	r4, [lr, r0, asr #12]
    6b10:	andlt	r2, r3, r0
    6b14:	svchi	0x00f0e8bd
    6b18:	rscsle	r2, sl, r0, lsl #26
    6b1c:	bicsle	r2, r3, r0, lsl #18
    6b20:	strdcs	lr, [r0], -r6
    6b24:	svclt	0x00004770
    6b28:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    6b2c:	orrslt	fp, r0, r2, lsl #1
    6b30:	andsle	r3, r8, r1, lsl #20
    6b34:	stmne	r4, {r0, r8, fp, ip, sp}
    6b38:	and	r4, r3, r3, lsl #12
    6b3c:	blcs	84b50 <pclose@plt+0x81ca8>
    6b40:	andle	r4, r3, r3, lsr #5
    6b44:	svccs	0x0001f811
    6b48:	mvnsle	r2, r0, lsl #20
    6b4c:	andsvc	r2, sl, r0, lsl #4
    6b50:	ldclt	0, cr11, [r0, #-8]
    6b54:			; <UNDEFINED> instruction: 0x46104770
    6b58:	andls	r9, r0, #1073741824	; 0x40000000
    6b5c:	ldcl	7, cr15, [sl], {251}	; 0xfb
    6b60:	ldrdcs	lr, [r0, -sp]
    6b64:	strmi	lr, [r3], -r4, ror #15
    6b68:	svclt	0x0000e7f0
    6b6c:			; <UNDEFINED> instruction: 0x4605b570
    6b70:			; <UNDEFINED> instruction: 0xb3247804
    6b74:	svc	0x002ef7fb
    6b78:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    6b7c:			; <UNDEFINED> instruction: 0xf812e002
    6b80:	mvnslt	r4, r1, lsl #30
    6b84:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    6b88:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    6b8c:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6b90:	eorvc	r4, r9, ip, lsr #12
    6b94:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    6b98:			; <UNDEFINED> instruction: 0xf8316801
    6b9c:			; <UNDEFINED> instruction: 0xf4111016
    6ba0:	svclt	0x00085100
    6ba4:	andle	r4, r2, fp, lsl #12
    6ba8:	svclt	0x00082b00
    6bac:			; <UNDEFINED> instruction: 0xf8124623
    6bb0:			; <UNDEFINED> instruction: 0xf8041f01
    6bb4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    6bb8:	smlattlt	r3, sp, r1, sp
    6bbc:			; <UNDEFINED> instruction: 0x46287019
    6bc0:			; <UNDEFINED> instruction: 0x4628bd70
    6bc4:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    6bc8:			; <UNDEFINED> instruction: 0x4606b570
    6bcc:			; <UNDEFINED> instruction: 0xb1a47804
    6bd0:	svc	0x0000f7fb
    6bd4:	tstcs	r0, r2, lsr r6
    6bd8:			; <UNDEFINED> instruction: 0xf8356805
    6bdc:			; <UNDEFINED> instruction: 0xf4133014
    6be0:	svclt	0x00085300
    6be4:	andle	r4, r2, r9, lsl r6
    6be8:	svclt	0x00082900
    6bec:			; <UNDEFINED> instruction: 0xf8124611
    6bf0:	stccs	15, cr4, [r0], {1}
    6bf4:	strdlt	sp, [r1, -r1]
    6bf8:	ldrtmi	r7, [r0], -ip
    6bfc:	svclt	0x0000bd70
    6c00:	ldrbmi	lr, [r0, sp, lsr #18]!
    6c04:	mvnlt	r4, r8, lsl #13
    6c08:	strmi	r1, [r1], r7, asr #16
    6c0c:			; <UNDEFINED> instruction: 0x46044616
    6c10:	and	r2, r4, r0, lsl #10
    6c14:	svclt	0x00082d00
    6c18:	adcsmi	r4, ip, #89128960	; 0x5500000
    6c1c:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    6c20:			; <UNDEFINED> instruction: 0x46a24630
    6c24:			; <UNDEFINED> instruction: 0xf7fb3401
    6c28:	stmdacs	r0, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    6c2c:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    6c30:	mvnsle	r4, r5, lsl #12
    6c34:	movwcs	fp, #301	; 0x12d
    6c38:	andeq	lr, r9, r5, lsr #23
    6c3c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    6c40:			; <UNDEFINED> instruction: 0x464087f0
    6c44:			; <UNDEFINED> instruction: 0x87f0e8bd
    6c48:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    6c4c:	svclt	0x00d8f7ff
    6c50:	strdeq	sp, [r0], -r2
    6c54:	ldrbmi	lr, [r0, sp, lsr #18]!
    6c58:	mvnslt	r4, r8, lsl #13
    6c5c:	strmi	r1, [r1], r7, asr #16
    6c60:			; <UNDEFINED> instruction: 0x46044616
    6c64:	beq	42da8 <pclose@plt+0x3ff00>
    6c68:			; <UNDEFINED> instruction: 0xf1bae005
    6c6c:	svclt	0x00080f00
    6c70:	adcsmi	r4, ip, #178257920	; 0xaa00000
    6c74:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    6c78:			; <UNDEFINED> instruction: 0x46254630
    6c7c:			; <UNDEFINED> instruction: 0xf7fb3401
    6c80:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6c84:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    6c88:	mvnsle	r4, r2, lsl #13
    6c8c:	andeq	lr, r9, sl, lsr #23
    6c90:	svceq	0x0000f1ba
    6c94:	pop	{r0, ip, lr, pc}
    6c98:			; <UNDEFINED> instruction: 0x464087f0
    6c9c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6ca0:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    6ca4:	svclt	0x00d6f7ff
    6ca8:	muleq	r0, sl, r8
    6cac:			; <UNDEFINED> instruction: 0x212fb510
    6cb0:			; <UNDEFINED> instruction: 0xf7fb4604
    6cb4:	strdlt	lr, [r0, -ip]!
    6cb8:			; <UNDEFINED> instruction: 0x4010e8bd
    6cbc:			; <UNDEFINED> instruction: 0xf7fb3001
    6cc0:	strtmi	fp, [r0], -r1, lsl #31
    6cc4:			; <UNDEFINED> instruction: 0x4010e8bd
    6cc8:	svclt	0x007cf7fb
    6ccc:			; <UNDEFINED> instruction: 0x212fb538
    6cd0:			; <UNDEFINED> instruction: 0xf7fb4605
    6cd4:	cmnlt	r0, ip, ror #31
    6cd8:			; <UNDEFINED> instruction: 0x1c601b44
    6cdc:	ldc	7, cr15, [sl], {251}	; 0xfb
    6ce0:	strtmi	r4, [r2], -r9, lsr #12
    6ce4:			; <UNDEFINED> instruction: 0xf7fb4605
    6ce8:	movwcs	lr, #3882	; 0xf2a
    6cec:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    6cf0:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6cf4:	ldrhtmi	lr, [r8], -sp
    6cf8:			; <UNDEFINED> instruction: 0xf7fb4478
    6cfc:	svclt	0x0000bf63
    6d00:	ldrdeq	sp, [r0], -r0
    6d04:	andcs	fp, r1, pc, lsl #8
    6d08:	addlt	fp, r3, r0, lsl #10
    6d0c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    6d10:	blmi	3f1528 <pclose@plt+0x3ee680>
    6d14:			; <UNDEFINED> instruction: 0xf85244fc
    6d18:			; <UNDEFINED> instruction: 0xf85c1b04
    6d1c:	ldmdavs	fp, {r0, r1, ip, sp}
    6d20:			; <UNDEFINED> instruction: 0xf04f9301
    6d24:	andls	r0, r0, #0, 6
    6d28:	blx	ff444d2e <pclose@plt+0xff441e86>
    6d2c:	blmi	219558 <pclose@plt+0x2166b0>
    6d30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d34:	blls	60da4 <pclose@plt+0x5defc>
    6d38:	qaddle	r4, sl, r4
    6d3c:			; <UNDEFINED> instruction: 0xf85db003
    6d40:	andlt	lr, r4, r4, lsl #22
    6d44:			; <UNDEFINED> instruction: 0xf7fb4770
    6d48:	svclt	0x0000ed06
    6d4c:	andeq	r0, r2, r8, ror #30
    6d50:	andeq	r0, r0, ip, lsr #6
    6d54:	andeq	r0, r2, ip, asr #30
    6d58:	andcs	fp, r0, pc, lsl #8
    6d5c:	addlt	fp, r3, r0, lsl #10
    6d60:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    6d64:	blmi	3f157c <pclose@plt+0x3ee6d4>
    6d68:			; <UNDEFINED> instruction: 0xf85244fc
    6d6c:			; <UNDEFINED> instruction: 0xf85c1b04
    6d70:	ldmdavs	fp, {r0, r1, ip, sp}
    6d74:			; <UNDEFINED> instruction: 0xf04f9301
    6d78:	andls	r0, r0, #0, 6
    6d7c:	blx	fe9c4d82 <pclose@plt+0xfe9c1eda>
    6d80:	blmi	2195ac <pclose@plt+0x216704>
    6d84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d88:	blls	60df8 <pclose@plt+0x5df50>
    6d8c:	qaddle	r4, sl, r4
    6d90:			; <UNDEFINED> instruction: 0xf85db003
    6d94:	andlt	lr, r4, r4, lsl #22
    6d98:			; <UNDEFINED> instruction: 0xf7fb4770
    6d9c:	svclt	0x0000ecdc
    6da0:	andeq	r0, r2, r4, lsl pc
    6da4:	andeq	r0, r0, ip, lsr #6
    6da8:	strdeq	r0, [r2], -r8
    6dac:	andcs	fp, r3, pc, lsl #8
    6db0:	addlt	fp, r3, r0, lsl #10
    6db4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    6db8:	blmi	3f15d0 <pclose@plt+0x3ee728>
    6dbc:			; <UNDEFINED> instruction: 0xf85244fc
    6dc0:			; <UNDEFINED> instruction: 0xf85c1b04
    6dc4:	ldmdavs	fp, {r0, r1, ip, sp}
    6dc8:			; <UNDEFINED> instruction: 0xf04f9301
    6dcc:	andls	r0, r0, #0, 6
    6dd0:	blx	1f44dd6 <pclose@plt+0x1f41f2e>
    6dd4:	blmi	219600 <pclose@plt+0x216758>
    6dd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ddc:	blls	60e4c <pclose@plt+0x5dfa4>
    6de0:	qaddle	r4, sl, r4
    6de4:			; <UNDEFINED> instruction: 0xf85db003
    6de8:	andlt	lr, r4, r4, lsl #22
    6dec:			; <UNDEFINED> instruction: 0xf7fb4770
    6df0:	svclt	0x0000ecb2
    6df4:	andeq	r0, r2, r0, asr #29
    6df8:	andeq	r0, r0, ip, lsr #6
    6dfc:	andeq	r0, r2, r4, lsr #29
    6e00:	andcs	fp, r2, pc, lsl #8
    6e04:	addlt	fp, r3, r0, lsl #10
    6e08:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    6e0c:	blmi	3f1624 <pclose@plt+0x3ee77c>
    6e10:			; <UNDEFINED> instruction: 0xf85244fc
    6e14:			; <UNDEFINED> instruction: 0xf85c1b04
    6e18:	ldmdavs	fp, {r0, r1, ip, sp}
    6e1c:			; <UNDEFINED> instruction: 0xf04f9301
    6e20:	andls	r0, r0, #0, 6
    6e24:	blx	14c4e2a <pclose@plt+0x14c1f82>
    6e28:	blmi	219654 <pclose@plt+0x2167ac>
    6e2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e30:	blls	60ea0 <pclose@plt+0x5dff8>
    6e34:	qaddle	r4, sl, r4
    6e38:			; <UNDEFINED> instruction: 0xf85db003
    6e3c:	andlt	lr, r4, r4, lsl #22
    6e40:			; <UNDEFINED> instruction: 0xf7fb4770
    6e44:	svclt	0x0000ec88
    6e48:	andeq	r0, r2, ip, ror #28
    6e4c:	andeq	r0, r0, ip, lsr #6
    6e50:	andeq	r0, r2, r0, asr lr
    6e54:	bllt	fea44e48 <pclose@plt+0xfea41fa0>
    6e58:			; <UNDEFINED> instruction: 0x4607b4f0
    6e5c:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    6e60:	mcrcs	15, 1, fp, cr0, cr8, {0}
    6e64:			; <UNDEFINED> instruction: 0xf817d105
    6e68:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    6e6c:	mcrcs	15, 1, fp, cr0, cr8, {0}
    6e70:			; <UNDEFINED> instruction: 0xf1a6d0f9
    6e74:	andcs	r0, r0, r0, lsr ip
    6e78:	blx	17cf280 <pclose@plt+0x17cc3d8>
    6e7c:	blcs	283cb4 <pclose@plt+0x280e0c>
    6e80:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    6e84:	svcvs	0x0001f817
    6e88:	andeq	lr, r1, #66560	; 0x10400
    6e8c:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    6e90:	bl	104cf04 <pclose@plt+0x104a05c>
    6e94:	ldmne	ip, {r1, r9}^
    6e98:	streq	lr, [r2, #-2882]	; 0xfffff4be
    6e9c:	andeq	lr, ip, r4, lsl fp
    6ea0:	mvnvc	lr, r5, asr #22
    6ea4:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    6ea8:			; <UNDEFINED> instruction: 0xf38cfa5f
    6eac:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    6eb0:			; <UNDEFINED> instruction: 0x4770bcf0
    6eb4:			; <UNDEFINED> instruction: 0xf1a27802
    6eb8:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    6ebc:	stmdble	sp, {r0, r3, r8, fp, sp}
    6ec0:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    6ec4:	svclt	0x009c2b05
    6ec8:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    6ecc:	stmdble	r6, {r0, r1, r3, r4, r8}
    6ed0:	msreq	SPSR_c, #-2147483608	; 0x80000028
    6ed4:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    6ed8:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    6edc:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    6ee0:	eorseq	pc, r0, r2, lsr #3
    6ee4:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    6ee8:			; <UNDEFINED> instruction: 0xf1a2d905
    6eec:	stmdbcs	r5, {r0, r6, r8}
    6ef0:			; <UNDEFINED> instruction: 0xf1a2d803
    6ef4:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    6ef8:			; <UNDEFINED> instruction: 0xf1a24770
    6efc:	stmdbcs	r5, {r0, r5, r6, r8}
    6f00:			; <UNDEFINED> instruction: 0xf1a2d803
    6f04:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    6f08:			; <UNDEFINED> instruction: 0xf04f4770
    6f0c:			; <UNDEFINED> instruction: 0x477030ff
    6f10:	ldr	fp, [r3, #-257]	; 0xfffffeff
    6f14:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6f18:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    6f1c:	andcs	fp, r0, ip, lsl #31
    6f20:	ldrbmi	r2, [r0, -r1]!
    6f24:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    6f28:	andcs	fp, r0, ip, lsl #31
    6f2c:	ldrbmi	r2, [r0, -r1]!
    6f30:	msreq	SPSR_c, #160, 2	; 0x28
    6f34:	svclt	0x00982b19
    6f38:	eoreq	pc, r0, r0, lsr #32
    6f3c:	svclt	0x00004770
    6f40:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    6f44:	svclt	0x00982b19
    6f48:	eoreq	pc, r0, r0, asr #32
    6f4c:	svclt	0x00004770
    6f50:	mvnlt	r7, r3, lsl #16
    6f54:			; <UNDEFINED> instruction: 0x4604b410
    6f58:			; <UNDEFINED> instruction: 0xf814e002
    6f5c:			; <UNDEFINED> instruction: 0xb1a33f01
    6f60:	svceq	0x0080f013
    6f64:	subeq	pc, r1, #-1073741784	; 0xc0000028
    6f68:	tstcs	r1, ip, lsl #30
    6f6c:	bcs	64f374 <pclose@plt+0x64c4cc>
    6f70:	andcs	fp, r0, #140, 30	; 0x230
    6f74:	andeq	pc, r1, #1
    6f78:	rscle	r2, lr, r0, lsl #20
    6f7c:	nopeq	{67}	; 0x43
    6f80:			; <UNDEFINED> instruction: 0xf8147023
    6f84:	blcs	16b90 <pclose@plt+0x13ce8>
    6f88:			; <UNDEFINED> instruction: 0xf85dd1ea
    6f8c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6f90:	svclt	0x00004770
    6f94:	mvnlt	r7, r3, lsl #16
    6f98:			; <UNDEFINED> instruction: 0x4604b410
    6f9c:			; <UNDEFINED> instruction: 0xf814e002
    6fa0:			; <UNDEFINED> instruction: 0xb1a33f01
    6fa4:	svceq	0x0080f013
    6fa8:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    6fac:	tstcs	r1, ip, lsl #30
    6fb0:	bcs	64f3b8 <pclose@plt+0x64c510>
    6fb4:	andcs	fp, r0, #140, 30	; 0x230
    6fb8:	andeq	pc, r1, #1
    6fbc:	rscle	r2, lr, r0, lsl #20
    6fc0:	nopeq	{35}	; 0x23
    6fc4:			; <UNDEFINED> instruction: 0xf8147023
    6fc8:	blcs	16bd4 <pclose@plt+0x13d2c>
    6fcc:			; <UNDEFINED> instruction: 0xf85dd1ea
    6fd0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6fd4:	svclt	0x00004770
    6fd8:	eorsle	r4, r9, r8, lsl #5
    6fdc:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    6fe0:	strmi	fp, [sl], -fp, lsr #6
    6fe4:	ands	r4, r3, r4, lsl #12
    6fe8:	mulle	sp, r8, r2
    6fec:			; <UNDEFINED> instruction: 0xf1a02919
    6ff0:	ldrmi	r0, [sp], -r1, ror #14
    6ff4:			; <UNDEFINED> instruction: 0xf023bf98
    6ff8:	svccs	0x00190520
    6ffc:	svclt	0x00984606
    7000:	strteq	pc, [r0], -r0, lsr #32
    7004:	tstle	lr, lr, lsr #5
    7008:	svccc	0x0001f814
    700c:	cmnlt	r3, r1, lsl r6
    7010:	bleq	85060 <pclose@plt+0x821b8>
    7014:	msreq	SPSR_c, r3, lsr #3
    7018:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    701c:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    7020:			; <UNDEFINED> instruction: 0xf02cbf98
    7024:	bl	feb0a0ac <pclose@plt+0xfeb07204>
    7028:	ldcllt	0, cr0, [r0]
    702c:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    7030:	stceq	0, cr15, [r0], {79}	; 0x4f
    7034:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    7038:	rscsle	r2, r6, r0, lsl #16
    703c:	svclt	0x00982f19
    7040:	eoreq	pc, r0, r0, lsr #32
    7044:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7048:			; <UNDEFINED> instruction: 0xf023bf98
    704c:	ldrb	r0, [r5, r0, lsr #24]!
    7050:	ldrbmi	r2, [r0, -r0]!
    7054:	svclt	0x00182a00
    7058:	andsle	r4, sp, r8, lsl #5
    705c:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    7060:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    7064:			; <UNDEFINED> instruction: 0xb1a3e002
    7068:			; <UNDEFINED> instruction: 0xd1124293
    706c:			; <UNDEFINED> instruction: 0xf1a37803
    7070:	bcs	64797c <pclose@plt+0x644ad4>
    7074:	svccs	0x0001f811
    7078:			; <UNDEFINED> instruction: 0xf043bf98
    707c:			; <UNDEFINED> instruction: 0xf1a20320
    7080:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    7084:			; <UNDEFINED> instruction: 0xf042bf98
    7088:	adcmi	r0, r0, #32, 4
    708c:	andeq	pc, r1, r0, lsl #2
    7090:	bne	fe63b83c <pclose@plt+0xfe638994>
    7094:			; <UNDEFINED> instruction: 0x4770bc30
    7098:	ldrbmi	r2, [r0, -r0]!
    709c:	andle	r4, r0, r1, lsl #5
    70a0:	andcs	lr, r0, r0, ror #8
    70a4:	svclt	0x00004770
    70a8:	andsle	r4, ip, r8, lsl #5
    70ac:	stmdavc	r2, {r4, sl, ip, sp, pc}
    70b0:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    70b4:			; <UNDEFINED> instruction: 0xf810e00d
    70b8:			; <UNDEFINED> instruction: 0xf8112f01
    70bc:	cmplt	r2, r1, lsl #30
    70c0:			; <UNDEFINED> instruction: 0xf384fab4
    70c4:	adcmi	r0, r2, #1490944	; 0x16c000
    70c8:			; <UNDEFINED> instruction: 0xf043bf18
    70cc:	blcs	7cd8 <pclose@plt+0x4e30>
    70d0:	adcmi	sp, r2, #241	; 0xf1
    70d4:	andcs	fp, r0, r8, lsl #30
    70d8:	subslt	sp, r2, #2
    70dc:	bne	433a64 <pclose@plt+0x430bbc>
    70e0:	blmi	14525c <pclose@plt+0x1423b4>
    70e4:	andcs	r4, r0, r0, ror r7
    70e8:	svclt	0x00004770
    70ec:			; <UNDEFINED> instruction: 0x4604b5f8
    70f0:	addmi	fp, fp, #-1073741778	; 0xc000002e
    70f4:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    70f8:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    70fc:	addsmi	sp, r0, #-268435456	; 0xf0000000
    7100:	andle	r4, lr, r6, lsl r6
    7104:			; <UNDEFINED> instruction: 0x4631463a
    7108:			; <UNDEFINED> instruction: 0xf7ff4620
    710c:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    7110:	adcmi	r3, r5, #16777216	; 0x1000000
    7114:	adcmi	sp, r6, #201326592	; 0xc000000
    7118:			; <UNDEFINED> instruction: 0x4630d1f4
    711c:	strdcs	fp, [r0], -r8
    7120:			; <UNDEFINED> instruction: 0x4620bdf8
    7124:	svclt	0x0000bdf8
    7128:			; <UNDEFINED> instruction: 0x4605b538
    712c:	cmplt	ip, r4, lsl #16
    7130:	ldc	7, cr15, [r0], #-1004	; 0xfffffc14
    7134:	strmi	r4, [r1], -fp, lsr #12
    7138:			; <UNDEFINED> instruction: 0xf852680a
    713c:	andsvc	r2, sl, r4, lsr #32
    7140:	svcmi	0x0001f813
    7144:	mvnsle	r2, r0, lsl #24
    7148:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    714c:	bcc	738fc <pclose@plt+0x70a54>
    7150:	mvnsmi	lr, sp, lsr #18
    7154:	bl	ea70 <pclose@plt+0xbbc8>
    7158:	cdpne	8, 4, cr0, cr15, cr2, {0}
    715c:	svcmi	0x0001f815
    7160:	svcvs	0x0001f817
    7164:			; <UNDEFINED> instruction: 0xd00842b4
    7168:	ldc	7, cr15, [sl], {251}	; 0xfb
    716c:			; <UNDEFINED> instruction: 0xf8536803
    7170:			; <UNDEFINED> instruction: 0xf8532026
    7174:	addsmi	r3, sl, #36	; 0x24
    7178:	strmi	sp, [r8, #260]!	; 0x104
    717c:	andcs	sp, r0, lr, ror #3
    7180:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7184:	pop	{r5, r7, r8, r9, fp, ip}
    7188:			; <UNDEFINED> instruction: 0x461081f0
    718c:	svclt	0x00004770
    7190:	andcs	fp, r1, #16, 2
    7194:	bllt	ac5198 <pclose@plt+0xac22f0>
    7198:	svclt	0x00004770
    719c:	andcs	fp, r0, #16, 2
    71a0:	bllt	9451a4 <pclose@plt+0x9422fc>
    71a4:	svclt	0x00004770
    71a8:	bmi	4b41ec <pclose@plt+0x4b1344>
    71ac:	addlt	fp, r3, r0, lsl #10
    71b0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    71b4:	ldmpl	r3, {r2, fp, ip, pc}^
    71b8:	movwls	r6, #6171	; 0x181b
    71bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    71c0:	stmdbge	r5, {r7, r8, ip, sp, pc}
    71c4:			; <UNDEFINED> instruction: 0xf7ff9100
    71c8:	bmi	34569c <pclose@plt+0x3427f4>
    71cc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    71d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    71d4:	subsmi	r9, sl, r1, lsl #22
    71d8:	andlt	sp, r3, r9, lsl #2
    71dc:	bl	145358 <pclose@plt+0x1424b0>
    71e0:	ldrbmi	fp, [r0, -r4]!
    71e4:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    71e8:	mrc	7, 1, APSR_nzcv, cr4, cr11, {7}
    71ec:			; <UNDEFINED> instruction: 0xf7fbe7ed
    71f0:	svclt	0x0000eab2
    71f4:	andeq	r0, r2, sl, asr #21
    71f8:	andeq	r0, r0, ip, lsr #6
    71fc:	andeq	r0, r2, lr, lsr #21
    7200:	andeq	sp, r0, sl, asr r3
    7204:	bmi	7f4248 <pclose@plt+0x7f13a0>
    7208:	addlt	fp, r2, r0, lsl r5
    720c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    7210:	ldcmi	8, cr9, [lr], {4}
    7214:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    7218:	movwls	r6, #6171	; 0x181b
    721c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7220:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    7224:			; <UNDEFINED> instruction: 0xf7ff9100
    7228:	orrslt	pc, r8, r3, lsl #18
    722c:	blmi	599a94 <pclose@plt+0x596bec>
    7230:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7234:	blls	612a4 <pclose@plt+0x5e3fc>
    7238:	qaddle	r4, sl, r9
    723c:	pop	{r1, ip, sp, pc}
    7240:	andlt	r4, r4, r0, lsl r0
    7244:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    7248:			; <UNDEFINED> instruction: 0xf7fb4478
    724c:			; <UNDEFINED> instruction: 0xe7ececbe
    7250:	b	fe045244 <pclose@plt+0xfe04239c>
    7254:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    7258:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    725c:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    7260:	andle	r2, r8, r6, lsl sl
    7264:	andscs	r4, r6, #851968	; 0xd0000
    7268:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    726c:	b	ffcc5260 <pclose@plt+0xffcc23b8>
    7270:			; <UNDEFINED> instruction: 0xf7fb2002
    7274:	stmdami	sl, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    7278:	tstcs	r1, r5, lsr #4
    727c:			; <UNDEFINED> instruction: 0xf7fb4478
    7280:	ldrb	lr, [r5, sl, ror #21]!
    7284:	andeq	r0, r2, lr, ror #20
    7288:	andeq	r0, r0, ip, lsr #6
    728c:	andeq	r0, r2, r6, ror #20
    7290:	andeq	r0, r2, ip, asr #20
    7294:	strdeq	sp, [r0], -r8
    7298:	andeq	r0, r0, r0, lsr r3
    729c:	andeq	sp, r0, r2, lsl #6
    72a0:	andeq	sp, r0, r8, asr #5
    72a4:	mvnsmi	lr, #737280	; 0xb4000
    72a8:	ldrmi	fp, [lr], -r3, lsl #1
    72ac:	pkhbtmi	r4, r0, r5, lsl #12
    72b0:	andls	r4, r1, #12, 12	; 0xc00000
    72b4:	bl	ff7452a8 <pclose@plt+0xff742400>
    72b8:	smlsdcs	r1, r8, r3, fp
    72bc:	strtmi	r3, [r1], -r1
    72c0:	bl	ff5c52b4 <pclose@plt+0xff5c240c>
    72c4:	smladxcc	r1, fp, r6, r4
    72c8:	mvnsle	r2, r0, lsl #16
    72cc:			; <UNDEFINED> instruction: 0x21041c98
    72d0:	stc	7, cr15, [lr], #-1004	; 0xfffffc14
    72d4:	biclt	r4, r0, r7, lsl #12
    72d8:	andhi	pc, r0, r0, asr #17
    72dc:	strbmi	r4, [r0], -r1, lsr #12
    72e0:	bl	ff1c52d4 <pclose@plt+0xff1c242c>
    72e4:			; <UNDEFINED> instruction: 0x46b9b1b8
    72e8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    72ec:	andvc	r1, r5, r3, asr #24
    72f0:			; <UNDEFINED> instruction: 0xf8494621
    72f4:	ldrmi	r3, [r8], -r4, lsl #30
    72f8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    72fc:	bl	fee452f0 <pclose@plt+0xfee42448>
    7300:	mvnsle	r2, r0, lsl #16
    7304:			; <UNDEFINED> instruction: 0xf8c6b10e
    7308:	ldrtmi	r8, [r8], -r0
    730c:	pop	{r0, r1, ip, sp, pc}
    7310:	strdcs	r8, [r2], -r0
    7314:			; <UNDEFINED> instruction: 0xf04fe7db
    7318:	ldrb	r0, [r3, r1, lsl #16]!
    731c:	ldrbmi	lr, [r0, sp, lsr #18]!
    7320:	strmi	r4, [sp], -r4, lsl #12
    7324:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    7328:			; <UNDEFINED> instruction: 0xf0002800
    732c:	strcs	r8, [r1], -r3, lsl #1
    7330:	strtmi	r3, [r9], -r1
    7334:	stc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7338:			; <UNDEFINED> instruction: 0x36014633
    733c:	mvnsle	r2, r0, lsl #16
    7340:			; <UNDEFINED> instruction: 0xf0133302
    7344:	b	13db04c <pclose@plt+0x13d81a4>
    7348:	smulbble	fp, r3, r9
    734c:			; <UNDEFINED> instruction: 0xf7fb4620
    7350:	andcc	lr, r1, lr, ror fp
    7354:	andeq	lr, r0, r9, lsl fp
    7358:	strcs	fp, [r1], -ip, lsr #30
    735c:	rsble	r2, r1, #0, 12
    7360:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7364:	stmdacs	r0, {r7, r9, sl, lr}
    7368:	strmi	sp, [r1], #89	; 0x59
    736c:	svcne	0x00074621
    7370:			; <UNDEFINED> instruction: 0x464846b2
    7374:			; <UNDEFINED> instruction: 0xf7fb464c
    7378:	strtmi	lr, [r9], -ip, lsl #21
    737c:			; <UNDEFINED> instruction: 0xf7fb4620
    7380:			; <UNDEFINED> instruction: 0xb328ecfc
    7384:	andge	pc, r0, r0, lsl #17
    7388:	blcs	26541c <pclose@plt+0x262574>
    738c:	blcs	836ff4 <pclose@plt+0x83414c>
    7390:			; <UNDEFINED> instruction: 0xf814d105
    7394:	blcs	256fa0 <pclose@plt+0x2540f8>
    7398:	blcs	837000 <pclose@plt+0x834158>
    739c:	mcrne	0, 2, sp, cr3, cr9, {7}
    73a0:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    73a4:	and	r4, r3, r3, lsl #12
    73a8:			; <UNDEFINED> instruction: 0xf883429c
    73ac:	andle	sl, r5, r0
    73b0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    73b4:	svclt	0x00182a09
    73b8:	rscsle	r2, r5, r0, lsr #20
    73bc:	svcmi	0x0004f847
    73c0:	strtmi	r1, [r9], -r4, asr #24
    73c4:	strtmi	r3, [r0], -r1, lsl #12
    73c8:	ldcl	7, cr15, [r6], {251}	; 0xfb
    73cc:	bicsle	r2, r9, r0, lsl #16
    73d0:	blcs	265464 <pclose@plt+0x2625bc>
    73d4:	blcs	83703c <pclose@plt+0x834194>
    73d8:			; <UNDEFINED> instruction: 0xf814d105
    73dc:	blcs	256fe8 <pclose@plt+0x254140>
    73e0:	blcs	837048 <pclose@plt+0x8341a0>
    73e4:			; <UNDEFINED> instruction: 0x4620d0f9
    73e8:	bl	c453dc <pclose@plt+0xc42534>
    73ec:	stmdane	r3!, {r0, fp, ip, sp}
    73f0:	tstcs	r0, sl, lsl #4
    73f4:	addsmi	lr, ip, #2
    73f8:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    73fc:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    7400:	svclt	0x00182a09
    7404:	rscsle	r2, r6, r0, lsr #20
    7408:	strhcs	r0, [r0, -r3]
    740c:	andeq	lr, r3, #8, 22	; 0x2000
    7410:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    7414:	eormi	pc, r6, r8, asr #16
    7418:			; <UNDEFINED> instruction: 0x60514599
    741c:	strbmi	sp, [r0], -sp, lsl #2
    7420:			; <UNDEFINED> instruction: 0x87f0e8bd
    7424:			; <UNDEFINED> instruction: 0xf04f200c
    7428:			; <UNDEFINED> instruction: 0xf7fb0800
    742c:	strbmi	lr, [r0], -r2, ror #24
    7430:			; <UNDEFINED> instruction: 0x87f0e8bd
    7434:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7438:	blmi	181260 <pclose@plt+0x17e3b8>
    743c:	andspl	pc, pc, #64, 4
    7440:	stmdami	r5, {r2, r8, fp, lr}
    7444:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7448:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    744c:	stc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7450:	andeq	sp, r0, r8, ror #2
    7454:	strheq	sp, [r0], -r6
    7458:	andeq	sp, r0, sl, lsr r1
    745c:			; <UNDEFINED> instruction: 0x4616b5f8
    7460:	blcs	825474 <pclose@plt+0x8225cc>
    7464:			; <UNDEFINED> instruction: 0xf810d103
    7468:	blcs	817074 <pclose@plt+0x8141cc>
    746c:	strcs	sp, [r0], #-251	; 0xffffff05
    7470:	strtmi	r1, [r7], -sp, lsl #30
    7474:			; <UNDEFINED> instruction: 0xd01242b4
    7478:			; <UNDEFINED> instruction: 0xf8452120
    747c:			; <UNDEFINED> instruction: 0xf7fb0f04
    7480:	strcc	lr, [r1], #-2808	; 0xfffff508
    7484:	cmplt	r0, r3, lsl #12
    7488:	blvc	85490 <pclose@plt+0x825e8>
    748c:	blcs	825600 <pclose@plt+0x822758>
    7490:			; <UNDEFINED> instruction: 0xf810d103
    7494:	blcs	8170a0 <pclose@plt+0x8141f8>
    7498:	blcs	3b88c <pclose@plt+0x389e4>
    749c:	strtmi	sp, [r0], -sl, ror #3
    74a0:	svclt	0x0000bdf8
    74a4:	strcs	fp, [r0], #-1528	; 0xfffffa08
    74a8:	strmi	r1, [r3], -sp, lsl #30
    74ac:			; <UNDEFINED> instruction: 0x46274616
    74b0:			; <UNDEFINED> instruction: 0xf845e00a
    74b4:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    74b8:	b	ff6c54ac <pclose@plt+0xff6c2604>
    74bc:	strmi	fp, [r3], -r8, asr #2
    74c0:	blvc	854d4 <pclose@plt+0x8262c>
    74c4:			; <UNDEFINED> instruction: 0xb1217841
    74c8:			; <UNDEFINED> instruction: 0x461842b4
    74cc:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    74d0:	strtmi	sp, [r0], -pc, ror #3
    74d4:	svclt	0x0000bdf8
    74d8:	blmi	8d9d68 <pclose@plt+0x8d6ec0>
    74dc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    74e0:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    74e4:	movwls	r6, #30747	; 0x781b
    74e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74ec:	eorsle	r2, r3, r0, lsl #16
    74f0:	bge	b2104 <pclose@plt+0xaf25c>
    74f4:	stmdbge	r1, {r2, r3, r9, sl, lr}
    74f8:			; <UNDEFINED> instruction: 0xff0cf7fe
    74fc:	cmplt	r8, #5242880	; 0x500000
    7500:	blge	1b4218 <pclose@plt+0x1b1370>
    7504:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    7508:			; <UNDEFINED> instruction: 0xf7fe4620
    750c:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    7510:	bls	12e11c <pclose@plt+0x12b274>
    7514:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    7518:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    751c:			; <UNDEFINED> instruction: 0xf04fbfb4
    7520:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    7524:	blmi	419d70 <pclose@plt+0x416ec8>
    7528:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    752c:	blls	1e159c <pclose@plt+0x1de6f4>
    7530:	tstle	r4, sl, asr r0
    7534:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    7538:	bls	16e148 <pclose@plt+0x16b2a0>
    753c:			; <UNDEFINED> instruction: 0xd1eb4293
    7540:	bls	1ae154 <pclose@plt+0x1ab2ac>
    7544:			; <UNDEFINED> instruction: 0xd1e74293
    7548:	strtmi	r4, [r8], -r1, lsl #12
    754c:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7550:	mvnle	r2, r0, lsl #16
    7554:	strb	r2, [r5, r0]!
    7558:	andmi	pc, r0, pc, asr #32
    755c:			; <UNDEFINED> instruction: 0xf7fbe7e2
    7560:	svclt	0x0000e8fa
    7564:	andeq	r0, r2, r0, lsr #15
    7568:	andeq	r0, r0, ip, lsr #6
    756c:	andeq	r0, r2, r4, asr r7
    7570:	svcmi	0x00f0e92d
    7574:	strmi	fp, [lr], -r3, lsl #1
    7578:			; <UNDEFINED> instruction: 0xf7fb9200
    757c:	andls	lr, r1, ip, ror #24
    7580:			; <UNDEFINED> instruction: 0xf0002800
    7584:			; <UNDEFINED> instruction: 0xf8df8088
    7588:	smladcs	r0, ip, r1, r9
    758c:	ldrtmi	r4, [sp], -r4, lsl #12
    7590:			; <UNDEFINED> instruction: 0x46b844f9
    7594:	ldrbmi	r4, [r8], -r3, lsl #13
    7598:			; <UNDEFINED> instruction: 0xf7fb4649
    759c:	bl	301644 <pclose@plt+0x2fe79c>
    75a0:	rfeda	fp
    75a4:			; <UNDEFINED> instruction: 0xf1bbb000
    75a8:	eorsle	r0, pc, sl, lsl #30
    75ac:			; <UNDEFINED> instruction: 0x0004ebba
    75b0:	strmi	sp, [r1], -r3
    75b4:			; <UNDEFINED> instruction: 0xf7ff4620
    75b8:	addmi	pc, r6, #3162112	; 0x304000
    75bc:	blls	3e65c <pclose@plt+0x3b7b4>
    75c0:	bl	fe98e3d8 <pclose@plt+0xfe98b530>
    75c4:	addmi	r0, r3, #1280	; 0x500
    75c8:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    75cc:	bne	ff0374c4 <pclose@plt+0xff03461c>
    75d0:	streq	lr, [r0], #2820	; 0xb04
    75d4:	svclt	0x00b44564
    75d8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    75dc:	svclt	0x00142d00
    75e0:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    75e4:			; <UNDEFINED> instruction: 0xf898b115
    75e8:	strbmi	fp, [r2], r0
    75ec:	svceq	0x0000f1bb
    75f0:			; <UNDEFINED> instruction: 0x46d3d03b
    75f4:			; <UNDEFINED> instruction: 0xf80b210a
    75f8:			; <UNDEFINED> instruction: 0xf89a1b01
    75fc:	stmdbcs	r0!, {r0, ip}
    7600:	smladcs	r0, fp, r0, sp
    7604:			; <UNDEFINED> instruction: 0x463d465c
    7608:			; <UNDEFINED> instruction: 0xe7c446b8
    760c:	svceq	0x0000f1bb
    7610:			; <UNDEFINED> instruction: 0xf89ad02b
    7614:			; <UNDEFINED> instruction: 0xf10a1001
    7618:	stmdbcs	r0!, {r0, r8, r9, fp}
    761c:			; <UNDEFINED> instruction: 0xf81bd103
    7620:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    7624:			; <UNDEFINED> instruction: 0x4605d0fb
    7628:	sbfx	r4, r0, #13, #21
    762c:	bleq	83a5c <pclose@plt+0x80bb4>
    7630:	strtmi	r2, [r8], r0, lsl #10
    7634:	ldrbmi	r2, [ip], -r1, lsl #14
    7638:			; <UNDEFINED> instruction: 0xf89ae7ad
    763c:	stmdbcs	r0!, {r1, ip}
    7640:			; <UNDEFINED> instruction: 0xf10ad12d
    7644:	ldrmi	r0, [r4], -r3, lsl #4
    7648:	stmdavc	r1!, {r0, r9, ip, sp}
    764c:	rscsle	r2, sl, r0, lsr #18
    7650:	strcs	r4, [r0, -r0, lsr #12]
    7654:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7658:	ldrtmi	r4, [sp], -r1, lsr #12
    765c:			; <UNDEFINED> instruction: 0x465c46b8
    7660:	ldrbmi	r1, [r8], -r2, asr #24
    7664:	svc	0x00f6f7fa
    7668:	stcls	7, cr14, [r1], {149}	; 0x95
    766c:			; <UNDEFINED> instruction: 0xf7fb4620
    7670:	bmi	381e30 <pclose@plt+0x37ef88>
    7674:			; <UNDEFINED> instruction: 0x4601447a
    7678:			; <UNDEFINED> instruction: 0xf7ff4620
    767c:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    7680:	cmplt	r3, r3, lsr #16
    7684:			; <UNDEFINED> instruction: 0xf7fb4620
    7688:	stmdacc	r1, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    768c:	blcs	29e720 <pclose@plt+0x29b878>
    7690:	blls	772a8 <pclose@plt+0x74400>
    7694:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    7698:	pop	{r0, r1, ip, sp, pc}
    769c:			; <UNDEFINED> instruction: 0xf10a8ff0
    76a0:	ldrb	r0, [r5, r2, lsl #8]
    76a4:	andeq	sp, r0, r8, lsl r0
    76a8:	andeq	sp, r0, r0, lsr #11
    76ac:			; <UNDEFINED> instruction: 0x4604b570
    76b0:			; <UNDEFINED> instruction: 0xf4106880
    76b4:	tstle	r1, r0, lsl #6
    76b8:	vst2.8	{d22-d23}, [r0 :128], r2
    76bc:	mvnvs	r4, r0
    76c0:	stmib	r4, {r5, r7, sp, lr}^
    76c4:	rscvs	r3, r3, r8, lsl #6
    76c8:	stmib	r4, {r1, r4, fp, sp, lr}^
    76cc:	bcs	142fc <pclose@plt+0x11454>
    76d0:	movwcc	lr, #51652	; 0xc9c4
    76d4:	movwcs	sp, #2939	; 0xb7b
    76d8:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    76dc:	blcs	21a70 <pclose@plt+0x1ebc8>
    76e0:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    76e4:	mvnlt	r4, lr, lsl #12
    76e8:			; <UNDEFINED> instruction: 0x46151d99
    76ec:	andeq	pc, r5, #79	; 0x4f
    76f0:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    76f4:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    76f8:	ldclne	0, cr13, [r8], {82}	; 0x52
    76fc:			; <UNDEFINED> instruction: 0xf113d06e
    7700:	rsbsle	r0, fp, ip, lsl #30
    7704:			; <UNDEFINED> instruction: 0xf0001dd9
    7708:			; <UNDEFINED> instruction: 0xf1138089
    770c:			; <UNDEFINED> instruction: 0xf0000f0a
    7710:	movwcc	r8, #45205	; 0xb095
    7714:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    7718:	ldrbtmi	r2, [r9], #-0
    771c:	stmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7720:	eor	r4, r7, r3, lsl #12
    7724:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    7728:	ldclne	0, cr13, [lr], {85}	; 0x55
    772c:	andeq	pc, r5, #79	; 0x4f
    7730:			; <UNDEFINED> instruction: 0xf113d05b
    7734:	rsble	r0, r8, ip, lsl #30
    7738:			; <UNDEFINED> instruction: 0xd0761d98
    773c:			; <UNDEFINED> instruction: 0xf0001dd9
    7740:			; <UNDEFINED> instruction: 0xf1138084
    7744:	eorsle	r0, r9, r8, lsl #30
    7748:	svceq	0x0009f113
    774c:	addshi	pc, r1, r0
    7750:			; <UNDEFINED> instruction: 0xf000330b
    7754:	stmdbmi	ip, {r0, r1, r7, pc}^
    7758:	ldrbtmi	r2, [r9], #-0
    775c:	svc	0x00eef7fa
    7760:			; <UNDEFINED> instruction: 0xf0024629
    7764:	and	pc, fp, r7, ror #22
    7768:	andcs	r4, r0, r8, asr #18
    776c:			; <UNDEFINED> instruction: 0xf7fa4479
    7770:	strmi	lr, [r3], -r6, ror #31
    7774:	ldrtmi	r4, [r1], -r6, asr #16
    7778:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    777c:	blx	16c378e <pclose@plt+0x16c08e6>
    7780:	blcs	61b14 <pclose@plt+0x5ec6c>
    7784:	movwcs	fp, #3844	; 0xf04
    7788:	adcle	r6, r4, r3, ror #1
    778c:			; <UNDEFINED> instruction: 0xf7fb2002
    7790:	stmdbmi	r0, {r1, r3, r4, r5, r8, fp, sp, lr, pc}^
    7794:	ldrbtmi	r2, [r9], #-0
    7798:	svc	0x00d0f7fa
    779c:	strb	r4, [r9, r3, lsl #12]!
    77a0:	andcs	r4, r0, sp, lsr r9
    77a4:			; <UNDEFINED> instruction: 0xf7fa4479
    77a8:	strmi	lr, [r3], -sl, asr #31
    77ac:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    77b0:	ldrbtmi	r2, [r9], #-0
    77b4:	svc	0x00c2f7fa
    77b8:	ldrb	r4, [fp, r3, lsl #12]
    77bc:	andcs	r4, r0, r8, lsr r9
    77c0:			; <UNDEFINED> instruction: 0xf7fa4479
    77c4:			; <UNDEFINED> instruction: 0x4629efbc
    77c8:	blx	d437da <pclose@plt+0xd40932>
    77cc:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    77d0:			; <UNDEFINED> instruction: 0xf0024478
    77d4:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    77d8:			; <UNDEFINED> instruction: 0xe7a6447d
    77dc:	andcs	r4, r0, r3, lsr r9
    77e0:			; <UNDEFINED> instruction: 0xf7fa4479
    77e4:	strmi	lr, [r3], -ip, lsr #31
    77e8:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    77ec:	ldrbtmi	r2, [r9], #-0
    77f0:	svc	0x00a4f7fa
    77f4:			; <UNDEFINED> instruction: 0xf0024629
    77f8:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    77fc:	andcs	r4, r0, sp, lsr #18
    7800:			; <UNDEFINED> instruction: 0xf7fa4479
    7804:			; <UNDEFINED> instruction: 0x4603ef9c
    7808:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    780c:	ldrbtmi	r2, [r9], #-0
    7810:	svc	0x0094f7fa
    7814:			; <UNDEFINED> instruction: 0xf0024629
    7818:	ldr	pc, [r1, sp, lsl #22]!
    781c:	andcs	r4, r0, r7, lsr #18
    7820:			; <UNDEFINED> instruction: 0xf7fa4479
    7824:	strmi	lr, [r3], -ip, lsl #31
    7828:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    782c:	ldrbtmi	r2, [r9], #-0
    7830:	svc	0x0084f7fa
    7834:			; <UNDEFINED> instruction: 0xf0024629
    7838:			; <UNDEFINED> instruction: 0xe7a1fafd
    783c:	andcs	r4, r0, r1, lsr #18
    7840:			; <UNDEFINED> instruction: 0xf7fa4479
    7844:			; <UNDEFINED> instruction: 0x4603ef7c
    7848:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    784c:	ldrbtmi	r2, [r9], #-0
    7850:	svc	0x0074f7fa
    7854:			; <UNDEFINED> instruction: 0xf0024629
    7858:	ldr	pc, [r1, sp, ror #21]
    785c:	andcs	r4, r0, fp, lsl r9
    7860:			; <UNDEFINED> instruction: 0xf7fa4479
    7864:	strmi	lr, [r1], -ip, ror #30
    7868:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    786c:	blx	ff8c387c <pclose@plt+0xff8c09d4>
    7870:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    7874:	ldrbtmi	r2, [r9], #-0
    7878:	svc	0x0060f7fa
    787c:			; <UNDEFINED> instruction: 0xf0024629
    7880:			; <UNDEFINED> instruction: 0xe77dfad9
    7884:	andeq	ip, r0, lr, lsl #31
    7888:	andeq	sp, r0, r2, asr r0
    788c:	andeq	ip, r0, r4, lsr #29
    7890:	andeq	ip, r0, lr, lsr pc
    7894:	muleq	r0, r2, lr
    7898:	muleq	r0, r0, lr
    789c:	andeq	ip, r0, sl, ror #29
    78a0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    78a4:	andeq	ip, r0, r0, lsr #28
    78a8:	andeq	ip, r0, r0, lsl lr
    78ac:	andeq	ip, r0, r8, ror #28
    78b0:	ldrdeq	ip, [r0], -r6
    78b4:	andeq	ip, r0, ip, asr lr
    78b8:	ldrdeq	ip, [r0], -lr
    78bc:	andeq	ip, r0, r0, asr lr
    78c0:	andeq	ip, r0, r6, ror #29
    78c4:	andeq	ip, r0, r0, asr #28
    78c8:	strdeq	ip, [r0], -r2
    78cc:	andeq	ip, r0, ip, lsr pc
    78d0:	muleq	r0, r6, lr
    78d4:	andeq	ip, r0, r6, lsl #30
    78d8:	svceq	0x0010f011
    78dc:	tsteq	r7, r1	; <UNPREDICTABLE>
    78e0:	mvnsmi	lr, sp, lsr #18
    78e4:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    78e8:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    78ec:	ldrmi	r4, [r4], -r6, lsl #12
    78f0:	andle	r6, r8, r1, asr #2
    78f4:	andsle	r2, fp, r4, lsl #18
    78f8:	svclt	0x001c2901
    78fc:	andcs	r6, r1, r2, lsl #3
    7900:	pop	{r0, ip, lr, pc}
    7904:			; <UNDEFINED> instruction: 0xf7fb81f0
    7908:	smlattcs	r0, r6, r8, lr
    790c:			; <UNDEFINED> instruction: 0x4605463a
    7910:	eorvs	r4, r9, r0, lsr #12
    7914:	mrc	7, 2, APSR_nzcv, cr14, cr10, {7}
    7918:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    791c:	movwcc	r3, #15105	; 0x3b01
    7920:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    7924:	eorle	r2, r9, r2, lsr #22
    7928:			; <UNDEFINED> instruction: 0x200061b0
    792c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7930:			; <UNDEFINED> instruction: 0x06297815
    7934:			; <UNDEFINED> instruction: 0xf7fbd40b
    7938:	stmdavs	r1, {r1, r2, r3, r6, fp, sp, lr, pc}
    793c:			; <UNDEFINED> instruction: 0xf814e003
    7940:	strteq	r5, [sl], -r1, lsl #30
    7944:			; <UNDEFINED> instruction: 0xf831d403
    7948:	ldreq	r3, [fp], #21
    794c:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    7950:			; <UNDEFINED> instruction: 0xf7fbd01a
    7954:	strcs	lr, [r0, #-2240]	; 0xfffff740
    7958:			; <UNDEFINED> instruction: 0x4629463a
    795c:	strtmi	r4, [r0], -r0, lsl #13
    7960:	andpl	pc, r0, r8, asr #17
    7964:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7968:			; <UNDEFINED> instruction: 0x300161b0
    796c:	strtmi	sp, [r8], -r2
    7970:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7974:	ldrdcc	pc, [r0], -r8
    7978:	mvnsle	r2, r2, lsr #22
    797c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    7980:	rscscc	pc, pc, pc, asr #32
    7984:			; <UNDEFINED> instruction: 0xe7bc6133
    7988:			; <UNDEFINED> instruction: 0xf06f2200
    798c:			; <UNDEFINED> instruction: 0xf04f030b
    7990:	ldrshvs	r3, [r2, pc]!
    7994:	pop	{r0, r1, r4, r5, r8, sp, lr}
    7998:	svclt	0x000081f0
    799c:	bmi	9749dc <pclose@plt+0x971b34>
    79a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    79a4:	blmi	933bb8 <pclose@plt+0x930d10>
    79a8:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    79ac:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    79b0:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    79b4:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    79b8:			; <UNDEFINED> instruction: 0xf04f9301
    79bc:	tstlt	ip, #0, 6
    79c0:	svcmi	0x001fab0c
    79c4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    79c8:	ldrbtmi	r4, [pc], #-1664	; 79d0 <pclose@plt+0x4b28>
    79cc:	ldrmi	r2, [sp], -r0, lsl #12
    79d0:	and	r9, fp, r0, lsl #6
    79d4:	strbmi	r4, [r8], -r1, lsr #12
    79d8:			; <UNDEFINED> instruction: 0x46204798
    79dc:			; <UNDEFINED> instruction: 0xf7fb3504
    79e0:	strls	lr, [r0, #-2102]	; 0xfffff7ca
    79e4:	stcmi	8, cr15, [r4], {85}	; 0x55
    79e8:	cmnlt	ip, r6, lsl #8
    79ec:	blcs	21ae0 <pclose@plt+0x1ec38>
    79f0:			; <UNDEFINED> instruction: 0xf1b8d1f0
    79f4:	andsle	r0, r5, r0, lsl #30
    79f8:			; <UNDEFINED> instruction: 0xf85a4b12
    79fc:	ldmdavs	r9, {r0, r1, ip, sp}
    7a00:			; <UNDEFINED> instruction: 0xf7fb4620
    7a04:	strb	lr, [r8, r0, lsl #20]!
    7a08:	blmi	2da24c <pclose@plt+0x2d73a4>
    7a0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a10:	blls	61a80 <pclose@plt+0x5ebd8>
    7a14:	qaddle	r4, sl, sl
    7a18:	andlt	r4, r3, r0, lsr r6
    7a1c:			; <UNDEFINED> instruction: 0x47f0e8bd
    7a20:	ldrbmi	fp, [r0, -r3]!
    7a24:			; <UNDEFINED> instruction: 0xf85a4b09
    7a28:	ldmdavs	r9, {r0, r1, ip, sp}
    7a2c:			; <UNDEFINED> instruction: 0xf7fae7e8
    7a30:	svclt	0x0000ee92
    7a34:	ldrdeq	r0, [r2], -r4
    7a38:	andeq	r0, r0, ip, lsr #6
    7a3c:	andeq	r0, r2, sl, asr #5
    7a40:	andeq	r0, r2, r2, lsl ip
    7a44:	andeq	r0, r0, r0, lsr r3
    7a48:	andeq	r0, r2, r0, ror r2
    7a4c:	andeq	r0, r0, r4, asr r3
    7a50:	bmi	29a67c <pclose@plt+0x2977d4>
    7a54:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7a58:	tstlt	r3, fp, lsl r8
    7a5c:	tstcs	r0, r1
    7a60:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    7a64:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    7a68:			; <UNDEFINED> instruction: 0xf7fa6818
    7a6c:	blmi	1771e8 <pclose@plt+0x174340>
    7a70:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a74:	ldcllt	7, cr15, [r8, #1000]	; 0x3e8
    7a78:	andeq	r0, r2, r8, lsl #23
    7a7c:	andeq	r0, r2, r6, lsr #4
    7a80:	andeq	r0, r0, r4, asr r3
    7a84:	andeq	r0, r0, r0, lsr r3
    7a88:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7a8c:			; <UNDEFINED> instruction: 0x47706018
    7a90:	andeq	r0, r2, r2, asr fp
    7a94:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    7a98:			; <UNDEFINED> instruction: 0x4604447b
    7a9c:	tstlt	fp, fp, asr r8
    7aa0:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    7aa4:	andeq	pc, sl, r4, lsr #3
    7aa8:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    7aac:			; <UNDEFINED> instruction: 0xf000e8df
    7ab0:			; <UNDEFINED> instruction: 0x1c101928
    7ab4:	eorne	r2, r5, pc, lsl r2
    7ab8:	andsne	r1, r0, r0, lsl r0
    7abc:	andsne	r1, r0, r0, lsl r0
    7ac0:	andsne	r1, r0, r0, lsl r0
    7ac4:	andsne	r1, r0, r0, lsl r0
    7ac8:	andsne	r1, r0, r0, lsl r0
    7acc:			; <UNDEFINED> instruction: 0x16161010
    7ad0:	ldclt	0, cr2, [r0, #-0]
    7ad4:			; <UNDEFINED> instruction: 0x4010e8bd
    7ad8:	ldclt	0, cr15, [r8, #-24]	; 0xffffffe8
    7adc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    7ae0:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    7ae4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    7ae8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    7aec:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    7af0:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    7af4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    7af8:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    7afc:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    7b00:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    7b04:	svclt	0x0000bd10
    7b08:	andeq	r0, r2, r4, asr #22
    7b0c:	andeq	ip, r0, r2, ror #20
    7b10:	andeq	ip, r0, r0, ror #25
    7b14:	andeq	ip, r0, r2, ror #31
    7b18:	andeq	ip, r0, r8, lsr #31
    7b1c:	andeq	ip, r0, r6, lsr #30
    7b20:	andeq	ip, r0, ip, asr #25
    7b24:	andeq	ip, r0, lr, asr #31
    7b28:	andcs	fp, fp, r0, lsr r5
    7b2c:			; <UNDEFINED> instruction: 0xf7ffb083
    7b30:	andcs	pc, r0, #708	; 0x2c4
    7b34:	ldrmi	r4, [r0], -r1, lsl #12
    7b38:			; <UNDEFINED> instruction: 0xff30f7ff
    7b3c:			; <UNDEFINED> instruction: 0xf7ff200c
    7b40:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    7b44:	strmi	r4, [r2], -lr, lsr #22
    7b48:	andcs	r4, r0, lr, lsr #18
    7b4c:	andls	r4, r0, fp, ror r4
    7b50:			; <UNDEFINED> instruction: 0xf7ff4479
    7b54:	andcs	pc, sp, r3, lsr #30
    7b58:			; <UNDEFINED> instruction: 0xf7ff4d2b
    7b5c:	blmi	b079d0 <pclose@plt+0xb04b28>
    7b60:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    7b64:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    7b68:			; <UNDEFINED> instruction: 0x46024479
    7b6c:	andls	r2, r0, r0
    7b70:			; <UNDEFINED> instruction: 0xff14f7ff
    7b74:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    7b78:			; <UNDEFINED> instruction: 0xff8cf7ff
    7b7c:	strtmi	r2, [sl], -r0, lsl #6
    7b80:	ldrmi	r4, [r8], -r1, lsl #12
    7b84:			; <UNDEFINED> instruction: 0xf7ffb109
    7b88:	ldccs	15, cr15, [lr], {9}
    7b8c:	strdcs	sp, [lr], -r2
    7b90:			; <UNDEFINED> instruction: 0xff80f7ff
    7b94:			; <UNDEFINED> instruction: 0xb1284601
    7b98:	movwcs	r4, #2590	; 0xa1e
    7b9c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    7ba0:	mrc2	7, 7, pc, cr12, cr15, {7}
    7ba4:			; <UNDEFINED> instruction: 0xf7ff200a
    7ba8:			; <UNDEFINED> instruction: 0x4601ff75
    7bac:	bmi	6b4054 <pclose@plt+0x6b11ac>
    7bb0:	ldrmi	r2, [r8], -r0, lsl #6
    7bb4:			; <UNDEFINED> instruction: 0xf7ff447a
    7bb8:	strdcs	pc, [pc], -r1
    7bbc:			; <UNDEFINED> instruction: 0xff6af7ff
    7bc0:	tstlt	r8, r1, lsl #12
    7bc4:	ldrmi	r2, [r0], -r0, lsl #4
    7bc8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    7bcc:			; <UNDEFINED> instruction: 0xf7ff2012
    7bd0:	strmi	pc, [r1], -r1, ror #30
    7bd4:	andcs	fp, r0, #24, 2
    7bd8:			; <UNDEFINED> instruction: 0xf7ff4610
    7bdc:			; <UNDEFINED> instruction: 0x4620fedf
    7be0:			; <UNDEFINED> instruction: 0xf7ff3401
    7be4:	andcs	pc, r0, #348	; 0x15c
    7be8:	ldrmi	r4, [r0], -r1, lsl #12
    7bec:			; <UNDEFINED> instruction: 0xf7ffb109
    7bf0:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    7bf4:	strdcs	sp, [r0], -r3
    7bf8:	pop	{r0, r1, ip, sp, pc}
    7bfc:			; <UNDEFINED> instruction: 0xe7274030
    7c00:			; <UNDEFINED> instruction: 0x0000b8b0
    7c04:	ldrdeq	ip, [r0], -r0
    7c08:	andeq	lr, r0, lr, asr #22
    7c0c:	andeq	lr, r0, ip, asr #22
    7c10:	andeq	sp, r0, ip, lsr #1
    7c14:	andeq	lr, r0, r2, lsl fp
    7c18:	strdeq	lr, [r0], -ip
    7c1c:	svcmi	0x00f0e92d
    7c20:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    7c24:			; <UNDEFINED> instruction: 0xf8df8b02
    7c28:			; <UNDEFINED> instruction: 0xf8df2420
    7c2c:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    7c30:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    7c34:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    7c38:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    7c3c:	movwls	r6, #30747	; 0x781b
    7c40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c44:			; <UNDEFINED> instruction: 0xff70f7ff
    7c48:	strtmi	r2, [r1], -r0, lsl #4
    7c4c:			; <UNDEFINED> instruction: 0xf7ff4610
    7c50:	eorcs	pc, sl, r5, lsr #29
    7c54:			; <UNDEFINED> instruction: 0xff1ef7ff
    7c58:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    7c5c:			; <UNDEFINED> instruction: 0xf0002b31
    7c60:	strhtcs	r8, [r9], -r4
    7c64:			; <UNDEFINED> instruction: 0xff16f7ff
    7c68:	movwcs	r4, #2810	; 0xafa
    7c6c:			; <UNDEFINED> instruction: 0x4601447a
    7c70:			; <UNDEFINED> instruction: 0xf7ff4618
    7c74:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    7c78:	eorsle	r2, r4, r0, lsl #22
    7c7c:			; <UNDEFINED> instruction: 0xb32a683a
    7c80:			; <UNDEFINED> instruction: 0x2600463c
    7c84:			; <UNDEFINED> instruction: 0xf893e018
    7c88:			; <UNDEFINED> instruction: 0xf1b88000
    7c8c:	andsle	r0, r0, r0, asr #30
    7c90:	mrc	7, 6, APSR_nzcv, cr12, cr10, {7}
    7c94:	svceq	0x007cf1b8
    7c98:			; <UNDEFINED> instruction: 0xf0004605
    7c9c:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    7ca0:	movwcs	fp, #8148	; 0x1fd4
    7ca4:	adcsmi	r2, r5, #0, 6
    7ca8:	movwcs	fp, #4056	; 0xfd8
    7cac:	svclt	0x00182b00
    7cb0:			; <UNDEFINED> instruction: 0xf854462e
    7cb4:	cmnlt	r3, #16, 30	; 0x40
    7cb8:	stmdacs	r0, {r5, r6, fp, sp, lr}
    7cbc:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    7cc0:	mvnle	r2, r0, lsl #22
    7cc4:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7cc8:	strb	r4, [r8, r5, lsl #12]!
    7ccc:	blcs	1025d40 <pclose@plt+0x1022e98>
    7cd0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    7cd4:	ldreq	r9, [fp], r3, lsl #22
    7cd8:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    7cdc:	ldrmi	r2, [r0], -r0, lsl #4
    7ce0:			; <UNDEFINED> instruction: 0xf7ff4479
    7ce4:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    7ce8:	mrc2	7, 6, pc, cr4, cr15, {7}
    7cec:	cmplt	r0, r4, lsl #12
    7cf0:	andcs	r4, r0, #3571712	; 0x368000
    7cf4:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    7cf8:	mrc2	7, 2, pc, cr0, cr15, {7}
    7cfc:	strtmi	r2, [r1], -r0, lsl #4
    7d00:			; <UNDEFINED> instruction: 0xf7ff4610
    7d04:	andcs	pc, r0, fp, asr #28
    7d08:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7d0c:			; <UNDEFINED> instruction: 0xf7fa2000
    7d10:	ldmvs	fp!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    7d14:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    7d18:			; <UNDEFINED> instruction: 0xf0402b40
    7d1c:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    7d20:	sbcsle	r2, r7, r0, lsl #22
    7d24:	ldrcc	r4, [r0, -lr, asr #23]
    7d28:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7d2c:	movwls	r4, #17531	; 0x447b
    7d30:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    7d34:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7d38:	ldrbtmi	r4, [sl], #1147	; 0x47b
    7d3c:	bcc	443564 <pclose@plt+0x4406bc>
    7d40:	stcne	8, cr15, [r4], {87}	; 0x57
    7d44:	andcs	r2, r0, r5, lsl #4
    7d48:	ldcl	7, cr15, [r8], #1000	; 0x3e8
    7d4c:	blx	ff7c3d6e <pclose@plt+0xff7c0ec6>
    7d50:	tstlt	r8, r4, lsl #12
    7d54:	blcs	1025d68 <pclose@plt+0x1022ec0>
    7d58:	addshi	pc, r4, r0
    7d5c:	ldcne	8, cr15, [r0], {87}	; 0x57
    7d60:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    7d64:	andsne	pc, r8, sp, lsl #17
    7d68:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    7d6c:	movwcs	r4, #2496	; 0x9c0
    7d70:			; <UNDEFINED> instruction: 0x464a4618
    7d74:			; <UNDEFINED> instruction: 0xf88d4479
    7d78:			; <UNDEFINED> instruction: 0xf7ff3019
    7d7c:			; <UNDEFINED> instruction: 0xf857fe0f
    7d80:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    7d84:			; <UNDEFINED> instruction: 0xf0002b00
    7d88:			; <UNDEFINED> instruction: 0xf85780a3
    7d8c:			; <UNDEFINED> instruction: 0xf04f2c10
    7d90:	strbmi	r0, [r0], -r0, lsl #16
    7d94:			; <UNDEFINED> instruction: 0xf5b24649
    7d98:	bmi	feda7ba0 <pclose@plt+0xfeda4cf8>
    7d9c:	andhi	pc, r0, sp, asr #17
    7da0:	svclt	0x00b4447a
    7da4:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    7da8:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    7dac:	andshi	pc, r9, sp, lsl #17
    7db0:	andsgt	pc, r8, sp, lsl #17
    7db4:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    7db8:	tstlt	ip, r5, lsl #8
    7dbc:	blcs	1f25e50 <pclose@plt+0x1f22fa8>
    7dc0:	adcshi	pc, r3, r0
    7dc4:	andcs	r4, r0, #172, 18	; 0x2b0000
    7dc8:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    7dcc:			; <UNDEFINED> instruction: 0xf7ff4479
    7dd0:	adcsmi	pc, r5, #14656	; 0x3940
    7dd4:			; <UNDEFINED> instruction: 0xf8dfda0a
    7dd8:	ldrbtmi	r8, [r8], #676	; 0x2a4
    7ddc:	strcc	r2, [r1, #-512]	; 0xfffffe00
    7de0:			; <UNDEFINED> instruction: 0x46414610
    7de4:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    7de8:	ldrhle	r4, [r7, #37]!	; 0x25
    7dec:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    7df0:	ldrmi	r2, [r0], -r0, lsl #4
    7df4:			; <UNDEFINED> instruction: 0xf7ff4479
    7df8:			; <UNDEFINED> instruction: 0xf857fdd1
    7dfc:	blcs	16a44 <pclose@plt+0x13b9c>
    7e00:			; <UNDEFINED> instruction: 0xe767d19e
    7e04:	andcs	r4, r0, #2605056	; 0x27c000
    7e08:			; <UNDEFINED> instruction: 0xf10d4610
    7e0c:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    7e10:			; <UNDEFINED> instruction: 0xf7ff2503
    7e14:			; <UNDEFINED> instruction: 0xf857fdc3
    7e18:	blcs	16e50 <pclose@plt+0x13fa8>
    7e1c:			; <UNDEFINED> instruction: 0xe7dad1b5
    7e20:	blcs	25eb4 <pclose@plt+0x2300c>
    7e24:	adcsmi	fp, r5, #24, 30	; 0x60
    7e28:	adcshi	pc, sp, r0, lsl #6
    7e2c:	sbcsle	r2, lr, r0, lsl #22
    7e30:			; <UNDEFINED> instruction: 0xf04f2b0a
    7e34:	tstle	r7, r0, lsl #10
    7e38:	blcs	25fcc <pclose@plt+0x23124>
    7e3c:	andcs	sp, r0, #215	; 0xd7
    7e40:			; <UNDEFINED> instruction: 0x46104659
    7e44:			; <UNDEFINED> instruction: 0xf7ff4690
    7e48:	andcs	pc, r0, #10816	; 0x2a40
    7e4c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7e50:			; <UNDEFINED> instruction: 0x46514610
    7e54:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    7e58:	ldrhle	r4, [r6, #80]!	; 0x50
    7e5c:	strcc	r7, [r1], #-2147	; 0xfffff79d
    7e60:	sbcle	r2, r4, r0, lsl #22
    7e64:	rscle	r2, r7, sl, lsl #22
    7e68:	stmdbge	r6, {r9, sp}
    7e6c:			; <UNDEFINED> instruction: 0xf88d4610
    7e70:			; <UNDEFINED> instruction: 0xf88d3018
    7e74:			; <UNDEFINED> instruction: 0xf7ff5019
    7e78:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    7e7c:	blcs	14e88 <pclose@plt+0x11fe0>
    7e80:			; <UNDEFINED> instruction: 0xe7b4d1f0
    7e84:	blcs	25f98 <pclose@plt+0x230f0>
    7e88:			; <UNDEFINED> instruction: 0xf8dfd0b7
    7e8c:	blcs	2ac684 <pclose@plt+0x2a97dc>
    7e90:	streq	pc, [r1], #-260	; 0xfffffefc
    7e94:	ldrbtmi	sl, [r9], #3334	; 0xd06
    7e98:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7e9c:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    7ea0:	adcle	r2, r4, r0, lsl #22
    7ea4:	strbmi	r2, [r9], -r0, lsl #4
    7ea8:			; <UNDEFINED> instruction: 0xf7ff4610
    7eac:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    7eb0:	blcs	14ebc <pclose@plt+0x12014>
    7eb4:	blcs	2bc128 <pclose@plt+0x2b9280>
    7eb8:	andcs	sp, r0, #241	; 0xf1
    7ebc:	ldrmi	r4, [r0], -r9, lsr #12
    7ec0:	andscc	pc, r8, sp, lsl #17
    7ec4:	andshi	pc, r9, sp, lsl #17
    7ec8:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    7ecc:	strb	r7, [pc, r3, ror #16]!
    7ed0:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    7ed4:			; <UNDEFINED> instruction: 0xf0002a7c
    7ed8:	strcs	r8, [r3, #-139]	; 0xffffff75
    7edc:			; <UNDEFINED> instruction: 0x260ae77b
    7ee0:	movwcs	r4, #2666	; 0xa6a
    7ee4:	ldrmi	r4, [r8], -sl, ror #18
    7ee8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7eec:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    7ef0:			; <UNDEFINED> instruction: 0xf006e715
    7ef4:	stmiavs	r3!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    7ef8:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    7efc:	andle	r2, r7, sp, lsr fp
    7f00:			; <UNDEFINED> instruction: 0xf1052b7c
    7f04:			; <UNDEFINED> instruction: 0xf43f0501
    7f08:	blcs	33a38 <pclose@plt+0x30b90>
    7f0c:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    7f10:			; <UNDEFINED> instruction: 0xf003b120
    7f14:	blcs	fe008e1c <pclose@plt+0xfe005f74>
    7f18:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    7f1c:	svccc	0x0001f812
    7f20:	svclt	0x00182b00
    7f24:	mvnsle	r2, ip, ror fp
    7f28:			; <UNDEFINED> instruction: 0xf894e6b9
    7f2c:	stclne	0, cr12, [r3], #-4
    7f30:			; <UNDEFINED> instruction: 0xf1bc9305
    7f34:			; <UNDEFINED> instruction: 0xd1200f3d
    7f38:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    7f3c:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    7f40:	andcs	r2, r0, #0, 10
    7f44:	ldrmi	r4, [r0], -r9, asr #12
    7f48:	andsgt	pc, r8, sp, lsl #17
    7f4c:	andspl	pc, r9, sp, lsl #17
    7f50:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    7f54:	andeq	lr, r8, r4, lsl #22
    7f58:			; <UNDEFINED> instruction: 0xf8184643
    7f5c:			; <UNDEFINED> instruction: 0xf1bccb01
    7f60:	svclt	0x00180f00
    7f64:	svceq	0x007cf1bc
    7f68:	strmi	sp, [r5], -fp, ror #3
    7f6c:			; <UNDEFINED> instruction: 0xf1bc461c
    7f70:			; <UNDEFINED> instruction: 0xf43f0f00
    7f74:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    7f78:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    7f7c:	strbmi	r4, [r0], -r2, asr #12
    7f80:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    7f84:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    7f88:	mulgt	r1, r4, r8
    7f8c:			; <UNDEFINED> instruction: 0xf1bc9b05
    7f90:	andle	r0, r2, ip, ror pc
    7f94:	svceq	0x0000f1bc
    7f98:	ldrmi	sp, [ip], -lr, asr #3
    7f9c:	svceq	0x0000f1bc
    7fa0:	svcge	0x0010f43f
    7fa4:	andcs	lr, r0, #60555264	; 0x39c0000
    7fa8:	ldrmi	r9, [r0], -r4, lsl #18
    7fac:			; <UNDEFINED> instruction: 0xf7ff4615
    7fb0:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    7fb4:	andcs	r8, r0, #16, 20	; 0x10000
    7fb8:	ldrmi	r3, [r0], -r1, lsl #10
    7fbc:			; <UNDEFINED> instruction: 0xf7ff4641
    7fc0:	adcsmi	pc, r5, #60672	; 0xed00
    7fc4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7fc8:	eorcs	lr, r8, r0, lsr r7
    7fcc:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    7fd0:	strmi	r2, [r5], -r0, lsl #4
    7fd4:	andcs	r4, r1, r1, lsl #12
    7fd8:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    7fdc:	blcs	26090 <pclose@plt+0x231e8>
    7fe0:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    7fe4:	andcs	r4, r0, #34603008	; 0x2100000
    7fe8:			; <UNDEFINED> instruction: 0xf7ff2001
    7fec:			; <UNDEFINED> instruction: 0xe638fcd7
    7ff0:	ldrmi	r4, [sl], -r9, lsr #18
    7ff4:			; <UNDEFINED> instruction: 0xf1044618
    7ff8:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    7ffc:	streq	pc, [r3], #-452	; 0xfffffe3c
    8000:	stc2l	7, cr15, [ip], {255}	; 0xff
    8004:	blcs	1f4003c <pclose@plt+0x1f3d194>
    8008:	andcs	sp, r0, #24
    800c:	ldrmi	r4, [r0], -r9, asr #12
    8010:	andscc	pc, r8, sp, lsl #17
    8014:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8018:	andscc	pc, r9, sp, lsl #17
    801c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    8020:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    8024:			; <UNDEFINED> instruction: 0xf8184642
    8028:	blcs	16c34 <pclose@plt+0x13d8c>
    802c:	ldrmi	sp, [r4], -fp, ror #3
    8030:	stccc	8, cr15, [ip], {87}	; 0x57
    8034:			; <UNDEFINED> instruction: 0xf47f2b00
    8038:	strb	sl, [sl], r8, lsr #29
    803c:	blcs	19ab4 <pclose@plt+0x16c0c>
    8040:			; <UNDEFINED> instruction: 0x4644d0f5
    8044:	svclt	0x0000e7f4
    8048:	andeq	r0, r2, lr, asr #32
    804c:	andeq	r0, r0, ip, lsr #6
    8050:	andeq	lr, r0, sl, ror sl
    8054:	andeq	lr, r0, r4, asr #20
    8058:	andeq	ip, r0, r8, asr lr
    805c:			; <UNDEFINED> instruction: 0x0000e9ba
    8060:	andeq	lr, r0, r4, lsl #19
    8064:	andeq	lr, r0, lr, ror r9
    8068:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    806c:	ldrdeq	ip, [r0], -sl
    8070:			; <UNDEFINED> instruction: 0x0000cdbc
    8074:	muleq	r0, r4, sp
    8078:			; <UNDEFINED> instruction: 0x0000b9b8
    807c:	andeq	ip, r0, sl, lsr lr
    8080:			; <UNDEFINED> instruction: 0x0000e8bc
    8084:	andeq	fp, r0, r6, ror r9
    8088:	andeq	lr, r0, sl, lsl r8
    808c:	andeq	lr, r0, r8, asr #15
    8090:	andeq	ip, r0, sl, lsr ip
    8094:	muleq	r0, r2, ip
    8098:	andeq	ip, r0, sl, lsl ip
    809c:	svcmi	0x00f0e92d
    80a0:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    80a4:	strmi	r8, [r4], -r2, lsl #22
    80a8:			; <UNDEFINED> instruction: 0x56c8f8df
    80ac:	addslt	r4, sp, sp, ror r4
    80b0:	ldreq	pc, [r0, -r5, lsl #2]
    80b4:	bge	432cec <pclose@plt+0x42fe44>
    80b8:			; <UNDEFINED> instruction: 0xf1059307
    80bc:	andls	r0, r8, #32, 16	; 0x200000
    80c0:	logeqs	f7, #5.0
    80c4:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    80c8:	cfmv64hrls	mvdx7, r3
    80cc:	eor	pc, r4, sp, asr #17
    80d0:	andsgt	pc, r0, sp, asr #17
    80d4:	andeq	lr, pc, r6, lsl #17
    80d8:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    80dc:	mcrls	15, 0, sl, cr8, cr8, {0}
    80e0:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    80e4:	ldm	r8, {r0, r1, r2, r3}
    80e8:	cdpls	0, 0, cr0, cr9, cr15, {0}
    80ec:	andeq	lr, pc, r6, lsl #17
    80f0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    80f4:	ldrdls	pc, [r0], -ip
    80f8:	andeq	lr, pc, r7, lsl #17
    80fc:	svceq	0x0000f1b9
    8100:	cmnhi	ip, r0	; <UNPREDICTABLE>
    8104:	movwls	r2, #21248	; 0x5300
    8108:			; <UNDEFINED> instruction: 0x4699461d
    810c:			; <UNDEFINED> instruction: 0xf10c9306
    8110:	movwls	r0, #14864	; 0x3a10
    8114:			; <UNDEFINED> instruction: 0x3660f8df
    8118:			; <UNDEFINED> instruction: 0x8660f8df
    811c:			; <UNDEFINED> instruction: 0xf8df447b
    8120:	ldrbtmi	fp, [r8], #1632	; 0x660
    8124:	bcc	44394c <pclose@plt+0x440aa4>
    8128:			; <UNDEFINED> instruction: 0x3658f8df
    812c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    8130:	ands	r9, sp, sl, lsl #6
    8134:			; <UNDEFINED> instruction: 0x46384659
    8138:	b	e46128 <pclose@plt+0xe43280>
    813c:			; <UNDEFINED> instruction: 0xf0002800
    8140:	mrc	0, 0, r8, cr8, cr7, {4}
    8144:			; <UNDEFINED> instruction: 0x46381a10
    8148:	b	c46138 <pclose@plt+0xc43290>
    814c:			; <UNDEFINED> instruction: 0xf0002800
    8150:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    8154:			; <UNDEFINED> instruction: 0xf7fa4638
    8158:	blls	182a08 <pclose@plt+0x17fb60>
    815c:	svclt	0x00082800
    8160:	movwls	r2, #21249	; 0x5301
    8164:	blcs	4462d4 <pclose@plt+0x44342c>
    8168:	stfeqd	f7, [r1], {5}
    816c:			; <UNDEFINED> instruction: 0x4665b19a
    8170:	stcvc	8, cr15, [ip], {90}	; 0x5a
    8174:	svccs	0x00004656
    8178:			; <UNDEFINED> instruction: 0x4641d0f4
    817c:			; <UNDEFINED> instruction: 0xf7fa4638
    8180:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
    8184:			; <UNDEFINED> instruction: 0xf85ad1d6
    8188:	movwcs	r2, #6928	; 0x1b10
    818c:	stfeqd	f7, [r1], {5}
    8190:	bcs	2cda4 <pclose@plt+0x29efc>
    8194:	blls	fc948 <pclose@plt+0xf9aa0>
    8198:			; <UNDEFINED> instruction: 0xf0002b00
    819c:			; <UNDEFINED> instruction: 0xf1b980cb
    81a0:	tstle	ip, r0, lsl #30
    81a4:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    81a8:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    81ac:	blls	22cdf8 <pclose@plt+0x229f50>
    81b0:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    81b4:	stfeqd	f7, [r1], {12}
    81b8:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    81bc:	blls	188200 <pclose@plt+0x185358>
    81c0:			; <UNDEFINED> instruction: 0xf8dfb963
    81c4:	bls	1158ec <pclose@plt+0x112a44>
    81c8:	tstls	r5, #2063597568	; 0x7b000000
    81cc:	bl	aedf8 <pclose@plt+0xabf50>
    81d0:			; <UNDEFINED> instruction: 0xf10c150c
    81d4:	blgt	3cb1e0 <pclose@plt+0x3c8338>
    81d8:	andeq	lr, pc, r5, lsl #17
    81dc:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    81e0:	strcc	pc, [ip, #2271]!	; 0x8df
    81e4:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    81e8:	blls	2ece54 <pclose@plt+0x2e9fac>
    81ec:			; <UNDEFINED> instruction: 0x1c0ceb02
    81f0:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    81f4:	andcs	r0, r0, #15
    81f8:			; <UNDEFINED> instruction: 0x46204611
    81fc:	blx	15c6200 <pclose@plt+0x15c3358>
    8200:	ldrdlt	pc, [r0], -r4
    8204:			; <UNDEFINED> instruction: 0x901cf8d4
    8208:			; <UNDEFINED> instruction: 0xf8db6863
    820c:			; <UNDEFINED> instruction: 0xf8cd8000
    8210:			; <UNDEFINED> instruction: 0xf1b8b00c
    8214:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    8218:	svclt	0x00189305
    821c:			; <UNDEFINED> instruction: 0xf1b92201
    8220:	svclt	0x00180f00
    8224:	mrslt	r2, (UNDEF: 98)
    8228:	ldrbeq	r6, [r2], r2, lsr #17
    822c:	addhi	pc, sp, r0, lsl #2
    8230:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8234:			; <UNDEFINED> instruction: 0xf04f3704
    8238:			; <UNDEFINED> instruction: 0xf1b80901
    823c:	rsbsle	r0, r2, r0, lsl #30
    8240:	ldmdavs	sp!, {r0, r8, sp}
    8244:	adcvs	r6, r5, #417792	; 0x66000
    8248:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    824c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    8250:			; <UNDEFINED> instruction: 0x6123bf08
    8254:	blls	fc84c <pclose@plt+0xf99a4>
    8258:	andhi	pc, r0, r3, asr #17
    825c:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    8260:			; <UNDEFINED> instruction: 0xf8c4601f
    8264:	andslt	r9, sp, ip, lsl r0
    8268:	blhi	c3564 <pclose@plt+0xc06bc>
    826c:	svchi	0x00f0e8bd
    8270:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8274:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    8278:	andle	r2, r7, sp, lsr #20
    827c:	bcs	22b0c <pclose@plt+0x1fc64>
    8280:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    8284:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    8288:	ldrb	r6, [sl, r1, ror #4]
    828c:	bcs	b6643c <pclose@plt+0xb63594>
    8290:	bcs	3c36c <pclose@plt+0x394c4>
    8294:	bls	13c664 <pclose@plt+0x1397bc>
    8298:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    829c:	tstls	r7, r1, lsl r8
    82a0:	svceq	0x0000f1ba
    82a4:	subshi	pc, lr, #64	; 0x40
    82a8:			; <UNDEFINED> instruction: 0xf04f68a2
    82ac:	bl	14b2b8 <pclose@plt+0x148410>
    82b0:			; <UNDEFINED> instruction: 0xf8c4000c
    82b4:	ldreq	ip, [r2], r0, lsr #32
    82b8:			; <UNDEFINED> instruction: 0xf1409006
    82bc:	stmdbls	r7, {r0, r2, r5, r7, pc}
    82c0:			; <UNDEFINED> instruction: 0xf0002900
    82c4:	bls	128a24 <pclose@plt+0x125b7c>
    82c8:	strmi	r9, [r6], -r9, lsl #12
    82cc:	ldrbmi	r9, [r5], -sl, lsl #10
    82d0:	ldrmi	r9, [sl], r8, lsl #8
    82d4:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    82d8:	ldrtmi	fp, [r1], -r8, lsr #2
    82dc:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82e0:			; <UNDEFINED> instruction: 0xf0002800
    82e4:			; <UNDEFINED> instruction: 0xf85480c9
    82e8:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    82ec:	mvnsle	r2, r0, lsl #18
    82f0:	strvs	lr, [r9, #-2525]	; 0xfffff623
    82f4:	stcls	6, cr4, [r8], {83}	; 0x53
    82f8:	stmdavc	r8!, {r0, r9, sp}^
    82fc:	eorvs	lr, r6, #62	; 0x3e
    8300:	bcs	265b0 <pclose@plt+0x23708>
    8304:	orrhi	pc, r5, r0, asr #32
    8308:	ldreq	r6, [r6, -r2, lsr #17]
    830c:	adcshi	pc, sl, r0, lsl #2
    8310:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    8314:	addvc	pc, r0, #1107296256	; 0x42000000
    8318:	streq	pc, [r4, -r7, lsl #2]
    831c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8320:	adcvs	r6, r2, r1, ror #4
    8324:	movwcs	sp, #397	; 0x18d
    8328:	ldrmi	r6, [r8], r3, lsr #2
    832c:	movwcs	lr, #6035	; 0x1793
    8330:	ldr	r9, [r7, -r6, lsl #6]
    8334:	stfeqd	f7, [r2], {5}
    8338:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    833c:	movwls	r4, #54395	; 0xd47b
    8340:	blgt	3eef64 <pclose@plt+0x3ec0bc>
    8344:	andeq	lr, pc, r6, lsl #17
    8348:			; <UNDEFINED> instruction: 0xf04fe729
    834c:	ldrb	r0, [r7, -r0, lsl #18]!
    8350:	rscscc	pc, pc, #79	; 0x4f
    8354:			; <UNDEFINED> instruction: 0xf1082302
    8358:			; <UNDEFINED> instruction: 0x370438ff
    835c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8360:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    8364:	ldrb	r2, [r6, -r4, lsl #6]!
    8368:	stmdavs	r9, {r2, r8, fp, ip, pc}
    836c:	stmib	sp, {r3, r5, r7, fp, ip}^
    8370:	stmdals	r6, {r1, r2, r8}
    8374:	stmdbcs	r0, {fp, ip, sp, lr}
    8378:	cmnhi	sp, r0	; <UNPREDICTABLE>
    837c:			; <UNDEFINED> instruction: 0xf04f9904
    8380:	vstrls	s0, [r7, #-0]
    8384:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    8388:			; <UNDEFINED> instruction: 0xf10a3110
    838c:	vstrcs	s0, [r0, #-4]
    8390:	adcmi	sp, r8, #105	; 0x69
    8394:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8398:	bne	2c2cdc <pclose@plt+0x2bfe34>
    839c:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    83a0:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    83a4:	suble	r2, r6, r0, lsl #16
    83a8:			; <UNDEFINED> instruction: 0x612068a9
    83ac:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    83b0:	bls	1bc468 <pclose@plt+0x1b95c0>
    83b4:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    83b8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    83bc:	bcs	2650c <pclose@plt+0x23664>
    83c0:	movwcs	fp, #3848	; 0xf08
    83c4:			; <UNDEFINED> instruction: 0xf0402b00
    83c8:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    83cc:	suble	r2, ip, r0, lsl #20
    83d0:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    83d4:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    83d8:	smladeq	sp, r8, r1, fp
    83dc:	cmnvs	r3, r8, asr #30
    83e0:			; <UNDEFINED> instruction: 0xf108d421
    83e4:			; <UNDEFINED> instruction: 0x370438ff
    83e8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    83ec:			; <UNDEFINED> instruction: 0xf7ff4620
    83f0:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    83f4:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    83f8:	ands	r9, r4, r5, lsl #6
    83fc:			; <UNDEFINED> instruction: 0xf04f9e04
    8400:	stmib	sp, {r0, sl, fp}^
    8404:	ldr	r9, [r7, r5, lsl #18]
    8408:	ldr	r4, [r2, r2, ror #12]!
    840c:	cmnvs	r3, r1, lsl #4
    8410:	blls	1a0ca0 <pclose@plt+0x19ddf8>
    8414:	streq	pc, [r1], -r6
    8418:	blcs	2658c <pclose@plt+0x236e4>
    841c:	strcs	fp, [r1], -r8, lsl #30
    8420:			; <UNDEFINED> instruction: 0xf43f2e00
    8424:	movwcs	sl, #3864	; 0xf18
    8428:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    842c:			; <UNDEFINED> instruction: 0xf1093704
    8430:	eorvs	r0, r3, #16384	; 0x4000
    8434:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    8438:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    843c:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    8440:	orrshi	pc, r2, r0
    8444:	andcc	r6, r1, #11075584	; 0xa90000
    8448:			; <UNDEFINED> instruction: 0xf0119806
    844c:	movwls	r0, #24448	; 0x5f80
    8450:	andlt	pc, ip, sp, asr #17
    8454:			; <UNDEFINED> instruction: 0xf06fbf14
    8458:			; <UNDEFINED> instruction: 0xf06f0306
    845c:	lslvs	r0, r1, #6
    8460:			; <UNDEFINED> instruction: 0x61236222
    8464:			; <UNDEFINED> instruction: 0x460de7d5
    8468:	streq	lr, [lr, -r7, ror #15]
    846c:	cmnvs	r2, lr, asr #30
    8470:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    8474:	ldrb	r6, [r6, r3, lsr #2]
    8478:	ldrbmi	r2, [r3], -r1, lsl #12
    847c:	strtmi	r9, [sl], r8, lsl #24
    8480:			; <UNDEFINED> instruction: 0xe7884632
    8484:	teqcs	sp, lr, lsr #25
    8488:	ldrtmi	r9, [r0], -r5, lsl #6
    848c:	b	ffc4647c <pclose@plt+0xffc435d4>
    8490:	andls	r9, r3, r5, lsl #22
    8494:	eorsle	r2, lr, r0, lsl #16
    8498:	movwcs	r9, #2563	; 0xa03
    849c:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    84a0:			; <UNDEFINED> instruction: 0xf0002b00
    84a4:	blls	128a14 <pclose@plt+0x125b6c>
    84a8:	movwls	r6, #22555	; 0x581b
    84ac:	blls	135280 <pclose@plt+0x1323d8>
    84b0:	bleq	445f4 <pclose@plt+0x4174c>
    84b4:	movwls	r4, #26266	; 0x669a
    84b8:	ldrdeq	pc, [r4], -sl
    84bc:	ldrtmi	fp, [r1], -r0, lsr #2
    84c0:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84c4:	rsble	r2, sp, r0, lsl #16
    84c8:	svcpl	0x0010f85a
    84cc:	bleq	84900 <pclose@plt+0x81a58>
    84d0:	mvnsle	r2, r0, lsl #26
    84d4:			; <UNDEFINED> instruction: 0x46a34630
    84d8:	b	fee464c8 <pclose@plt+0xfee43620>
    84dc:			; <UNDEFINED> instruction: 0xa010f8dd
    84e0:	strls	r9, [r7, -r5, lsl #24]
    84e4:			; <UNDEFINED> instruction: 0xf8da4607
    84e8:			; <UNDEFINED> instruction: 0xb1200004
    84ec:			; <UNDEFINED> instruction: 0x4631463a
    84f0:	stc	7, cr15, [lr], {250}	; 0xfa
    84f4:			; <UNDEFINED> instruction: 0xf85ab1e0
    84f8:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    84fc:	mvnsle	r2, r0, lsl #24
    8500:	ldrbmi	r9, [ip], -r3, lsl #22
    8504:	blcs	30128 <pclose@plt+0x2d280>
    8508:	rschi	pc, r0, r0
    850c:	teqcs	sp, #12288	; 0x3000
    8510:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    8514:			; <UNDEFINED> instruction: 0xf06fb300
    8518:			; <UNDEFINED> instruction: 0x61a60201
    851c:			; <UNDEFINED> instruction: 0xf1086122
    8520:			; <UNDEFINED> instruction: 0x370438ff
    8524:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8528:	andlt	pc, ip, sp, asr #17
    852c:	ldr	r9, [r2], r5, lsl #6
    8530:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    8534:			; <UNDEFINED> instruction: 0x46a4463a
    8538:			; <UNDEFINED> instruction: 0x465c011b
    853c:	bl	70160 <pclose@plt+0x6d2b8>
    8540:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    8544:			; <UNDEFINED> instruction: 0xf0002800
    8548:	blcc	42899c <pclose@plt+0x425af4>
    854c:	andshi	pc, r4, sp, asr #17
    8550:			; <UNDEFINED> instruction: 0xf8cd440b
    8554:	strls	r9, [r9, #-28]	; 0xffffffe4
    8558:	strls	r4, [r8], #-1721	; 0xfffff947
    855c:			; <UNDEFINED> instruction: 0x461f4690
    8560:	strmi	r4, [r4], -r5, ror #12
    8564:	ldrdeq	pc, [r4], -fp
    8568:			; <UNDEFINED> instruction: 0x4642b170
    856c:			; <UNDEFINED> instruction: 0xf7fa4631
    8570:	stmdblt	r8, {r4, r6, sl, fp, sp, lr, pc}^
    8574:			; <UNDEFINED> instruction: 0xf04042ac
    8578:			; <UNDEFINED> instruction: 0xf8db80c7
    857c:			; <UNDEFINED> instruction: 0xf8da2008
    8580:	addsmi	r3, sl, #8
    8584:	sbchi	pc, r0, r0, asr #32
    8588:			; <UNDEFINED> instruction: 0xf10b6a3c
    858c:			; <UNDEFINED> instruction: 0x37100b10
    8590:	mvnle	r2, r0, lsl #24
    8594:	strmi	lr, [r8, #-2525]	; 0xfffff623
    8598:			; <UNDEFINED> instruction: 0xf8dd464f
    859c:			; <UNDEFINED> instruction: 0xf8dd8014
    85a0:	ssatmi	r9, #12, ip
    85a4:	bcs	2edb8 <pclose@plt+0x2bf10>
    85a8:			; <UNDEFINED> instruction: 0xf1bbd05d
    85ac:			; <UNDEFINED> instruction: 0xf04f0f00
    85b0:	andsvc	r0, r3, sp, lsr r3
    85b4:	blls	13fb40 <pclose@plt+0x13cc98>
    85b8:	blne	302efc <pclose@plt+0x300054>
    85bc:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    85c0:	svcmi	0x0000f5b3
    85c4:	sbcshi	pc, r0, r0
    85c8:	andeq	pc, r1, #72, 4	; 0x80000004
    85cc:	mlasle	ip, r3, r2, r4
    85d0:	andeq	pc, r2, #72, 4	; 0x80000004
    85d4:			; <UNDEFINED> instruction: 0xf0004293
    85d8:	vhadd.s8	d24, d24, d10
    85dc:	addsmi	r0, r3, #805306368	; 0x30000000
    85e0:	blls	13c73c <pclose@plt+0x139894>
    85e4:	andeq	lr, fp, #3072	; 0xc00
    85e8:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    85ec:			; <UNDEFINED> instruction: 0x61236891
    85f0:	eorle	r0, r0, fp, asr #14
    85f4:	blcs	2f208 <pclose@plt+0x2c360>
    85f8:	addshi	pc, r7, r0
    85fc:	blcs	26770 <pclose@plt+0x238c8>
    8600:	bls	fc7a4 <pclose@plt+0xf98fc>
    8604:	andcc	r4, r1, #32, 12	; 0x2000000
    8608:			; <UNDEFINED> instruction: 0xf966f7ff
    860c:	movwlt	lr, #2516	; 0x9d4
    8610:	stcne	7, cr14, [lr], #532	; 0x214
    8614:	movwls	r2, #20797	; 0x513d
    8618:			; <UNDEFINED> instruction: 0xf7fa4630
    861c:	blls	182ecc <pclose@plt+0x180024>
    8620:	stmdacs	r0, {r0, r1, ip, pc}
    8624:	svcge	0x0038f47f
    8628:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    862c:	bcs	2ce48 <pclose@plt+0x29fa0>
    8630:	svcge	0x003df47f
    8634:	blls	1023f8 <pclose@plt+0xff550>
    8638:	rsbsle	r2, r1, r0, lsl #22
    863c:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    8640:	ldrdlt	pc, [r0], -r4
    8644:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    8648:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    864c:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    8650:	andls	sp, r3, r7, asr #3
    8654:	blx	1a46658 <pclose@plt+0x1a437b0>
    8658:			; <UNDEFINED> instruction: 0xf7fa9803
    865c:	bls	1c2db4 <pclose@plt+0x1bff0c>
    8660:	andcc	r4, r1, #32, 12	; 0x2000000
    8664:			; <UNDEFINED> instruction: 0xf1bbe6c3
    8668:			; <UNDEFINED> instruction: 0xd1a40f00
    866c:	bleq	447b0 <pclose@plt+0x41908>
    8670:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8674:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    8678:			; <UNDEFINED> instruction: 0xf11be6df
    867c:			; <UNDEFINED> instruction: 0xd1220f02
    8680:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    8684:	ldrdlt	pc, [r0], -r4
    8688:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    868c:	blls	1423b0 <pclose@plt+0x13f508>
    8690:			; <UNDEFINED> instruction: 0xb1ab681b
    8694:	mcrrmi	13, 4, r4, r1, cr0
    8698:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    869c:	and	r4, r2, ip, ror r4
    86a0:	svccs	0x0010f856
    86a4:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    86a8:	rscsle	r2, r9, r0, lsl #20
    86ac:			; <UNDEFINED> instruction: 0xf01068b0
    86b0:	mvnsle	r0, r0, asr #32
    86b4:	strtmi	r4, [r1], -fp, lsr #12
    86b8:			; <UNDEFINED> instruction: 0xf7ff9000
    86bc:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    86c0:			; <UNDEFINED> instruction: 0xf7fa2000
    86c4:			; <UNDEFINED> instruction: 0xf1bbe9a0
    86c8:	strdle	r3, [pc, #255]	; 87cf <pclose@plt+0x5927>
    86cc:	movwlt	lr, #2516	; 0x9d4
    86d0:	streq	lr, [sp, -r1, lsr #14]
    86d4:	movwcs	fp, #3915	; 0xf4b
    86d8:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    86dc:			; <UNDEFINED> instruction: 0x61236163
    86e0:			; <UNDEFINED> instruction: 0xf8d4bf4c
    86e4:			; <UNDEFINED> instruction: 0xf8d4b000
    86e8:	stmdavs	r3!, {ip, sp, pc}^
    86ec:	andscs	lr, r0, r7, lsl r7
    86f0:			; <UNDEFINED> instruction: 0xf9d0f7ff
    86f4:	movwcs	r4, #2602	; 0xa2a
    86f8:			; <UNDEFINED> instruction: 0x4601447a
    86fc:			; <UNDEFINED> instruction: 0xf7ff4618
    8700:	andcs	pc, r0, sp, asr #18
    8704:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8708:	strbmi	r9, [pc], -r3, lsl #22
    870c:			; <UNDEFINED> instruction: 0x8014f8dd
    8710:	strls	lr, [r7], #-2525	; 0xfffff623
    8714:	adcsle	r2, r3, r0, lsl #22
    8718:	teqcs	sp, #12288	; 0x3000
    871c:			; <UNDEFINED> instruction: 0xe7af7013
    8720:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    8724:	cmnvs	r2, r0, lsl #6
    8728:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    872c:	sbcsle	r2, r0, r0, lsl #20
    8730:	blcs	b66784 <pclose@plt+0xb638dc>
    8734:	strtmi	sp, [r0], -sl
    8738:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    873c:			; <UNDEFINED> instruction: 0xf8ccf7ff
    8740:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    8744:			; <UNDEFINED> instruction: 0xf109b300
    8748:	strbt	r0, [r8], r1, lsl #18
    874c:	ldrble	r0, [r2, #1800]!	; 0x708
    8750:	cmnvs	r3, r3, lsl #22
    8754:	movwlt	lr, #2516	; 0x9d4
    8758:	teqcs	sp, #235929600	; 0xe100000
    875c:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    8760:	ldrb	fp, [r8], r0, lsl #6
    8764:			; <UNDEFINED> instruction: 0xe6014652
    8768:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    876c:	blx	15c6770 <pclose@plt+0x15c38c8>
    8770:	ldr	r4, [r7, -fp, lsr #13]
    8774:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    8778:			; <UNDEFINED> instruction: 0x0000c4b0
    877c:	strdeq	fp, [r0], -r2
    8780:	andeq	sp, r0, r4, asr r6
    8784:	andeq	ip, r0, sl, lsr #9
    8788:	ldrdeq	sp, [r0], -r6
    878c:	andeq	ip, r0, r4, lsl #8
    8790:	strdeq	ip, [r0], -r2
    8794:	ldrdeq	fp, [r0], -r8
    8798:	andeq	lr, r0, r6, lsl r0
    879c:	ldrdeq	ip, [r0], -r8
    87a0:			; <UNDEFINED> instruction: 0x0000dfb8
    87a4:	svcmi	0x00f0e92d
    87a8:	blhi	c3c64 <pclose@plt+0xc0dbc>
    87ac:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    87b0:	sbclt	r4, r1, ip, ror r4
    87b4:			; <UNDEFINED> instruction: 0xf8df9300
    87b8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    87bc:	teqls	pc, #1769472	; 0x1b0000
    87c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    87c4:	movwls	r9, #6988	; 0x1b4c
    87c8:			; <UNDEFINED> instruction: 0xf0002800
    87cc:			; <UNDEFINED> instruction: 0x46928174
    87d0:	beq	443ff8 <pclose@plt+0x441150>
    87d4:			; <UNDEFINED> instruction: 0xf7fe9800
    87d8:			; <UNDEFINED> instruction: 0xf8daff69
    87dc:	blcs	147e4 <pclose@plt+0x1193c>
    87e0:	tsthi	sp, r0	; <UNPREDICTABLE>
    87e4:	bleq	44928 <pclose@plt+0x41a80>
    87e8:	movwls	r2, #17152	; 0x4300
    87ec:			; <UNDEFINED> instruction: 0x4698461c
    87f0:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    87f4:			; <UNDEFINED> instruction: 0xf8df3302
    87f8:			; <UNDEFINED> instruction: 0xf64636a0
    87fc:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    8800:	andls	r1, r5, #-1879048186	; 0x90000006
    8804:	movwls	r4, #25723	; 0x647b
    8808:			; <UNDEFINED> instruction: 0x3690f8df
    880c:	mcr	4, 0, r4, cr8, cr11, {3}
    8810:			; <UNDEFINED> instruction: 0xf1bb3a90
    8814:	eorle	r0, r8, r0, lsl #30
    8818:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    881c:			; <UNDEFINED> instruction: 0xf10baa40
    8820:	bl	97824 <pclose@plt+0x9497c>
    8824:			; <UNDEFINED> instruction: 0xf8530383
    8828:			; <UNDEFINED> instruction: 0xf1b77cd8
    882c:	svclt	0x00183fff
    8830:			; <UNDEFINED> instruction: 0xd1242f0a
    8834:	svclt	0x001e1c7a
    8838:	ldrdcc	pc, [r0], -sl
    883c:			; <UNDEFINED> instruction: 0xf8ca3301
    8840:	stclne	0, cr3, [r3], #-0
    8844:	teqhi	r4, r0	; <UNPREDICTABLE>
    8848:	suble	r2, r6, r2, lsl #24
    884c:			; <UNDEFINED> instruction: 0xf0002c03
    8850:	stfcsd	f0, [r4], {56}	; 0x38
    8854:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    8858:			; <UNDEFINED> instruction: 0xf0003701
    885c:			; <UNDEFINED> instruction: 0xf04f816b
    8860:	strbmi	r0, [ip], -r0, lsl #18
    8864:	svceq	0x0000f1bb
    8868:	mrc	1, 0, sp, cr8, cr6, {6}
    886c:			; <UNDEFINED> instruction: 0xf7fa0a10
    8870:			; <UNDEFINED> instruction: 0x4607eadc
    8874:	svccc	0x00fff1b7
    8878:	svccs	0x000abf18
    887c:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    8880:	orrlt	sp, r4, r7, asr #1
    8884:	sbcle	r2, r4, r1, lsl #24
    8888:	suble	r2, pc, r2, lsl #24
    888c:			; <UNDEFINED> instruction: 0xf0402c03
    8890:			; <UNDEFINED> instruction: 0xf03780b6
    8894:			; <UNDEFINED> instruction: 0xf000037f
    8898:			; <UNDEFINED> instruction: 0xf04f80a4
    889c:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    88a0:	eorsvc	pc, r4, sp, lsl #17
    88a4:			; <UNDEFINED> instruction: 0xf037e7b5
    88a8:	andle	r0, fp, pc, ror r4
    88ac:	svceq	0x0062f1b9
    88b0:	addshi	pc, r0, r0, lsl #6
    88b4:	blge	10118c4 <pclose@plt+0x100ea1c>
    88b8:			; <UNDEFINED> instruction: 0xf109444b
    88bc:			; <UNDEFINED> instruction: 0xf8030901
    88c0:	str	r7, [r6, ip, asr #25]!
    88c4:	stm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88c8:			; <UNDEFINED> instruction: 0xf8336803
    88cc:	ldreq	r3, [sp], #23
    88d0:	svccs	0x0023d49f
    88d4:	strcs	sp, [r1], #-490	; 0xfffffe16
    88d8:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    88dc:	ldrmi	sl, [r9], #2880	; 0xb40
    88e0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    88e4:			; <UNDEFINED> instruction: 0xf809682c
    88e8:	stccs	12, cr8, [r0], {204}	; 0xcc
    88ec:	cmphi	r7, r0	; <UNPREDICTABLE>
    88f0:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    88f4:	ldrtmi	fp, [r1], -r0, lsr #2
    88f8:	mrc	7, 2, APSR_nzcv, cr8, cr9, {7}
    88fc:	suble	r2, sl, r0, lsl #16
    8900:	svcmi	0x0010f855
    8904:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    8908:	mvnsle	r2, r0, lsl #24
    890c:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    8910:			; <UNDEFINED> instruction: 0x066b611c
    8914:	svcge	0x000dd408
    8918:	bne	fe444180 <pclose@plt+0xfe4412d8>
    891c:			; <UNDEFINED> instruction: 0xf7f94638
    8920:	strmi	lr, [r4], -r6, asr #28
    8924:	cmple	r5, r0, lsl #16
    8928:	ldrb	r4, [r2, -r1, lsr #13]!
    892c:	ldrbeq	pc, [pc, #-55]!	; 88fd <pclose@plt+0x5a55>	; <UNPREDICTABLE>
    8930:			; <UNDEFINED> instruction: 0xf7fad1bc
    8934:	stmdavs	r3, {r4, r6, fp, sp, lr, pc}
    8938:			; <UNDEFINED> instruction: 0xf8334606
    893c:	ldreq	r3, [r8], #23
    8940:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    8944:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    8948:	ldrdls	pc, [r0], -r4
    894c:	stclpl	8, cr15, [ip], {3}
    8950:	svceq	0x0000f1b9
    8954:	subhi	pc, r0, #0
    8958:	ldrtmi	sl, [r0], sp, lsl #30
    895c:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    8960:	ldrtmi	fp, [r9], -r8, lsr #2
    8964:	mcr	7, 1, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8968:			; <UNDEFINED> instruction: 0xf0002800
    896c:			; <UNDEFINED> instruction: 0xf854813f
    8970:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    8974:	mvnsle	r2, r0, lsl #28
    8978:			; <UNDEFINED> instruction: 0x464646b1
    897c:	ldrdhi	pc, [r8], -r4
    8980:			; <UNDEFINED> instruction: 0xf0189b00
    8984:			; <UNDEFINED> instruction: 0xf8c30f40
    8988:			; <UNDEFINED> instruction: 0xf0009010
    898c:			; <UNDEFINED> instruction: 0x46a8813c
    8990:	strtmi	r2, [r9], r1, lsl #8
    8994:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    8998:	blls	1a3a4 <pclose@plt+0x174fc>
    899c:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    89a0:			; <UNDEFINED> instruction: 0xf47f611c
    89a4:			; <UNDEFINED> instruction: 0xf012af5e
    89a8:			; <UNDEFINED> instruction: 0xf0400307
    89ac:	bls	29120 <pclose@plt+0x26278>
    89b0:	rsb	r6, sp, r3, asr r1
    89b4:	blvs	17af5bc <pclose@plt+0x17ac714>
    89b8:	rsb	fp, r0, lr, lsl r9
    89bc:	mcrcs	8, 0, r6, cr0, cr6, {1}
    89c0:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    89c4:			; <UNDEFINED> instruction: 0xf7f94639
    89c8:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    89cc:			; <UNDEFINED> instruction: 0x4604d1f6
    89d0:	ldr	r4, [lr, -r1, lsr #13]
    89d4:			; <UNDEFINED> instruction: 0xf06f9a00
    89d8:			; <UNDEFINED> instruction: 0xf04f0303
    89dc:			; <UNDEFINED> instruction: 0x611334ff
    89e0:			; <UNDEFINED> instruction: 0xf7f9e717
    89e4:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    89e8:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    89ec:			; <UNDEFINED> instruction: 0xf53f049a
    89f0:			; <UNDEFINED> instruction: 0xf04faf10
    89f4:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    89f8:	eorsvc	pc, r4, sp, lsl #17
    89fc:	stccs	7, cr14, [r4], {9}
    8a00:	svcge	0x0054f47f
    8a04:	strbmi	r9, [sp], -r2, lsl #20
    8a08:			; <UNDEFINED> instruction: 0xf0002a00
    8a0c:	blls	e8cc0 <pclose@plt+0xe5e18>
    8a10:	ldrmi	r3, [r9, #2817]	; 0xb01
    8a14:			; <UNDEFINED> instruction: 0xf109d224
    8a18:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    8a1c:	mrc	6, 0, lr, cr8, cr9, {7}
    8a20:			; <UNDEFINED> instruction: 0xf04f0a10
    8a24:			; <UNDEFINED> instruction: 0xf7fa0b03
    8a28:	strmi	lr, [r4], -r0, lsl #20
    8a2c:	beq	444294 <pclose@plt+0x4413ec>
    8a30:			; <UNDEFINED> instruction: 0xf7fa940a
    8a34:			; <UNDEFINED> instruction: 0x4605e9fa
    8a38:	beq	4442a0 <pclose@plt+0x4413f8>
    8a3c:			; <UNDEFINED> instruction: 0xf7fa950b
    8a40:			; <UNDEFINED> instruction: 0x2dbbe9f4
    8a44:	stclcs	15, cr11, [pc], #32	; 8a6c <pclose@plt+0x5bc4>
    8a48:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    8a4c:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    8a50:			; <UNDEFINED> instruction: 0xf044bf18
    8a54:	andls	r0, ip, r1, lsl #8
    8a58:			; <UNDEFINED> instruction: 0xf47f2c00
    8a5c:	strb	sl, [r1], r5, asr #29
    8a60:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    8a64:	movwls	r3, #13106	; 0x3332
    8a68:			; <UNDEFINED> instruction: 0xf7fa4619
    8a6c:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
    8a70:	bicshi	pc, r9, r0
    8a74:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8a78:	andls	r5, r2, r7, asr #10
    8a7c:			; <UNDEFINED> instruction: 0xf015e6c9
    8a80:	svclt	0x00140f80
    8a84:	streq	pc, [r6], #-111	; 0xffffff91
    8a88:	streq	pc, [r1], #-111	; 0xffffff91
    8a8c:	tstvs	ip, r0, lsl #22
    8a90:	strcs	pc, [ip], #-2271	; 0xfffff721
    8a94:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    8a98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a9c:	subsmi	r9, sl, pc, lsr fp
    8aa0:	bicshi	pc, fp, r0, asr #32
    8aa4:	sublt	r4, r1, r0, lsr #12
    8aa8:	blhi	c3da4 <pclose@plt+0xc0efc>
    8aac:	svchi	0x00f0e8bd
    8ab0:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    8ab4:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8ab8:			; <UNDEFINED> instruction: 0xf7ff0100
    8abc:	strmi	pc, [r4], -pc, ror #21
    8ac0:	blls	142a60 <pclose@plt+0x13fbb8>
    8ac4:	cmnle	r5, r0, lsl #22
    8ac8:	bl	ef6d4 <pclose@plt+0xec82c>
    8acc:			; <UNDEFINED> instruction: 0xf8d81808
    8ad0:	ldrbeq	r3, [sl, -r8]
    8ad4:	bls	3d04c <pclose@plt+0x3a1a4>
    8ad8:	ldmdbvs	r4, {r8, r9, sp}
    8adc:			; <UNDEFINED> instruction: 0xe7d76153
    8ae0:	bicslt	r9, fp, r4, lsl #22
    8ae4:	movwlt	r9, #15106	; 0x3b02
    8ae8:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    8aec:			; <UNDEFINED> instruction: 0xf80049ed
    8af0:	ldrbtmi	r5, [r9], #-9
    8af4:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8af8:	teqlt	r0, r4, lsl #12
    8afc:	blpl	86b04 <pclose@plt+0x83c5c>
    8b00:			; <UNDEFINED> instruction: 0xf834f7fe
    8b04:	blcs	26c98 <pclose@plt+0x23df0>
    8b08:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    8b0c:	stcl	7, cr15, [lr, #996]!	; 0x3e4
    8b10:			; <UNDEFINED> instruction: 0xf06f9a00
    8b14:	ldrmi	r0, [ip], -r9, lsl #6
    8b18:			; <UNDEFINED> instruction: 0xe7b96113
    8b1c:	bl	ef728 <pclose@plt+0xec880>
    8b20:			; <UNDEFINED> instruction: 0xf8d81808
    8b24:	ldrbeq	r3, [pc, -r8]
    8b28:	blls	3d038 <pclose@plt+0x3a190>
    8b2c:	streq	pc, [r5], #-111	; 0xffffff91
    8b30:			; <UNDEFINED> instruction: 0xe7ad611c
    8b34:	blvs	172f73c <pclose@plt+0x172c894>
    8b38:	strtmi	fp, [r0], -ip, lsr #2
    8b3c:			; <UNDEFINED> instruction: 0xf7f96824
    8b40:	stccs	13, cr14, [r0], {214}	; 0xd6
    8b44:	bls	3d330 <pclose@plt+0x3a488>
    8b48:	cdp	3, 1, cr2, cr8, cr0, {0}
    8b4c:	cmpvs	r3, #16, 20	; 0x10000
    8b50:	ldc	7, cr15, [lr, #996]	; 0x3e4
    8b54:	stmdacs	r0, {r2, r9, sl, lr}
    8b58:	blls	3cdc0 <pclose@plt+0x39f18>
    8b5c:	streq	pc, [r4], #-111	; 0xffffff91
    8b60:			; <UNDEFINED> instruction: 0xe795611c
    8b64:	svceq	0x0062f1b9
    8b68:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    8b6c:			; <UNDEFINED> instruction: 0xf7f92096
    8b70:	strmi	lr, [r6], -lr, ror #25
    8b74:	stmdacs	r0, {r1, ip, pc}
    8b78:	tsthi	pc, r0	; <UNPREDICTABLE>
    8b7c:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    8b80:	stc	7, cr15, [r0, #996]!	; 0x3e4
    8b84:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8b88:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    8b8c:	strb	r9, [r0], -r3, lsl #4
    8b90:	strtle	r0, [r0], #1819	; 0x71b
    8b94:			; <UNDEFINED> instruction: 0xf06f9b00
    8b98:	tstvs	ip, r2, lsl #8
    8b9c:	blls	82984 <pclose@plt+0x7fadc>
    8ba0:	ldmvs	sp, {r5, r7, r9, sl, lr}
    8ba4:	strbteq	r9, [lr], -r0, lsl #22
    8ba8:			; <UNDEFINED> instruction: 0xf53f611c
    8bac:			; <UNDEFINED> instruction: 0xe6b2aebd
    8bb0:	blcs	2f7c0 <pclose@plt+0x2c918>
    8bb4:	rscshi	pc, r5, r0
    8bb8:	ldrmi	r9, [sl], -r2, lsl #22
    8bbc:			; <UNDEFINED> instruction: 0xf8029b04
    8bc0:	stcls	0, cr3, [r2], {9}
    8bc4:			; <UNDEFINED> instruction: 0xf7fd4620
    8bc8:	stmdavc	r3!, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8bcc:	svclt	0x00182b22
    8bd0:			; <UNDEFINED> instruction: 0xf0004622
    8bd4:	stcls	0, cr8, [r0], {211}	; 0xd3
    8bd8:	ldrdne	pc, [r8], -r8
    8bdc:			; <UNDEFINED> instruction: 0xf7fe4620
    8be0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8be4:	sbchi	pc, r4, r0
    8be8:	ldrb	r6, [r1, -r4, lsr #18]
    8bec:	strtmi	r6, [r9], r3, lsr #17
    8bf0:	ldrbeq	r9, [r9], -r0, lsl #20
    8bf4:	svclt	0x00446116
    8bf8:	strtmi	r2, [r8], r1, lsl #8
    8bfc:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    8c00:	strbmi	r2, [r8], r3, lsl #8
    8c04:	blls	382420 <pclose@plt+0x37f578>
    8c08:	bls	174844 <pclose@plt+0x17199c>
    8c0c:			; <UNDEFINED> instruction: 0xf0004293
    8c10:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    8c14:			; <UNDEFINED> instruction: 0xf7f94638
    8c18:	strmi	lr, [r4], -sl, asr #25
    8c1c:			; <UNDEFINED> instruction: 0xf0402800
    8c20:	cdp	0, 1, cr8, cr8, cr7, {7}
    8c24:			; <UNDEFINED> instruction: 0xf7fa0a10
    8c28:	ldmdavs	r3!, {r8, fp, sp, lr, pc}
    8c2c:	stmdacs	sl, {r0, r3, sl, ip, pc}
    8c30:			; <UNDEFINED> instruction: 0xf1b0bf18
    8c34:			; <UNDEFINED> instruction: 0x46073fff
    8c38:	strcs	fp, [sl, -r6, lsl #30]
    8c3c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c40:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8c44:	movwhi	lr, #31181	; 0x79cd
    8c48:			; <UNDEFINED> instruction: 0xf0379b08
    8c4c:			; <UNDEFINED> instruction: 0xf833027f
    8c50:	vst4.8	{d3-d6}, [r3 :64], r7
    8c54:	cmnle	sp, r0, lsl #6
    8c58:	teqle	r9, r0, lsl #22
    8c5c:	ldrmi	r2, [ip], -r1, lsl #6
    8c60:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    8c64:			; <UNDEFINED> instruction: 0xf8029b07
    8c68:	blcs	27e10 <pclose@plt+0x24f68>
    8c6c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    8c70:	beq	4444d8 <pclose@plt+0x441630>
    8c74:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c78:	strmi	r1, [r7], -r1, asr #24
    8c7c:	rscshi	pc, r9, r0
    8c80:			; <UNDEFINED> instruction: 0xf000280a
    8c84:			; <UNDEFINED> instruction: 0xf8dd80f6
    8c88:	subeq	r9, r2, ip, lsl r0
    8c8c:	bpl	fe6a2d60 <pclose@plt+0xfe69feb8>
    8c90:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    8c94:			; <UNDEFINED> instruction: 0xf0402c63
    8c98:			; <UNDEFINED> instruction: 0xf1b980e7
    8c9c:			; <UNDEFINED> instruction: 0xf0400f00
    8ca0:	cdp	0, 1, cr8, cr8, cr13, {7}
    8ca4:			; <UNDEFINED> instruction: 0xf7fa0a10
    8ca8:	mcrrne	8, 12, lr, r4, cr0
    8cac:	sbcshi	pc, r7, r0
    8cb0:			; <UNDEFINED> instruction: 0xf000280a
    8cb4:	ldrdeq	r8, [r3], #-4
    8cb8:	andcs	r4, r0, #7340032	; 0x700000
    8cbc:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    8cc0:	ldreq	r5, [fp], #2771	; 0xad3
    8cc4:	adcshi	pc, r8, r0, asr #2
    8cc8:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    8ccc:	tstle	r7, r8, lsl #4
    8cd0:	blcs	2f8f4 <pclose@plt+0x2ca4c>
    8cd4:	sbcshi	pc, r2, r0, asr #32
    8cd8:	beq	444540 <pclose@plt+0x441698>
    8cdc:	stmia	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ce0:	movwls	r6, #34867	; 0x8833
    8ce4:	svclt	0x0018280a
    8ce8:	svccc	0x00fff1b0
    8cec:			; <UNDEFINED> instruction: 0xd1ab4607
    8cf0:	strcs	r2, [sl, -r1, lsl #6]
    8cf4:	str	r9, [r7, r7, lsl #6]!
    8cf8:	andsls	pc, ip, sp, asr #17
    8cfc:	movwls	r4, #34465	; 0x86a1
    8d00:	blvs	172f908 <pclose@plt+0x172ca60>
    8d04:	bl	f3a0c <pclose@plt+0xf0b64>
    8d08:			; <UNDEFINED> instruction: 0xf04f0209
    8d0c:			; <UNDEFINED> instruction: 0xf8020300
    8d10:	cmplt	r4, r8, ror #24
    8d14:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    8d18:	strbmi	r1, [r1], -r0, lsr #26
    8d1c:	mcrr	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8d20:	addsle	r2, r1, r0, lsl #16
    8d24:	stccs	8, cr6, [r0], {36}	; 0x24
    8d28:			; <UNDEFINED> instruction: 0xf109d1f6
    8d2c:			; <UNDEFINED> instruction: 0xf7f90008
    8d30:	strmi	lr, [r1], lr, lsl #24
    8d34:	suble	r2, r0, r0, lsl #16
    8d38:			; <UNDEFINED> instruction: 0xf109a926
    8d3c:			; <UNDEFINED> instruction: 0xf7f90004
    8d40:	bls	443e8 <pclose@plt+0x41540>
    8d44:			; <UNDEFINED> instruction: 0xf8c26b53
    8d48:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    8d4c:	andcc	pc, r0, r9, asr #17
    8d50:	ldrb	r9, [r9, -r8, lsl #4]!
    8d54:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8d58:	bicsle	r2, r1, r0, lsl #22
    8d5c:	movwcs	r4, #5658	; 0x161a
    8d60:			; <UNDEFINED> instruction: 0xe77d461c
    8d64:			; <UNDEFINED> instruction: 0xf57f0710
    8d68:	blls	349c4 <pclose@plt+0x31b1c>
    8d6c:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    8d70:			; <UNDEFINED> instruction: 0xf7f99802
    8d74:	blls	4406c <pclose@plt+0x411c4>
    8d78:	pkhbt	r6, r9, ip, lsl #18
    8d7c:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    8d80:	andcc	r4, r1, #20, 12	; 0x1400000
    8d84:			; <UNDEFINED> instruction: 0xf43f2b00
    8d88:	ldrmi	sl, [r0], -r6, lsr #30
    8d8c:			; <UNDEFINED> instruction: 0xf7f99201
    8d90:	bls	84710 <pclose@plt+0x81868>
    8d94:	blcs	89fe28 <pclose@plt+0x89cf80>
    8d98:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    8d9c:	strpl	r2, [fp], #-768	; 0xfffffd00
    8da0:	blge	1042a0c <pclose@plt+0x103fb64>
    8da4:	ldrmi	sl, [r9], #2061	; 0x80d
    8da8:			; <UNDEFINED> instruction: 0xf8099b02
    8dac:			; <UNDEFINED> instruction: 0xf7fa3ccc
    8db0:	andls	lr, r2, r2, asr r8
    8db4:			; <UNDEFINED> instruction: 0xf47f2800
    8db8:	blls	349d0 <pclose@plt+0x31b28>
    8dbc:	streq	pc, [sl], #-111	; 0xffffff91
    8dc0:			; <UNDEFINED> instruction: 0xe665611c
    8dc4:	blcs	1ceb0b8 <pclose@plt+0x1ce8210>
    8dc8:	svcge	0x0023f47f
    8dcc:	strtmi	r2, [r8], r1, lsl #6
    8dd0:	strcs	r4, [r3], #-1705	; 0xfffff957
    8dd4:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    8dd8:			; <UNDEFINED> instruction: 0xf8d39b01
    8ddc:	blls	28e04 <pclose@plt+0x25f5c>
    8de0:	svceq	0x0040f018
    8de4:	andsls	pc, r0, r3, asr #17
    8de8:	svcge	0x000df43f
    8dec:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    8df0:	blvs	172f9f8 <pclose@plt+0x172cb50>
    8df4:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    8df8:			; <UNDEFINED> instruction: 0xf7f94639
    8dfc:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    8e00:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    8e04:	stccs	8, cr6, [r0], {36}	; 0x24
    8e08:	bls	3d5e4 <pclose@plt+0x3a73c>
    8e0c:	svceq	0x0080f018
    8e10:	strtmi	r4, [r8], r9, lsr #13
    8e14:			; <UNDEFINED> instruction: 0xf06fbf14
    8e18:			; <UNDEFINED> instruction: 0xf06f0306
    8e1c:			; <UNDEFINED> instruction: 0xf04f0301
    8e20:			; <UNDEFINED> instruction: 0x611334ff
    8e24:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    8e28:	stcl	7, cr15, [r0], #-996	; 0xfffffc1c
    8e2c:			; <UNDEFINED> instruction: 0xf06f9a00
    8e30:	ldrmi	r0, [ip], -sl, lsl #6
    8e34:			; <UNDEFINED> instruction: 0xe62b6113
    8e38:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    8e3c:	beq	4446a4 <pclose@plt+0x4417fc>
    8e40:			; <UNDEFINED> instruction: 0xf7f9270a
    8e44:	movwcs	lr, #8178	; 0x1ff2
    8e48:	tstcs	r4, #469762048	; 0x1c000000
    8e4c:	svccc	0x00fff1b0
    8e50:	adcsmi	fp, r8, #24, 30	; 0x60
    8e54:	svcge	0x0033f43f
    8e58:			; <UNDEFINED> instruction: 0xf7f9e72d
    8e5c:	andcs	lr, r1, #124, 24	; 0x7c00
    8e60:	smladcs	sl, r4, r3, r2
    8e64:	str	r9, [sl, -r7, lsl #4]!
    8e68:			; <UNDEFINED> instruction: 0xf8cd4622
    8e6c:	strcc	r9, [r1], #-28	; 0xffffffe4
    8e70:	andscs	lr, r4, #257949696	; 0xf600000
    8e74:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e78:	str	r2, [r7, -sl, lsl #14]
    8e7c:	ldrdcc	pc, [r0], -sl
    8e80:	stcls	6, cr4, [r9], {168}	; 0xa8
    8e84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e88:			; <UNDEFINED> instruction: 0xf8ca3301
    8e8c:	strb	r3, [r0], #0
    8e90:	andeq	pc, r1, ip, asr #9
    8e94:	andeq	r0, r0, ip, lsr #6
    8e98:	andeq	ip, r0, r4, ror r3
    8e9c:	andeq	ip, r0, ip, ror #6
    8ea0:	andeq	pc, r1, r6, ror #3
    8ea4:	muleq	r0, lr, r0
    8ea8:			; <UNDEFINED> instruction: 0x4604b530
    8eac:	smlawblt	r8, r7, r0, fp
    8eb0:	suble	r2, ip, r1, lsl #16
    8eb4:	eorle	r2, r3, r2, lsl #16
    8eb8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    8ebc:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    8ec0:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    8ec4:			; <UNDEFINED> instruction: 0x4601447d
    8ec8:	tstls	r5, sp
    8ecc:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    8ed0:	andcs	r4, lr, r3, lsl #12
    8ed4:			; <UNDEFINED> instruction: 0xf7fe9304
    8ed8:	bmi	a48654 <pclose@plt+0xa457ac>
    8edc:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    8ee0:	bmi	9ed6e8 <pclose@plt+0x9ea840>
    8ee4:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    8ee8:	strpl	lr, [r2], #-2509	; 0xfffff633
    8eec:	andcs	r9, r1, r1
    8ef0:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    8ef4:	andlt	r2, r7, r1
    8ef8:	ldrhtmi	lr, [r0], -sp
    8efc:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    8f00:			; <UNDEFINED> instruction: 0xf7fe202a
    8f04:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    8f08:	blcs	c66f1c <pclose@plt+0xc64074>
    8f0c:	eorcs	sp, r9, ip
    8f10:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    8f14:	movwcs	r4, #2587	; 0xa1b
    8f18:			; <UNDEFINED> instruction: 0x4601447a
    8f1c:			; <UNDEFINED> instruction: 0xf7fe4618
    8f20:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    8f24:	stcl	7, cr15, [lr, #-996]!	; 0xfffffc1c
    8f28:			; <UNDEFINED> instruction: 0xf7fe2028
    8f2c:	andcs	pc, r0, #11456	; 0x2cc0
    8f30:	strmi	r4, [r1], -r4, lsl #12
    8f34:			; <UNDEFINED> instruction: 0xf7fe2001
    8f38:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8f3c:	rscle	r2, r6, r0, lsl #22
    8f40:	andcs	r4, r0, #278528	; 0x44000
    8f44:	ldrbtmi	r2, [r9], #-1
    8f48:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    8f4c:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    8f50:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    8f54:	strmi	r2, [r5], -r0, lsl #4
    8f58:	strtmi	r4, [r0], -r1, lsl #12
    8f5c:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    8f60:			; <UNDEFINED> instruction: 0xb12b782b
    8f64:	strtmi	r4, [r0], -r9, lsl #18
    8f68:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8f6c:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    8f70:			; <UNDEFINED> instruction: 0xf7f92002
    8f74:	svclt	0x0000ed48
    8f78:	andeq	sp, r0, ip, ror #15
    8f7c:			; <UNDEFINED> instruction: 0x0000bcbe
    8f80:	andeq	fp, r0, lr, lsr #26
    8f84:	muleq	r0, r8, r7
    8f88:	andeq	sp, r0, sl, ror #14
    8f8c:	andeq	sp, r0, r6, asr #14
    8f90:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8f94:			; <UNDEFINED> instruction: 0x47706058
    8f98:	andeq	pc, r1, sl, asr #12
    8f9c:			; <UNDEFINED> instruction: 0x4604b510
    8fa0:			; <UNDEFINED> instruction: 0xf1b06800
    8fa4:	svclt	0x00183fff
    8fa8:	tstle	r9, r2, lsl #16
    8fac:			; <UNDEFINED> instruction: 0xf7f94620
    8fb0:	blmi	183e30 <pclose@plt+0x180f88>
    8fb4:	rscscc	pc, pc, #79	; 0x4f
    8fb8:	ldrbtmi	r2, [fp], #-0
    8fbc:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    8fc0:	svc	0x0040f7f9
    8fc4:	svclt	0x0000e7f2
    8fc8:	andeq	pc, r1, r2, lsl #4
    8fcc:			; <UNDEFINED> instruction: 0x4606b5f0
    8fd0:	addlt	r4, r7, r0, asr sp
    8fd4:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    8fd8:	cmnlt	r3, fp, lsr #16
    8fdc:			; <UNDEFINED> instruction: 0xf7f92002
    8fe0:	stmdavs	fp!, {r8, sl, fp, sp, lr, pc}
    8fe4:	andle	r4, r2, r3, lsl #5
    8fe8:			; <UNDEFINED> instruction: 0xf7f94618
    8fec:	blmi	12c419c <pclose@plt+0x12c12f4>
    8ff0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8ff4:	cmplt	lr, sl, lsl r0
    8ff8:	blcs	b670cc <pclose@plt+0xb64224>
    8ffc:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    9000:	teqle	r9, r0, lsl #22
    9004:			; <UNDEFINED> instruction: 0xf7f92002
    9008:			; <UNDEFINED> instruction: 0xf7f9ecec
    900c:			; <UNDEFINED> instruction: 0x4604ef16
    9010:			; <UNDEFINED> instruction: 0xf7f92014
    9014:	movwcs	lr, #2688	; 0xa80
    9018:			; <UNDEFINED> instruction: 0x4605461f
    901c:	strvc	r6, [r3], #-4
    9020:	stmib	r0, {r0, r1, r6, sp, lr}^
    9024:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    9028:	bmi	f52830 <pclose@plt+0xf4f988>
    902c:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    9030:	smlabtvs	r4, sp, r9, lr
    9034:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    9038:	andeq	lr, r3, r1, lsl r9
    903c:	andvs	lr, r2, #3358720	; 0x334000
    9040:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    9044:	strtmi	r0, [r8], -r3
    9048:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    904c:	eorsvs	ip, r4, ip, lsl #22
    9050:			; <UNDEFINED> instruction: 0xf7f94479
    9054:	strmi	lr, [r4], -r0, ror #28
    9058:	subsle	r2, r5, r0, lsl #16
    905c:	andcs	r2, r1, #0, 6
    9060:			; <UNDEFINED> instruction: 0x46204619
    9064:	ldc	7, cr15, [r2], #-996	; 0xfffffc1c
    9068:	andcs	r4, r0, #48, 22	; 0xc000
    906c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9070:	addsvs	r4, sl, r0, lsl #14
    9074:	ldcllt	0, cr11, [r0, #28]!
    9078:	andcs	r4, r6, #737280	; 0xb4000
    907c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9080:	mcr	7, 6, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    9084:	ldrtmi	r4, [r0], -r5, lsl #12
    9088:	stcl	7, cr15, [r0], #996	; 0x3e4
    908c:	ldreq	pc, [r4], #-256	; 0xffffff00
    9090:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    9094:	strcs	fp, [r1, -r3, lsl #3]
    9098:			; <UNDEFINED> instruction: 0xf04f4620
    909c:			; <UNDEFINED> instruction: 0xf7f934ff
    90a0:			; <UNDEFINED> instruction: 0x4631ea3a
    90a4:	andscc	r4, r0, r5, lsl #12
    90a8:	bl	ffcc7094 <pclose@plt+0xffcc41ec>
    90ac:	adcvs	r2, pc, r0, lsl #6
    90b0:	movwmi	lr, #2501	; 0x9c5
    90b4:	ldr	r6, [r6, fp, ror #1]!
    90b8:	andcs	r4, r9, #491520	; 0x78000
    90bc:	smladxcs	r2, r0, r6, r4
    90c0:			; <UNDEFINED> instruction: 0xf7f94479
    90c4:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    90c8:	strtmi	sp, [r0], -r6, ror #1
    90cc:	b	8c70b8 <pclose@plt+0x8c4210>
    90d0:			; <UNDEFINED> instruction: 0x46054631
    90d4:			; <UNDEFINED> instruction: 0xf7f93010
    90d8:	movwcs	lr, #3036	; 0xbdc
    90dc:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    90e0:	and	r3, r4, r2, lsl #6
    90e4:	ldcl	7, cr15, [r6], #996	; 0x3e4
    90e8:	blcs	1230fc <pclose@plt+0x120254>
    90ec:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    90f0:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    90f4:	ldrtmi	r4, [r0], -r1, asr #2
    90f8:	bl	fff470e4 <pclose@plt+0xfff4423c>
    90fc:	strmi	r1, [r4], -r3, asr #24
    9100:	rscle	r6, pc, r8, lsr #32
    9104:	str	r2, [lr, r0, lsl #14]
    9108:			; <UNDEFINED> instruction: 0xf7f92002
    910c:	strmi	lr, [r4], -sl, ror #24
    9110:	svclt	0x0000e7a4
    9114:	andeq	pc, r1, lr, lsl #12
    9118:	strdeq	pc, [r1], -r2
    911c:			; <UNDEFINED> instruction: 0xffffff6b
    9120:	andeq	r0, r0, r3, asr #13
    9124:	andeq	pc, r1, r2, ror r1	; <UNPREDICTABLE>
    9128:	andeq	fp, r0, r8, asr fp
    912c:	andeq	pc, r1, r8, ror r5	; <UNPREDICTABLE>
    9130:	andeq	fp, r0, r2, lsr #22
    9134:	andeq	fp, r0, ip, ror #21
    9138:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    913c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    9140:	strdlt	fp, [r9], r0
    9144:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9148:			; <UNDEFINED> instruction: 0xf04f9307
    914c:	eorsle	r0, lr, r0, lsl #6
    9150:			; <UNDEFINED> instruction: 0x46044e71
    9154:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    9158:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    915c:	cmple	r1, r0, lsl #22
    9160:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    9164:	tstmi	r8, #311296	; 0x4c000
    9168:	sbchi	pc, r5, r0, asr #32
    916c:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    9170:	movwmi	r6, #15987	; 0x3e73
    9174:	addhi	pc, r4, r0, asr #32
    9178:	blcs	2354c <pclose@plt+0x206a4>
    917c:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    9180:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    9184:	ldrdcc	lr, [r3, -r2]
    9188:	movwmi	r6, #48720	; 0xbe50
    918c:	movwmi	r6, #14417	; 0x3851
    9190:	andle	r4, ip, fp, lsl #6
    9194:	stmvc	fp, {r0, r4, fp, sp, lr}
    9198:	strle	r0, [lr, #-2011]!	; 0xfffff825
    919c:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    91a0:	eorle	r4, sl, #805306377	; 0x30000009
    91a4:	mrrcne	8, 4, r6, r8, cr10
    91a8:			; <UNDEFINED> instruction: 0x21206108
    91ac:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    91b0:	adchi	pc, r5, r0, lsl #4
    91b4:			; <UNDEFINED> instruction: 0xf004e8df
    91b8:	bleq	2cbdec <pclose@plt+0x2c8f44>
    91bc:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    91c0:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    91c4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    91c8:			; <UNDEFINED> instruction: 0xf7f96819
    91cc:	bmi	1643e6c <pclose@plt+0x1640fc4>
    91d0:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    91d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    91d8:	subsmi	r9, sl, r7, lsl #22
    91dc:	addhi	pc, sp, r0, asr #32
    91e0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    91e4:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    91e8:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    91ec:			; <UNDEFINED> instruction: 0xf106447e
    91f0:			; <UNDEFINED> instruction: 0xf7f90014
    91f4:	ldmdavs	r0!, {r1, r4, r8, r9, fp, sp, lr, pc}^
    91f8:	strhtcs	lr, [r0], -r8
    91fc:	b	f471e8 <pclose@plt+0xf44340>
    9200:	blmi	138315c <pclose@plt+0x13802b4>
    9204:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    9208:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    920c:	bl	1471f8 <pclose@plt+0x144350>
    9210:	blmi	130318c <pclose@plt+0x13002e4>
    9214:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    9218:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    921c:	b	fff47208 <pclose@plt+0xfff44360>
    9220:	blmi	128317c <pclose@plt+0x12802d4>
    9224:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    9228:	bl	ff9c7214 <pclose@plt+0xff9c436c>
    922c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    9230:	ldrtmi	r4, [r0], -r2, lsl #12
    9234:	bl	ffcc7220 <pclose@plt+0xffcc4378>
    9238:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    923c:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    9240:	bmi	1124bb4 <pclose@plt+0x1121d0c>
    9244:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    9248:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    924c:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    9250:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    9254:	strle	r0, [pc, #-2010]	; 8a82 <pclose@plt+0x5bda>
    9258:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    925c:	andle	r4, fp, #805306377	; 0x30000009
    9260:	mrrcne	8, 4, r6, r8, cr10
    9264:	teqcs	sl, r8, lsl #2
    9268:			; <UNDEFINED> instruction: 0xe78854d1
    926c:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    9270:	blcs	233e4 <pclose@plt+0x2053c>
    9274:	str	sp, [r2, sl, ror #3]
    9278:			; <UNDEFINED> instruction: 0xf7f9203a
    927c:			; <UNDEFINED> instruction: 0xe77ee9fe
    9280:	blcs	24d54 <pclose@plt+0x21eac>
    9284:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    9288:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    928c:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    9290:	andle	r6, fp, r6, lsr r8
    9294:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    9298:			; <UNDEFINED> instruction: 0xf7f99105
    929c:	stmdbls	r5, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    92a0:	strmi	r9, [r2], -r6, lsl #22
    92a4:			; <UNDEFINED> instruction: 0xf7f94630
    92a8:			; <UNDEFINED> instruction: 0xe7c5ebba
    92ac:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    92b0:	strdls	lr, [r5, -r2]
    92b4:	b	4c72a0 <pclose@plt+0x4c43f8>
    92b8:	stmdage	r6, {r0, r1, r9, sl, lr}
    92bc:			; <UNDEFINED> instruction: 0xf7f99306
    92c0:	stmdbls	r5, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    92c4:	strmi	r4, [r8], -r4, lsl #13
    92c8:	ldrdne	pc, [r0], -ip
    92cc:	andcc	lr, r4, #220, 18	; 0x370000
    92d0:	movwcc	r9, #4355	; 0x1103
    92d4:	ldrdvc	pc, [r4], -ip
    92d8:	rsbvc	pc, ip, #536870912	; 0x20000000
    92dc:	strls	r4, [r2, -r2, lsr #18]
    92e0:			; <UNDEFINED> instruction: 0xf8dc4479
    92e4:	strls	r7, [r1, -r8]
    92e8:	ldrdvc	pc, [ip], -ip
    92ec:			; <UNDEFINED> instruction: 0xf7f99700
    92f0:	ldmdavs	r0!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    92f4:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    92f8:			; <UNDEFINED> instruction: 0xf7f9e777
    92fc:	blmi	703bb4 <pclose@plt+0x700d0c>
    9300:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    9304:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9308:			; <UNDEFINED> instruction: 0xf7f96818
    930c:	ldrb	lr, [lr, -r8, lsl #23]
    9310:	andeq	lr, r1, lr, lsr fp
    9314:	andeq	r0, r0, ip, lsr #6
    9318:	andeq	pc, r1, lr, lsl #9
    931c:	andeq	pc, r1, r2, lsl #9
    9320:	andeq	pc, r1, r6, ror r4	; <UNPREDICTABLE>
    9324:	andeq	pc, r1, r2, ror #8
    9328:	andeq	pc, r1, r0, lsr #8
    932c:	andeq	fp, r0, sl, asr #20
    9330:	andeq	lr, r1, sl, lsr #21
    9334:	strdeq	pc, [r1], -r8
    9338:	ldrdeq	pc, [r1], -lr
    933c:	strdeq	fp, [r0], -r8
    9340:	andeq	pc, r1, lr, asr #7
    9344:	andeq	fp, r0, r0, ror #19
    9348:	andeq	pc, r1, r0, asr #7
    934c:	andeq	fp, r0, r2, asr #19
    9350:	andeq	pc, r1, sl, lsr #7
    9354:	andeq	pc, r1, r0, lsr #7
    9358:	muleq	r1, r6, r3
    935c:	andeq	pc, r1, r6, ror r3	; <UNPREDICTABLE>
    9360:	andeq	fp, r0, lr, lsr #18
    9364:	andeq	fp, r0, sl, lsl #18
    9368:	strdeq	fp, [r0], -r0
    936c:	andeq	pc, r1, r0, ror #5
    9370:	andeq	fp, r0, r2, lsl r9
    9374:	svcmi	0x00f0e92d
    9378:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    937c:	strmi	r8, [r8], r2, lsl #22
    9380:	addlt	r4, r5, ip, lsl r6
    9384:			; <UNDEFINED> instruction: 0xf8dd9e10
    9388:	andls	sl, r3, #68	; 0x44
    938c:	teqlt	lr, r1	; <illegal shifter operand>
    9390:	mulls	r0, r6, r8
    9394:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    9398:			; <UNDEFINED> instruction: 0xf989fab9
    939c:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    93a0:	addlt	pc, r8, #14614528	; 0xdf0000
    93a4:			; <UNDEFINED> instruction: 0xf8db44fb
    93a8:	stmdacs	r0, {}	; <UNPREDICTABLE>
    93ac:	rschi	pc, lr, r0
    93b0:	b	fe04739c <pclose@plt+0xfe0444f4>
    93b4:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    93b8:	bcs	23628 <pclose@plt+0x20780>
    93bc:	svccs	0x0001bf18
    93c0:	rscshi	pc, r9, r0, asr #32
    93c4:			; <UNDEFINED> instruction: 0x46494b9b
    93c8:	andcs	r4, r0, #56, 12	; 0x3800000
    93cc:	addsvs	r4, sl, fp, ror r4
    93d0:	mrc2	7, 5, pc, cr2, cr15, {7}
    93d4:	svceq	0x0000f1b9
    93d8:	mcrcs	1, 0, sp, cr0, cr2, {2}
    93dc:	blls	fd928 <pclose@plt+0xfaa80>
    93e0:			; <UNDEFINED> instruction: 0xf0002b00
    93e4:	blmi	fe5297e4 <pclose@plt+0xfe52693c>
    93e8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    93ec:			; <UNDEFINED> instruction: 0xf0402b00
    93f0:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    93f4:	ldrtmi	r4, [r8], -r9, asr #12
    93f8:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    93fc:	mrc2	7, 4, pc, cr12, cr15, {7}
    9400:	strcs	r4, [r1], -pc, lsl #17
    9404:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    9408:	eorshi	pc, r8, #14614528	; 0xdf0000
    940c:	b	1473f8 <pclose@plt+0x144550>
    9410:	blcc	8746c <pclose@plt+0x845c4>
    9414:	ldrbtmi	r6, [r8], #2081	; 0x821
    9418:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    941c:	blcs	3814c0 <pclose@plt+0x37e618>
    9420:	addshi	pc, sl, r0
    9424:			; <UNDEFINED> instruction: 0xf0002b0a
    9428:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    942c:			; <UNDEFINED> instruction: 0xf14007d2
    9430:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    9434:	addsmi	r6, r0, #9043968	; 0x8a0000
    9438:	addhi	pc, r8, r0, lsl #1
    943c:	tstvs	sl, r2, asr #24
    9440:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    9444:	blcc	874a0 <pclose@plt+0x845f8>
    9448:	blcs	17359bc <pclose@plt+0x1732b14>
    944c:	mvnle	r6, r6, lsr #1
    9450:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    9454:	stmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9458:	blcc	874b4 <pclose@plt+0x8460c>
    945c:	blcs	234e8 <pclose@plt+0x20640>
    9460:	blmi	1ebdc34 <pclose@plt+0x1ebad8c>
    9464:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9468:			; <UNDEFINED> instruction: 0xf0002b00
    946c:	andcs	r8, sl, r3, lsl #1
    9470:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9474:	andcs	r4, r0, #120832	; 0x1d800
    9478:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    947c:			; <UNDEFINED> instruction: 0xe079609a
    9480:			; <UNDEFINED> instruction: 0xf8df3601
    9484:	ldrbtmi	fp, [fp], #464	; 0x1d0
    9488:	ldrdpl	pc, [r0], -fp
    948c:	strtmi	fp, [r9], -ip, lsr #2
    9490:			; <UNDEFINED> instruction: 0xf7f94620
    9494:			; <UNDEFINED> instruction: 0xf8dbe9c2
    9498:			; <UNDEFINED> instruction: 0xf1b85000
    949c:			; <UNDEFINED> instruction: 0xf0000f00
    94a0:			; <UNDEFINED> instruction: 0xf8df809a
    94a4:			; <UNDEFINED> instruction: 0x46b381b4
    94a8:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    94ac:			; <UNDEFINED> instruction: 0xf10844f8
    94b0:	ldrbtmi	r0, [sl], #788	; 0x314
    94b4:	bcc	444cdc <pclose@plt+0x441e34>
    94b8:	ldrmi	lr, [r3, #32]!
    94bc:	andcs	fp, r0, #8, 30
    94c0:			; <UNDEFINED> instruction: 0xf8d8d00b
    94c4:			; <UNDEFINED> instruction: 0xf8d80010
    94c8:	b	140d4e0 <pclose@plt+0x140a638>
    94cc:	andle	r0, r4, r1, lsl #4
    94d0:	beq	444d38 <pclose@plt+0x441e90>
    94d4:	b	feec74c0 <pclose@plt+0xfeec4618>
    94d8:	bl	fe9106e8 <pclose@plt+0xfe90d840>
    94dc:	strtmi	r0, [r8], -fp, lsl #2
    94e0:	tstls	r0, r1, lsl #2
    94e4:			; <UNDEFINED> instruction: 0x4653495e
    94e8:	andlt	pc, r4, sp, asr #17
    94ec:	bleq	85904 <pclose@plt+0x82a5c>
    94f0:			; <UNDEFINED> instruction: 0xf7f94479
    94f4:	blmi	1703f4c <pclose@plt+0x17010a4>
    94f8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    94fc:	ldrbmi	r2, [r8], -sl, lsl #2
    9500:	b	fedc74ec <pclose@plt+0xfedc4644>
    9504:	stmdacs	r0, {r2, r9, sl, lr}
    9508:			; <UNDEFINED> instruction: 0x4629d1d7
    950c:			; <UNDEFINED> instruction: 0xf7f94658
    9510:	ldmdavc	r3!, {r2, r7, r8, fp, sp, lr, pc}
    9514:			; <UNDEFINED> instruction: 0xf43f2b00
    9518:	ldrtmi	sl, [r0], -r2, ror #30
    951c:	b	fe5c7508 <pclose@plt+0xfe5c4660>
    9520:			; <UNDEFINED> instruction: 0xf8104430
    9524:	blcs	298530 <pclose@plt+0x295688>
    9528:	svcge	0x0059f43f
    952c:	andcs	r4, r1, #79872	; 0x13800
    9530:	addsvs	r4, sl, fp, ror r4
    9534:	bcs	2fd48 <pclose@plt+0x2cea0>
    9538:	mcrrmi	0, 6, sp, ip, cr5
    953c:	ldrbtmi	r2, [ip], #-10
    9540:			; <UNDEFINED> instruction: 0xf7f96821
    9544:	movwcs	lr, #2202	; 0x89a
    9548:	ldrb	r6, [r2, -r3, lsr #1]
    954c:			; <UNDEFINED> instruction: 0xf7f94618
    9550:			; <UNDEFINED> instruction: 0xf8d8e894
    9554:	ldrb	r1, [r5, -r0]!
    9558:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    955c:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9560:	strb	r6, [pc, -r1, lsr #16]!
    9564:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    9568:	ldmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    956c:	bllt	ee7620 <pclose@plt+0xee4778>
    9570:	adcvs	r6, r3, r1, lsr #16
    9574:	eorsle	r2, lr, r5, lsl #30
    9578:	suble	r2, r8, r6, lsl #30
    957c:	andlt	r4, r5, r8, lsl #12
    9580:	blhi	c487c <pclose@plt+0xc19d4>
    9584:	svcmi	0x00f0e8bd
    9588:	svclt	0x00d8f7f8
    958c:			; <UNDEFINED> instruction: 0xf04f483a
    9590:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    9594:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    9598:	ldrdeq	pc, [r0], -fp
    959c:			; <UNDEFINED> instruction: 0xf47f2800
    95a0:	blmi	db51c4 <pclose@plt+0xdb231c>
    95a4:	rscscs	pc, r1, #64, 4
    95a8:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    95ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    95b0:			; <UNDEFINED> instruction: 0xf7f94478
    95b4:	ldmdavs	r9, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    95b8:			; <UNDEFINED> instruction: 0xf7f9200a
    95bc:	smlsd	r1, lr, r8, lr
    95c0:	ldrtmi	r4, [r8], -r9, asr #12
    95c4:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    95c8:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    95cc:			; <UNDEFINED> instruction: 0xf7f94478
    95d0:	stmdavs	r1!, {r2, r5, r8, fp, sp, lr, pc}
    95d4:			; <UNDEFINED> instruction: 0x4652e736
    95d8:	ldrtmi	r4, [r1], -r8, lsr #12
    95dc:	svc	0x00f2f7f8
    95e0:	blmi	ac3444 <pclose@plt+0xac059c>
    95e4:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    95e8:	bicle	r6, r5, r9, lsl r8
    95ec:			; <UNDEFINED> instruction: 0xb113689b
    95f0:			; <UNDEFINED> instruction: 0xf7f9200a
    95f4:	blmi	9c3704 <pclose@plt+0x9c085c>
    95f8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    95fc:	svc	0x00a0f7f8
    9600:			; <UNDEFINED> instruction: 0xf7f92002
    9604:	svccs	0x0005ea00
    9608:			; <UNDEFINED> instruction: 0xd1b56819
    960c:	blmi	8835d4 <pclose@plt+0x88072c>
    9610:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9614:	blmi	837ae8 <pclose@plt+0x834c40>
    9618:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    961c:	svc	0x0090f7f8
    9620:	bl	fff4760c <pclose@plt+0xfff44764>
    9624:			; <UNDEFINED> instruction: 0xf7f9200a
    9628:	ldrb	lr, [r4, r8, lsr #16]!
    962c:	andeq	pc, r1, r0, asr #4
    9630:	andeq	pc, r1, lr, lsr #4
    9634:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
    9638:	strdeq	pc, [r1], -ip
    963c:	andeq	pc, r1, sl, ror #3
    9640:	andeq	fp, r0, sl, asr r8
    9644:	andeq	pc, r1, lr, asr #3
    9648:	andeq	fp, r0, r2, lsl r8
    964c:	andeq	pc, r1, r0, lsl #3
    9650:	andeq	pc, r1, ip, ror #2
    9654:	andeq	pc, r1, lr, asr r1	; <UNPREDICTABLE>
    9658:	andeq	pc, r1, r8, lsr r1	; <UNPREDICTABLE>
    965c:	andeq	fp, r0, lr, lsl #1
    9660:	andeq	fp, r0, r8, ror #14
    9664:	andeq	pc, r1, ip, ror #1
    9668:	strheq	pc, [r1], -r4	; <UNPREDICTABLE>
    966c:	andeq	pc, r1, r6, lsr #1
    9670:	andeq	fp, r0, lr, lsl #14
    9674:	andeq	fp, r0, r6, lsl #14
    9678:	andeq	sl, r0, r2, asr #26
    967c:	strdeq	fp, [r0], -r0
    9680:	andeq	fp, r0, r6, lsl #13
    9684:	muleq	r0, ip, r6
    9688:	muleq	r0, r4, r6
    968c:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    9690:	andeq	lr, r1, ip, ror #31
    9694:	ldrdeq	lr, [r1], -r4
    9698:	andeq	lr, r1, ip, asr #31
    969c:	movwcs	fp, #1038	; 0x40e
    96a0:	addlt	fp, r4, r0, lsr r5
    96a4:	ldrd	pc, [r8], #-143	; 0xffffff71
    96a8:			; <UNDEFINED> instruction: 0xf8dfac07
    96ac:	ldrmi	ip, [sl], -r8, asr #32
    96b0:			; <UNDEFINED> instruction: 0xf85444fe
    96b4:	tstcs	r1, r4, lsl #22
    96b8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    96bc:	ldrdgt	pc, [r0], -ip
    96c0:	andgt	pc, ip, sp, asr #17
    96c4:	stceq	0, cr15, [r0], {79}	; 0x4f
    96c8:	strpl	lr, [r0], #-2509	; 0xfffff633
    96cc:			; <UNDEFINED> instruction: 0xf7ff9402
    96d0:	bmi	28901c <pclose@plt+0x286174>
    96d4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    96d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    96dc:	subsmi	r9, sl, r3, lsl #22
    96e0:	andlt	sp, r4, r4, lsl #2
    96e4:	ldrhtmi	lr, [r0], -sp
    96e8:	ldrbmi	fp, [r0, -r3]!
    96ec:	ldmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96f0:	andeq	lr, r1, ip, asr #11
    96f4:	andeq	r0, r0, ip, lsr #6
    96f8:	andeq	lr, r1, r6, lsr #11
    96fc:	svcmi	0x00f0e92d
    9700:			; <UNDEFINED> instruction: 0xf8df460d
    9704:	ldrmi	r1, [r6], -r4, asr #8
    9708:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    970c:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    9710:			; <UNDEFINED> instruction: 0xf8d06883
    9714:	strmi	r8, [r4], -r0
    9718:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    971c:			; <UNDEFINED> instruction: 0xf04f922b
    9720:	blcs	9f28 <pclose@plt+0x7080>
    9724:	adcshi	pc, sp, r0
    9728:	svccc	0x00fff1b8
    972c:			; <UNDEFINED> instruction: 0xf8dfd056
    9730:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    9734:	andhi	pc, r0, r3, asr #17
    9738:	suble	r2, r2, r0, lsl #28
    973c:	and	r4, r2, r7, lsr r6
    9740:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    9744:			; <UNDEFINED> instruction: 0x463ad03d
    9748:	strbmi	r4, [r0], -r9, lsr #12
    974c:	b	847738 <pclose@plt+0x844890>
    9750:	ble	ffd53758 <pclose@plt+0xffd508b0>
    9754:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9758:	blcs	12376c <pclose@plt+0x1208c4>
    975c:	blmi	fff7db30 <pclose@plt+0xfff7ac88>
    9760:	svcvs	0x001b447b
    9764:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    9768:	eorle	r3, sl, r1, lsl #6
    976c:			; <UNDEFINED> instruction: 0xf7f92002
    9770:			; <UNDEFINED> instruction: 0xf7f9e938
    9774:			; <UNDEFINED> instruction: 0xf7f9eb62
    9778:			; <UNDEFINED> instruction: 0xb1a8eb38
    977c:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9780:	strmi	r7, [r5], -r3, lsr #24
    9784:	blcs	11794 <pclose@plt+0xe8ec>
    9788:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    978c:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9790:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    9794:	stmia	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9798:			; <UNDEFINED> instruction: 0xf10449ef
    979c:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    97a0:	ldrtmi	r4, [r8], -r3, lsl #12
    97a4:	b	ffd47790 <pclose@plt+0xffd448e8>
    97a8:	cmplt	r3, r3, ror #17
    97ac:	mcrrne	8, 2, r6, r3, cr0
    97b0:			; <UNDEFINED> instruction: 0xf7f9d007
    97b4:	blmi	ffa844dc <pclose@plt+0xffa81634>
    97b8:	rscscc	pc, pc, #79	; 0x4f
    97bc:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    97c0:	bmi	ff9e1830 <pclose@plt+0xff9de988>
    97c4:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    97c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97cc:	subsmi	r9, sl, fp, lsr #22
    97d0:			; <UNDEFINED> instruction: 0x81aef040
    97d4:	eorlt	r4, sp, r0, lsr r6
    97d8:	svchi	0x00f0e8bd
    97dc:			; <UNDEFINED> instruction: 0xf10049e1
    97e0:	movwcs	r0, #1808	; 0x710
    97e4:	sbcvs	r2, r3, r6, lsl #4
    97e8:			; <UNDEFINED> instruction: 0x46384479
    97ec:	bl	4477d8 <pclose@plt+0x444930>
    97f0:			; <UNDEFINED> instruction: 0x7da3b910
    97f4:	cmple	sp, r0, lsl #22
    97f8:	andcs	r4, r9, #3588096	; 0x36c000
    97fc:			; <UNDEFINED> instruction: 0xf1044638
    9800:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    9804:	bl	1477f0 <pclose@plt+0x144948>
    9808:	ldrtmi	fp, [r8], r0, lsl #2
    980c:	mulge	r0, r8, r8
    9810:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9814:	eorsls	pc, ip, sp, lsr #17
    9818:	svceq	0x0000f1ba
    981c:	sbchi	pc, r9, r0, asr #32
    9820:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    9824:			; <UNDEFINED> instruction: 0x47986edb
    9828:	strmi	r7, [r0], r3, lsl #16
    982c:			; <UNDEFINED> instruction: 0xf0002800
    9830:	blcs	29dc0 <pclose@plt+0x26f18>
    9834:	addshi	pc, r8, r0
    9838:	stmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    983c:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    9840:	addshi	pc, r2, r0, lsl #4
    9844:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    9848:	rsbcs	r4, fp, #68157440	; 0x4100000
    984c:			; <UNDEFINED> instruction: 0xf7f94618
    9850:	stmibmi	r7, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}^
    9854:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    9858:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    985c:	adcge	pc, r9, sp, lsl #17
    9860:	beq	f45c9c <pclose@plt+0xf42df4>
    9864:			; <UNDEFINED> instruction: 0xf7f94680
    9868:			; <UNDEFINED> instruction: 0xf100e8f2
    986c:	strbmi	r0, [r8], -r2, lsl #22
    9870:	mrscs	r2, R9_usr
    9874:	b	fe1c7860 <pclose@plt+0xfe1c49b8>
    9878:	movwcc	r4, #5635	; 0x1603
    987c:	rsbsle	r6, r6, r0, lsr #32
    9880:			; <UNDEFINED> instruction: 0x4651465a
    9884:	b	ffb47870 <pclose@plt+0xffb449c8>
    9888:			; <UNDEFINED> instruction: 0xf0003001
    988c:			; <UNDEFINED> instruction: 0xf8d480c5
    9890:			; <UNDEFINED> instruction: 0xf1b88000
    9894:			; <UNDEFINED> instruction: 0xf0003fff
    9898:	movwcs	r8, #339	; 0x153
    989c:	movwcs	r6, #4195	; 0x1063
    98a0:	blmi	fed21c34 <pclose@plt+0xfed1ed8c>
    98a4:	svccc	0x00fff1b8
    98a8:			; <UNDEFINED> instruction: 0xf8c3447b
    98ac:			; <UNDEFINED> instruction: 0xf43f8000
    98b0:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    98b4:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    98b8:			; <UNDEFINED> instruction: 0xf7f94648
    98bc:	andcc	lr, r1, r8, asr #17
    98c0:	mcr	7, 2, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    98c4:	stmdacs	r0, {r7, r9, sl, lr}
    98c8:	stcvc	0, cr13, [r3, #276]!	; 0x114
    98cc:			; <UNDEFINED> instruction: 0xf0002b5b
    98d0:	strbmi	r8, [r9], -r5, asr #1
    98d4:	svc	0x00dcf7f8
    98d8:			; <UNDEFINED> instruction: 0x4640213a
    98dc:	stmia	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    98e0:	eorsle	r2, fp, r0, lsl #16
    98e4:			; <UNDEFINED> instruction: 0xf1007843
    98e8:	blcc	c0bcf4 <pclose@plt+0xc08e4c>
    98ec:	bcs	27645c <pclose@plt+0x2735b4>
    98f0:			; <UNDEFINED> instruction: 0xf04fd834
    98f4:	and	r0, r4, sl, lsl #28
    98f8:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    98fc:	svccc	0x0080f5b3
    9900:			; <UNDEFINED> instruction: 0xf819d22c
    9904:			; <UNDEFINED> instruction: 0xf1a11f01
    9908:	blx	17ca1d0 <pclose@plt+0x17c7328>
    990c:			; <UNDEFINED> instruction: 0xf1bcfc82
    9910:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    9914:	svclt	0x00183900
    9918:	blcs	11d24 <pclose@plt+0xee7c>
    991c:	tstcs	r1, r8, lsl #30
    9920:	blt	16f80ac <pclose@plt+0x16f5204>
    9924:	andscc	pc, r2, sp, lsr #17
    9928:			; <UNDEFINED> instruction: 0xf04fab05
    992c:			; <UNDEFINED> instruction: 0xf10d0c02
    9930:	usatmi	r0, #1, r0, lsl #20
    9934:			; <UNDEFINED> instruction: 0xf04f461a
    9938:	andvc	r0, r1, r0, lsl fp
    993c:	stmib	sp, {r0, r2, r8, ip, pc}^
    9940:			; <UNDEFINED> instruction: 0xf8ad1106
    9944:			; <UNDEFINED> instruction: 0x4641c010
    9948:			; <UNDEFINED> instruction: 0xf7f84648
    994c:	stmdacs	r1, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
    9950:			; <UNDEFINED> instruction: 0xf0004640
    9954:			; <UNDEFINED> instruction: 0xf7f880ef
    9958:	and	lr, r5, sl, asr #29
    995c:			; <UNDEFINED> instruction: 0xf7f92016
    9960:	strbmi	lr, [r0], -r8, asr #19
    9964:	mcr	7, 6, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9968:	mvnscc	pc, #79	; 0x4f
    996c:	blmi	fe0a1a00 <pclose@plt+0xfe09eb58>
    9970:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    9974:	bcs	255e8 <pclose@plt+0x22740>
    9978:	adcshi	pc, r8, r0, asr #32
    997c:			; <UNDEFINED> instruction: 0xf8d4b393
    9980:			; <UNDEFINED> instruction: 0xf1b88000
    9984:	strdle	r3, [r8, pc]
    9988:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    998c:	andhi	pc, r0, r3, asr #17
    9990:			; <UNDEFINED> instruction: 0xf7f9e6e5
    9994:	stmdavs	r2!, {r1, r2, r5, fp, sp, lr, pc}
    9998:	strmi	r9, [r7], -r3, lsl #4
    999c:			; <UNDEFINED> instruction: 0xf7f86828
    99a0:	ldmdbmi	r7!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    99a4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    99a8:	ldrtmi	r4, [r8], -r3, lsl #12
    99ac:	ldmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99b0:			; <UNDEFINED> instruction: 0x4640e6fa
    99b4:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99b8:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    99bc:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    99c0:	rsbcs	r4, fp, #68157440	; 0x4100000
    99c4:			; <UNDEFINED> instruction: 0x81bcf8df
    99c8:			; <UNDEFINED> instruction: 0xf10d4618
    99cc:			; <UNDEFINED> instruction: 0xf7f90a3c
    99d0:	movwcs	lr, #2230	; 0x8b6
    99d4:	adccc	pc, r9, sp, lsl #17
    99d8:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99dc:			; <UNDEFINED> instruction: 0xf10044f8
    99e0:	strb	r0, [r4, -r2, lsl #22]
    99e4:			; <UNDEFINED> instruction: 0xf7f82002
    99e8:			; <UNDEFINED> instruction: 0xf7f9effc
    99ec:			; <UNDEFINED> instruction: 0xf7f9ea26
    99f0:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    99f4:	svcge	0x004bf43f
    99f8:			; <UNDEFINED> instruction: 0xf7f82002
    99fc:			; <UNDEFINED> instruction: 0x4607eff2
    9a00:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a04:			; <UNDEFINED> instruction: 0xf7f86800
    9a08:	ldmdbmi	pc, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    9a0c:			; <UNDEFINED> instruction: 0x46024479
    9a10:			; <UNDEFINED> instruction: 0xf7f94638
    9a14:			; <UNDEFINED> instruction: 0xe73ae9be
    9a18:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    9a1c:	svcvs	0x001b447b
    9a20:	rsble	r4, r9, r3, lsl r3
    9a24:			; <UNDEFINED> instruction: 0xf7f96820
    9a28:	blmi	1684268 <pclose@plt+0x16813c0>
    9a2c:	rscscc	pc, pc, #79	; 0x4f
    9a30:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    9a34:	blcs	256a8 <pclose@plt+0x22800>
    9a38:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    9a3c:	movwcs	fp, #6411	; 0x190b
    9a40:	bmi	1521bd4 <pclose@plt+0x151ed2c>
    9a44:	mvnscc	pc, pc, asr #32
    9a48:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    9a4c:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    9a50:	andsvs	r6, r9, r2, lsl pc
    9a54:			; <UNDEFINED> instruction: 0xf47f2a00
    9a58:	ldrt	sl, [r2], r7, lsr #29
    9a5c:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    9a60:	svc	0x0016f7f8
    9a64:			; <UNDEFINED> instruction: 0x4640215d
    9a68:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a6c:			; <UNDEFINED> instruction: 0xf43f2800
    9a70:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    9a74:			; <UNDEFINED> instruction: 0xf47f2b3a
    9a78:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    9a7c:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    9a80:	sbcslt	r3, sl, #48, 22	; 0xc000
    9a84:			; <UNDEFINED> instruction: 0xf63f2a09
    9a88:			; <UNDEFINED> instruction: 0xf04faf69
    9a8c:	and	r0, r5, sl, lsl #28
    9a90:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    9a94:	svccc	0x0080f5b3
    9a98:	svcge	0x0060f4bf
    9a9c:	svcne	0x0001f819
    9aa0:	eorseq	pc, r0, #1073741864	; 0x40000028
    9aa4:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    9aa8:	svceq	0x0009f1bc
    9aac:	blx	fed00274 <pclose@plt+0xfecfd3cc>
    9ab0:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    9ab4:	svclt	0x000c2900
    9ab8:	tstcs	r1, r1, lsl r6
    9abc:			; <UNDEFINED> instruction: 0xf47f2900
    9ac0:			; <UNDEFINED> instruction: 0xf04faf4d
    9ac4:	blt	16ccaf4 <pclose@plt+0x16c9c4c>
    9ac8:	beq	845f04 <pclose@plt+0x84305c>
    9acc:	strbtmi	sl, [r1], sl, lsl #20
    9ad0:	bleq	745c14 <pclose@plt+0x742d6c>
    9ad4:			; <UNDEFINED> instruction: 0xf8ad7001
    9ad8:	tstls	r9, r2, lsr #32
    9adc:	smlabtne	sl, sp, r9, lr
    9ae0:	smlabtne	ip, sp, r9, lr
    9ae4:			; <UNDEFINED> instruction: 0xf8ad910e
    9ae8:	str	ip, [ip, -r0, lsr #32]!
    9aec:	adcle	r2, r8, r0, lsl #22
    9af0:	ldrdhi	pc, [r0], -r4
    9af4:	mrcle	6, 7, lr, cr15, cr5, {6}
    9af8:			; <UNDEFINED> instruction: 0xf7f82002
    9afc:			; <UNDEFINED> instruction: 0xf7f9ef72
    9b00:			; <UNDEFINED> instruction: 0xf7f9e99c
    9b04:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    9b08:	andcs	sp, r2, ip, lsl #1
    9b0c:	svc	0x0068f7f8
    9b10:			; <UNDEFINED> instruction: 0xf7f84681
    9b14:	stmdavs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9b18:	svc	0x002af7f8
    9b1c:			; <UNDEFINED> instruction: 0x4643491f
    9b20:			; <UNDEFINED> instruction: 0x46024479
    9b24:	andls	r4, r0, #72, 12	; 0x4800000
    9b28:			; <UNDEFINED> instruction: 0xf7f9463a
    9b2c:			; <UNDEFINED> instruction: 0xe779e932
    9b30:	mrc	7, 0, APSR_nzcv, cr0, cr8, {7}
    9b34:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9b38:			; <UNDEFINED> instruction: 0xf7f844f8
    9b3c:			; <UNDEFINED> instruction: 0xe696edd8
    9b40:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    9b44:			; <UNDEFINED> instruction: 0xe7766f1b
    9b48:	andeq	lr, r1, lr, ror #10
    9b4c:	andeq	r0, r0, ip, lsr #6
    9b50:	andeq	lr, r1, sl, lsl #21
    9b54:	andeq	lr, r1, r4, lsl #29
    9b58:	andeq	fp, r0, r6, lsr #10
    9b5c:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    9b60:			; <UNDEFINED> instruction: 0x0001e4b6
    9b64:			; <UNDEFINED> instruction: 0x0000b3b8
    9b68:	andeq	fp, r0, sl, lsr #7
    9b6c:	andeq	lr, r1, r2, asr #27
    9b70:	andeq	fp, r0, sl, lsl r4
    9b74:	andeq	lr, r1, r4, lsl r9
    9b78:	andeq	lr, r1, r2, ror ip
    9b7c:	andeq	lr, r1, r2, lsr r8
    9b80:	andeq	fp, r0, sl, lsr r3
    9b84:	andeq	sl, r0, r4, ror #22
    9b88:	andeq	fp, r0, ip, ror #4
    9b8c:	andeq	lr, r1, r8, asr #23
    9b90:			; <UNDEFINED> instruction: 0x0001ebb2
    9b94:	muleq	r1, sl, fp
    9b98:	andeq	lr, r1, lr, ror #14
    9b9c:	andeq	fp, r0, r4, lsl #3
    9ba0:	andeq	sl, r0, r8, lsl #20
    9ba4:	andeq	lr, r1, r2, lsr #21
    9ba8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    9bac:	tstlt	r8, sl, asr pc
    9bb0:	ldrbvs	r2, [r9, -r0, lsl #2]
    9bb4:			; <UNDEFINED> instruction: 0x47704610
    9bb8:	andeq	lr, r1, sl, lsr sl
    9bbc:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    9bc0:	movwcc	r6, #8019	; 0x1f53
    9bc4:			; <UNDEFINED> instruction: 0x47706753
    9bc8:	andeq	lr, r1, r6, lsr #20
    9bcc:			; <UNDEFINED> instruction: 0xf04fb118
    9bd0:			; <UNDEFINED> instruction: 0xf7ff31ff
    9bd4:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    9bd8:	mvnscc	pc, pc, asr #32
    9bdc:			; <UNDEFINED> instruction: 0xf7ff4478
    9be0:	svclt	0x0000b9f5
    9be4:	strdeq	sl, [r0], -r8
    9be8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    9bec:			; <UNDEFINED> instruction: 0x477066d8
    9bf0:	strdeq	lr, [r1], -sl
    9bf4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    9bf8:			; <UNDEFINED> instruction: 0x47706698
    9bfc:	andeq	lr, r1, lr, ror #19
    9c00:			; <UNDEFINED> instruction: 0x460cb538
    9c04:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    9c08:	subcs	r4, pc, #1048576	; 0x100000
    9c0c:			; <UNDEFINED> instruction: 0xf105447d
    9c10:			; <UNDEFINED> instruction: 0xf7f80014
    9c14:	movwcs	lr, #3988	; 0xf94
    9c18:	rsbcc	pc, r3, r5, lsl #17
    9c1c:			; <UNDEFINED> instruction: 0xf0044b08
    9c20:			; <UNDEFINED> instruction: 0xf0040001
    9c24:			; <UNDEFINED> instruction: 0xf0040102
    9c28:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    9c2c:	strvc	pc, [r0], #1028	; 0x404
    9c30:	andne	lr, r3, r3, asr #19
    9c34:			; <UNDEFINED> instruction: 0x671c665a
    9c38:	svclt	0x0000bd38
    9c3c:	ldrdeq	lr, [r1], -r8
    9c40:			; <UNDEFINED> instruction: 0x0001e9ba
    9c44:	blmi	4363ac <pclose@plt+0x433504>
    9c48:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9c4c:	blcc	12860 <pclose@plt+0xf9b8>
    9c50:	movwcs	fp, #7960	; 0x1f18
    9c54:	tstlt	r2, r3
    9c58:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    9c5c:	blmi	2e1c70 <pclose@plt+0x2dedc8>
    9c60:	mrcvs	4, 2, r4, cr11, cr11, {3}
    9c64:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    9c68:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    9c6c:	blmi	221c80 <pclose@plt+0x21edd8>
    9c70:	svcvs	0x001b447b
    9c74:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    9c78:	orrvc	pc, r0, #1124073472	; 0x43000000
    9c7c:	stmdami	r5, {r0, r1, sp, lr}
    9c80:	andscc	r4, r4, r8, ror r4
    9c84:	svclt	0x00004770
    9c88:	muleq	r1, ip, r9
    9c8c:	andeq	lr, r1, r4, lsl #19
    9c90:	andeq	lr, r1, r4, ror r9
    9c94:	andeq	lr, r1, r4, ror #18
    9c98:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    9c9c:			; <UNDEFINED> instruction: 0x4604447b
    9ca0:	cmplt	r0, r8, lsl r8
    9ca4:	stmia	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ca8:	svclt	0x00181c43
    9cac:	adcmi	r2, r0, #67108864	; 0x4000000
    9cb0:	movwcs	fp, #3864	; 0xf18
    9cb4:	blmi	1f81e8 <pclose@plt+0x1f5340>
    9cb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9cbc:	svclt	0x00181c58
    9cc0:	adcmi	r2, r3, #1
    9cc4:	andcs	fp, r0, r8, lsl pc
    9cc8:	andcs	fp, r1, r0, lsl sp
    9ccc:	svclt	0x0000bd10
    9cd0:	andeq	lr, r1, r8, asr #18
    9cd4:	andeq	lr, r1, r4, lsl #10
    9cd8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    9cdc:	tstlt	r8, r8, lsl r8
    9ce0:	stmialt	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ce4:	rscscc	pc, pc, pc, asr #32
    9ce8:	svclt	0x00004770
    9cec:	andeq	lr, r1, sl, lsl #18
    9cf0:	cfstr32mi	mvfx11, [ip], {16}
    9cf4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9cf8:	ldfltd	f3, [r0, #-0]
    9cfc:			; <UNDEFINED> instruction: 0xf04f480a
    9d00:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    9d04:			; <UNDEFINED> instruction: 0xf962f7ff
    9d08:	stmdacs	r0, {r5, fp, sp, lr}
    9d0c:	blmi	1fe4e8 <pclose@plt+0x1fb640>
    9d10:	eorvc	pc, r8, #1325400064	; 0x4f000000
    9d14:	stmdami	r7, {r1, r2, r8, fp, lr}
    9d18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9d1c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    9d20:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d24:	strdeq	lr, [r1], -r0
    9d28:	ldrdeq	sl, [r0], -r2
    9d2c:	andeq	fp, r0, r4, lsl #1
    9d30:	andeq	sl, r0, sl, lsl pc
    9d34:	andeq	sl, r0, lr, lsr #30
    9d38:	movwcs	fp, #1038	; 0x40e
    9d3c:	addlt	fp, r4, r0, lsr r5
    9d40:	ldrd	pc, [r8], #-143	; 0xffffff71
    9d44:			; <UNDEFINED> instruction: 0xf8dfac07
    9d48:	ldrmi	ip, [sl], -r8, asr #32
    9d4c:			; <UNDEFINED> instruction: 0xf85444fe
    9d50:	ldrmi	r5, [r9], -r4, lsl #22
    9d54:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9d58:	ldrdgt	pc, [r0], -ip
    9d5c:	andgt	pc, ip, sp, asr #17
    9d60:	stceq	0, cr15, [r0], {79}	; 0x4f
    9d64:	strpl	lr, [r0], #-2509	; 0xfffff633
    9d68:			; <UNDEFINED> instruction: 0xf7ff9402
    9d6c:	bmi	288980 <pclose@plt+0x285ad8>
    9d70:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d78:	subsmi	r9, sl, r3, lsl #22
    9d7c:	andlt	sp, r4, r4, lsl #2
    9d80:	ldrhtmi	lr, [r0], -sp
    9d84:	ldrbmi	fp, [r0, -r3]!
    9d88:	stcl	7, cr15, [r4], #992	; 0x3e0
    9d8c:	andeq	sp, r1, r0, lsr pc
    9d90:	andeq	r0, r0, ip, lsr #6
    9d94:	andeq	sp, r1, sl, lsl #30
    9d98:	addlt	fp, r3, r0, lsl #10
    9d9c:	stmib	sp, {r8, r9, sp}^
    9da0:	ldrmi	r1, [sl], -r0, lsl #4
    9da4:			; <UNDEFINED> instruction: 0xf7ff4619
    9da8:	andlt	pc, r3, r5, ror #21
    9dac:	blx	147f2a <pclose@plt+0x145082>
    9db0:	addlt	fp, r3, r0, lsr r5
    9db4:			; <UNDEFINED> instruction: 0x460c4615
    9db8:	movwls	r2, #4608	; 0x1200
    9dbc:			; <UNDEFINED> instruction: 0x46234611
    9dc0:			; <UNDEFINED> instruction: 0xf7ff9500
    9dc4:	ldrdlt	pc, [r3], -r7
    9dc8:	svclt	0x0000bd30
    9dcc:	svclt	0x0000e466
    9dd0:	movwcs	fp, #1039	; 0x40f
    9dd4:	addlt	fp, r5, r0, lsr r5
    9dd8:	ldrd	pc, [ip], #-143	; 0xffffff71
    9ddc:			; <UNDEFINED> instruction: 0xf8dfac08
    9de0:	ldrmi	ip, [sl], -ip, asr #32
    9de4:			; <UNDEFINED> instruction: 0xf85444fe
    9de8:	ldrmi	r5, [r9], -r4, lsl #22
    9dec:			; <UNDEFINED> instruction: 0xf85e2002
    9df0:			; <UNDEFINED> instruction: 0xf8dcc00c
    9df4:			; <UNDEFINED> instruction: 0xf8cdc000
    9df8:			; <UNDEFINED> instruction: 0xf04fc00c
    9dfc:	stmib	sp, {sl, fp}^
    9e00:	strls	r5, [r2], #-1024	; 0xfffffc00
    9e04:	blx	fedc7e08 <pclose@plt+0xfedc4f60>
    9e08:	blmi	21c634 <pclose@plt+0x21978c>
    9e0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e10:	blls	e3e80 <pclose@plt+0xe0fd8>
    9e14:	qaddle	r4, sl, r4
    9e18:	pop	{r0, r2, ip, sp, pc}
    9e1c:	andlt	r4, r4, r0, lsr r0
    9e20:			; <UNDEFINED> instruction: 0xf7f84770
    9e24:	svclt	0x0000ec98
    9e28:	muleq	r1, r8, lr
    9e2c:	andeq	r0, r0, ip, lsr #6
    9e30:	andeq	sp, r1, r0, ror lr
    9e34:	movwcs	fp, #1039	; 0x40f
    9e38:	addlt	fp, r5, r0, lsr r5
    9e3c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9e40:			; <UNDEFINED> instruction: 0xf8dfac08
    9e44:			; <UNDEFINED> instruction: 0x461ac05c
    9e48:			; <UNDEFINED> instruction: 0xf85444fe
    9e4c:	ldrmi	r5, [r9], -r4, lsl #22
    9e50:			; <UNDEFINED> instruction: 0xf85e2004
    9e54:			; <UNDEFINED> instruction: 0xf8dcc00c
    9e58:			; <UNDEFINED> instruction: 0xf8cdc000
    9e5c:			; <UNDEFINED> instruction: 0xf04fc00c
    9e60:	stmib	sp, {sl, fp}^
    9e64:	strls	r5, [r2], #-1024	; 0xfffffc00
    9e68:	blx	fe147e6c <pclose@plt+0xfe144fc4>
    9e6c:	vpmax.s8	d20, d7, d13
    9e70:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    9e74:	addmi	r6, fp, #332	; 0x14c
    9e78:	movwcc	fp, #8156	; 0x1fdc
    9e7c:	bmi	2a3bd0 <pclose@plt+0x2a0d28>
    9e80:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9e84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e88:	subsmi	r9, sl, r3, lsl #22
    9e8c:	andlt	sp, r5, r4, lsl #2
    9e90:	ldrhtmi	lr, [r0], -sp
    9e94:	ldrbmi	fp, [r0, -r4]!
    9e98:	mrrc	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
    9e9c:	andeq	sp, r1, r4, lsr lr
    9ea0:	andeq	r0, r0, ip, lsr #6
    9ea4:	andeq	lr, r1, r2, ror r7
    9ea8:	strdeq	sp, [r1], -sl
    9eac:	movwcs	fp, #1039	; 0x40f
    9eb0:	addlt	fp, r5, r0, lsl #10
    9eb4:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    9eb8:			; <UNDEFINED> instruction: 0xf8dfac06
    9ebc:			; <UNDEFINED> instruction: 0x461ac030
    9ec0:			; <UNDEFINED> instruction: 0xf85444fe
    9ec4:	ldrmi	r5, [r9], -r4, lsl #22
    9ec8:			; <UNDEFINED> instruction: 0xf85e2005
    9ecc:			; <UNDEFINED> instruction: 0xf8dcc00c
    9ed0:			; <UNDEFINED> instruction: 0xf8cdc000
    9ed4:			; <UNDEFINED> instruction: 0xf04fc00c
    9ed8:	stmib	sp, {sl, fp}^
    9edc:	strls	r5, [r2], #-1024	; 0xfffffc00
    9ee0:	blx	1247ee4 <pclose@plt+0x124503c>
    9ee4:	svc	0x009af7f8
    9ee8:			; <UNDEFINED> instruction: 0x0001ddbc
    9eec:	andeq	r0, r0, ip, lsr #6
    9ef0:			; <UNDEFINED> instruction: 0x4604b510
    9ef4:	cdp2	0, 12, cr15, cr0, cr0, {0}
    9ef8:	strtmi	fp, [r1], -r8, lsr #2
    9efc:	ldmfd	sp!, {sp}
    9f00:			; <UNDEFINED> instruction: 0xf7ff4010
    9f04:			; <UNDEFINED> instruction: 0xf7f8b863
    9f08:	stmdavs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    9f0c:	ldc	7, cr15, [r0, #-992]!	; 0xfffffc20
    9f10:	stmdami	r2, {r0, r9, sl, lr}
    9f14:			; <UNDEFINED> instruction: 0xf7ff4478
    9f18:	svclt	0x0000ffc9
    9f1c:	strdeq	sl, [r0], -r8
    9f20:	movwcs	fp, #1039	; 0x40f
    9f24:	addlt	fp, r5, r0, lsl #10
    9f28:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    9f2c:			; <UNDEFINED> instruction: 0xf8dfac06
    9f30:			; <UNDEFINED> instruction: 0x461ac030
    9f34:			; <UNDEFINED> instruction: 0xf85444fe
    9f38:	ldrmi	r5, [r9], -r4, lsl #22
    9f3c:			; <UNDEFINED> instruction: 0xf85e2006
    9f40:			; <UNDEFINED> instruction: 0xf8dcc00c
    9f44:			; <UNDEFINED> instruction: 0xf8cdc000
    9f48:			; <UNDEFINED> instruction: 0xf04fc00c
    9f4c:	stmib	sp, {sl, fp}^
    9f50:	strls	r5, [r2], #-1024	; 0xfffffc00
    9f54:	blx	3c7f58 <pclose@plt+0x3c50b0>
    9f58:	svc	0x0060f7f8
    9f5c:	andeq	sp, r1, r8, asr #26
    9f60:	andeq	r0, r0, ip, lsr #6
    9f64:	movwcs	fp, #1039	; 0x40f
    9f68:	addlt	fp, r5, r0, lsr r5
    9f6c:	ldrd	pc, [ip], #-143	; 0xffffff71
    9f70:			; <UNDEFINED> instruction: 0xf8dfac08
    9f74:	ldrmi	ip, [sl], -ip, asr #32
    9f78:			; <UNDEFINED> instruction: 0xf85444fe
    9f7c:	ldrmi	r5, [r9], -r4, lsl #22
    9f80:			; <UNDEFINED> instruction: 0xf85e2007
    9f84:			; <UNDEFINED> instruction: 0xf8dcc00c
    9f88:			; <UNDEFINED> instruction: 0xf8cdc000
    9f8c:			; <UNDEFINED> instruction: 0xf04fc00c
    9f90:	stmib	sp, {sl, fp}^
    9f94:	strls	r5, [r2], #-1024	; 0xfffffc00
    9f98:			; <UNDEFINED> instruction: 0xf9ecf7ff
    9f9c:	blmi	21c7c8 <pclose@plt+0x219920>
    9fa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9fa4:	blls	e4014 <pclose@plt+0xe116c>
    9fa8:	qaddle	r4, sl, r4
    9fac:	pop	{r0, r2, ip, sp, pc}
    9fb0:	andlt	r4, r4, r0, lsr r0
    9fb4:			; <UNDEFINED> instruction: 0xf7f84770
    9fb8:	svclt	0x0000ebce
    9fbc:	andeq	sp, r1, r4, lsl #26
    9fc0:	andeq	r0, r0, ip, lsr #6
    9fc4:	ldrdeq	sp, [r1], -ip
    9fc8:	movwcs	fp, #1038	; 0x40e
    9fcc:	addlt	fp, r4, r0, lsr r5
    9fd0:	ldrd	pc, [ip], #-143	; 0xffffff71
    9fd4:			; <UNDEFINED> instruction: 0xf8dfac07
    9fd8:	strmi	ip, [r2], -ip, asr #32
    9fdc:			; <UNDEFINED> instruction: 0xf85444fe
    9fe0:	ldrmi	r5, [r9], -r4, lsl #22
    9fe4:			; <UNDEFINED> instruction: 0xf85e2007
    9fe8:			; <UNDEFINED> instruction: 0xf8dcc00c
    9fec:			; <UNDEFINED> instruction: 0xf8cdc000
    9ff0:			; <UNDEFINED> instruction: 0xf04fc00c
    9ff4:	stmib	sp, {sl, fp}^
    9ff8:	strls	r5, [r2], #-1024	; 0xfffffc00
    9ffc:			; <UNDEFINED> instruction: 0xf9baf7ff
    a000:	blmi	21c82c <pclose@plt+0x219984>
    a004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a008:	blls	e4078 <pclose@plt+0xe11d0>
    a00c:	qaddle	r4, sl, r4
    a010:	pop	{r2, ip, sp, pc}
    a014:	andlt	r4, r3, r0, lsr r0
    a018:			; <UNDEFINED> instruction: 0xf7f84770
    a01c:	svclt	0x0000eb9c
    a020:	andeq	sp, r1, r0, lsr #25
    a024:	andeq	r0, r0, ip, lsr #6
    a028:	andeq	sp, r1, r8, ror ip
    a02c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a030:	ldrbtmi	fp, [ip], #1039	; 0x40f
    a034:	addlt	fp, r5, r0, lsr r5
    a038:	stcge	8, cr4, [r8], {18}
    a03c:			; <UNDEFINED> instruction: 0xf8542300
    a040:	ldrmi	r5, [sl], -r4, lsl #22
    a044:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    a048:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    a04c:			; <UNDEFINED> instruction: 0xf04f9003
    a050:	bne	ffa0a058 <pclose@plt+0xffa071b0>
    a054:	strpl	lr, [r0], #-2509	; 0xfffff633
    a058:	andcs	fp, r1, r8, lsl pc
    a05c:			; <UNDEFINED> instruction: 0xf7ff9402
    a060:	bmi	28868c <pclose@plt+0x2857e4>
    a064:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a068:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a06c:	subsmi	r9, sl, r3, lsl #22
    a070:	andlt	sp, r5, r4, lsl #2
    a074:	ldrhtmi	lr, [r0], -sp
    a078:	ldrbmi	fp, [r0, -r4]!
    a07c:	bl	1ac8064 <pclose@plt+0x1ac51bc>
    a080:	andeq	sp, r1, sl, asr #24
    a084:	andeq	r0, r0, ip, lsr #6
    a088:	andeq	sp, r1, r6, lsl ip
    a08c:	andcs	r2, r1, r0, lsl #2
    a090:	bllt	148094 <pclose@plt+0x1451ec>
    a094:			; <UNDEFINED> instruction: 0x460cb5f8
    a098:			; <UNDEFINED> instruction: 0x46054616
    a09c:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    a0a0:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    a0a4:	pop	{r0, r3, r4, fp, lr}
    a0a8:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    a0ac:	svclt	0x00bef7ff
    a0b0:			; <UNDEFINED> instruction: 0xf8144817
    a0b4:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    a0b8:			; <UNDEFINED> instruction: 0xffb8f7ff
    a0bc:			; <UNDEFINED> instruction: 0xf1a62e01
    a0c0:	rscle	r0, pc, r2, lsl #6
    a0c4:	mrrcne	15, 1, r4, lr, cr3
    a0c8:	ldrbtmi	r4, [pc], #-1062	; a0d0 <pclose@plt+0x7228>
    a0cc:	blne	88124 <pclose@plt+0x8527c>
    a0d0:			; <UNDEFINED> instruction: 0xf7ff4638
    a0d4:	adcsmi	pc, r4, #684	; 0x2ac
    a0d8:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    a0dc:	ldfltp	f5, [r8, #904]!	; 0x388
    a0e0:	stmdami	sp, {r0, r9, sl, lr}
    a0e4:			; <UNDEFINED> instruction: 0xf7ff4478
    a0e8:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    a0ec:			; <UNDEFINED> instruction: 0xe7dfd0da
    a0f0:	rscsle	r2, r4, r0, lsl #20
    a0f4:			; <UNDEFINED> instruction: 0xf8144809
    a0f8:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    a0fc:			; <UNDEFINED> instruction: 0xff96f7ff
    a100:			; <UNDEFINED> instruction: 0xf1a62e01
    a104:	bicsle	r0, sp, r2, lsl #6
    a108:	svclt	0x0000bdf8
    a10c:	andeq	ip, r0, r6, lsl #12
    a110:	andeq	sl, r0, r6, ror ip
    a114:			; <UNDEFINED> instruction: 0x000096b2
    a118:	andeq	sl, r0, r4, asr #24
    a11c:	andeq	sl, r0, r2, lsr ip
    a120:	stmdami	r2, {r0, r9, sl, lr}
    a124:			; <UNDEFINED> instruction: 0xf7ff4478
    a128:	svclt	0x0000bf1d
    a12c:	andeq	sl, r0, r0, lsl ip
    a130:	strmi	fp, [fp], -r0, lsl #10
    a134:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    a138:			; <UNDEFINED> instruction: 0x46024614
    a13c:	andcs	r4, r6, r9, ror r4
    a140:			; <UNDEFINED> instruction: 0xf7ff9400
    a144:			; <UNDEFINED> instruction: 0xf7f8fdf9
    a148:	svclt	0x0000ee6a
    a14c:	andeq	sl, r0, r8, lsl ip
    a150:	addlt	fp, r3, r0, lsl #10
    a154:	andne	lr, r0, #3358720	; 0x334000
    a158:	stmdbmi	r3, {r1, r9, sl, lr}
    a15c:	ldrbtmi	r2, [r9], #-6
    a160:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    a164:	mrc	7, 2, APSR_nzcv, cr10, cr8, {7}
    a168:	andeq	sl, r0, r6, lsl ip
    a16c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    a170:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    a174:	strtmi	fp, [r3], -ip, asr #2
    a178:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    a17c:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    a180:	b	1bc8168 <pclose@plt+0x1bc52c0>
    a184:	stccs	0, cr6, [r0], {44}	; 0x2c
    a188:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    a18c:	andeq	lr, r1, ip, ror #9
    a190:	bcs	51aa0 <pclose@plt+0x4ebf8>
    a194:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    a198:	cmplt	r1, ip, lsl #12
    a19c:	svclt	0x00182801
    a1a0:			; <UNDEFINED> instruction: 0xf7f82002
    a1a4:			; <UNDEFINED> instruction: 0x4601ec1e
    a1a8:	pop	{r5, r9, sl, lr}
    a1ac:			; <UNDEFINED> instruction: 0xf7f84010
    a1b0:	stmdacs	r1, {r0, r1, r3, r5, r8, sl, fp, ip, sp, pc}
    a1b4:	andcs	fp, r2, r8, lsl pc
    a1b8:	ldc	7, cr15, [r2], {248}	; 0xf8
    a1bc:			; <UNDEFINED> instruction: 0x4010e8bd
    a1c0:	blt	ffe481a8 <pclose@plt+0xffe45300>
    a1c4:	rscscc	pc, pc, pc, asr #32
    a1c8:	svclt	0x00004770
    a1cc:			; <UNDEFINED> instruction: 0x4604b538
    a1d0:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    a1d4:	teqlt	sp, sp, lsl r8
    a1d8:	and	r4, r1, fp, lsr #12
    a1dc:	tstlt	fp, fp, lsl r8
    a1e0:	adcmi	r6, r2, #5898240	; 0x5a0000
    a1e4:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    a1e8:			; <UNDEFINED> instruction: 0xf7f82008
    a1ec:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    a1f0:	blmi	13e5dc <pclose@plt+0x13b734>
    a1f4:	strpl	lr, [r0], #-2496	; 0xfffff640
    a1f8:	andsvs	r4, r8, fp, ror r4
    a1fc:	svclt	0x0000bd38
    a200:	andeq	lr, r1, sl, lsl #9
    a204:	andeq	lr, r1, r4, ror #8
    a208:	svclt	0x00004770
    a20c:			; <UNDEFINED> instruction: 0x46024b1e
    a210:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    a214:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    a218:	subsvs	r4, sl, lr, ror r4
    a21c:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    a220:			; <UNDEFINED> instruction: 0xf874f009
    a224:			; <UNDEFINED> instruction: 0xf0042000
    a228:			; <UNDEFINED> instruction: 0x4630fcf5
    a22c:			; <UNDEFINED> instruction: 0xf7f8447d
    a230:	biclt	lr, r0, lr, lsl fp
    a234:	stc	7, cr15, [r0, #992]	; 0x3e0
    a238:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    a23c:	b	fe448224 <pclose@plt+0xfe44537c>
    a240:			; <UNDEFINED> instruction: 0xf7f82000
    a244:	andcs	lr, r1, lr, asr #23
    a248:	bl	ff2c8230 <pclose@plt+0xff2c5388>
    a24c:			; <UNDEFINED> instruction: 0xf7f82002
    a250:	ldmdami	r2, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    a254:			; <UNDEFINED> instruction: 0xf7fd4478
    a258:	blmi	4892bc <pclose@plt+0x486414>
    a25c:	pop	{r3, r5, r6, r7, fp, ip, lr}
    a260:			; <UNDEFINED> instruction: 0xf7ff4070
    a264:	stmdbmi	pc, {r0, r6, r7, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    a268:	strmi	r2, [r4], -r5, lsl #4
    a26c:			; <UNDEFINED> instruction: 0xf7f84479
    a270:	strmi	lr, [r5], -r6, ror #20
    a274:			; <UNDEFINED> instruction: 0xf7f84620
    a278:	stmdbmi	fp, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    a27c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    a280:	strtmi	r4, [r8], -r3, lsl #12
    a284:	mrc2	7, 0, pc, cr2, cr15, {7}
    a288:	andeq	lr, r1, sl, asr #8
    a28c:	muleq	r0, ip, fp
    a290:			; <UNDEFINED> instruction: 0xffffff4d
    a294:	andeq	sp, r1, r0, asr sl
    a298:	andeq	r0, r0, r8, asr r3
    a29c:			; <UNDEFINED> instruction: 0xffffff39
    a2a0:	andeq	r0, r0, ip, ror r3
    a2a4:	andeq	sl, r0, r0, asr fp
    a2a8:	andeq	sl, r0, r2, ror #22
    a2ac:	orrslt	r7, fp, #4390912	; 0x430000
    a2b0:	blcs	1ca84c0 <pclose@plt+0x1ca5618>
    a2b4:	movwcs	fp, #3860	; 0xf14
    a2b8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    a2bc:	bcs	1df704c <pclose@plt+0x1df41a4>
    a2c0:	svclt	0x000878c2
    a2c4:	orreq	pc, r0, #67	; 0x43
    a2c8:	bcs	1e36f98 <pclose@plt+0x1e340f0>
    a2cc:	svclt	0x00087902
    a2d0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    a2d4:	bcs	1cb6ee4 <pclose@plt+0x1cb403c>
    a2d8:	svclt	0x00087942
    a2dc:	nopeq	{67}	; 0x43
    a2e0:	bcs	1df6a30 <pclose@plt+0x1df3b88>
    a2e4:	svclt	0x00087982
    a2e8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    a2ec:	bcs	1e3697c <pclose@plt+0x1e33ad4>
    a2f0:	svclt	0x000879c2
    a2f4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    a2f8:	bcs	1cb68c8 <pclose@plt+0x1cb3a20>
    a2fc:	svclt	0x00087a02
    a300:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    a304:	bcs	1df6814 <pclose@plt+0x1df396c>
    a308:	svclt	0x00087a42
    a30c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    a310:	svclt	0x00082a78
    a314:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a318:			; <UNDEFINED> instruction: 0x47704618
    a31c:	svclt	0x00004770
    a320:	andcs	r4, r4, r0, lsr #20
    a324:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    a328:	addlt	fp, r9, r0, lsr r5
    a32c:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    a330:	movwls	r6, #30747	; 0x781b
    a334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a338:			; <UNDEFINED> instruction: 0xf7f89101
    a33c:	stmdbls	r1, {r4, r5, r9, fp, sp, lr, pc}
    a340:	andcs	fp, r0, #24, 2
    a344:	stmib	sp, {r8, r9, sp}^
    a348:	andcs	r2, r4, r4, lsl #6
    a34c:	movwcs	r2, #512	; 0x200
    a350:	movwcs	lr, #10701	; 0x29cd
    a354:	ldmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a358:			; <UNDEFINED> instruction: 0xf7f8b148
    a35c:	stmdavs	r3, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    a360:	blcc	59bb78 <pclose@plt+0x598cd0>
    a364:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    a368:	andcs	fp, r1, r8, lsl #30
    a36c:	bmi	3fe7a0 <pclose@plt+0x3fb8f8>
    a370:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a374:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a378:	subsmi	r9, sl, r7, lsl #22
    a37c:	andlt	sp, r9, r1, lsl #2
    a380:			; <UNDEFINED> instruction: 0xf7f8bd30
    a384:	stmdbmi	sl, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    a388:	andcs	r2, r0, r5, lsl #4
    a38c:			; <UNDEFINED> instruction: 0xf7f84479
    a390:			; <UNDEFINED> instruction: 0x4605e9d6
    a394:			; <UNDEFINED> instruction: 0xf7f86820
    a398:	strmi	lr, [r1], -ip, ror #21
    a39c:			; <UNDEFINED> instruction: 0xf7ff4628
    a3a0:	svclt	0x0000fd85
    a3a4:	andeq	sp, r1, r6, asr r9
    a3a8:	andeq	r0, r0, ip, lsr #6
    a3ac:	andeq	sp, r1, sl, lsl #18
    a3b0:	andeq	sl, r0, r0, ror #20
    a3b4:	andcs	r4, r4, r2, lsl sl
    a3b8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    a3bc:	addlt	fp, r9, r0, lsl #10
    a3c0:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    a3c4:	movwls	r6, #30747	; 0x781b
    a3c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a3cc:			; <UNDEFINED> instruction: 0xf7f89101
    a3d0:	ldmdblt	r8!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    a3d4:	movwcs	lr, #18909	; 0x49dd
    a3d8:	stmdbls	r1, {r2, sp}
    a3dc:	movwcs	lr, #10701	; 0x29cd
    a3e0:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3e4:	blmi	1dcc0c <pclose@plt+0x1d9d64>
    a3e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a3ec:	blls	1e445c <pclose@plt+0x1e15b4>
    a3f0:	qaddle	r4, sl, r3
    a3f4:	andlt	r2, r9, r1
    a3f8:	blx	148576 <pclose@plt+0x1456ce>
    a3fc:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a400:	andeq	sp, r1, r2, asr #17
    a404:	andeq	r0, r0, ip, lsr #6
    a408:	muleq	r1, r4, r8
    a40c:	andcs	r4, r1, #2048	; 0x800
    a410:	andsvs	r4, sl, fp, ror r4
    a414:	svclt	0x00004770
    a418:	andeq	lr, r1, r4, asr r2
    a41c:			; <UNDEFINED> instruction: 0x4604b538
    a420:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    a424:			; <UNDEFINED> instruction: 0xb12b686b
    a428:	andcs	r4, r8, #7168	; 0x1c00
    a42c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    a430:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    a434:	stmdane	r8!, {r3, r8, sp}^
    a438:	ldc	7, cr15, [r2], {248}	; 0xf8
    a43c:	rsbvs	r2, fp, r1, lsl #6
    a440:	svclt	0x0000e7f2
    a444:	andeq	lr, r1, r2, asr #4
    a448:	andeq	lr, r1, r6, lsr r2
    a44c:	tstcs	r4, sp, lsl #20
    a450:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    a454:	addlt	fp, r3, r0, lsl #10
    a458:			; <UNDEFINED> instruction: 0x466858d3
    a45c:	movwls	r6, #6171	; 0x181b
    a460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a464:	ldcl	7, cr15, [ip], #-992	; 0xfffffc20
    a468:	blmi	1dcc90 <pclose@plt+0x1d9de8>
    a46c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    a470:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a474:	subsmi	r9, sl, r1, lsl #22
    a478:	andlt	sp, r3, r2, lsl #2
    a47c:	blx	1485fa <pclose@plt+0x145752>
    a480:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a484:	andeq	sp, r1, sl, lsr #16
    a488:	andeq	r0, r0, ip, lsr #6
    a48c:	andeq	sp, r1, r0, lsl r8
    a490:	ldmdblt	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a494:	blmi	79cd10 <pclose@plt+0x799e68>
    a498:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a49c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    a4a0:	movwls	r6, #22555	; 0x581b
    a4a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a4a8:			; <UNDEFINED> instruction: 0xf64db320
    a4ac:	vsubl.s8	q11, d20, d3
    a4b0:	vqsub.s8	d19, d4, d11
    a4b4:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    a4b8:	blx	fe88bcfe <pclose@plt+0xfe888e56>
    a4bc:	vst1.8	{d19-d22}, [pc], r0
    a4c0:	stfges	f7, [r3, #-488]	; 0xfffffe18
    a4c4:	ldceq	12, cr10, [r3], {1}
    a4c8:	blx	1af0d6 <pclose@plt+0x1ac22e>
    a4cc:	blx	4b122 <pclose@plt+0x4827a>
    a4d0:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    a4d4:			; <UNDEFINED> instruction: 0xf7f8e008
    a4d8:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    a4dc:	tstle	r9, r4, lsl #22
    a4e0:	muleq	r3, r5, r8
    a4e4:	andeq	lr, r3, r4, lsl #17
    a4e8:	strtmi	r4, [r0], -r9, lsr #12
    a4ec:	stmia	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a4f0:	blle	ffc144f8 <pclose@plt+0xffc11650>
    a4f4:	blmi	19cd18 <pclose@plt+0x199e70>
    a4f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4fc:	blls	16456c <pclose@plt+0x1616c4>
    a500:	qaddle	r4, sl, r1
    a504:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    a508:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a50c:	andeq	sp, r1, r4, ror #15
    a510:	andeq	r0, r0, ip, lsr #6
    a514:	andeq	sp, r1, r4, lsl #15
    a518:	svclt	0x00004770
    a51c:	svclt	0x00004770
    a520:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    a524:	blcs	24598 <pclose@plt+0x216f0>
    a528:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a52c:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    a530:			; <UNDEFINED> instruction: 0xd12a2b2d
    a534:	blcs	9a8648 <pclose@plt+0x9a57a0>
    a538:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    a53c:			; <UNDEFINED> instruction: 0xf1a33002
    a540:	stmdbcs	r9, {r4, r5, r8}
    a544:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    a548:			; <UNDEFINED> instruction: 0xf8144604
    a54c:			; <UNDEFINED> instruction: 0xf1a33f01
    a550:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    a554:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    a558:	ldfltd	f3, [r0], #-136	; 0xffffff78
    a55c:	andcs	r4, sl, #26214400	; 0x1900000
    a560:	ldmdalt	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a564:	andcs	r4, sl, #17825792	; 0x1100000
    a568:			; <UNDEFINED> instruction: 0xf7f8bc30
    a56c:			; <UNDEFINED> instruction: 0xf04fb831
    a570:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    a574:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    a578:			; <UNDEFINED> instruction: 0x4619b11a
    a57c:			; <UNDEFINED> instruction: 0xf7f8220a
    a580:	ldrmi	fp, [r1], -r7, lsr #16
    a584:			; <UNDEFINED> instruction: 0xf7f8220a
    a588:			; <UNDEFINED> instruction: 0xf04fb823
    a58c:			; <UNDEFINED> instruction: 0x477030ff
    a590:	andeq	lr, r1, r2, asr #2
    a594:	stmdblt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a598:	mvnsmi	lr, #737280	; 0xb4000
    a59c:	strmi	r2, [r4], -r1, lsl #2
    a5a0:			; <UNDEFINED> instruction: 0xf7f82000
    a5a4:	vmlsmi.f64	d30, d14, d6
    a5a8:	andcc	r4, r1, lr, ror r4
    a5ac:	strcs	sp, [r0, -sl, rrx]
    a5b0:	strmi	r2, [r8], -r1, lsl #2
    a5b4:	bl	f4859c <pclose@plt+0xf456f4>
    a5b8:	rsbsle	r3, r2, r1
    a5bc:	tstcs	r1, r0, lsl #10
    a5c0:			; <UNDEFINED> instruction: 0xf7f82002
    a5c4:	andcc	lr, r1, r6, lsr fp
    a5c8:	blmi	11be668 <pclose@plt+0x11bb7c0>
    a5cc:	svclt	0x00182d02
    a5d0:			; <UNDEFINED> instruction: 0xf04f2f02
    a5d4:	svclt	0x000c0900
    a5d8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a5dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a5e0:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    a5e4:	svccs	0x0001b19e
    a5e8:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    a5ec:			; <UNDEFINED> instruction: 0xf1b9d035
    a5f0:	eorsle	r0, ip, r1, lsl #30
    a5f4:	svceq	0x0000f1b8
    a5f8:	bmi	efe630 <pclose@plt+0xefb788>
    a5fc:	ldrtmi	r4, [r0], -r3, lsr #12
    a600:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a604:	b	ff6485ec <pclose@plt+0xff645744>
    a608:			; <UNDEFINED> instruction: 0xf7f82003
    a60c:			; <UNDEFINED> instruction: 0xf1b8e9fc
    a610:	mvnsle	r0, r0, lsl #30
    a614:	mvnshi	lr, #12386304	; 0xbd0000
    a618:	b	1748600 <pclose@plt+0x1745758>
    a61c:	blcs	264630 <pclose@plt+0x261788>
    a620:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    a624:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a628:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a62c:	suble	r2, r7, r2, lsl #16
    a630:	mvnle	r2, r0, lsl #26
    a634:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    a638:	mcrcs	8, 0, r6, cr0, cr14, {0}
    a63c:	svccs	0x0001d0e4
    a640:	ssatmi	sp, #25, fp, asr #3
    a644:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a648:	strtmi	r4, [r3], -sl, lsr #20
    a64c:	ldrtmi	r2, [r0], -r1, lsl #2
    a650:			; <UNDEFINED> instruction: 0xf7f8447a
    a654:	vstrcs	s28, [r1, #-712]	; 0xfffffd38
    a658:	bmi	9fed84 <pclose@plt+0x9fbedc>
    a65c:	strtmi	r4, [r3], -r9, lsr #12
    a660:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    a664:	b	fea4864c <pclose@plt+0xfea457a4>
    a668:	svceq	0x0001f1b9
    a66c:	bmi	8fed7c <pclose@plt+0x8fbed4>
    a670:	strtmi	r4, [r3], -r9, asr #12
    a674:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    a678:	b	fe7c8660 <pclose@plt+0xfe7c57b8>
    a67c:	svceq	0x0000f1b8
    a680:			; <UNDEFINED> instruction: 0xe7c7d1bb
    a684:	b	9c866c <pclose@plt+0x9c57c4>
    a688:	blcs	26469c <pclose@plt+0x2617f4>
    a68c:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    a690:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    a694:	stmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a698:	svclt	0x000c2800
    a69c:	strcs	r2, [r2, -r1, lsl #14]
    a6a0:			; <UNDEFINED> instruction: 0xf7f8e786
    a6a4:	stmdavs	r3, {r3, r4, r9, fp, sp, lr, pc}
    a6a8:	orrle	r2, r7, r9, lsl #22
    a6ac:	tstcs	r1, r5, lsl r8
    a6b0:			; <UNDEFINED> instruction: 0xf7f84478
    a6b4:	stmdacs	r1, {r5, r8, fp, sp, lr, pc}
    a6b8:	svclt	0x00184605
    a6bc:	ldrb	r2, [lr, -r2, lsl #10]!
    a6c0:	svclt	0x00182d02
    a6c4:	svclt	0x000c2f02
    a6c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a6cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a6d0:	orrsle	r2, ip, r0, lsl #26
    a6d4:			; <UNDEFINED> instruction: 0xf04f4b06
    a6d8:	ldmpl	r3!, {r0, r8, fp}^
    a6dc:	usada8	r1, lr, r8, r6
    a6e0:	ldrdeq	sp, [r1], -r4
    a6e4:	andeq	r0, r0, r0, lsr r3
    a6e8:	andeq	sl, r0, lr, lsl #17
    a6ec:	andeq	sl, r0, r6, ror #15
    a6f0:	andeq	r0, r0, r4, asr r3
    a6f4:	andeq	sl, r0, r8, asr #15
    a6f8:	ldrdeq	sl, [r0], -lr
    a6fc:	strdeq	sl, [r0], -r2
    a700:	andeq	sl, r0, sl, ror r7
    a704:	andeq	sl, r0, ip, asr r7
    a708:	ldrbmi	fp, [r0, -r0, lsl #2]!
    a70c:	strmi	r4, [r2], -r3, lsl #18
    a710:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    a714:			; <UNDEFINED> instruction: 0xf7ff4478
    a718:	svclt	0x0000bb5b
    a71c:			; <UNDEFINED> instruction: 0x0000a7be
    a720:	andeq	sl, r0, r0, ror #15
    a724:	bllt	3c870c <pclose@plt+0x3c5864>
    a728:			; <UNDEFINED> instruction: 0x4606b5f8
    a72c:	strmi	r4, [pc], -r8, lsr #26
    a730:	bcs	1b92c <pclose@plt+0x18a84>
    a734:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    a738:	bllt	1adbf90 <pclose@plt+0x1ad90e8>
    a73c:			; <UNDEFINED> instruction: 0x46304639
    a740:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a744:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    a748:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    a74c:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    a750:			; <UNDEFINED> instruction: 0xf7f8681d
    a754:	stmdacs	r0, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
    a758:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    a75c:			; <UNDEFINED> instruction: 0xf005062d
    a760:	addlt	r4, r0, #1065353216	; 0x3f800000
    a764:	orrlt	r4, r3, #335544320	; 0x14000000
    a768:	rscle	r2, ip, r0, lsl #26
    a76c:	ldc2	0, cr15, [r6, #8]!
    a770:	eorvs	r2, r3, r0, lsl #6
    a774:	andcs	r4, r5, #24, 18	; 0x60000
    a778:	ldrbtmi	r2, [r9], #-0
    a77c:	svc	0x00def7f7
    a780:	strtmi	r4, [r8], -r4, lsl #12
    a784:	b	ff04876c <pclose@plt+0xff0458c4>
    a788:			; <UNDEFINED> instruction: 0x4631463a
    a78c:	strtmi	r4, [r0], -r3, lsl #12
    a790:	blx	1448796 <pclose@plt+0x14458ee>
    a794:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    a798:	stc2l	0, cr15, [sl, #-8]!
    a79c:			; <UNDEFINED> instruction: 0x46304639
    a7a0:	stmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7a4:	sbcle	r2, lr, r0, lsl #16
    a7a8:			; <UNDEFINED> instruction: 0xf7f8e7d0
    a7ac:	stmdacs	r0, {r1, r2, r8, fp, sp, lr, pc}
    a7b0:	blmi	23eadc <pclose@plt+0x23bc34>
    a7b4:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a7b8:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7bc:	sbcle	r2, r2, r0, lsl #16
    a7c0:	addlt	r0, r0, #47185920	; 0x2d00000
    a7c4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    a7c8:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    a7cc:	sbfx	sp, r2, #3, #27
    a7d0:	andeq	sp, r1, ip, asr #10
    a7d4:	andeq	r0, r0, r8, ror #6
    a7d8:	muleq	r0, sl, r7
    a7dc:			; <UNDEFINED> instruction: 0x4604b510
    a7e0:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    a7e4:	strmi	fp, [r8], -r3, asr #2
    a7e8:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    a7ec:	strtmi	r4, [r0], -r1, lsl #12
    a7f0:			; <UNDEFINED> instruction: 0x4010e8bd
    a7f4:	stmiblt	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7f8:	ldrmi	r4, [r9], -r0, lsr #12
    a7fc:			; <UNDEFINED> instruction: 0x4010e8bd
    a800:	stmiblt	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a804:	svclt	0x00faf7f7
    a808:			; <UNDEFINED> instruction: 0x4604b510
    a80c:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    a810:	strmi	fp, [r8], -r3, asr #2
    a814:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    a818:	strtmi	r4, [r0], -r1, lsl #12
    a81c:			; <UNDEFINED> instruction: 0x4010e8bd
    a820:	blt	ff548808 <pclose@plt+0xff545960>
    a824:	ldrmi	r4, [r9], -r0, lsr #12
    a828:			; <UNDEFINED> instruction: 0x4010e8bd
    a82c:	blt	ff3c8814 <pclose@plt+0xff3c596c>
    a830:	blmi	171d1a4 <pclose@plt+0x171a2fc>
    a834:	push	{r1, r3, r4, r5, r6, sl, lr}
    a838:	strdlt	r4, [r7], r0
    a83c:	pkhtbmi	r5, r1, r3, asr #17
    a840:	movwls	r6, #22555	; 0x581b
    a844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a848:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a84c:	vadd.i8	d18, d0, d5
    a850:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    a854:	bl	25cdac <pclose@plt+0x259f04>
    a858:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    a85c:			; <UNDEFINED> instruction: 0xf7f74628
    a860:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    a864:	addshi	pc, r3, r0, asr #32
    a868:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a86c:			; <UNDEFINED> instruction: 0xf8df4e4f
    a870:	tstcs	r8, r0, asr #2
    a874:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    a878:	ldrbtmi	r4, [fp], #1150	; 0x47e
    a87c:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    a880:	bl	35c290 <pclose@plt+0x3593e8>
    a884:			; <UNDEFINED> instruction: 0xf8da0001
    a888:	movwls	r3, #4096	; 0x1000
    a88c:	b	1a48874 <pclose@plt+0x1a459cc>
    a890:	svcls	0x00039c02
    a894:			; <UNDEFINED> instruction: 0xf8dae010
    a898:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    a89c:	blls	bee94 <pclose@plt+0xbbfec>
    a8a0:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    a8a4:	strcs	r9, [r0, -r3, lsl #20]
    a8a8:	strls	r1, [r2], #-2276	; 0xfffff71c
    a8ac:	streq	lr, [r7, -r2, asr #22]
    a8b0:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    a8b4:	rsble	r9, fp, r3, lsl #14
    a8b8:	ldrtmi	r4, [r9], -r0, lsr #12
    a8bc:	movwcs	r2, #574	; 0x23e
    a8c0:	mrrc2	0, 0, pc, r6, cr8	; <UNPREDICTABLE>
    a8c4:	ldrtmi	r4, [r9], -r0, lsr #12
    a8c8:			; <UNDEFINED> instruction: 0xf8162300
    a8cc:	eorscs	ip, lr, #2
    a8d0:	andgt	pc, r0, r5, lsl #17
    a8d4:	mcrr2	0, 0, pc, ip, cr8	; <UNPREDICTABLE>
    a8d8:	movwcs	r2, #574	; 0x23e
    a8dc:	strmi	r4, [ip], -r7, lsl #12
    a8e0:	mcrr2	0, 0, pc, r6, cr8	; <UNPREDICTABLE>
    a8e4:			; <UNDEFINED> instruction: 0x46214638
    a8e8:			; <UNDEFINED> instruction: 0xf8162300
    a8ec:	eorscs	ip, lr, #2
    a8f0:	andgt	pc, r1, r5, lsl #17
    a8f4:	ldc2	0, cr15, [ip], #-32	; 0xffffffe0
    a8f8:	movwcs	r2, #574	; 0x23e
    a8fc:	strmi	r4, [ip], -r7, lsl #12
    a900:	ldc2	0, cr15, [r6], #-32	; 0xffffffe0
    a904:			; <UNDEFINED> instruction: 0x46214638
    a908:			; <UNDEFINED> instruction: 0xf8162300
    a90c:	eorscs	ip, lr, #2
    a910:	andgt	pc, r2, r5, lsl #17
    a914:	stc2	0, cr15, [ip], #-32	; 0xffffffe0
    a918:	movwcs	r2, #574	; 0x23e
    a91c:	strmi	r4, [ip], -r7, lsl #12
    a920:	stc2	0, cr15, [r6], #-32	; 0xffffffe0
    a924:			; <UNDEFINED> instruction: 0x46214638
    a928:			; <UNDEFINED> instruction: 0xf8162300
    a92c:	eorscs	ip, lr, #2
    a930:	andgt	pc, r3, r5, lsl #17
    a934:	ldc2	0, cr15, [ip], {8}
    a938:	movwcs	r2, #574	; 0x23e
    a93c:	strmi	r4, [ip], -r7, lsl #12
    a940:	ldc2	0, cr15, [r6], {8}
    a944:	ldrtmi	r2, [r8], -r0, lsl #6
    a948:			; <UNDEFINED> instruction: 0xf8164621
    a94c:	eorscs	ip, lr, #2
    a950:	andgt	pc, r4, r5, lsl #17
    a954:	stc2	0, cr15, [ip], {8}
    a958:	movwcs	r2, #574	; 0x23e
    a95c:	stc2	0, cr15, [r8], {8}
    a960:			; <UNDEFINED> instruction: 0x46484659
    a964:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    a968:			; <UNDEFINED> instruction: 0xff38f7ff
    a96c:	orrsle	r2, r2, r0, lsl #16
    a970:			; <UNDEFINED> instruction: 0xf7f89801
    a974:			; <UNDEFINED> instruction: 0x4648e9be
    a978:	blmi	29d1b8 <pclose@plt+0x29a310>
    a97c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a980:	blls	1649f0 <pclose@plt+0x161b48>
    a984:	qaddle	r4, sl, r9
    a988:	pop	{r0, r1, r2, ip, sp, pc}
    a98c:			; <UNDEFINED> instruction: 0x20168ff0
    a990:	stmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a994:	strb	r2, [pc, r0]!
    a998:	strb	r2, [sp, r0]!
    a99c:	mrc	7, 6, APSR_nzcv, cr10, cr7, {7}
    a9a0:	andeq	sp, r1, r8, asr #8
    a9a4:	andeq	r0, r0, ip, lsr #6
    a9a8:	ldrdeq	sl, [r0], -lr
    a9ac:	ldrdeq	sl, [r0], -r4
    a9b0:	andeq	sl, r0, r6, asr #13
    a9b4:	andeq	sp, r1, r0, lsl #6
    a9b8:	stmdalt	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9bc:	blt	6c89a4 <pclose@plt+0x6c5afc>
    a9c0:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    a9c4:			; <UNDEFINED> instruction: 0xf7f7e006
    a9c8:			; <UNDEFINED> instruction: 0xf7f8ee92
    a9cc:	stmdavs	r3, {r2, r7, fp, sp, lr, pc}
    a9d0:	tstle	lr, r2, lsr #22
    a9d4:			; <UNDEFINED> instruction: 0xf7f71c68
    a9d8:			; <UNDEFINED> instruction: 0x4629edba
    a9dc:	cmplt	r0, r4, lsl #12
    a9e0:	stmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9e4:	strmi	r0, [r3], -sp, rrx
    a9e8:			; <UNDEFINED> instruction: 0x4620429c
    a9ec:	ldrmi	sp, [r8], -fp, ror #3
    a9f0:	movwcs	fp, #3384	; 0xd38
    a9f4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    a9f8:			; <UNDEFINED> instruction: 0xf04fb5f8
    a9fc:	svcmi	0x001f33ff
    aa00:	ldrbtmi	r6, [pc], #-3	; aa08 <pclose@plt+0x7b60>
    aa04:			; <UNDEFINED> instruction: 0x4605b191
    aa08:			; <UNDEFINED> instruction: 0xf7f8460c
    aa0c:	mcrrne	8, 2, lr, r3, cr6
    aa10:	eorle	r4, r5, r6, lsl #12
    aa14:	vst1.8	{d20-d22}, [pc :128], r1
    aa18:			; <UNDEFINED> instruction: 0xf7f86280
    aa1c:	andcc	lr, r1, r6, asr r8
    aa20:	eorvs	fp, lr, ip, lsl pc
    aa24:	andle	r2, fp, r0, lsl #8
    aa28:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    aa2c:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    aa30:			; <UNDEFINED> instruction: 0x0624681c
    aa34:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    aa38:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    aa3c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    aa40:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    aa44:			; <UNDEFINED> instruction: 0xf7f8681d
    aa48:	strmi	lr, [r4], -r2, lsr #16
    aa4c:	strteq	fp, [sp], -r0, lsr #2
    aa50:			; <UNDEFINED> instruction: 0xf005b284
    aa54:	movwmi	r4, #16638	; 0x40fe
    aa58:			; <UNDEFINED> instruction: 0xf7f84630
    aa5c:			; <UNDEFINED> instruction: 0xe7e3e9f4
    aa60:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    aa64:			; <UNDEFINED> instruction: 0xf7f8681d
    aa68:			; <UNDEFINED> instruction: 0x4604e812
    aa6c:	sbcsle	r2, fp, r0, lsl #16
    aa70:	addlt	r0, r4, #47185920	; 0x2d00000
    aa74:	rscsmi	pc, lr, r5
    aa78:	ldrb	r4, [r5, r4, lsl #6]
    aa7c:	andeq	sp, r1, sl, ror r2
    aa80:	andeq	r0, r0, r8, ror #6
    aa84:			; <UNDEFINED> instruction: 0xf04fb5f8
    aa88:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    aa8c:	andvs	r4, r3, r6, lsl #12
    aa90:	tstlt	r1, #124, 8	; 0x7c000000
    aa94:			; <UNDEFINED> instruction: 0xf7f84608
    aa98:			; <UNDEFINED> instruction: 0x4605e9de
    aa9c:	suble	r2, r8, r0, lsl #16
    aaa0:	svc	0x00daf7f7
    aaa4:	strmi	r1, [r7], -r3, asr #24
    aaa8:			; <UNDEFINED> instruction: 0x212fd035
    aaac:			; <UNDEFINED> instruction: 0xf7f84628
    aab0:	strdlt	lr, [r8, -lr]
    aab4:	andvc	r2, r3, r0, lsl #6
    aab8:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    aabc:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    aac0:	ldrtmi	r4, [r8], -r0, lsl #4
    aac4:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aac8:	andsle	r3, r0, r1
    aacc:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    aad0:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    aad4:			; <UNDEFINED> instruction: 0x46206037
    aad8:	blmi	7ba2c0 <pclose@plt+0x7b7418>
    aadc:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    aae0:			; <UNDEFINED> instruction: 0xf0040624
    aae4:			; <UNDEFINED> instruction: 0xf04444fe
    aae8:			; <UNDEFINED> instruction: 0x46200437
    aaec:	blmi	67a2d4 <pclose@plt+0x67742c>
    aaf0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    aaf4:	svc	0x00caf7f7
    aaf8:			; <UNDEFINED> instruction: 0xb1204604
    aafc:	addlt	r0, r4, #56623104	; 0x3600000
    ab00:	rscsmi	pc, lr, r6
    ab04:	ldrtmi	r4, [r8], -r4, lsl #6
    ab08:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab0c:			; <UNDEFINED> instruction: 0xf7f74628
    ab10:	strtmi	lr, [r0], -lr, ror #27
    ab14:	blmi	3fa2fc <pclose@plt+0x3f7454>
    ab18:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    ab1c:	svc	0x00b6f7f7
    ab20:	stmdacs	r0, {r2, r9, sl, lr}
    ab24:			; <UNDEFINED> instruction: 0x0636d0f2
    ab28:			; <UNDEFINED> instruction: 0xf006b284
    ab2c:	movwmi	r4, #16638	; 0x40fe
    ab30:	blmi	244ae8 <pclose@plt+0x241c40>
    ab34:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ab38:	svc	0x00a8f7f7
    ab3c:	stmdacs	r0, {r2, r9, sl, lr}
    ab40:	strteq	sp, [fp], -r9, asr #1
    ab44:			; <UNDEFINED> instruction: 0xf003b284
    ab48:	tstmi	ip, #-134217725	; 0xf8000003
    ab4c:	svclt	0x0000e7c3
    ab50:	andeq	sp, r1, ip, ror #3
    ab54:	andeq	r0, r0, r8, ror #6
    ab58:	ldrbmi	r2, [r0, -r0]!
    ab5c:	mvnsmi	lr, sp, lsr #18
    ab60:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    ab64:	blmi	ef4f70 <pclose@plt+0xef20c8>
    ab68:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    ab6c:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    ab70:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    ab74:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    ab78:			; <UNDEFINED> instruction: 0xf04f931d
    ab7c:	strls	r0, [r0, #-768]	; 0xfffffd00
    ab80:	ldm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab84:			; <UNDEFINED> instruction: 0xf8bdbb80
    ab88:	strmi	r3, [r4], -r4
    ab8c:	tstle	sp, r1, lsl #22
    ab90:	blcs	b1798 <pclose@plt+0xae8f0>
    ab94:	blcs	1bc1020 <pclose@plt+0x1bbe178>
    ab98:	mrcne	8, 2, sp, cr8, cr11, {1}
    ab9c:			; <UNDEFINED> instruction: 0xf7f71e9d
    aba0:			; <UNDEFINED> instruction: 0x4606ecd6
    aba4:	eorsle	r2, lr, r0, lsl #16
    aba8:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    abac:			; <UNDEFINED> instruction: 0xf7f7462a
    abb0:	ldrbpl	lr, [r4, #-3466]!	; 0xfffff276
    abb4:	blmi	9dd460 <pclose@plt+0x9da5b8>
    abb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abbc:	blls	764c2c <pclose@plt+0x761d84>
    abc0:	qsuble	r4, sl, lr
    abc4:	andslt	r4, lr, r0, lsr r6
    abc8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    abcc:	strbmi	r4, [r1], -r4, lsr #16
    abd0:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    abd4:			; <UNDEFINED> instruction: 0xf92ef7ff
    abd8:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    abdc:	strtmi	r4, [r6], -r1, asr #12
    abe0:			; <UNDEFINED> instruction: 0xf7ff4478
    abe4:	strb	pc, [r5, r7, lsr #18]!	; <UNPREDICTABLE>
    abe8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    abec:			; <UNDEFINED> instruction: 0xf7f7681c
    abf0:			; <UNDEFINED> instruction: 0xb120ef4e
    abf4:	addlt	r0, r0, #36, 12	; 0x2400000
    abf8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    abfc:			; <UNDEFINED> instruction: 0xf7f84320
    ac00:	strbmi	lr, [r1], -r4, lsl #17
    ac04:	strmi	r2, [r2], -r0, lsl #12
    ac08:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    ac0c:			; <UNDEFINED> instruction: 0xf912f7ff
    ac10:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ac14:	strbmi	r4, [r1], -sl, lsr #12
    ac18:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    ac1c:			; <UNDEFINED> instruction: 0xf90af7ff
    ac20:			; <UNDEFINED> instruction: 0xf7f7e7c8
    ac24:	blmi	44628c <pclose@plt+0x4433e4>
    ac28:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    ac2c:	svc	0x002ef7f7
    ac30:	strteq	fp, [r4], -r0, lsr #2
    ac34:			; <UNDEFINED> instruction: 0xf004b280
    ac38:			; <UNDEFINED> instruction: 0x432044fe
    ac3c:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac40:	strmi	r4, [r2], -r1, asr #12
    ac44:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    ac48:			; <UNDEFINED> instruction: 0xf8f4f7ff
    ac4c:	svclt	0x0000e7b2
    ac50:	andeq	sp, r1, r2, lsl r1
    ac54:	andeq	r0, r0, ip, lsr #6
    ac58:	andeq	sp, r1, r8, lsl #2
    ac5c:	andeq	sp, r1, r4, asr #1
    ac60:	muleq	r0, r6, r3
    ac64:			; <UNDEFINED> instruction: 0x0000a3b8
    ac68:	andeq	r0, r0, r8, ror #6
    ac6c:	andeq	sl, r0, lr, lsr r3
    ac70:	andeq	sl, r0, lr, lsr #7
    ac74:	ldrdeq	sl, [r0], -r2
    ac78:			; <UNDEFINED> instruction: 0xf7f7b508
    ac7c:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    ac80:			; <UNDEFINED> instruction: 0x2000bfb8
    ac84:			; <UNDEFINED> instruction: 0xf7f8db02
    ac88:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    ac8c:	svclt	0x0000bd08
    ac90:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ac94:	svclt	0x00004770
    ac98:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    ac9c:	tstcs	r0, r8, lsr r5
    aca0:			; <UNDEFINED> instruction: 0xf884f7fc
    aca4:	strmi	r2, [r4], -r0, lsl #2
    aca8:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    acac:			; <UNDEFINED> instruction: 0xf87ef7fc
    acb0:	strtmi	r4, [r0], -r5, lsl #12
    acb4:			; <UNDEFINED> instruction: 0xf7fc4629
    acb8:	strmi	pc, [r3], -sp, asr #17
    acbc:	ldrmi	r4, [sp], -r8, lsr #12
    acc0:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    acc4:			; <UNDEFINED> instruction: 0xf7f74620
    acc8:	blx	fed86118 <pclose@plt+0xfed83270>
    accc:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    acd0:	svclt	0x0000bd38
    acd4:	andeq	sl, r0, lr, ror #7
    acd8:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    acdc:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ace0:	teqlt	r4, r0, lsl r9
    ace4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ace8:			; <UNDEFINED> instruction: 0xf7f74620
    acec:	movwcs	lr, #3328	; 0xd00
    acf0:			; <UNDEFINED> instruction: 0xf7ff602b
    acf4:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    acf8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    acfc:			; <UNDEFINED> instruction: 0xf7fc4605
    ad00:	smlabbcs	r0, r1, sl, pc	; <UNPREDICTABLE>
    ad04:			; <UNDEFINED> instruction: 0xf7f74604
    ad08:	orrslt	lr, r8, ip, ror #30
    ad0c:	strtmi	r4, [r8], -pc, lsl #28
    ad10:	andcs	r4, r0, #245760	; 0x3c000
    ad14:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    ad18:			; <UNDEFINED> instruction: 0xf7fc6034
    ad1c:	tstcs	r0, r3, ror sl	; <UNPREDICTABLE>
    ad20:			; <UNDEFINED> instruction: 0xf7f74604
    ad24:			; <UNDEFINED> instruction: 0xb128ef5e
    ad28:			; <UNDEFINED> instruction: 0xf7f74620
    ad2c:	ldmdavs	r4!, {r5, r6, r7, sl, fp, sp, lr, pc}
    ad30:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ad34:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    ad38:			; <UNDEFINED> instruction: 0xf7f76828
    ad3c:	ldrdvs	lr, [ip], -r8	; <UNPREDICTABLE>
    ad40:	svclt	0x0000e7d0
    ad44:	muleq	r1, r8, r9
    ad48:	andeq	sl, r0, sl, lsr #7
    ad4c:	andeq	sp, r1, r0, ror #18
    ad50:	muleq	r0, sl, r3
    ad54:	andeq	sp, r1, lr, lsr r9
    ad58:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    ad5c:	strmi	fp, [r5], -ip, asr #2
    ad60:	mrc	7, 3, APSR_nzcv, cr4, cr7, {7}
    ad64:			; <UNDEFINED> instruction: 0xf8104428
    ad68:	blcs	bd9d74 <pclose@plt+0xbd6ecc>
    ad6c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    ad70:	strtmi	sp, [r0], -r1
    ad74:			; <UNDEFINED> instruction: 0x4628bd38
    ad78:	svc	0x0026f7f7
    ad7c:			; <UNDEFINED> instruction: 0xf7f74604
    ad80:	cdpne	14, 4, cr14, cr3, cr6, {3}
    ad84:	addsmi	r4, ip, #587202560	; 0x23000000
    ad88:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    ad8c:	stfnee	f2, [r0], #-0
    ad90:	addmi	lr, r3, #2
    ad94:	rscle	r7, ip, r9, lsl r0
    ad98:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    ad9c:	rscsle	r2, r8, pc, lsr #20
    ada0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ada4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ada8:	svclt	0x00004770
    adac:	strdeq	sl, [r0], -r2
    adb0:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    adb4:			; <UNDEFINED> instruction: 0xf7f74478
    adb8:	lsrslt	lr, r4, #27
    adbc:	strmi	r7, [r4], -r3, lsl #16
    adc0:			; <UNDEFINED> instruction: 0x4c0db91b
    adc4:			; <UNDEFINED> instruction: 0x4620447c
    adc8:			; <UNDEFINED> instruction: 0xf7ffbd10
    adcc:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    add0:			; <UNDEFINED> instruction: 0x4604bf18
    add4:			; <UNDEFINED> instruction: 0xf7ff4620
    add8:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    addc:	blmi	1ff5b0 <pclose@plt+0x1fc708>
    ade0:	strtmi	r2, [r0], -r1, lsl #4
    ade4:	tstvc	sl, fp, ror r4
    ade8:	stcmi	13, cr11, [r5], {16}
    adec:			; <UNDEFINED> instruction: 0x4620447c
    adf0:	svclt	0x0000bd10
    adf4:	andeq	sl, r0, ip, lsl #6
    adf8:	ldrdeq	sl, [r0], -r4
    adfc:	muleq	r1, r0, r8
    ae00:	andeq	sl, r0, ip, lsr #5
    ae04:	tstlt	r0, r0, ror r5
    ae08:	strmi	r7, [r4], -r3, lsl #16
    ae0c:			; <UNDEFINED> instruction: 0xf7ffb99b
    ae10:	strcs	pc, [r0, #-4047]	; 0xfffff031
    ae14:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    ae18:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    ae1c:	stcl	7, cr15, [r6], #-988	; 0xfffffc24
    ae20:	tstcs	r0, r0, lsr #12
    ae24:			; <UNDEFINED> instruction: 0xffc2f7fb
    ae28:	strtmi	r4, [r8], -r3, lsl #12
    ae2c:	pop	{r0, r1, r4, r5, r7, sp, lr}
    ae30:			; <UNDEFINED> instruction: 0xf7f74070
    ae34:			; <UNDEFINED> instruction: 0xf7ffbc59
    ae38:	cdpne	15, 0, cr15, cr5, cr15, {4}
    ae3c:	qadd16mi	fp, ip, r8
    ae40:			; <UNDEFINED> instruction: 0xf7ff4620
    ae44:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    ae48:	blmi	ff5e4 <pclose@plt+0xfc73c>
    ae4c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    ae50:			; <UNDEFINED> instruction: 0xe7e0711a
    ae54:	andeq	sp, r1, ip, asr r8
    ae58:	andeq	sp, r1, r6, lsr #16
    ae5c:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    ae60:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ae64:	strtmi	fp, [r0], -ip, lsl #2
    ae68:			; <UNDEFINED> instruction: 0xf7ffbd38
    ae6c:	strtmi	pc, [r1], -r1, lsr #31
    ae70:			; <UNDEFINED> instruction: 0xff9cf7fb
    ae74:	adcvs	r4, r8, r4, lsl #12
    ae78:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ae7c:	andeq	sp, r1, r4, lsl r8
    ae80:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    ae84:	blx	fec292ec <pclose@plt+0xfec26444>
    ae88:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    ae8c:	svclt	0x00004770
    ae90:	strdeq	sp, [r1], -r2
    ae94:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ae98:	svclt	0x00004770
    ae9c:	muleq	r0, lr, sl
    aea0:	blmi	fe8dd930 <pclose@plt+0xfe8daa88>
    aea4:	push	{r1, r3, r4, r5, r6, sl, lr}
    aea8:	ldrshtlt	r4, [r0], r0
    aeac:	pkhtbmi	r5, r9, r3, asr #17
    aeb0:	stcmi	6, cr4, [r0, #520]!	; 0x208
    aeb4:			; <UNDEFINED> instruction: 0x932f681b
    aeb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aebc:	andvs	r2, fp, r0, lsl #6
    aec0:			; <UNDEFINED> instruction: 0xf7ff447d
    aec4:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    aec8:	rsbshi	pc, r0, #14614528	; 0xdf0000
    aecc:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    aed0:	ldrbtmi	sl, [r8], #3844	; 0xf04
    aed4:			; <UNDEFINED> instruction: 0xf7f73504
    aed8:			; <UNDEFINED> instruction: 0x4642ebb0
    aedc:	strtmi	r2, [r3], -pc, lsr #2
    aee0:	ldrtmi	r9, [r0], -r0
    aee4:	mrc	7, 4, APSR_nzcv, cr14, cr7, {7}
    aee8:			; <UNDEFINED> instruction: 0x4631463a
    aeec:			; <UNDEFINED> instruction: 0xf7f72003
    aef0:	stmdblt	r8!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    aef4:			; <UNDEFINED> instruction: 0xf4039b08
    aef8:			; <UNDEFINED> instruction: 0xf5b34370
    aefc:	andsle	r4, sp, r0, lsl #31
    af00:	blmi	14905c <pclose@plt+0x1461b4>
    af04:	mvnle	r2, r0, lsl #24
    af08:	ldrdcc	pc, [r0], -r9
    af0c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    af10:	orreq	pc, r0, #67	; 0x43
    af14:	andcc	pc, r0, r9, asr #17
    af18:			; <UNDEFINED> instruction: 0xffa0f7ff
    af1c:	mrc	7, 2, APSR_nzcv, cr4, cr7, {7}
    af20:	bmi	fe1dc738 <pclose@plt+0xfe1d9890>
    af24:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    af28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    af2c:	subsmi	r9, sl, pc, lsr #22
    af30:	rschi	pc, r7, r0, asr #32
    af34:	eorslt	r4, r0, r0, lsr #12
    af38:			; <UNDEFINED> instruction: 0x87f0e8bd
    af3c:			; <UNDEFINED> instruction: 0xf7f79c0a
    af40:	addmi	lr, r4, #124, 22	; 0x1f000
    af44:			; <UNDEFINED> instruction: 0xf8d9d008
    af48:			; <UNDEFINED> instruction: 0xf0433000
    af4c:			; <UNDEFINED> instruction: 0xf8c90304
    af50:			; <UNDEFINED> instruction: 0xf1ba3000
    af54:	sbcsle	r0, fp, r0, lsl #30
    af58:			; <UNDEFINED> instruction: 0xf7f74630
    af5c:	stclne	13, cr14, [r3, #480]	; 0x1e0
    af60:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    af64:	ldrdcc	pc, [r0], -r9
    af68:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    af6c:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    af70:	msreq	CPSR_fsxc, #192, 2	; 0x30
    af74:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    af78:			; <UNDEFINED> instruction: 0xf7f74479
    af7c:	ldrtmi	lr, [sl], -r0, ror #24
    af80:	andcs	r4, r3, r1, lsr r6
    af84:	svc	0x002af7f7
    af88:	cmple	r6, r0, lsl #16
    af8c:			; <UNDEFINED> instruction: 0xf4039b08
    af90:			; <UNDEFINED> instruction: 0xf5b34370
    af94:	rsble	r4, sl, r0, lsl #31
    af98:	ldrdcc	pc, [r0], -r9
    af9c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    afa0:	andcc	pc, r0, r9, asr #17
    afa4:	svceq	0x0000f1ba
    afa8:	blmi	19ff278 <pclose@plt+0x19fc3d0>
    afac:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    afb0:	subsle	r2, r2, r0, lsl #22
    afb4:	ldrdcc	pc, [r0], -r9
    afb8:			; <UNDEFINED> instruction: 0xf043ac1e
    afbc:			; <UNDEFINED> instruction: 0xf8c90320
    afc0:			; <UNDEFINED> instruction: 0xf7ff3000
    afc4:	andls	pc, r3, fp, asr #30
    afc8:	stcl	7, cr15, [r0, #-988]	; 0xfffffc24
    afcc:	strtmi	r9, [r1], -r3, lsl #20
    afd0:	andcs	r4, r2, r3, lsl #12
    afd4:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
    afd8:	cmncs	r8, r0, lsr #12
    afdc:	blx	9c6fe6 <pclose@plt+0x9c413e>
    afe0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    afe4:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    afe8:	movwcs	r4, #1538	; 0x602
    afec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    aff0:			; <UNDEFINED> instruction: 0xf8daf7fc
    aff4:	strtmi	r4, [r8], -r4, lsl #12
    aff8:	bl	1e48fdc <pclose@plt+0x1e46134>
    affc:	subsle	r2, r9, r0, lsl #24
    b000:			; <UNDEFINED> instruction: 0x4621463a
    b004:			; <UNDEFINED> instruction: 0xf7f72003
    b008:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b00c:			; <UNDEFINED> instruction: 0xf7f7d041
    b010:	stmdavs	r3, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    b014:	blcs	9c830 <pclose@plt+0x99988>
    b018:			; <UNDEFINED> instruction: 0xf8d9d053
    b01c:			; <UNDEFINED> instruction: 0xf0433000
    b020:			; <UNDEFINED> instruction: 0xf8c90301
    b024:			; <UNDEFINED> instruction: 0xf1ba3000
    b028:			; <UNDEFINED> instruction: 0xf47f0f00
    b02c:	qsub16mi	sl, r0, sl
    b030:	bl	1749014 <pclose@plt+0x174616c>
    b034:	ldrdcc	pc, [r0], -r9
    b038:			; <UNDEFINED> instruction: 0xf7f7e76a
    b03c:	stmdavs	r3, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
    b040:	orrle	r2, pc, r2, lsl #22
    b044:	ldrtmi	r4, [r0], -r2, asr #18
    b048:			; <UNDEFINED> instruction: 0xf7ff4479
    b04c:			; <UNDEFINED> instruction: 0xb1b8fbc7
    b050:	ldrdcc	pc, [r0], -r9
    b054:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    b058:			; <UNDEFINED> instruction: 0x4630e75a
    b05c:	ldc	7, cr15, [r4, #988]!	; 0x3dc
    b060:	stccs	6, cr4, [r0], {4}
    b064:	svcge	0x005df47f
    b068:	ldrdcc	pc, [r0], -r9
    b06c:	stcls	7, cr14, [sl], {80}	; 0x50
    b070:	b	ff8c9054 <pclose@plt+0xff8c61ac>
    b074:	orrle	r4, pc, r4, lsl #5
    b078:	ldreq	r9, [sl], r8, lsl #22
    b07c:	ldr	sp, [r4, ip, lsl #3]
    b080:			; <UNDEFINED> instruction: 0x4631463a
    b084:			; <UNDEFINED> instruction: 0xf7f72003
    b088:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    b08c:	svcge	0x007ef43f
    b090:	blls	244e38 <pclose@plt+0x241f90>
    b094:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    b098:	svcmi	0x0080f5b3
    b09c:			; <UNDEFINED> instruction: 0xf8d9d01b
    b0a0:			; <UNDEFINED> instruction: 0xf0433000
    b0a4:			; <UNDEFINED> instruction: 0xf8c90308
    b0a8:			; <UNDEFINED> instruction: 0xf1ba3000
    b0ac:			; <UNDEFINED> instruction: 0xf47f0f00
    b0b0:			; <UNDEFINED> instruction: 0xe7bcaf38
    b0b4:	ldrdcc	pc, [r0], -r9
    b0b8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    b0bc:	andcc	pc, r0, r9, asr #17
    b0c0:			; <UNDEFINED> instruction: 0xf1bae726
    b0c4:	andle	r0, pc, r0, lsl #30
    b0c8:	ldrdcc	pc, [r0], -r9
    b0cc:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    b0d0:	andcc	pc, r0, r9, asr #17
    b0d4:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    b0d8:	b	febc90bc <pclose@plt+0xfebc6214>
    b0dc:	bicsle	r4, lr, r5, lsl #5
    b0e0:	ldreq	r9, [fp], r8, lsl #22
    b0e4:			; <UNDEFINED> instruction: 0xe71cd1db
    b0e8:			; <UNDEFINED> instruction: 0x4620491a
    b0ec:			; <UNDEFINED> instruction: 0xf7ff4479
    b0f0:	hvclt	4021	; 0xfb5
    b0f4:	ldrdcc	pc, [r0], -r9
    b0f8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    b0fc:	andcc	pc, r0, r9, asr #17
    b100:			; <UNDEFINED> instruction: 0xf7f7e795
    b104:	ldrtmi	lr, [sl], -r8, lsr #22
    b108:	andcs	r4, r3, r1, lsr r6
    b10c:	mcr	7, 3, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    b110:	adcle	r2, r6, r0, lsl #16
    b114:	ldrdcc	pc, [r0], -r9
    b118:	bcs	a51c8 <pclose@plt+0xa2320>
    b11c:			; <UNDEFINED> instruction: 0xf043bf14
    b120:			; <UNDEFINED> instruction: 0xf0430301
    b124:			; <UNDEFINED> instruction: 0xf8c90340
    b128:	str	r3, [r0, r0]
    b12c:	ldrdeq	ip, [r1], -r8
    b130:	andeq	r0, r0, ip, lsr #6
    b134:	strdeq	ip, [r1], -r0
    b138:	andeq	sl, r0, r2, lsl #8
    b13c:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b140:	andeq	ip, r1, r6, asr sp
    b144:	andeq	sl, r0, r8, ror r1
    b148:	andeq	sp, r1, r8, asr #13
    b14c:	andeq	sl, r0, sl, ror #1
    b150:	strdeq	r9, [r0], -r8
    b154:	andeq	r9, r0, r4, asr lr
    b158:	addlt	fp, r2, r0, lsl r5
    b15c:	bmi	3de19c <pclose@plt+0x3db2f4>
    b160:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    b164:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    b168:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b16c:			; <UNDEFINED> instruction: 0xf04f9301
    b170:	mrslt	r0, (UNDEF: 120)
    b174:	blmi	29d9a8 <pclose@plt+0x29ab00>
    b178:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b17c:	blls	651ec <pclose@plt+0x62344>
    b180:	qaddle	r4, sl, r6
    b184:	ldclt	0, cr11, [r0, #-8]
    b188:			; <UNDEFINED> instruction: 0xf7ff4669
    b18c:	rscvs	pc, r0, r9, lsl #29
    b190:			; <UNDEFINED> instruction: 0xf7f7e7f0
    b194:	svclt	0x0000eae0
    b198:	andeq	sp, r1, r2, lsl r5
    b19c:	andeq	ip, r1, r8, lsl fp
    b1a0:	andeq	r0, r0, ip, lsr #6
    b1a4:	andeq	ip, r1, r4, lsl #22
    b1a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1ac:	svclt	0x00004770
    b1b0:	andeq	r9, r0, r2, lsr pc
    b1b4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1b8:	svclt	0x00004770
    b1bc:	andeq	r9, r0, r2, lsr pc
    b1c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1c4:	svclt	0x00004770
    b1c8:	andeq	r9, r0, r6, lsr pc
    b1cc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1d0:	svclt	0x00004770
    b1d4:	andeq	r9, r0, lr, asr #30
    b1d8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1dc:	svclt	0x00004770
    b1e0:	strdeq	r9, [r0], -lr
    b1e4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    b1e8:	svclt	0x00004770
    b1ec:	andeq	r9, r0, sl, asr #30
    b1f0:	addlt	fp, r2, r0, lsl r5
    b1f4:	bmi	51e248 <pclose@plt+0x51b3a0>
    b1f8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    b1fc:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    b200:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b204:			; <UNDEFINED> instruction: 0xf04f9301
    b208:	mrslt	r0, (UNDEF: 120)
    b20c:	blmi	3dda54 <pclose@plt+0x3dabac>
    b210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b214:	blls	65284 <pclose@plt+0x623dc>
    b218:	tstle	r1, sl, asr r0
    b21c:	ldclt	0, cr11, [r0, #-8]
    b220:	smlalttlt	r6, r0, r0, r8
    b224:	andcs	r4, r0, #180224	; 0x2c000
    b228:			; <UNDEFINED> instruction: 0xf7fb4479
    b22c:	blmi	2ca7e0 <pclose@plt+0x2c7938>
    b230:	tstvs	r8, fp, ror r4
    b234:	strbtmi	lr, [r9], -sl, ror #15
    b238:	mrc2	7, 1, pc, cr2, cr15, {7}
    b23c:	ldrb	r6, [r1, r0, ror #1]!
    b240:	b	fe249224 <pclose@plt+0xfe24637c>
    b244:	andeq	sp, r1, sl, ror r4
    b248:	andeq	ip, r1, r0, lsl #21
    b24c:	andeq	r0, r0, ip, lsr #6
    b250:	andeq	ip, r1, ip, ror #20
    b254:	andeq	r9, r0, ip, lsl pc
    b258:	andeq	sp, r1, r4, asr #8
    b25c:	cfstr32mi	mvfx11, [pc], {16}
    b260:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    b264:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    b268:			; <UNDEFINED> instruction: 0xf7f7b96b
    b26c:	strdvs	lr, [r0, r4]!
    b270:	blmi	2fa6b8 <pclose@plt+0x2f7810>
    b274:	andmi	pc, sp, #64, 4
    b278:	stmdami	fp, {r1, r3, r8, fp, lr}
    b27c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b280:			; <UNDEFINED> instruction: 0xf7fe4478
    b284:	blmi	28b020 <pclose@plt+0x288178>
    b288:	andmi	pc, lr, #64, 4
    b28c:	stmdami	r9, {r3, r8, fp, lr}
    b290:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b294:			; <UNDEFINED> instruction: 0xf7fe4478
    b298:	svclt	0x0000ff5b
    b29c:	andeq	sp, r1, r4, lsl r4
    b2a0:	andeq	sl, r0, ip, asr r0
    b2a4:	ldrdeq	r9, [r0], -r2
    b2a8:	andeq	r9, r0, r8, ror #29
    b2ac:	andeq	sl, r0, r8, asr #32
    b2b0:			; <UNDEFINED> instruction: 0x00009ebe
    b2b4:	strdeq	r9, [r0], -r0
    b2b8:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    b2bc:	andcs	r4, r1, #162816	; 0x27c00
    b2c0:	cmpvs	sl, fp, ror r4
    b2c4:	vadd.i8	d2, d0, d11
    b2c8:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    b2cc:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    b2d0:	eoreq	r0, sl, r6, lsr #32
    b2d4:	subseq	r0, r0, sp, lsr r0
    b2d8:	rsbseq	r0, r6, r3, rrx
    b2dc:	addseq	r0, fp, r9, lsl #1
    b2e0:	sbceq	r0, r1, lr, lsr #1
    b2e4:	blmi	fe58b31c <pclose@plt+0xfe588474>
    b2e8:	blvs	ff61c4dc <pclose@plt+0xff619634>
    b2ec:			; <UNDEFINED> instruction: 0xf0002800
    b2f0:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    b2f4:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    b2f8:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    b2fc:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b300:	blcs	1cb10 <pclose@plt+0x19c68>
    b304:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    b308:	ldrmi	r4, [r8], -pc, lsl #19
    b30c:			; <UNDEFINED> instruction: 0xf7fb4479
    b310:	blmi	fe3cb0fc <pclose@plt+0xfe3c8254>
    b314:	bicsvs	r4, r8, fp, ror r4
    b318:	pop	{r3, r8, sl, fp, ip, sp, pc}
    b31c:	andcs	r4, r0, r8
    b320:	blmi	fe304690 <pclose@plt+0xfe3017e8>
    b324:	bvs	61c518 <pclose@plt+0x619670>
    b328:	mvnle	r2, r0, lsl #16
    b32c:			; <UNDEFINED> instruction: 0x4602699b
    b330:			; <UNDEFINED> instruction: 0xf0002b00
    b334:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    b338:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b33c:			; <UNDEFINED> instruction: 0xff62f7fb
    b340:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    b344:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    b348:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    b34c:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    b350:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    b354:	blcs	1cb64 <pclose@plt+0x19cbc>
    b358:	adchi	pc, r0, r0
    b35c:	ldrmi	r4, [r8], -r0, lsl #19
    b360:			; <UNDEFINED> instruction: 0xf7fb4479
    b364:	blmi	200b0a8 <pclose@plt+0x2008200>
    b368:	subsvs	r4, r8, #2063597568	; 0x7b000000
    b36c:	blmi	1fba794 <pclose@plt+0x1fb78ec>
    b370:	bvs	fe61c564 <pclose@plt+0xfe6196bc>
    b374:			; <UNDEFINED> instruction: 0xd1bc2800
    b378:			; <UNDEFINED> instruction: 0x4602699b
    b37c:			; <UNDEFINED> instruction: 0xf0002b00
    b380:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    b384:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b388:			; <UNDEFINED> instruction: 0xff3cf7fb
    b38c:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    b390:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    b394:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    b398:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    b39c:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    b3a0:	blcs	1cbb0 <pclose@plt+0x19d08>
    b3a4:	addshi	pc, sp, r0
    b3a8:			; <UNDEFINED> instruction: 0x46184973
    b3ac:			; <UNDEFINED> instruction: 0xf7fb4479
    b3b0:	blmi	1ccb05c <pclose@plt+0x1cc81b4>
    b3b4:	tstvs	r8, #2063597568	; 0x7b000000
    b3b8:	blmi	1c7a7e0 <pclose@plt+0x1c77938>
    b3bc:	blvs	161c5b0 <pclose@plt+0x1619708>
    b3c0:	orrsle	r2, r6, r0, lsl #16
    b3c4:			; <UNDEFINED> instruction: 0x4602699b
    b3c8:			; <UNDEFINED> instruction: 0xf0002b00
    b3cc:	stmdbmi	sp!, {r0, r1, r7, pc}^
    b3d0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b3d4:			; <UNDEFINED> instruction: 0xff16f7fb
    b3d8:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    b3dc:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    b3e0:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    b3e4:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    b3e8:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    b3ec:	blcs	1cbfc <pclose@plt+0x19d54>
    b3f0:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    b3f4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b3f8:			; <UNDEFINED> instruction: 0xff04f7fb
    b3fc:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    b400:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    b404:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    b408:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    b40c:	svcge	0x0071f47f
    b410:			; <UNDEFINED> instruction: 0x4602699b
    b414:	suble	r2, pc, r0, lsl #22
    b418:	ldrmi	r4, [r8], -r0, ror #18
    b41c:			; <UNDEFINED> instruction: 0xf7fb4479
    b420:	blmi	180afec <pclose@plt+0x1808144>
    b424:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    b428:	blmi	17ba850 <pclose@plt+0x17b79a8>
    b42c:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    b430:			; <UNDEFINED> instruction: 0xf47f2800
    b434:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    b438:	blcs	1cc48 <pclose@plt+0x19da0>
    b43c:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    b440:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b444:	mrc2	7, 6, pc, cr14, cr11, {7}
    b448:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    b44c:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    b450:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    b454:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    b458:	svcge	0x004bf47f
    b45c:			; <UNDEFINED> instruction: 0x4602699b
    b460:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    b464:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b468:	mcr2	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    b46c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    b470:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    b474:			; <UNDEFINED> instruction: 0x4602699b
    b478:	suble	r2, r0, r0, lsl #22
    b47c:	ldrmi	r4, [r8], -pc, asr #18
    b480:			; <UNDEFINED> instruction: 0xf7fb4479
    b484:	blmi	13caf88 <pclose@plt+0x13c80e0>
    b488:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    b48c:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    b490:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    b494:			; <UNDEFINED> instruction: 0xf7fb4478
    b498:			; <UNDEFINED> instruction: 0xe7e7feb5
    b49c:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    b4a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b4a4:	mcr2	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    b4a8:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    b4ac:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    b4b0:			; <UNDEFINED> instruction: 0xf7fb4478
    b4b4:	strb	pc, [r7, r7, lsr #29]	; <UNPREDICTABLE>
    b4b8:	stmdami	r9, {r3, r6, r8, fp, lr}^
    b4bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b4c0:	mcr2	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    b4c4:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    b4c8:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    b4cc:			; <UNDEFINED> instruction: 0xf7fb4478
    b4d0:			; <UNDEFINED> instruction: 0xe75bfe99
    b4d4:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    b4d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b4dc:	mrc2	7, 4, pc, cr2, cr11, {7}
    b4e0:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    b4e4:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    b4e8:			; <UNDEFINED> instruction: 0xf7fb4478
    b4ec:	strb	pc, [r0, -fp, lsl #29]!	; <UNPREDICTABLE>
    b4f0:	stmdami	r3, {r1, r6, r8, fp, lr}^
    b4f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b4f8:	mcr2	7, 4, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    b4fc:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    b500:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    b504:			; <UNDEFINED> instruction: 0xf7fb4478
    b508:			; <UNDEFINED> instruction: 0xe7bcfe7d
    b50c:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    b510:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b514:	mrc2	7, 3, pc, cr6, cr11, {7}
    b518:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    b51c:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    b520:			; <UNDEFINED> instruction: 0xf7fb4478
    b524:	ldrbt	pc, [r4], pc, ror #28	; <UNPREDICTABLE>
    b528:	vpmin.s8	d20, d0, d28
    b52c:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    b530:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b534:			; <UNDEFINED> instruction: 0xf7fe3214
    b538:	svclt	0x0000fdfb
    b53c:			; <UNDEFINED> instruction: 0x0001d3b4
    b540:	andeq	sp, r1, ip, lsl #7
    b544:	andeq	sp, r1, lr, ror r3
    b548:	muleq	r0, r0, lr
    b54c:	andeq	sp, r1, r0, ror #6
    b550:	andeq	sp, r1, r0, asr r3
    b554:	andeq	r9, r0, r2, lsl #29
    b558:	andeq	sp, r1, r2, lsr r3
    b55c:	andeq	sp, r1, sl, lsr #6
    b560:	andeq	r9, r0, ip, ror #28
    b564:	andeq	sp, r1, ip, lsl #6
    b568:	andeq	sp, r1, r4, lsl #6
    b56c:	andeq	r9, r0, sl, asr lr
    b570:	andeq	sp, r1, r6, ror #5
    b574:	ldrdeq	sp, [r1], -lr
    b578:	andeq	r9, r0, r8, ror lr
    b57c:	andeq	sp, r1, r0, asr #5
    b580:			; <UNDEFINED> instruction: 0x0001d2b8
    b584:	andeq	r9, r0, r2, lsl #29
    b588:	muleq	r1, sl, r2
    b58c:	muleq	r1, r2, r2
    b590:	andeq	r9, r0, r2, ror lr
    b594:	andeq	sp, r1, r6, ror r2
    b598:	andeq	sp, r1, lr, ror #4
    b59c:	andeq	r9, r0, r4, ror #28
    b5a0:	andeq	sp, r1, r0, asr r2
    b5a4:	andeq	sp, r1, r8, asr #4
    b5a8:	andeq	r9, r0, lr, ror #28
    b5ac:	andeq	sp, r1, sl, lsr #4
    b5b0:	andeq	sp, r1, r2, lsr #4
    b5b4:	andeq	r9, r0, r6, lsr #27
    b5b8:	andeq	sp, r1, r6, lsl #4
    b5bc:	strdeq	r9, [r0], -r4
    b5c0:	andeq	sp, r1, ip, ror #3
    b5c4:	andeq	r9, r0, r2, lsl #27
    b5c8:	andeq	r9, r0, r4, asr ip
    b5cc:	andeq	r9, r0, r4, lsr sp
    b5d0:	andeq	r9, r0, sl, ror #23
    b5d4:	andeq	r9, r0, r2, lsl lr
    b5d8:	ldrdeq	r9, [r0], -ip
    b5dc:	andeq	r9, r0, r0, ror #27
    b5e0:	andeq	r9, r0, lr, asr #23
    b5e4:	andeq	r9, r0, lr, lsr #26
    b5e8:	andeq	r9, r0, ip, lsl ip
    b5ec:	andeq	r9, r0, r8, lsl #27
    b5f0:			; <UNDEFINED> instruction: 0x00009bb2
    b5f4:	andeq	r9, r0, sl, asr sp
    b5f8:	andeq	r9, r0, r0, lsl #24
    b5fc:	andeq	r9, r0, r8, ror sp
    b600:	muleq	r0, r6, fp
    b604:	andeq	r9, r0, r6, ror sp
    b608:	andeq	r9, r0, r8, lsl #23
    b60c:			; <UNDEFINED> instruction: 0x00009cb0
    b610:	ldrdeq	r9, [r0], -r6
    b614:	muleq	r0, r2, ip
    b618:	andeq	r9, r0, ip, ror #22
    b61c:	andeq	r9, r0, r8, lsr #27
    b620:	andeq	r9, r0, lr, lsl ip
    b624:			; <UNDEFINED> instruction: 0xf7ff2001
    b628:	svclt	0x0000bb57
    b62c:	svcmi	0x00f0e92d
    b630:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
    b634:			; <UNDEFINED> instruction: 0xf1b8b083
    b638:	tstls	r1, r8, lsl #30
    b63c:	sbchi	pc, sl, r0, lsl #1
    b640:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    b644:	bicmi	pc, sp, #76, 12	; 0x4c00000
    b648:	bicmi	pc, ip, #204, 12	; 0xcc00000
    b64c:	blx	fe8dd05a <pclose@plt+0xfe8da1b2>
    b650:	ldmeq	fp, {r3, r8, r9, sp}
    b654:	strmi	r0, [r3], #-152	; 0xffffff68
    b658:	movweq	lr, #15272	; 0x3ba8
    b65c:	blcs	9c6c4 <pclose@plt+0x9981c>
    b660:	movwcs	fp, #3980	; 0xf8c
    b664:	bl	d4270 <pclose@plt+0xd13c8>
    b668:			; <UNDEFINED> instruction: 0xf7f60040
    b66c:			; <UNDEFINED> instruction: 0x4603ef70
    b670:	stmdacs	r0, {ip, pc}
    b674:	adchi	pc, sl, r0
    b678:	svceq	0x0004f1b8
    b67c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    b680:			; <UNDEFINED> instruction: 0xf1094c89
    b684:	movwcc	r0, #33029	; 0x8105
    b688:			; <UNDEFINED> instruction: 0xf811447c
    b68c:			; <UNDEFINED> instruction: 0xf1a86c04
    b690:			; <UNDEFINED> instruction: 0xf8110805
    b694:			; <UNDEFINED> instruction: 0xf1b80c02
    b698:			; <UNDEFINED> instruction: 0xf8110f04
    b69c:	strmi	ip, [r9], r5, lsl #24
    b6a0:	stccs	8, cr15, [r3], {17}
    b6a4:	strne	lr, [r6, #-2639]	; 0xfffff5b1
    b6a8:	stcvc	8, cr15, [r1], {17}
    b6ac:	ldreq	pc, [r0, #-5]
    b6b0:			; <UNDEFINED> instruction: 0x0e8cea4f
    b6b4:	beq	ff045ff8 <pclose@plt+0xff043150>
    b6b8:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
    b6bc:	subeq	lr, r2, #323584	; 0x4f000
    b6c0:	cdpeq	0, 1, cr15, cr12, cr14, {0}
    b6c4:	andseq	pc, lr, #2
    b6c8:	beq	6476f8 <pclose@plt+0x644850>
    b6cc:	vfnmane.f32	s28, s12, s28
    b6d0:	sbcsne	lr, r0, #270336	; 0x42000
    b6d4:	bne	1606004 <pclose@plt+0x160315c>
    b6d8:	vldmiaeq	ip, {s29-s107}
    b6dc:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
    b6e0:	addeq	pc, r4, r0, asr #7
    b6e4:	ldreq	pc, [pc, -r7]
    b6e8:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
    b6ec:			; <UNDEFINED> instruction: 0xf814469b
    b6f0:			; <UNDEFINED> instruction: 0xf101e00e
    b6f4:	stfpls	f0, [r6, #20]!
    b6f8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    b6fc:	stcpl	13, cr5, [r2], #404	; 0x194
    b700:			; <UNDEFINED> instruction: 0xf8145c20
    b704:	stclpl	0, cr10, [r7, #40]!	; 0x28
    b708:	ldcgt	8, cr15, [r0], {3}
    b70c:	stc	8, cr15, [pc], {3}
    b710:	stcvs	8, cr15, [lr], {3}
    b714:	stcpl	8, cr15, [sp], {3}
    b718:	stccs	8, cr15, [ip], {3}
    b71c:	stceq	8, cr15, [fp], {3}
    b720:	stcge	8, cr15, [sl], {3}
    b724:	stcvc	8, cr15, [r9], {3}
    b728:			; <UNDEFINED> instruction: 0xf108d8af
    b72c:			; <UNDEFINED> instruction: 0xf1b838ff
    b730:	vmax.f32	d0, d0, d3
    b734:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    b738:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
    b73c:			; <UNDEFINED> instruction: 0xf8990287
    b740:			; <UNDEFINED> instruction: 0xf10b6000
    b744:			; <UNDEFINED> instruction: 0xf8990007
    b748:			; <UNDEFINED> instruction: 0xf8995001
    b74c:	adcseq	r2, r4, r2
    b750:			; <UNDEFINED> instruction: 0xf8994b56
    b754:			; <UNDEFINED> instruction: 0x012f1003
    b758:	ldreq	pc, [ip], #-4
    b75c:	b	111c950 <pclose@plt+0x1119aa8>
    b760:			; <UNDEFINED> instruction: 0xf0071495
    b764:	vorr.i32	d16, #-805306368	; 0xd0000000
    b768:	b	11ccc80 <pclose@plt+0x11c9dd8>
    b76c:	subseq	r1, r2, r2, lsl r7
    b770:			; <UNDEFINED> instruction: 0xf81308f6
    b774:			; <UNDEFINED> instruction: 0xf002c005
    b778:	sbceq	r0, sp, lr, lsl r2
    b77c:	sbcsne	lr, r1, #270336	; 0x42000
    b780:	ldreq	pc, [r8, #-5]
    b784:	orreq	pc, r4, r1, asr #7
    b788:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    b78c:	ldcpl	13, cr5, [lr, #112]	; 0x70
    b790:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
    b794:			; <UNDEFINED> instruction: 0xf88b5c5b
    b798:			; <UNDEFINED> instruction: 0xf88b4001
    b79c:			; <UNDEFINED> instruction: 0xf88b6000
    b7a0:			; <UNDEFINED> instruction: 0xf88bc002
    b7a4:			; <UNDEFINED> instruction: 0xf88b7003
    b7a8:			; <UNDEFINED> instruction: 0xf88be004
    b7ac:			; <UNDEFINED> instruction: 0xf88b2006
    b7b0:	blls	577cc <pclose@plt+0x54924>
    b7b4:	bicmi	pc, sp, ip, asr #12
    b7b8:	bicmi	pc, ip, ip, asr #13
    b7bc:	movwcc	r2, #16896	; 0x4200
    b7c0:	blx	fe8677d2 <pclose@plt+0xfe86492a>
    b7c4:	stmdbls	r0, {r0, r1, r8, r9, ip}
    b7c8:	strbpl	r0, [sl], #2203	; 0x89b
    b7cc:	andlt	r9, r3, r0, lsl #16
    b7d0:	svchi	0x00f0e8bd
    b7d4:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7d8:	andls	r2, r0, #0, 4
    b7dc:	andvs	r2, r3, r6, lsl r3
    b7e0:	andlt	r9, r3, r0, lsl #16
    b7e4:	svchi	0x00f0e8bd
    b7e8:	mulcs	r0, r9, r8
    b7ec:	blmi	c1d154 <pclose@plt+0xc1a2ac>
    b7f0:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
    b7f4:			; <UNDEFINED> instruction: 0xf00108d2
    b7f8:	ldfpls	f0, [sl], {28}
    b7fc:			; <UNDEFINED> instruction: 0xf8005c5b
    b800:			; <UNDEFINED> instruction: 0xf88b2b02
    b804:	ldrb	r3, [r4, r1]
    b808:	mulmi	r0, r9, r8
    b80c:	andeq	pc, r4, fp, lsl #2
    b810:	mulcs	r1, r9, r8
    b814:	adceq	r4, r1, r7, lsr #22
    b818:	tsteq	r5, r4, ror #17
    b81c:	tsteq	ip, r1	; <UNPREDICTABLE>
    b820:	b	105ca14 <pclose@plt+0x1059b6c>
    b824:			; <UNDEFINED> instruction: 0xf0051192
    b828:	vorr.i32	d16, #10485760	; 0x00a00000
    b82c:	lfmpl	f0, 2, [lr], {68}	; 0x44
    b830:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
    b834:			; <UNDEFINED> instruction: 0xf88b5c9b
    b838:			; <UNDEFINED> instruction: 0xf88b6001
    b83c:			; <UNDEFINED> instruction: 0xf88b4000
    b840:			; <UNDEFINED> instruction: 0xf88b1003
    b844:	ldr	r3, [r4, r2]!
    b848:	mulne	r1, r9, r8
    b84c:	andeq	pc, r5, fp, lsl #2
    b850:	mulvs	r0, r9, r8
    b854:	mulcs	r2, r9, r8
    b858:	blmi	5cbc90 <pclose@plt+0x5c8de8>
    b85c:			; <UNDEFINED> instruction: 0xf00400b5
    b860:	b	110c8a8 <pclose@plt+0x1109a00>
    b864:			; <UNDEFINED> instruction: 0xf0051412
    b868:	subseq	r0, r2, ip, lsl r5
    b86c:	b	115ca60 <pclose@plt+0x1159bb8>
    b870:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
    b874:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
    b878:	andseq	pc, lr, #2
    b87c:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
    b880:	ldcpl	13, cr5, [sl], {157}	; 0x9d
    b884:			; <UNDEFINED> instruction: 0xf88b5c5b
    b888:			; <UNDEFINED> instruction: 0xf88b7001
    b88c:			; <UNDEFINED> instruction: 0xf88b5000
    b890:			; <UNDEFINED> instruction: 0xf88b4003
    b894:			; <UNDEFINED> instruction: 0xf88b2004
    b898:	str	r3, [sl, r2]
    b89c:	ldrdlt	pc, [r0], -sp
    b8a0:	ldrbmi	lr, [r8], -r3, asr #14
    b8a4:	svclt	0x0000e785
    b8a8:	andeq	r9, r0, r8, ror ip
    b8ac:	andeq	r9, r0, r4, lsr #23
    b8b0:	andeq	r9, r0, lr, lsl #22
    b8b4:	andeq	r9, r0, r0, ror #21
    b8b8:	muleq	r0, r4, sl
    b8bc:			; <UNDEFINED> instruction: 0xf8dfb40f
    b8c0:	strlt	ip, [r0, #-92]	; 0xffffffa4
    b8c4:	bge	1b7ae0 <pclose@plt+0x1b4c38>
    b8c8:	ldrbtmi	r4, [ip], #2837	; 0xb15
    b8cc:			; <UNDEFINED> instruction: 0xf852a802
    b8d0:			; <UNDEFINED> instruction: 0xf85c1b04
    b8d4:	ldmdavs	fp, {r0, r1, ip, sp}
    b8d8:			; <UNDEFINED> instruction: 0xf04f9303
    b8dc:	andls	r0, r1, #0, 6
    b8e0:	ldmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b8e4:	blle	3558ec <pclose@plt+0x352a44>
    b8e8:	blmi	35e128 <pclose@plt+0x35b280>
    b8ec:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    b8f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b8f4:	subsmi	r9, sl, r3, lsl #22
    b8f8:	andlt	sp, r5, lr, lsl #2
    b8fc:	bl	149a78 <pclose@plt+0x146bd0>
    b900:	ldrbmi	fp, [r0, -r4]!
    b904:	stmia	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b908:			; <UNDEFINED> instruction: 0xf7f76800
    b90c:			; <UNDEFINED> instruction: 0x4601e832
    b910:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    b914:	blx	ff2c9914 <pclose@plt+0xff2c6a6c>
    b918:	svc	0x001cf7f6
    b91c:			; <UNDEFINED> instruction: 0x0001c3b2
    b920:	andeq	r0, r0, ip, lsr #6
    b924:	muleq	r1, r0, r3
    b928:	andeq	r9, r0, lr, lsl #20
    b92c:			; <UNDEFINED> instruction: 0xf8dfb40f
    b930:	strlt	ip, [r0, #-76]	; 0xffffffb4
    b934:	bge	1b7b50 <pclose@plt+0x1b4ca8>
    b938:	ldrbtmi	r4, [ip], #2833	; 0xb11
    b93c:			; <UNDEFINED> instruction: 0xf852a802
    b940:			; <UNDEFINED> instruction: 0xf85c1b04
    b944:	ldmdavs	fp, {r0, r1, ip, sp}
    b948:			; <UNDEFINED> instruction: 0xf04f9303
    b94c:	andls	r0, r1, #0, 6
    b950:	ldm	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b954:	blmi	29e188 <pclose@plt+0x29b2e0>
    b958:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b95c:	svclt	0x00ac2800
    b960:	andcs	r9, r0, r2, lsl #16
    b964:	blls	e59d4 <pclose@plt+0xe2b2c>
    b968:	qaddle	r4, sl, r4
    b96c:			; <UNDEFINED> instruction: 0xf85db005
    b970:	andlt	lr, r4, r4, lsl #22
    b974:			; <UNDEFINED> instruction: 0xf7f64770
    b978:	svclt	0x0000eeee
    b97c:	andeq	ip, r1, r2, asr #6
    b980:	andeq	r0, r0, ip, lsr #6
    b984:	andeq	ip, r1, r4, lsr #6
    b988:			; <UNDEFINED> instruction: 0x4604b510
    b98c:	teqlt	r8, r0, lsl #17
    b990:			; <UNDEFINED> instruction: 0xf0046821
    b994:	stmiavs	r0!, {r0, r6, fp, ip, sp, lr, pc}
    b998:	mcr	7, 5, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    b99c:	adcvs	r2, r3, r0, lsl #6
    b9a0:			; <UNDEFINED> instruction: 0xf7f768e0
    b9a4:	andcs	lr, r0, r6, lsr #19
    b9a8:	svclt	0x0000bd10
    b9ac:			; <UNDEFINED> instruction: 0x4604b510
    b9b0:	strmi	r2, [r8], -r0, lsl #6
    b9b4:	eorvs	r6, r3, r1, rrx
    b9b8:			; <UNDEFINED> instruction: 0xf7f660e3
    b9bc:	adcvs	lr, r0, r8, asr #27
    b9c0:	ldfltd	f3, [r0, #-0]
    b9c4:	stm	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b9c8:	rscvs	r6, r3, r3, lsl #16
    b9cc:	svclt	0x0000bd10
    b9d0:			; <UNDEFINED> instruction: 0x4604b510
    b9d4:	strmi	r2, [r8], -r0, lsl #6
    b9d8:	eorvs	r6, r3, r1, rrx
    b9dc:			; <UNDEFINED> instruction: 0xf7f660e3
    b9e0:	umlalvs	lr, r0, r6, pc	; <UNPREDICTABLE>
    b9e4:	ldfltd	f3, [r0, #-0]
    b9e8:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b9ec:	rscvs	r6, r3, r3, lsl #16
    b9f0:	svclt	0x0000bd10
    b9f4:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
    b9f8:	addmi	r6, sl, #131072	; 0x20000
    b9fc:	andvs	sp, r3, r2, lsl #16
    ba00:			; <UNDEFINED> instruction: 0x47704770
    ba04:	bne	14a5c18 <pclose@plt+0x14a2d70>
    ba08:	ldrmi	r6, [r9], #-2
    ba0c:			; <UNDEFINED> instruction: 0xf7f64618
    ba10:	svclt	0x0000be1f
    ba14:			; <UNDEFINED> instruction: 0xf382fab2
    ba18:			; <UNDEFINED> instruction: 0x4604b570
    ba1c:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
    ba20:	svclt	0x00182800
    ba24:	tstlt	r3, r1, lsl #6
    ba28:			; <UNDEFINED> instruction: 0x4615bd70
    ba2c:	andcc	lr, r0, #212, 18	; 0x350000
    ba30:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
    ba34:	addsmi	r1, r1, #1458176	; 0x164000
    ba38:			; <UNDEFINED> instruction: 0xf505d308
    ba3c:	ldrmi	r6, [r1], #-384	; 0xfffffe80
    ba40:			; <UNDEFINED> instruction: 0xf7f76061
    ba44:	ldrsblt	lr, [r0, #-132]	; 0xffffff7c
    ba48:	adcvs	r6, r0, r3, lsr #16
    ba4c:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
    ba50:			; <UNDEFINED> instruction: 0xf7f64631
    ba54:	stmdavs	r2!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    ba58:	eorvs	r4, r2, sl, lsr #8
    ba5c:			; <UNDEFINED> instruction: 0xf7f7bd70
    ba60:	stmdavs	r1!, {r1, r3, r4, r5, fp, sp, lr, pc}
    ba64:	stmiavs	r0!, {r0, r1, fp, sp, lr}
    ba68:	svclt	0x00082b00
    ba6c:	rscvs	r2, r3, ip, lsl #6
    ba70:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ba74:	svclt	0x00d0f003
    ba78:	strlt	fp, [r8, #-289]	; 0xfffffedf
    ba7c:			; <UNDEFINED> instruction: 0xffcaf7ff
    ba80:	stclt	0, cr2, [r8, #-0]
    ba84:	ldrbmi	r2, [r0, -r0]!
    ba88:	addlt	fp, r2, r0, lsl r5
    ba8c:	strmi	r4, [r8], -r4, lsl #12
    ba90:			; <UNDEFINED> instruction: 0xf7f69101
    ba94:	stmdbls	r1, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    ba98:	strtmi	r4, [r0], -r2, lsl #12
    ba9c:	pop	{r1, ip, sp, pc}
    baa0:			; <UNDEFINED> instruction: 0xf7ff4010
    baa4:	svclt	0x0000bfb7
    baa8:			; <UNDEFINED> instruction: 0xf8dfb40e
    baac:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
    bab0:	bge	277cd4 <pclose@plt+0x274e2c>
    bab4:	ldrbtmi	r4, [ip], #2843	; 0xb1b
    bab8:			; <UNDEFINED> instruction: 0xf8524604
    babc:	stmdage	r4, {r2, r8, r9, fp, ip}
    bac0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    bac4:	movwls	r6, #22555	; 0x581b
    bac8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bacc:			; <UNDEFINED> instruction: 0xf7f79203
    bad0:	stmdacs	r0, {r2, r3, r4, r5, fp, sp, lr, pc}
    bad4:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    bad8:	tstls	r1, r8, lsl #12
    badc:	svc	0x00b6f7f6
    bae0:	strmi	r9, [r2], -r1, lsl #18
    bae4:			; <UNDEFINED> instruction: 0xf7ff4620
    bae8:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    baec:	ldcl	7, cr15, [lr, #984]!	; 0x3d8
    baf0:	blmi	31e32c <pclose@plt+0x31b484>
    baf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    baf8:	blls	165b68 <pclose@plt+0x162cc0>
    bafc:	qaddle	r4, sl, ip
    bb00:	pop	{r0, r1, r2, ip, sp, pc}
    bb04:	andlt	r4, r3, r0, lsl r0
    bb08:			; <UNDEFINED> instruction: 0xf7f64770
    bb0c:	stmdavs	r3, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    bb10:	svclt	0x00082b00
    bb14:	rscvs	r2, r3, ip, lsl #6
    bb18:			; <UNDEFINED> instruction: 0xf7f6e7ea
    bb1c:	svclt	0x0000ee1c
    bb20:	andeq	ip, r1, r6, asr #3
    bb24:	andeq	r0, r0, ip, lsr #6
    bb28:	andeq	ip, r1, r8, lsl #3
    bb2c:	strmi	r6, [r3], -r2, asr #17
    bb30:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
    bb34:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
    bb38:	tstcs	r0, sl
    bb3c:	stmib	r3, {r2, r3, r9, sp}^
    bb40:	ldrbmi	r1, [r0, -r2, lsl #4]!
    bb44:	svclt	0x0000e720
    bb48:	blmi	69e3b4 <pclose@plt+0x69b50c>
    bb4c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    bb50:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    bb54:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    bb58:			; <UNDEFINED> instruction: 0xf04f9301
    bb5c:	mvnlt	r0, r0, lsl #6
    bb60:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
    bb64:	andcs	r6, ip, #65536	; 0x10000
    bb68:	eorvs	r6, r9, r4, lsl #17
    bb6c:	andcc	lr, r2, #192, 18	; 0x300000
    bb70:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
    bb74:	bmi	43a0c0 <pclose@plt+0x437218>
    bb78:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    bb7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bb80:	subsmi	r9, sl, r1, lsl #22
    bb84:			; <UNDEFINED> instruction: 0x4620d111
    bb88:	ldclt	0, cr11, [r0, #-12]!
    bb8c:			; <UNDEFINED> instruction: 0xf7f74620
    bb90:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr, pc}
    bb94:			; <UNDEFINED> instruction: 0x4604bf18
    bb98:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    bb9c:	blcs	1d558 <pclose@plt+0x1a6b0>
    bba0:			; <UNDEFINED> instruction: 0xf7ffd0e0
    bba4:			; <UNDEFINED> instruction: 0x4604fef1
    bba8:			; <UNDEFINED> instruction: 0xf7f6e7e2
    bbac:	svclt	0x0000edd4
    bbb0:	andeq	ip, r1, r0, lsr r1
    bbb4:	andeq	r0, r0, ip, lsr #6
    bbb8:	andeq	ip, r1, r2, lsl #2
    bbbc:	strmi	fp, [r3], -r8, lsl #10
    bbc0:	stmdblt	r0!, {r6, r7, fp, sp, lr}
    bbc4:			; <UNDEFINED> instruction: 0xb1096898
    bbc8:	andvs	r6, fp, fp, lsl r8
    bbcc:			; <UNDEFINED> instruction: 0xf7f7bd08
    bbd0:	mulcs	r0, r0, r8
    bbd4:	svclt	0x0000bd08
    bbd8:	cfstr32mi	mvfx11, [lr], {16}
    bbdc:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    bbe0:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    bbe4:	movwcs	r6, #2144	; 0x860
    bbe8:			; <UNDEFINED> instruction: 0xf7f66023
    bbec:			; <UNDEFINED> instruction: 0xf104efd8
    bbf0:	tstcs	r2, r8, lsl #4
    bbf4:	mcr	7, 2, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    bbf8:	rscsle	r2, r2, r0, lsl #16
    bbfc:	svc	0x006af7f6
    bc00:			; <UNDEFINED> instruction: 0xf7f66800
    bc04:	pop	{r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    bc08:			; <UNDEFINED> instruction: 0x46014010
    bc0c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    bc10:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc14:	andeq	ip, r1, r0, ror #21
    bc18:	andeq	r9, r0, r2, lsr r7
    bc1c:	blmi	5de47c <pclose@plt+0x5db5d4>
    bc20:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    bc24:	addlt	r4, r4, r6, lsl ip
    bc28:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    bc2c:	movwls	r6, #14363	; 0x381b
    bc30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc34:	cmplt	fp, r3, ror #24
    bc38:	lsrslt	r6, r0, #25
    bc3c:	blmi	3de488 <pclose@plt+0x3db5e0>
    bc40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc44:	blls	e5cb4 <pclose@plt+0xe2e0c>
    bc48:	tstle	r3, sl, asr r0
    bc4c:	ldclt	0, cr11, [r0, #-16]
    bc50:			; <UNDEFINED> instruction: 0xf7f74668
    bc54:	cmplt	r8, r8, lsl r9
    bc58:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    bc5c:	blmi	2a4ee4 <pclose@plt+0x2a203c>
    bc60:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    bc64:	stmdacs	r0, {r1, r3, r4, r6, sl, sp, lr}
    bc68:	stmdami	r8, {r3, r5, r6, r7, r8, ip, lr, pc}
    bc6c:			; <UNDEFINED> instruction: 0xe7e54478
    bc70:	ldrb	r6, [r4, r0, lsr #25]!
    bc74:	stcl	7, cr15, [lr, #-984]!	; 0xfffffc28
    bc78:	andeq	ip, r1, sl, asr r0
    bc7c:	andeq	r0, r0, ip, lsr #6
    bc80:	muleq	r1, r2, sl
    bc84:	andeq	ip, r1, ip, lsr r0
    bc88:	andeq	ip, r1, sl, asr sl
    bc8c:	andeq	r9, r0, ip, ror #13
    bc90:	bmi	71e904 <pclose@plt+0x71ba5c>
    bc94:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bc98:	ldmiblt	r9!, {r0, r3, r4, r6, r7, sl, fp, sp, lr}^
    bc9c:	strlt	r6, [r0, #-3355]	; 0xfffff2e5
    bca0:			; <UNDEFINED> instruction: 0xb1a3b083
    bca4:	ldmpl	r3, {r3, r4, r8, r9, fp, lr}^
    bca8:	blmi	625d10 <pclose@plt+0x622e68>
    bcac:	subsvs	r4, r8, fp, ror r4
    bcb0:	ldfvsp	f3, [fp, #-672]	; 0xfffffd60
    bcb4:	ldrmi	fp, [r8, r3, lsl #2]
    bcb8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    bcbc:	blx	9c7ce2 <pclose@plt+0x9c4e3a>
    bcc0:	andcs	r4, r1, #20, 22	; 0x5000
    bcc4:	ldrbvs	r4, [sl], #1147	; 0x47b
    bcc8:			; <UNDEFINED> instruction: 0xf85db003
    bccc:			; <UNDEFINED> instruction: 0xf7fffb04
    bcd0:	ldmdbmi	r1, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    bcd4:			; <UNDEFINED> instruction: 0xf7f74479
    bcd8:			; <UNDEFINED> instruction: 0xe7e6e83e
    bcdc:			; <UNDEFINED> instruction: 0xf7ff4770
    bce0:	mulls	r1, sp, pc	; <UNPREDICTABLE>
    bce4:	mrc	7, 7, APSR_nzcv, cr6, cr6, {7}
    bce8:			; <UNDEFINED> instruction: 0xf7f66800
    bcec:	stmdbls	r1, {r1, r6, r9, sl, fp, sp, lr, pc}
    bcf0:	stmdami	sl, {r1, r9, sl, lr}
    bcf4:			; <UNDEFINED> instruction: 0xf7fe4478
    bcf8:	mulcs	r2, sp, r8
    bcfc:	mcr	7, 4, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    bd00:	andeq	ip, r1, r8, lsr #20
    bd04:	andeq	fp, r1, r6, ror #31
    bd08:	andeq	r0, r0, r0, lsr r3
    bd0c:	andeq	ip, r1, r0, lsl sl
    bd10:			; <UNDEFINED> instruction: 0xffffff1b
    bd14:	strdeq	ip, [r1], -r8
    bd18:	muleq	r0, r0, r6
    bd1c:	andeq	r9, r0, r4, ror r6
    bd20:	strmi	r4, [r3], -r3, lsl #20
    bd24:	ldrbtmi	r1, [sl], #-3161	; 0xfffff3a7
    bd28:	svclt	0x00186d10
    bd2c:			; <UNDEFINED> instruction: 0x47706513
    bd30:	muleq	r1, r6, r9
    bd34:	vmlane.f64	d4, d2, d3
    bd38:	svclt	0x0018447b
    bd3c:	lfmvs	f2, 4, [r8, #4]
    bd40:			; <UNDEFINED> instruction: 0x4770659a
    bd44:	andeq	ip, r1, r4, lsl #19
    bd48:	blmi	678d8c <pclose@plt+0x675ee4>
    bd4c:	bmi	69e1b8 <pclose@plt+0x69b310>
    bd50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    bd54:	addlt	fp, r3, r0, lsr r5
    bd58:	ldcvs	8, cr5, [r9, #552]	; 0x228
    bd5c:	ldmdavs	r2, {r1, r2, r8, sl, fp, ip, pc}
    bd60:			; <UNDEFINED> instruction: 0xf04f9201
    bd64:	stmiblt	r9, {r9}
    bd68:	ldrdlt	r6, [r3, #203]!	; 0xcb
    bd6c:	blge	1dedc0 <pclose@plt+0x1dbf18>
    bd70:	tstcs	r1, sl, lsr #12
    bd74:	movwls	r4, #1148	; 0x47c
    bd78:			; <UNDEFINED> instruction: 0xf7f66860
    bd7c:	stclvs	14, cr14, [r3]
    bd80:	stmdavs	r0!, {r1, r9, sl, lr}^
    bd84:	strbvs	r4, [r3, #1043]!	; 0x413
    bd88:	mrrc	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
    bd8c:	blmi	29e5c4 <pclose@plt+0x29b71c>
    bd90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd94:	blls	65e04 <pclose@plt+0x62f5c>
    bd98:	qaddle	r4, sl, r7
    bd9c:	pop	{r0, r1, ip, sp, pc}
    bda0:	andlt	r4, r4, r0, lsr r0
    bda4:			; <UNDEFINED> instruction: 0xf7ff4770
    bda8:			; <UNDEFINED> instruction: 0xe7dfff73
    bdac:	ldcl	7, cr15, [r2], {246}	; 0xf6
    bdb0:	andeq	ip, r1, ip, ror #18
    bdb4:	andeq	fp, r1, sl, lsr #30
    bdb8:	andeq	r0, r0, ip, lsr #6
    bdbc:	andeq	ip, r1, r8, asr #18
    bdc0:	andeq	fp, r1, ip, ror #29
    bdc4:	svcmi	0x00f0e92d
    bdc8:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    bdcc:	ldmdbmi	lr!, {r1, r8, r9, fp, pc}^
    bdd0:	ldrbtmi	r4, [r9], #-2686	; 0xfffff582
    bdd4:	addslt	r4, r3, lr, ror fp
    bdd8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    bddc:	andsls	r6, r1, #1179648	; 0x120000
    bde0:	andeq	pc, r0, #79	; 0x4f
    bde4:	bcs	27254 <pclose@plt+0x243ac>
    bde8:	rschi	pc, r7, r0, asr #32
    bdec:	stccs	13, cr6, [r0], {156}	; 0x9c
    bdf0:	sbcshi	pc, ip, r0, asr #32
    bdf4:			; <UNDEFINED> instruction: 0x46056cdb
    bdf8:	rsbsle	r2, r4, r0, lsl #22
    bdfc:	ldrsbls	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    be00:	ldmdami	r5!, {r0, r3, r5, r9, sl, lr}^
    be04:	ldrbtmi	r2, [r9], #768	; 0x300
    be08:			; <UNDEFINED> instruction: 0xf8c94478
    be0c:			; <UNDEFINED> instruction: 0xf7ff305c
    be10:	mlascs	r2, fp, pc, pc	; <UNPREDICTABLE>
    be14:	bl	1fc9df4 <pclose@plt+0x1fc6f4c>
    be18:	ldrdvs	pc, [r4], -r9
    be1c:			; <UNDEFINED> instruction: 0xf1b84605
    be20:	cmnle	r4, r0, lsl #30
    be24:			; <UNDEFINED> instruction: 0xf10d4b6d
    be28:			; <UNDEFINED> instruction: 0xf8df0940
    be2c:			; <UNDEFINED> instruction: 0x2732b1b4
    be30:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    be34:	ldrbtmi	r4, [fp], #1147	; 0x47b
    be38:	bcc	447660 <pclose@plt+0x4447b8>
    be3c:	strd	r4, [r8], -sl
    be40:	stcle	14, cr2, [lr, #-640]!	; 0xfffffd80
    be44:	adcmi	r1, r3, #1968	; 0x7b0
    be48:	strpl	sp, [lr, #-3360]!	; 0xfffff2e0
    be4c:			; <UNDEFINED> instruction: 0xf8da3401
    be50:	ldrtmi	r6, [r0], -r4
    be54:	mcr	7, 5, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    be58:	strbmi	r2, [r9], -r1, lsl #4
    be5c:	bl	ff649e3c <pclose@plt+0xff646f94>
    be60:			; <UNDEFINED> instruction: 0xd1262801
    be64:	umaalvs	pc, r0, sp, r8	; <UNPREDICTABLE>
    be68:	eorle	r2, r9, sl, lsl #28
    be6c:	svceq	0x0000f1b8
    be70:			; <UNDEFINED> instruction: 0xf8dbd104
    be74:	movwcc	r3, #4188	; 0x105c
    be78:	subscc	pc, ip, fp, asr #17
    be7c:	andle	r2, ip, r4, lsl #28
    be80:	bicsle	r2, sp, r9, lsl #28
    be84:			; <UNDEFINED> instruction: 0x26201e7b
    be88:	lfmle	f4, 2, [lr], {163}	; 0xa3
    be8c:			; <UNDEFINED> instruction: 0x46283732
    be90:			; <UNDEFINED> instruction: 0xf7f64639
    be94:	strmi	lr, [r5], -r8, asr #26
    be98:	mrc	7, 0, lr, cr8, cr7, {6}
    be9c:			; <UNDEFINED> instruction: 0xf7fd0a10
    bea0:			; <UNDEFINED> instruction: 0xf7f6ff97
    bea4:	stmdavs	r3, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    bea8:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    beac:	strble	r0, [r9, #1947]	; 0x79b
    beb0:			; <UNDEFINED> instruction: 0xf89de7cd
    beb4:	blcs	297fbc <pclose@plt+0x295114>
    beb8:	strcs	fp, [r1], #-3870	; 0xfffff0e2
    bebc:	eorvc	r2, fp, r4, lsl #6
    bec0:	svceq	0x0000f1b8
    bec4:	bmi	1240314 <pclose@plt+0x123d46c>
    bec8:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    becc:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    bed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bed4:	subsmi	r9, sl, r1, lsl fp
    bed8:			; <UNDEFINED> instruction: 0x4628d15c
    bedc:	ldc	0, cr11, [sp], #76	; 0x4c
    bee0:	pop	{r1, r8, r9, fp, pc}
    bee4:			; <UNDEFINED> instruction: 0xf7ff8ff0
    bee8:			; <UNDEFINED> instruction: 0xe787fed3
    beec:	ldrbtmi	r4, [lr], #-3647	; 0xfffff1c1
    bef0:			; <UNDEFINED> instruction: 0xf7f66870
    bef4:			; <UNDEFINED> instruction: 0xf106ee54
    bef8:	tstcs	r2, r8, lsl #4
    befc:	stcl	7, cr15, [r2], {246}	; 0xf6
    bf00:	teqle	ip, r0, lsl #16
    bf04:	andcs	r4, r0, #59392	; 0xe800
    bf08:	andsvs	r4, sl, fp, ror r4
    bf0c:			; <UNDEFINED> instruction: 0xf109e7db
    bf10:	ldrtmi	r0, [r0], -r8, lsl #14
    bf14:	mcr	7, 2, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    bf18:			; <UNDEFINED> instruction: 0xf7f64639
    bf1c:	stmdacs	r0, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    bf20:			; <UNDEFINED> instruction: 0x46bcd13a
    bf24:	mvfeqs	f7, #5.0
    bf28:			; <UNDEFINED> instruction: 0x000fe8bc
    bf2c:			; <UNDEFINED> instruction: 0xf8c92701
    bf30:	stmia	lr!, {ip, sp, lr}
    bf34:	ldm	ip!, {r0, r1, r2, r3}
    bf38:	svcls	0x0004000f
    bf3c:	ldrbeq	pc, [r8, -r7, lsr #32]!	; <UNPREDICTABLE>
    bf40:	andeq	lr, pc, lr, lsr #17
    bf44:			; <UNDEFINED> instruction: 0x000fe8bc
    bf48:	andeq	lr, pc, lr, lsr #17
    bf4c:	muleq	r7, ip, r8
    bf50:	andeq	lr, r7, lr, lsl #17
    bf54:	smladxls	r4, r0, r6, r4
    bf58:	mcr	7, 1, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    bf5c:	tstcs	r2, r1, lsl #20
    bf60:	ldc	7, cr15, [r0], {246}	; 0xf6
    bf64:			; <UNDEFINED> instruction: 0xf43f2800
    bf68:			; <UNDEFINED> instruction: 0xf7f6af5d
    bf6c:	stmdavs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    bf70:	ldcl	7, cr15, [lr], #984	; 0x3d8
    bf74:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    bf78:			; <UNDEFINED> instruction: 0xf7fd4478
    bf7c:			; <UNDEFINED> instruction: 0xf7f6ff97
    bf80:	stmdavs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    bf84:	ldcl	7, cr15, [r4], #984	; 0x3d8
    bf88:	ldmdami	fp, {r0, r9, sl, lr}
    bf8c:			; <UNDEFINED> instruction: 0xf7fd4478
    bf90:	sbfx	pc, r1, #30, #24
    bf94:	bl	ff7c9f74 <pclose@plt+0xff7c70cc>
    bf98:	ldc	7, cr15, [ip, #984]	; 0x3d8
    bf9c:			; <UNDEFINED> instruction: 0xf7f66800
    bfa0:	strmi	lr, [r1], -r8, ror #25
    bfa4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    bfa8:			; <UNDEFINED> instruction: 0xff80f7fd
    bfac:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    bfb0:			; <UNDEFINED> instruction: 0xff40f7fd
    bfb4:			; <UNDEFINED> instruction: 0xf7f62002
    bfb8:	ldmdami	r2, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    bfbc:			; <UNDEFINED> instruction: 0xf7fd4478
    bfc0:	andcs	pc, r2, r9, lsr pc	; <UNPREDICTABLE>
    bfc4:	ldc	7, cr15, [lr, #-984]	; 0xfffffc28
    bfc8:	andeq	fp, r1, sl, lsr #29
    bfcc:	andeq	r0, r0, ip, lsr #6
    bfd0:	andeq	ip, r1, r2, ror #17
    bfd4:			; <UNDEFINED> instruction: 0x0001c8b6
    bfd8:			; <UNDEFINED> instruction: 0x00009cb8
    bfdc:	andeq	r9, r0, ip, asr #11
    bfe0:	andeq	ip, r1, r6, lsl #17
    bfe4:	andeq	ip, r1, r0, lsl #17
    bfe8:	andeq	fp, r1, lr, lsr #27
    bfec:	andeq	ip, r1, lr, asr #15
    bff0:			; <UNDEFINED> instruction: 0x0001c7b4
    bff4:	andeq	r9, r0, r8, asr #7
    bff8:			; <UNDEFINED> instruction: 0x000093b4
    bffc:	andeq	r9, r0, r2, asr #8
    c000:	andeq	r9, r0, r2, lsl #8
    c004:	andeq	r9, r0, r4, asr #7
    c008:	bmi	779048 <pclose@plt+0x7761a0>
    c00c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    c010:	addlt	fp, r2, r0, lsr r5
    c014:	stcls	8, cr5, [r5, #-844]	; 0xfffffcb4
    c018:	movwls	r6, #6171	; 0x181b
    c01c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c020:	blmi	67ac68 <pclose@plt+0x677dc0>
    c024:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
    c028:			; <UNDEFINED> instruction: 0x6cdbb98a
    c02c:	ldcmi	3, cr11, [r7], {19}
    c030:	strtmi	sl, [sl], -r6, lsl #22
    c034:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    c038:	stmdavs	r0!, {r8, r9, ip, pc}^
    c03c:	ldc	7, cr15, [lr], {246}	; 0xf6
    c040:	strmi	r6, [r2], -r3, ror #27
    c044:	ldrmi	r6, [r3], #-2144	; 0xfffff7a0
    c048:			; <UNDEFINED> instruction: 0xf7f665e3
    c04c:	bmi	446c14 <pclose@plt+0x443d6c>
    c050:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    c054:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c058:	subsmi	r9, sl, r1, lsl #22
    c05c:	andlt	sp, r2, sp, lsl #2
    c060:	ldrhtmi	lr, [r0], -sp
    c064:	ldrbmi	fp, [r0, -r3]!
    c068:	strtmi	sl, [r9], -r6, lsl #20
    c06c:			; <UNDEFINED> instruction: 0xf7f69200
    c070:	strb	lr, [ip, r4, asr #21]!
    c074:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    c078:			; <UNDEFINED> instruction: 0xf7f6e7d9
    c07c:	svclt	0x0000eb6c
    c080:	andeq	fp, r1, lr, ror #24
    c084:	andeq	r0, r0, ip, lsr #6
    c088:	muleq	r1, r8, r6
    c08c:	andeq	ip, r1, r6, lsl #13
    c090:	andeq	fp, r1, sl, lsr #24
    c094:	mvnsmi	lr, #737280	; 0xb4000
    c098:	stclmi	6, cr4, [r3, #-544]	; 0xfffffde0
    c09c:	ldrbtmi	r4, [sp], #-1567	; 0xfffff9e1
    c0a0:	cdpne	13, 0, cr6, cr11, cr9, {5}
    c0a4:	movwcs	fp, #7960	; 0x1f18
    c0a8:	svclt	0x00182800
    c0ac:	blcs	14cb4 <pclose@plt+0x11e0c>
    c0b0:	strmi	sp, [r1], r7, ror #2
    c0b4:	rsbsle	r2, r3, r0, lsl #20
    c0b8:	streq	lr, [r2], -r8, lsl #22
    c0bc:	ldrbtcc	pc, [pc], #264	; c0c4 <pclose@plt+0x921c>	; <UNPREDICTABLE>
    c0c0:	and	r3, r1, r1, lsl #28
    c0c4:	andsle	r4, fp, r6, lsr #5
    c0c8:	svcpl	0x0001f914
    c0cc:	ble	ffe574d4 <pclose@plt+0xffe5462c>
    c0d0:			; <UNDEFINED> instruction: 0x46404611
    c0d4:			; <UNDEFINED> instruction: 0xf0022200
    c0d8:	strmi	pc, [r4], -fp, lsr #30
    c0dc:			; <UNDEFINED> instruction: 0xf7f6b12f
    c0e0:	addmi	lr, r7, #46592	; 0xb600
    c0e4:	movwcs	fp, #3900	; 0xf3c
    c0e8:	ldmdbmi	r0!, {r0, r1, r5, r6, r7, r8, sl, ip, lr}
    c0ec:	strtmi	r4, [r2], -r8, asr #12
    c0f0:			; <UNDEFINED> instruction: 0xf7ff4479
    c0f4:	strtmi	pc, [r0], -r9, lsl #31
    c0f8:	mvnsmi	lr, #12386304	; 0xbd0000
    c0fc:	blt	ffd4a0dc <pclose@plt+0xffd47234>
    c100:	svclt	0x00182f00
    c104:	svclt	0x009842ba
    c108:	teqlt	r1, r7, lsl r6
    c10c:			; <UNDEFINED> instruction: 0x4641463a
    c110:	pop	{r3, r6, r9, sl, lr}
    c114:			; <UNDEFINED> instruction: 0xf00343f8
    c118:	blmi	97c10c <pclose@plt+0x979264>
    c11c:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    c120:			; <UNDEFINED> instruction: 0xf1b9bb8b
    c124:	mvnsle	r0, r0, lsl #30
    c128:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    c12c:			; <UNDEFINED> instruction: 0xf7f6b34f
    c130:			; <UNDEFINED> instruction: 0xf108ec52
    c134:	cfldrsmi	mvf3, [pc, #-1020]	; bd40 <pclose@plt+0x8e98>
    c138:			; <UNDEFINED> instruction: 0xf8df4427
    c13c:	ldrbtmi	r8, [sp], #-124	; 0xffffff84
    c140:			; <UNDEFINED> instruction: 0x460644f8
    c144:			; <UNDEFINED> instruction: 0xf7f6e00f
    c148:	stmdavc	r3!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    c14c:	eorle	r2, r2, sl, lsl #22
    c150:	ldrdgt	pc, [r4], -r5
    c154:	tstcs	r1, r2, asr #12
    c158:	stmiblt	r3, {r4, r5, sp}^
    c15c:			; <UNDEFINED> instruction: 0xf7f64661
    c160:	adcmi	lr, r7, #224, 26	; 0x3800
    c164:			; <UNDEFINED> instruction: 0xf814d00d
    c168:	subscs	r3, ip, r1, lsl #30
    c16c:	stmdavs	r9!, {r1, r4, r5, fp, sp, lr}^
    c170:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    c174:	strbtle	r0, [r6], #1938	; 0x792
    c178:			; <UNDEFINED> instruction: 0xf7f64618
    c17c:	adcmi	lr, r7, #13440	; 0x3480
    c180:	pop	{r0, r4, r5, r6, r7, r8, ip, lr, pc}
    c184:			; <UNDEFINED> instruction: 0xf1b983f8
    c188:	sbcle	r0, pc, r0, lsl #30
    c18c:			; <UNDEFINED> instruction: 0x4660e7be
    c190:	ldc	7, cr15, [r2, #-984]	; 0xfffffc28
    c194:	stmdavs	r9!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    c198:			; <UNDEFINED> instruction: 0xf7f6206e
    c19c:	strb	lr, [r0, r2, asr #27]!
    c1a0:	stmdbcs	r0, {r0, r1, r2, r4, r9, sl, lr}
    c1a4:			; <UNDEFINED> instruction: 0xe7b8d1b2
    c1a8:	andeq	ip, r1, lr, lsl r6
    c1ac:	ldrdeq	r9, [r0], -r0
    c1b0:	andeq	ip, r1, r0, lsr #11
    c1b4:	andeq	ip, r1, lr, ror r5
    c1b8:	ldrdeq	r9, [r0], -r4
    c1bc:	strmi	r2, [sl], -r0, lsl #6
    c1c0:	ldrmi	r4, [r8], -r1, lsl #12
    c1c4:	svclt	0x0066f7ff
    c1c8:	addlt	fp, r3, r0, lsr r5
    c1cc:	ldrbtmi	r4, [ip], #-3108	; 0xfffff3dc
    c1d0:	stcvs	13, cr6, [r3, #136]!	; 0x88
    c1d4:			; <UNDEFINED> instruction: 0xd1244313
    c1d8:	tstlt	r3, #560	; 0x230
    c1dc:	movwlt	r6, #11874	; 0x2e62
    c1e0:	orrslt	r6, sl, #57856	; 0xe200
    c1e4:	tstcs	r0, pc, lsl sl
    c1e8:	ldrbvs	r4, [r1, #1146]	; 0x47a
    c1ec:	ldrmi	fp, [r8, r0, lsr #7]
    c1f0:	movwlt	r4, #34309	; 0x8605
    c1f4:	stc	7, cr15, [sl], #-984	; 0xfffffc28
    c1f8:			; <UNDEFINED> instruction: 0xf7f63001
    c1fc:	strtmi	lr, [r9], -ip, lsl #19
    c200:			; <UNDEFINED> instruction: 0xf7f64604
    c204:	strtmi	lr, [r0], -r6, asr #22
    c208:	ldc2	7, cr15, [r0], #1000	; 0x3e8
    c20c:			; <UNDEFINED> instruction: 0xf7f64620
    c210:	stmdacs	r2, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    c214:	strtmi	sp, [r8], -sl, lsl #16
    c218:	b	8ca1f8 <pclose@plt+0x8c7350>
    c21c:	andlt	r4, r3, r0, lsr #12
    c220:	tstcs	r0, r0, lsr sp
    c224:	pop	{r0, r1, ip, sp, pc}
    c228:	strb	r4, [fp, #48]	; 0x30
    c22c:	strtmi	r4, [r8], -lr, lsl #22
    c230:	mrcvs	4, 2, r4, cr11, cr11, {3}
    c234:			; <UNDEFINED> instruction: 0xe7ee4798
    c238:			; <UNDEFINED> instruction: 0xf7f62002
    c23c:	movwcs	lr, #18796	; 0x496c
    c240:	subvc	r4, r5, r4, lsl #12
    c244:	strtmi	r7, [r0], -r3
    c248:	ldclt	0, cr11, [r0, #-12]!
    c24c:			; <UNDEFINED> instruction: 0xf7ff9001
    c250:	mcrvs	13, 1, pc, cr3, cr15, {0}	; <UNPREDICTABLE>
    c254:	strb	r9, [r5, r1, lsl #16]
    c258:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    c25c:	svclt	0x0000e7c7
    c260:	andeq	ip, r1, lr, ror #9
    c264:	ldrdeq	ip, [r1], -r4
    c268:	andeq	ip, r1, ip, lsl #9
    c26c:	andeq	r8, r0, r6, ror #5
    c270:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    c274:	ldcmi	0, cr11, [r9], {132}	; 0x84
    c278:	blmi	676a98 <pclose@plt+0x673bf0>
    c27c:	ldrbtmi	sl, [ip], #-2050	; 0xfffff7fe
    c280:	blne	14a3d0 <pclose@plt+0x147528>
    c284:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c288:			; <UNDEFINED> instruction: 0xf04f9303
    c28c:	andls	r0, r1, #0, 6
    c290:	mrrc	7, 15, pc, sl, cr6	; <UNPREDICTABLE>
    c294:	blle	51629c <pclose@plt+0x5133f4>
    c298:			; <UNDEFINED> instruction: 0xf7ff9802
    c29c:			; <UNDEFINED> instruction: 0x4604ff95
    c2a0:			; <UNDEFINED> instruction: 0xf7f69802
    c2a4:	bmi	406b3c <pclose@plt+0x403c94>
    c2a8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    c2ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2b0:	subsmi	r9, sl, r3, lsl #22
    c2b4:	strtmi	sp, [r0], -pc, lsl #2
    c2b8:	pop	{r2, ip, sp, pc}
    c2bc:	andlt	r4, r4, r0, lsl r0
    c2c0:			; <UNDEFINED> instruction: 0xf7f64770
    c2c4:	stmdavs	r0, {r3, sl, fp, sp, lr, pc}
    c2c8:	bl	14ca2a8 <pclose@plt+0x14c7400>
    c2cc:	stmdami	r6, {r0, r9, sl, lr}
    c2d0:			; <UNDEFINED> instruction: 0xf7fd4478
    c2d4:			; <UNDEFINED> instruction: 0xf7f6fdeb
    c2d8:	svclt	0x0000ea3e
    c2dc:	strdeq	fp, [r1], -lr
    c2e0:	andeq	r0, r0, ip, lsr #6
    c2e4:	ldrdeq	fp, [r1], -r2
    c2e8:	andeq	r9, r0, ip, asr #2
    c2ec:	strb	r2, [r9, #-257]!	; 0xfffffeff
    c2f0:	blmi	5b97d8 <pclose@plt+0x5b6930>
    c2f4:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
    c2f8:	vldmiavs	fp, {d27-d31}
    c2fc:	ldcmi	3, cr11, [r4, #-108]	; 0xffffff94
    c300:	cfstrsvs	mvf4, [ip, #-500]!	; 0xfffffe0c
    c304:			; <UNDEFINED> instruction: 0x6debb9e4
    c308:	stmdavs	r9!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    c30c:			; <UNDEFINED> instruction: 0xf7f6200d
    c310:	stclvs	13, cr14, [fp, #32]!
    c314:	vstrle	d2, [r7, #-0]
    c318:	eorcs	r6, r0, r9, ror #16
    c31c:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    c320:	strcc	r6, [r1], #-3563	; 0xfffff215
    c324:	blle	ffddcd9c <pclose@plt+0xffdd9ef4>
    c328:	andcs	r4, sp, sl, lsl #24
    c32c:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}^
    c330:	ldcl	7, cr15, [r6], #984	; 0x3d8
    c334:			; <UNDEFINED> instruction: 0xf7f66860
    c338:	movwcs	lr, #2426	; 0x97a
    c33c:	cfldr32lt	mvfx6, [r8, #-908]!	; 0xfffffc74
    c340:	strbvs	r2, [fp, #768]!	; 0x300
    c344:			; <UNDEFINED> instruction: 0xf7ffbd38
    c348:	ldrb	pc, [r8, r3, lsr #25]	; <UNPREDICTABLE>
    c34c:	andeq	ip, r1, r8, asr #7
    c350:			; <UNDEFINED> instruction: 0x0001c3bc
    c354:	muleq	r1, r0, r3
    c358:			; <UNDEFINED> instruction: 0xf7ffb538
    c35c:			; <UNDEFINED> instruction: 0x4604ff35
    c360:			; <UNDEFINED> instruction: 0xffc6f7ff
    c364:			; <UNDEFINED> instruction: 0xf0034620
    c368:			; <UNDEFINED> instruction: 0x4605fbfd
    c36c:			; <UNDEFINED> instruction: 0xf7f64620
    c370:			; <UNDEFINED> instruction: 0x4628e9be
    c374:	svclt	0x0000bd38
    c378:	cfstrsmi	mvf11, [r6], {112}	; 0x70
    c37c:	strvs	lr, [r3, #-2525]	; 0xfffff623
    c380:	strbvs	r4, [r0, #-1148]!	; 0xfffffb84
    c384:	andsne	lr, sl, #196, 18	; 0x310000
    c388:	stmib	r4, {r0, r1, r5, r8, r9, sl, sp, lr}^
    c38c:	cfldr64lt	mvdx6, [r0], #-96	; 0xffffffa0
    c390:	svclt	0x00004770
    c394:	andeq	ip, r1, ip, lsr r3
    c398:	addlt	fp, r2, r0, lsl r5
    c39c:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    c3a0:	ldmdblt	fp!, {r0, r1, r5, r7, r8, sl, fp, sp, lr}
    c3a4:			; <UNDEFINED> instruction: 0xb12b6ea3
    c3a8:			; <UNDEFINED> instruction: 0xb12a6ce2
    c3ac:	pop	{r1, ip, sp, pc}
    c3b0:			; <UNDEFINED> instruction: 0x47184010
    c3b4:	ldclt	0, cr11, [r0, #-8]
    c3b8:			; <UNDEFINED> instruction: 0xf7ff9001
    c3bc:	cdpvs	12, 10, cr15, cr3, cr9, {3}
    c3c0:	andlt	r9, r2, r1, lsl #16
    c3c4:			; <UNDEFINED> instruction: 0x4010e8bd
    c3c8:	svclt	0x00004718
    c3cc:	andeq	ip, r1, lr, lsl r3
    c3d0:	cfstr32mi	mvfx11, [sl], {16}
    c3d4:	cfstrsvs	mvf4, [r3, #496]!	; 0x1f0
    c3d8:			; <UNDEFINED> instruction: 0x6ee3b93b
    c3dc:	stfvsp	f3, [r2], #172	; 0xac
    c3e0:	pop	{r1, r5, r8, ip, sp, pc}
    c3e4:	andcs	r4, r1, r0, lsl r0
    c3e8:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
    c3ec:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    c3f0:	andcs	r6, r1, r3, ror #29
    c3f4:			; <UNDEFINED> instruction: 0x4010e8bd
    c3f8:	svclt	0x00004718
    c3fc:	andeq	ip, r1, r8, ror #5
    c400:	bllt	ffaca404 <pclose@plt+0xffac755c>
    c404:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c408:	tstlt	r3, fp, lsl pc
    c40c:			; <UNDEFINED> instruction: 0x47704718
    c410:			; <UNDEFINED> instruction: 0x0001c2b6
    c414:	mrcne	5, 2, fp, cr7, cr8, {7}
    c418:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
    c41c:	teqmi	ip, r4, lsr r8
    c420:	svclt	0x000c2900
    c424:			; <UNDEFINED> instruction: 0xf0042400
    c428:	stmdblt	ip, {r0, sl}
    c42c:	ldcllt	0, cr2, [r8]
    c430:	strbeq	r6, [r9, #-2057]	; 0xfffff7f7
    c434:			; <UNDEFINED> instruction: 0x461dd5fa
    c438:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}^
    c43c:	ldrmi	fp, [r1], -r3, lsr #2
    c440:	ldrmi	r4, [r8, sl, lsr #12]
    c444:	rscsle	r2, r1, r0, lsl #16
    c448:			; <UNDEFINED> instruction: 0x4629b11d
    c44c:			; <UNDEFINED> instruction: 0xf7fd2007
    c450:			; <UNDEFINED> instruction: 0x2001fcbd
    c454:	svclt	0x0000bdf8
    c458:	andeq	ip, r1, r6, lsl r3
    c45c:			; <UNDEFINED> instruction: 0x4605b530
    c460:	addlt	r4, r7, lr, lsl ip
    c464:	ldrbtmi	r4, [ip], #-2078	; 0xfffff7e2
    c468:	ldrmi	r5, [r4], -r0, lsr #16
    c46c:	andls	r6, r5, r0, lsl #16
    c470:	andeq	pc, r0, pc, asr #32
    c474:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
    c478:			; <UNDEFINED> instruction: 0x4614b95a
    c47c:	blmi	61ece8 <pclose@plt+0x61be40>
    c480:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c484:	blls	1664f4 <pclose@plt+0x16364c>
    c488:	qsuble	r4, sl, r4
    c48c:	andlt	r4, r7, r0, lsr #12
    c490:	stmiblt	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
    c494:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    c498:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    c49c:	strls	sl, [r0], #-2052	; 0xfffff7fc
    c4a0:			; <UNDEFINED> instruction: 0xf7f64479
    c4a4:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
    c4a8:	movwcs	sp, #2833	; 0xb11
    c4ac:	strtmi	r9, [r8], -r4, lsl #18
    c4b0:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    c4b4:	stmib	sp, {r1, r8, r9, ip, sp}^
    c4b8:			; <UNDEFINED> instruction: 0xf7f63300
    c4bc:			; <UNDEFINED> instruction: 0x4604ea14
    c4c0:			; <UNDEFINED> instruction: 0xf7f69804
    c4c4:	bfi	lr, r4, #18, #8
    c4c8:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    c4cc:			; <UNDEFINED> instruction: 0xf7f6e7e4
    c4d0:	addlt	lr, r4, #909312	; 0xde000
    c4d4:			; <UNDEFINED> instruction: 0xf7f6e7d2
    c4d8:	svclt	0x0000e93e
    c4dc:	andeq	fp, r1, r6, lsl r8
    c4e0:	andeq	r0, r0, ip, lsr #6
    c4e4:	strdeq	fp, [r1], -ip
    c4e8:	andeq	r8, r0, sl, lsr #1
    c4ec:	andeq	r8, r0, r4, lsr #31
    c4f0:	andeq	r8, r0, r2, ror pc
    c4f4:			; <UNDEFINED> instruction: 0x460eb570
    c4f8:			; <UNDEFINED> instruction: 0x4604491c
    c4fc:	ldrmi	r2, [r0], -r0, lsl #6
    c500:	eorvs	r4, r3, r9, ror r4
    c504:			; <UNDEFINED> instruction: 0xf7f64615
    c508:	orrlt	lr, r8, r2, asr r8
    c50c:			; <UNDEFINED> instruction: 0x46284918
    c510:			; <UNDEFINED> instruction: 0xf7f64479
    c514:	bllt	c4664c <pclose@plt+0xc437a4>
    c518:			; <UNDEFINED> instruction: 0x46304916
    c51c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    c520:	stc2l	7, cr15, [lr], #-1000	; 0xfffffc18
    c524:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
    c528:	b	fec4a508 <pclose@plt+0xfec47660>
    c52c:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
    c530:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    c534:	andcs	r4, r0, #48, 12	; 0x3000000
    c538:	stc2l	7, cr15, [r2], #-1000	; 0xfffffc18
    c53c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c540:	strdcs	sp, [r0, -r2]
    c544:			; <UNDEFINED> instruction: 0xffc6f002
    c548:	strtmi	r4, [r8], -r3, lsl #12
    c54c:			; <UNDEFINED> instruction: 0xf7f66023
    c550:	stmdavs	r0!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    c554:	rscle	r2, r7, r0, lsl #16
    c558:	mvnscc	pc, pc, asr #32
    c55c:			; <UNDEFINED> instruction: 0xf842f003
    c560:	mvnle	r2, r0, lsl #16
    c564:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c568:			; <UNDEFINED> instruction: 0xe7e34479
    c56c:	andeq	r9, r0, r8, lsr r6
    c570:	andeq	r7, r0, ip, lsr lr
    c574:	andeq	r8, r0, r2, asr pc
    c578:	andeq	r8, r0, r2, lsr #30
    c57c:	andeq	r8, r0, r8, lsr #30
    c580:	svcmi	0x00f0e92d
    c584:	ldmdbpl	pc!, {r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c588:	blhi	c7a44 <pclose@plt+0xc4b9c>
    c58c:	blvs	fe109ec8 <pclose@plt+0xfe107020>
    c590:	bcc	1009ea8 <pclose@plt+0x1007000>
    c594:	vmov.i32	d20, #251658240	; 0x0f000000
    c598:	movwcs	r0, #26971	; 0x695b
    c59c:	blcc	7090b4 <pclose@plt+0x70620c>
    c5a0:	beq	13490a8 <pclose@plt+0x1346200>
    c5a4:	cdp	0, 0, cr11, cr8, cr3, {4}
    c5a8:	pkhbtmi	r0, r8, r0, lsl #20
    c5ac:	vmin.s8	d20, d0, d6
    c5b0:	strcs	r3, [r0, #-1233]	; 0xfffffb2f
    c5b4:	ands	r9, r5, r0, lsl #6
    c5b8:	strtmi	r4, [r5], #-1568	; 0xfffff9e0
    c5bc:			; <UNDEFINED> instruction: 0xff6af7fd
    c5c0:	ldrmi	r2, [sl], -r0, lsl #6
    c5c4:	ldrtmi	r4, [r8], -r1, asr #12
    c5c8:			; <UNDEFINED> instruction: 0xf7f60064
    c5cc:	vfma.f32	q15, q2, q3
    c5d0:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    c5d4:	addsmi	r0, r4, #-268435456	; 0xf0000000
    c5d8:	ldrmi	fp, [r4], -r8, lsr #31
    c5dc:	mvnlt	r4, r3, lsl #12
    c5e0:	cfstr32le	mvfx4, [r9], #-340	; 0xfffffeac
    c5e4:	movweq	lr, #23465	; 0x5ba9
    c5e8:	rscle	r2, r5, r0, lsl #28
    c5ec:	andcc	pc, r3, #175104	; 0x2ac00
    c5f0:	bl	fec729f8 <pclose@plt+0xfec6fb50>
    c5f4:	b	13e0444 <pclose@plt+0x13dd59c>
    c5f8:	ldclle	3, cr4, [sp, #584]	; 0x248
    c5fc:	andcs	r4, r5, #278528	; 0x44000
    c600:	stmib	sp, {sp}^
    c604:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
    c608:	ldm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c60c:	vnmls.f64	d9, d8, d1
    c610:			; <UNDEFINED> instruction: 0x461a1a10
    c614:	blx	ff74a612 <pclose@plt+0xff74776a>
    c618:	cmnlt	lr, lr, asr #15
    c61c:	andcs	r4, r5, #163840	; 0x28000
    c620:	ldrbtmi	r9, [r9], #-0
    c624:	stm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c628:	bne	447e90 <pclose@plt+0x444fe8>
    c62c:	blx	ff44a62a <pclose@plt+0xff447782>
    c630:	andcs	r9, r1, #14336	; 0x3800
    c634:	blls	246a4 <pclose@plt+0x217fc>
    c638:	andlt	r4, r3, r8, lsl r6
    c63c:	blhi	c7938 <pclose@plt+0xc4a90>
    c640:	svchi	0x00f0e8bd
    c644:	andeq	r8, r0, sl, lsr #29
    c648:			; <UNDEFINED> instruction: 0x00008eba
    c64c:			; <UNDEFINED> instruction: 0x4605b538
    c650:	strmi	r4, [ip], -sp, lsl #16
    c654:			; <UNDEFINED> instruction: 0xf7f64478
    c658:	orrlt	lr, r0, r4, asr r9
    c65c:	tstcs	r0, sl, lsl #4
    c660:	svc	0x00b8f7f5
    c664:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    c668:	blmi	2646d0 <pclose@plt+0x261828>
    c66c:	stmdami	r9, {r0, r3, r5, r9, sl, lr}
    c670:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    c674:	pop	{r2, r3, r4, r6, sp, lr}
    c678:			; <UNDEFINED> instruction: 0xf7f64038
    c67c:	blmi	1ba6c0 <pclose@plt+0x1b7818>
    c680:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
    c684:			; <UNDEFINED> instruction: 0xe7f0601a
    c688:	andeq	r8, r0, r8, lsr #29
    c68c:	andeq	ip, r1, sl, asr #1
    c690:	andeq	ip, r1, r0, asr #1
    c694:			; <UNDEFINED> instruction: 0xfffffd9f
    c698:	andeq	ip, r1, lr, lsr #1
    c69c:	stmdacs	r0, {r0, r1, r8, r9, fp, lr}
    c6a0:	svclt	0x0008447b
    c6a4:	andsvs	r2, r8, r0, lsl #1
    c6a8:	svclt	0x00004770
    c6ac:	muleq	r1, r0, r0
    c6b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    c6b4:	bmi	1b9e100 <pclose@plt+0x1b9b258>
    c6b8:	ldrmi	fp, [sl], r4, lsl #1
    c6bc:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    c6c0:			; <UNDEFINED> instruction: 0xf10d9e0c
    c6c4:	strmi	r0, [r5], -r4, lsl #16
    c6c8:			; <UNDEFINED> instruction: 0x466f58d3
    c6cc:	movwls	r6, #14363	; 0x381b
    c6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c6d4:	movwls	r2, #768	; 0x300
    c6d8:	ldrtmi	r4, [r8], -r1, asr #12
    c6dc:	cdp2	0, 14, cr15, cr14, cr0, {0}
    c6e0:	movtlt	r4, #34308	; 0x8604
    c6e4:	strtmi	r2, [r1], -r0, lsl #4
    c6e8:			; <UNDEFINED> instruction: 0xf0004630
    c6ec:			; <UNDEFINED> instruction: 0x4602ffb7
    c6f0:	rscsle	r2, r1, r0, lsl #16
    c6f4:	orrslt	r9, r9, r1, lsl #18
    c6f8:	strtmi	r2, [r8], -r0, lsl #6
    c6fc:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    c700:	stccs	6, cr4, [r0], {4}
    c704:	bmi	1740aac <pclose@plt+0x173dc04>
    c708:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    c70c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c710:	subsmi	r9, sl, r3, lsl #22
    c714:	adchi	pc, sl, r0, asr #32
    c718:	andlt	r4, r4, r0, lsr #12
    c71c:			; <UNDEFINED> instruction: 0x87f0e8bd
    c720:	movwcs	r4, #5665	; 0x1621
    c724:			; <UNDEFINED> instruction: 0xf7ff4628
    c728:	addlt	pc, r3, #2448	; 0x990
    c72c:	blcs	feb9df44 <pclose@plt+0xfeb9b09c>
    c730:	stccs	0, cr13, [r0], {210}	; 0xd2
    c734:	ubfx	sp, r0, #1, #7
    c738:			; <UNDEFINED> instruction: 0x46304950
    c73c:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
    c740:			; <UNDEFINED> instruction: 0xff8cf000
    c744:	tstlt	r8, r6, lsl #12
    c748:	blcs	33358 <pclose@plt+0x304b0>
    c74c:	strcs	fp, [r0], -r8, lsl #30
    c750:	strmi	r2, [r8], -r0, lsl #2
    c754:	b	1fca734 <pclose@plt+0x1fc788c>
    c758:	stmdacs	r0, {r2, r9, sl, lr}
    c75c:			; <UNDEFINED> instruction: 0xf7f6d042
    c760:			; <UNDEFINED> instruction: 0x4607eb7a
    c764:	rsbsle	r2, sp, r0, lsl #16
    c768:	andcs	r4, r0, r5, asr #18
    c76c:			; <UNDEFINED> instruction: 0xf7f64479
    c770:			; <UNDEFINED> instruction: 0xf1b9ea72
    c774:	suble	r0, r8, r0, lsl #30
    c778:	strbmi	r4, [sl], -r2, asr #18
    c77c:	strtmi	r2, [r8], -r0, lsl #6
    c780:			; <UNDEFINED> instruction: 0xf7ff4479
    c784:	strmi	pc, [r4], -fp, ror #28
    c788:	andcs	r4, r0, r9, lsr r6
    c78c:	b	18ca76c <pclose@plt+0x18c78c4>
    c790:			; <UNDEFINED> instruction: 0xf7f54638
    c794:	stccs	15, cr14, [r0], {172}	; 0xac
    c798:			; <UNDEFINED> instruction: 0x2100d1b5
    c79c:			; <UNDEFINED> instruction: 0xf7f62005
    c7a0:			; <UNDEFINED> instruction: 0x4607ea5a
    c7a4:			; <UNDEFINED> instruction: 0xf7f6b120
    c7a8:			; <UNDEFINED> instruction: 0x4607eb56
    c7ac:	subsle	r2, r9, r0, lsl #16
    c7b0:	andcs	r4, r5, r5, lsr r9
    c7b4:			; <UNDEFINED> instruction: 0xf7f64479
    c7b8:			; <UNDEFINED> instruction: 0xf1baea4e
    c7bc:	eorsle	r0, r1, r0, lsl #30
    c7c0:			; <UNDEFINED> instruction: 0x46524932
    c7c4:	movwcs	r4, #1576	; 0x628
    c7c8:			; <UNDEFINED> instruction: 0xf7ff4479
    c7cc:	strmi	pc, [r4], -r7, asr #28
    c7d0:	addsle	r2, r8, r0, lsl #30
    c7d4:	andcs	r4, r5, r9, lsr r6
    c7d8:	b	f4a7b8 <pclose@plt+0xf47910>
    c7dc:			; <UNDEFINED> instruction: 0xf7f54638
    c7e0:	ldr	lr, [r0, r6, lsl #31]
    c7e4:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    c7e8:	b	d4a7c8 <pclose@plt+0xd47920>
    c7ec:	svceq	0x0000f1b9
    c7f0:	stmdbmi	r8!, {r3, r5, ip, lr, pc}
    c7f4:	strbmi	r4, [sl], -r3, lsr #12
    c7f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c7fc:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    c800:	stccs	6, cr4, [r0], {4}
    c804:	svcge	0x007ff47f
    c808:	cdpcs	7, 0, cr14, cr0, cr7, {6}
    c80c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    c810:	stmdbmi	r1!, {r4, ip, lr, pc}
    c814:	strbmi	r4, [fp], -r2, lsl #12
    c818:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c81c:	mrc2	7, 0, pc, cr14, cr15, {7}
    c820:	ldr	r4, [r1, r4, lsl #12]!
    c824:	svclt	0x00182e00
    c828:	svclt	0x00082800
    c82c:	sbcle	r4, pc, r4, asr r6	; <UNPREDICTABLE>
    c830:	strb	r4, [r5, r2, lsl #13]
    c834:	ldrtmi	r4, [r9], -r8, asr #12
    c838:	b	34a818 <pclose@plt+0x347970>
    c83c:			; <UNDEFINED> instruction: 0xf7f54638
    c840:	sbfx	lr, r6, #30, #11
    c844:	svclt	0x00182800
    c848:	adcle	r2, r6, r0, lsl #28
    c84c:			; <UNDEFINED> instruction: 0x46024913
    c850:	strtmi	r4, [r8], -fp, asr #12
    c854:			; <UNDEFINED> instruction: 0xf7ff4479
    c858:	strmi	pc, [r4], -r1, lsl #28
    c85c:			; <UNDEFINED> instruction: 0xf47f2c00
    c860:			; <UNDEFINED> instruction: 0xe79aaf52
    c864:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c868:	strb	fp, [ip, -r4, lsl #5]
    c86c:	svc	0x0072f7f5
    c870:			; <UNDEFINED> instruction: 0x0001b5be
    c874:	andeq	r0, r0, ip, lsr #6
    c878:	andeq	fp, r1, r2, ror r5
    c87c:	andeq	r8, r0, lr, asr #27
    c880:	ldrdeq	r7, [r0], -r4
    c884:	andeq	r8, r0, r0, lsr #27
    c888:	andeq	r7, r0, ip, lsl #27
    c88c:	andeq	r8, r0, ip, asr #26
    c890:	andeq	r7, r0, sl, asr sp
    c894:	andeq	r8, r0, r6, lsr #26
    c898:	andeq	r8, r0, r6, lsl #26
    c89c:	andeq	r8, r0, ip, asr #25
    c8a0:	svcmi	0x00f0e92d
    c8a4:	ldclmi	6, cr4, [r5], #24
    c8a8:	ldmmi	r5!, {r0, r1, r4, r7, ip, sp, pc}^
    c8ac:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    c8b0:	blge	88702c <pclose@plt+0x884184>
    c8b4:	stmdapl	r0!, {r0, r2, r4, r9, sl, lr}
    c8b8:	stmdavs	r0, {sl, sp}
    c8bc:			; <UNDEFINED> instruction: 0xf04f9011
    c8c0:	movwls	r0, #16384	; 0x4000
    c8c4:	stmdage	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    c8c8:	strls	r6, [r9], #-52	; 0xffffffcc
    c8cc:	blls	7714e8 <pclose@plt+0x76e640>
    c8d0:			; <UNDEFINED> instruction: 0xf7f69306
    c8d4:	strmi	lr, [r4], -sl, lsr #17
    c8d8:			; <UNDEFINED> instruction: 0xf0402800
    c8dc:			; <UNDEFINED> instruction: 0xf7fe8097
    c8e0:	stmibmi	r8!, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    c8e4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    c8e8:	blx	dca8d8 <pclose@plt+0xdc7a30>
    c8ec:	stmdacs	r0, {r7, r9, sl, lr}
    c8f0:	sbcshi	pc, fp, r0
    c8f4:	strmi	r4, [r1], -r3, lsr #12
    c8f8:	stmdals	r8, {r1, r5, r9, sl, lr}
    c8fc:	b	fef4a8dc <pclose@plt+0xfef47a34>
    c900:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    c904:	blcs	3c56c <pclose@plt+0x396c4>
    c908:			; <UNDEFINED> instruction: 0xf0004681
    c90c:			; <UNDEFINED> instruction: 0xb11d8093
    c910:	blcs	2a9c4 <pclose@plt+0x27b1c>
    c914:	adchi	pc, fp, r0, asr #32
    c918:			; <UNDEFINED> instruction: 0xf04f2001
    c91c:			; <UNDEFINED> instruction: 0xf7fe0900
    c920:			; <UNDEFINED> instruction: 0xf8cdfccb
    c924:			; <UNDEFINED> instruction: 0x4605901c
    c928:	blcs	335ac <pclose@plt+0x30704>
    c92c:	adcshi	pc, r0, r0, asr #32
    c930:	svceq	0x0000f1ba
    c934:	bmi	ff540950 <pclose@plt+0xff53daa8>
    c938:	movwcs	r4, #1624	; 0x658
    c93c:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    c940:			; <UNDEFINED> instruction: 0xf7fe47d0
    c944:	smlabbcs	r0, fp, sl, pc	; <UNPREDICTABLE>
    c948:	blx	16ca938 <pclose@plt+0x16c7a90>
    c94c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    c950:	rschi	pc, r9, r0
    c954:			; <UNDEFINED> instruction: 0xf7f52000
    c958:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    c95c:	rscshi	pc, pc, r0, asr #32
    c960:	blmi	ff2df490 <pclose@plt+0xff2dc5e8>
    c964:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c968:	ldrbtmi	r2, [fp], #-2571	; 0xfffff5f5
    c96c:			; <UNDEFINED> instruction: 0xf1b9930d
    c970:			; <UNDEFINED> instruction: 0xf0000f00
    c974:	movwcs	r8, #20631	; 0x5097
    c978:			; <UNDEFINED> instruction: 0xf8cd2204
    c97c:	ldmdage	r2, {r3, r4, r5, ip, pc}
    c980:	bl	1f098 <pclose@plt+0x1c1f0>
    c984:	bl	d394 <pclose@plt+0xa4ec>
    c988:	ldrbtmi	r0, [r9], #-899	; 0xfffffc7d
    c98c:			; <UNDEFINED> instruction: 0xf8422400
    c990:			; <UNDEFINED> instruction: 0xf8431c1c
    c994:			; <UNDEFINED> instruction: 0xf7fe4c1c
    c998:			; <UNDEFINED> instruction: 0xf8dffa61
    c99c:	ldrbtmi	fp, [fp], #764	; 0x2fc
    c9a0:			; <UNDEFINED> instruction: 0x4601465a
    c9a4:			; <UNDEFINED> instruction: 0xf7ffa80a
    c9a8:	strmi	pc, [r1], r5, lsr #27
    c9ac:			; <UNDEFINED> instruction: 0xf0002800
    c9b0:	bls	2acc24 <pclose@plt+0x2a9d7c>
    c9b4:			; <UNDEFINED> instruction: 0xf0002a00
    c9b8:			; <UNDEFINED> instruction: 0x46108112
    c9bc:	stc2l	0, cr15, [r4, #8]
    c9c0:	andls	r2, sl, #0, 4
    c9c4:			; <UNDEFINED> instruction: 0xf7f54650
    c9c8:	stmdals	r7, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    c9cc:	mcr	7, 4, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c9d0:			; <UNDEFINED> instruction: 0xf7f54640
    c9d4:			; <UNDEFINED> instruction: 0xf1b9ee8c
    c9d8:	teqle	r7, r0, lsl #30
    c9dc:	tstlt	fp, r0, lsr #22
    c9e0:	blcs	3360c <pclose@plt+0x30764>
    c9e4:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    c9e8:	movwcs	r4, #2476	; 0x9ac
    c9ec:	ldrmi	r9, [sl], -r8, lsl #16
    c9f0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    c9f4:	stmib	sp, {r1, r8, r9, ip, sp}^
    c9f8:			; <UNDEFINED> instruction: 0xf7f53300
    c9fc:			; <UNDEFINED> instruction: 0x4604ef74
    ca00:	subsle	r2, lr, r0, lsl #16
    ca04:			; <UNDEFINED> instruction: 0xf7f69808
    ca08:	and	lr, r6, lr, lsr r9
    ca0c:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca10:	stmiami	r3!, {r0, r9, sl, lr}
    ca14:			; <UNDEFINED> instruction: 0xf7fd4478
    ca18:	bmi	fe8cb254 <pclose@plt+0xfe8c83ac>
    ca1c:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
    ca20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca24:	subsmi	r9, sl, r1, lsl fp
    ca28:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    ca2c:	andslt	r4, r3, r0, lsr #12
    ca30:	svchi	0x00f0e8bd
    ca34:			; <UNDEFINED> instruction: 0xf7f54640
    ca38:			; <UNDEFINED> instruction: 0xf1b9ee5a
    ca3c:	sbcle	r0, sp, r0, lsl #30
    ca40:			; <UNDEFINED> instruction: 0xf189fa1f
    ca44:	andne	pc, r3, #64, 4
    ca48:	mulle	r7, r1, r2
    ca4c:			; <UNDEFINED> instruction: 0xf7f64648
    ca50:			; <UNDEFINED> instruction: 0x4601e95c
    ca54:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    ca58:			; <UNDEFINED> instruction: 0xf9ecf7fd
    ca5c:			; <UNDEFINED> instruction: 0xf7f69808
    ca60:			; <UNDEFINED> instruction: 0x0638e912
    ca64:	rscsmi	pc, lr, r0
    ca68:	strbeq	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    ca6c:	ldrsbcs	lr, [ip, #-117]!	; 0xffffff8b
    ca70:			; <UNDEFINED> instruction: 0xf7f54628
    ca74:			; <UNDEFINED> instruction: 0x4681effe
    ca78:	stmdavc	r3, {r5, r8, ip, sp, pc}^
    ca7c:			; <UNDEFINED> instruction: 0xf0002b2d
    ca80:	ssatmi	r8, #2, sp, lsl #1
    ca84:			; <UNDEFINED> instruction: 0xf8cd9b1f
    ca88:	blcs	30b00 <pclose@plt+0x2dc58>
    ca8c:	svcge	0x0050f43f
    ca90:	andcs	r4, r5, #2195456	; 0x218000
    ca94:	ldrbtmi	r2, [r9], #-0
    ca98:	mrc	7, 2, APSR_nzcv, cr0, cr5, {7}
    ca9c:			; <UNDEFINED> instruction: 0xf7fd4629
    caa0:			; <UNDEFINED> instruction: 0xe745f997
    caa4:	andcs	r2, r3, #4, 6	; 0x10000000
    caa8:			; <UNDEFINED> instruction: 0xf7f5e769
    caac:			; <UNDEFINED> instruction: 0x4604eff0
    cab0:	adcle	r2, r7, r0, lsl #16
    cab4:	addlt	r0, r0, #66060288	; 0x3f00000
    cab8:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
    cabc:	streq	lr, [r0], #-2631	; 0xfffff5b9
    cac0:	blls	1c6948 <pclose@plt+0x1c3aa0>
    cac4:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
    cac8:	ldmib	sp, {r8, r9, ip, pc}^
    cacc:			; <UNDEFINED> instruction: 0xf7ff2304
    cad0:	addlt	pc, r3, #15296	; 0x3bc0
    cad4:	blcs	ffede2f0 <pclose@plt+0xffedb448>
    cad8:	addshi	pc, r0, r0
    cadc:	stccs	8, cr9, [r0, #-32]	; 0xffffffe0
    cae0:	addshi	pc, r1, r0, asr #32
    cae4:			; <UNDEFINED> instruction: 0xe7986030
    cae8:	strmi	r4, [r2], -r3, lsl #12
    caec:	stmdals	r8, {r0, r6, r9, sl, lr}
    caf0:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    caf4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    caf8:	blls	200c48 <pclose@plt+0x1fdda0>
    cafc:	strtmi	sl, [r2], -fp, lsl #18
    cb00:	adcmi	r4, r3, #24, 12	; 0x1800000
    cb04:	strtmi	fp, [r8], -r8, lsl #30
    cb08:	stc2	0, cr15, [r0], {1}
    cb0c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    cb10:	addhi	pc, r8, r0
    cb14:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb18:	strmi	r4, [r2], -r9, lsr #12
    cb1c:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    cb20:			; <UNDEFINED> instruction: 0xf988f7fd
    cb24:			; <UNDEFINED> instruction: 0xf7f5e745
    cb28:			; <UNDEFINED> instruction: 0x4604efb2
    cb2c:	ldrteq	fp, [pc], -r8, lsr #2
    cb30:			; <UNDEFINED> instruction: 0xf007b280
    cb34:	b	11deb34 <pclose@plt+0x11dbc8c>
    cb38:	strtmi	r0, [r0], -r0, lsl #8
    cb3c:	stmia	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb40:	ldmdami	ip, {r0, r9, sl, lr}^
    cb44:			; <UNDEFINED> instruction: 0xf7fd4478
    cb48:			; <UNDEFINED> instruction: 0x4640f975
    cb4c:	stcl	7, cr15, [lr, #980]	; 0x3d4
    cb50:			; <UNDEFINED> instruction: 0xf7f69808
    cb54:	stmdals	r7, {r3, r4, r7, fp, sp, lr, pc}
    cb58:	stcl	7, cr15, [r8, #980]	; 0x3d4
    cb5c:			; <UNDEFINED> instruction: 0xf7f5e75d
    cb60:			; <UNDEFINED> instruction: 0x4604ef96
    cb64:	ldrteq	fp, [pc], -r8, lsr #2
    cb68:			; <UNDEFINED> instruction: 0xf007b280
    cb6c:	b	11deb6c <pclose@plt+0x11dbcc4>
    cb70:			; <UNDEFINED> instruction: 0xf7f50400
    cb74:	stmdavs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    cb78:	mrc	7, 7, APSR_nzcv, cr10, cr5, {7}
    cb7c:	stmdami	lr, {r0, r9, sl, lr}^
    cb80:			; <UNDEFINED> instruction: 0xf7fd4478
    cb84:			; <UNDEFINED> instruction: 0x4640f957
    cb88:	ldc	7, cr15, [r0, #980]!	; 0x3d4
    cb8c:			; <UNDEFINED> instruction: 0xf7f69808
    cb90:			; <UNDEFINED> instruction: 0x4650e87a
    cb94:	stc	7, cr15, [sl, #980]!	; 0x3d4
    cb98:			; <UNDEFINED> instruction: 0xf7f59807
    cb9c:	ldr	lr, [ip, -r8, lsr #27]!
    cba0:	bcs	333d0 <pclose@plt+0x30528>
    cba4:	svcge	0x0009f47f
    cba8:			; <UNDEFINED> instruction: 0xf7f54650
    cbac:	stmdals	r7, {r5, r7, r8, sl, fp, sp, lr, pc}
    cbb0:	ldc	7, cr15, [ip, #980]	; 0x3d4
    cbb4:			; <UNDEFINED> instruction: 0xf7f54640
    cbb8:			; <UNDEFINED> instruction: 0xe70fed9a
    cbbc:	blcs	b6add0 <pclose@plt+0xb67f28>
    cbc0:	svcge	0x005ff47f
    cbc4:			; <UNDEFINED> instruction: 0xf7f64628
    cbc8:	andls	lr, r7, r6, asr #18
    cbcc:	suble	r2, r6, r0, lsl #16
    cbd0:			; <UNDEFINED> instruction: 0xf7f5217c
    cbd4:	strmi	lr, [r1], lr, asr #30
    cbd8:	blmi	8ac04 <pclose@plt+0x87d5c>
    cbdc:	ldrbmi	lr, [r0], -r4, lsr #13
    cbe0:	stc	7, cr15, [r4, #980]	; 0x3d4
    cbe4:			; <UNDEFINED> instruction: 0xf7f59807
    cbe8:	strbmi	lr, [r0], -r2, lsl #27
    cbec:	ldcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    cbf0:	ldmdami	r2!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    cbf4:			; <UNDEFINED> instruction: 0xf7fd4478
    cbf8:			; <UNDEFINED> instruction: 0xe6f5f9b5
    cbfc:	andvs	pc, r6, #192, 6
    cc00:	bcs	132c28 <pclose@plt+0x12fd80>
    cc04:	strtmi	sp, [ip], -r1
    cc08:	pushmi	{r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    cc0c:	strtmi	r4, [r2], -r3, lsr #12
    cc10:	strmi	lr, [r2], #-2509	; 0xfffff633
    cc14:	strls	r4, [r1], #-1145	; 0xfffffb87
    cc18:			; <UNDEFINED> instruction: 0xf7f59400
    cc1c:	cmnlt	r8, r4, ror #28
    cc20:	strbt	r4, [pc], ip, lsr #12
    cc24:	stmdbge	r9, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
    cc28:	ldrbmi	r9, [r8], -r8, lsl #22
    cc2c:	strbmi	r9, [r1], -r0, lsl #2
    cc30:	stc2	7, cr15, [r6], #1020	; 0x3fc
    cc34:	strmi	r9, [r1], sl, lsl #20
    cc38:			; <UNDEFINED> instruction: 0xf43f2a00
    cc3c:	ldrt	sl, [ip], r3, asr #29
    cc40:	stmdblt	fp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    cc44:	strb	r9, [sp, -r8, lsl #16]
    cc48:	andcs	r4, r5, #491520	; 0x78000
    cc4c:			; <UNDEFINED> instruction: 0xf7f54479
    cc50:			; <UNDEFINED> instruction: 0xf7fded76
    cc54:	stmdals	r8, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    cc58:			; <UNDEFINED> instruction: 0xf7f5e744
    cc5c:			; <UNDEFINED> instruction: 0xf7f5ed7c
    cc60:			; <UNDEFINED> instruction: 0x4604ef16
    cc64:	ldrteq	fp, [fp], -r8, lsr #2
    cc68:			; <UNDEFINED> instruction: 0xf003b280
    cc6c:	b	10ddc6c <pclose@plt+0x10dadc4>
    cc70:	strbmi	r0, [r0], -r0, lsl #8
    cc74:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
    cc78:	svclt	0x0000e6c4
    cc7c:	andeq	fp, r1, lr, asr #7
    cc80:	andeq	r0, r0, ip, lsr #6
    cc84:	andeq	r8, r0, lr, ror #24
    cc88:	andeq	r8, r0, sl, asr #24
    cc8c:	andeq	r8, r0, r0, lsl #25
    cc90:	andeq	r8, r0, r6, lsl #25
    cc94:	andeq	r8, r0, lr, ror ip
    cc98:	muleq	r0, sl, r1
    cc9c:	andeq	r8, r0, r8, lsl #25
    cca0:	andeq	r8, r0, r8, lsl fp
    cca4:	andeq	fp, r1, lr, asr r2
    cca8:	ldrdeq	r8, [r0], -lr
    ccac:	andeq	r8, r0, sl, asr #21
    ccb0:	strdeq	r8, [r0], -r6
    ccb4:	andeq	r8, r0, ip, asr sl
    ccb8:	andeq	r8, r0, r0, asr #20
    ccbc:	andeq	r8, r0, r0, ror #20
    ccc0:	andeq	r8, r0, ip, ror #20
    ccc4:	andeq	r8, r0, r8, asr #20
    ccc8:	svcmi	0x00f0e92d
    cccc:	ldcmi	6, cr4, [r0], {5}
    ccd0:	ldmmi	r0, {r0, r2, r3, r7, ip, sp, pc}
    ccd4:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    ccd8:	blge	647454 <pclose@plt+0x6445ac>
    ccdc:			; <UNDEFINED> instruction: 0x461f4616
    cce0:	strcs	r5, [r0], #-2080	; 0xfffff7e0
    cce4:	andls	r6, fp, r0, lsl #16
    cce8:	andeq	pc, r0, pc, asr #32
    ccec:	stmdage	r4, {r2, r3, r5, sp, lr}
    ccf0:			; <UNDEFINED> instruction: 0xf7f59405
    ccf4:			; <UNDEFINED> instruction: 0x4604ee9a
    ccf8:	cmnle	fp, r0, lsl #16
    ccfc:	blx	1e4acfc <pclose@plt+0x1e47e54>
    cd00:	strtmi	r4, [r2], -r3, lsr #12
    cd04:	strmi	r4, [r1], r1, lsl #12
    cd08:			; <UNDEFINED> instruction: 0xf7f69804
    cd0c:	stmdacs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    cd10:	svccs	0x0000bf18
    cd14:	subsle	r4, sl, r3, lsl #12
    cd18:	ldmdavc	r3!, {r1, r2, r3, r8, ip, sp, pc}
    cd1c:	andcs	fp, r4, fp, lsl r9
    cd20:	blx	ff2cad20 <pclose@plt+0xff2c7e78>
    cd24:	blls	59e544 <pclose@plt+0x59b69c>
    cd28:	cmnle	r3, r0, lsl #22
    cd2c:	svceq	0x0000f1ba
    cd30:	bmi	1e80d4c <pclose@plt+0x1e7dea4>
    cd34:	movwcs	r4, #1624	; 0x658
    cd38:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    cd3c:			; <UNDEFINED> instruction: 0xf7fe47d0
    cd40:	smlabbcs	r0, sp, r8, pc	; <UNPREDICTABLE>
    cd44:			; <UNDEFINED> instruction: 0xf832f7fa
    cd48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    cd4c:	addhi	pc, fp, r0
    cd50:			; <UNDEFINED> instruction: 0xf7f52000
    cd54:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    cd58:	bmi	1c412f8 <pclose@plt+0x1c3e450>
    cd5c:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    cd60:	andvc	lr, r9, sp, asr #19
    cd64:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    cd68:			; <UNDEFINED> instruction: 0xf7fe2307
    cd6c:			; <UNDEFINED> instruction: 0xf8dff877
    cd70:	ldrbtmi	sl, [sl], #436	; 0x1b4
    cd74:			; <UNDEFINED> instruction: 0x46014652
    cd78:			; <UNDEFINED> instruction: 0xf7ffa806
    cd7c:			; <UNDEFINED> instruction: 0x4603fbbb
    cd80:			; <UNDEFINED> instruction: 0xf0002800
    cd84:	bls	1acfa8 <pclose@plt+0x1aa100>
    cd88:			; <UNDEFINED> instruction: 0xf0002a00
    cd8c:			; <UNDEFINED> instruction: 0x46108096
    cd90:			; <UNDEFINED> instruction: 0xf0029303
    cd94:	blls	10bd00 <pclose@plt+0x108e58>
    cd98:	andls	r2, r6, #0, 4
    cd9c:	movwls	r4, #13880	; 0x3638
    cda0:	stc	7, cr15, [r4], #980	; 0x3d4
    cda4:			; <UNDEFINED> instruction: 0xb1a39b03
    cda8:			; <UNDEFINED> instruction: 0xf7f54618
    cdac:	strbmi	lr, [r9], -lr, lsr #31
    cdb0:	ldmdami	sp, {r1, r9, sl, lr}^
    cdb4:			; <UNDEFINED> instruction: 0xf7fd4478
    cdb8:	b	140aeb4 <pclose@plt+0x140800c>
    cdbc:	stmdals	r4, {r3, sl, sp, lr}
    cdc0:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    cdc4:	svc	0x005ef7f5
    cdc8:	ldrbeq	pc, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    cdcc:	stmdacs	r0, {r0, r2, sp, lr, pc}
    cdd0:	blls	6012e4 <pclose@plt+0x5fe43c>
    cdd4:	blls	13b4a8 <pclose@plt+0x138600>
    cdd8:	bmi	1524e8c <pclose@plt+0x1521fe4>
    cddc:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    cde0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cde4:	subsmi	r9, sl, fp, lsl #22
    cde8:	addshi	pc, r0, r0, asr #32
    cdec:	andlt	r4, sp, r0, lsr #12
    cdf0:	svchi	0x00f0e8bd
    cdf4:	svc	0x0088f7f5
    cdf8:	stmdami	sp, {r0, r9, sl, lr}^
    cdfc:			; <UNDEFINED> instruction: 0xf7fd4478
    ce00:			; <UNDEFINED> instruction: 0xe7eaf819
    ce04:	blcs	33a20 <pclose@plt+0x30b78>
    ce08:	stmdami	sl, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
    ce0c:			; <UNDEFINED> instruction: 0xf7fd4478
    ce10:	strb	pc, [r0, r9, lsr #17]!	; <UNPREDICTABLE>
    ce14:	andcs	r4, r5, #72, 18	; 0x120000
    ce18:	ldrbtmi	r2, [r9], #-0
    ce1c:	stc	7, cr15, [lr], {245}	; 0xf5
    ce20:			; <UNDEFINED> instruction: 0xf7fc4631
    ce24:			; <UNDEFINED> instruction: 0xe781ffd5
    ce28:	mrc	7, 1, APSR_nzcv, cr0, cr5, {7}
    ce2c:	teqlt	r0, r4, lsl #12
    ce30:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    ce34:			; <UNDEFINED> instruction: 0xf008b284
    ce38:	b	121f238 <pclose@plt+0x121c390>
    ce3c:			; <UNDEFINED> instruction: 0xf7f50404
    ce40:	stmdavs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    ce44:	ldc	7, cr15, [r4, #980]	; 0x3d4
    ce48:	ldmdami	ip!, {r0, r9, sl, lr}
    ce4c:			; <UNDEFINED> instruction: 0xf7fc4478
    ce50:	stmdals	r4, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ce54:	svc	0x0016f7f5
    ce58:	addlt	lr, r1, #50069504	; 0x2fc0000
    ce5c:	andne	pc, r3, #64, 4
    ce60:			; <UNDEFINED> instruction: 0xd1a14291
    ce64:			; <UNDEFINED> instruction: 0xf7f5e7a9
    ce68:			; <UNDEFINED> instruction: 0x4604ee12
    ce6c:	b	13f9334 <pclose@plt+0x13f648c>
    ce70:	addlt	r6, r4, #8, 16	; 0x80000
    ce74:	ldmmi	lr!, {r3, ip, sp, lr, pc}^
    ce78:	streq	lr, [r4], #-2632	; 0xfffff5b8
    ce7c:			; <UNDEFINED> instruction: 0xf7f54620
    ce80:	strmi	lr, [r1], -r4, asr #30
    ce84:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    ce88:			; <UNDEFINED> instruction: 0xffd4f7fc
    ce8c:			; <UNDEFINED> instruction: 0xf7f59804
    ce90:			; <UNDEFINED> instruction: 0xe7a2eefa
    ce94:	andls	r4, r3, r2, lsl #12
    ce98:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
    ce9c:	svc	0x00ecf7f5
    cea0:	strmi	r9, [r3], r3, lsl #22
    cea4:	stmdals	r6, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
    cea8:			; <UNDEFINED> instruction: 0xf002b1f0
    ceac:	ldrtmi	pc, [r8], -sp, asr #22	; <UNPREDICTABLE>
    ceb0:	andslt	pc, r8, sp, asr #17
    ceb4:	ldc	7, cr15, [sl], {245}	; 0xf5
    ceb8:	ldrtmi	lr, [r8], -fp, lsl #15
    cebc:			; <UNDEFINED> instruction: 0xf7f59303
    cec0:	blls	107f20 <pclose@plt+0x105078>
    cec4:	stmdbge	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    cec8:			; <UNDEFINED> instruction: 0x4630461a
    cecc:	blx	7c8ed8 <pclose@plt+0x7c6030>
    ced0:	cmnlt	r8, r3
    ced4:	svc	0x0018f7f5
    ced8:			; <UNDEFINED> instruction: 0x46024631
    cedc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    cee0:			; <UNDEFINED> instruction: 0xffa8f7fc
    cee4:	strb	r9, [lr, -r3, lsl #22]
    cee8:			; <UNDEFINED> instruction: 0xf7f54638
    ceec:	ldrb	lr, [r0, -r0, lsl #24]!
    cef0:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
    cef4:			; <UNDEFINED> instruction: 0x46509a16
    cef8:	strbmi	r9, [r9], -r0, lsl #2
    cefc:	blx	104af02 <pclose@plt+0x104805a>
    cf00:	strmi	r9, [r3], -r6, lsl #20
    cf04:			; <UNDEFINED> instruction: 0xf43f2a00
    cf08:	strb	sl, [r0, -r9, asr #30]
    cf0c:	stc	7, cr15, [r2], #-980	; 0xfffffc2c
    cf10:	andeq	sl, r1, r6, lsr #31
    cf14:	andeq	r0, r0, ip, lsr #6
    cf18:	andeq	r8, r0, sl, lsr #19
    cf1c:	andeq	r8, r0, sl, lsr #17
    cf20:	andeq	r8, r0, r0, lsl #17
    cf24:	ldrdeq	r7, [r0], -sl
    cf28:	andeq	r8, r0, r0, ror r9
    cf2c:	muleq	r1, lr, lr
    cf30:	andeq	r8, r0, r0, lsr r7
    cf34:	andeq	r8, r0, r0, asr #18
    cf38:	andeq	r8, r0, r6, lsr #17
    cf3c:	andeq	r8, r0, r4, ror r7
    cf40:	andeq	r8, r0, sl, lsl r7
    cf44:	andeq	r8, r0, lr, lsl r8
    cf48:	mvnsmi	lr, sp, lsr #18
    cf4c:	bmi	9de7b0 <pclose@plt+0x9db908>
    cf50:	blmi	9f9180 <pclose@plt+0x9f62d8>
    cf54:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
    cf58:	strmi	r4, [r4], -sp, lsl #12
    cf5c:	ldmpl	r3, {r6, r8, sp}^
    cf60:			; <UNDEFINED> instruction: 0xf8df4630
    cf64:	ldmdavs	fp, {r4, r7, pc}
    cf68:			; <UNDEFINED> instruction: 0xf04f9309
    cf6c:			; <UNDEFINED> instruction: 0xf7fe0300
    cf70:	stccs	13, cr15, [r2, #-116]	; 0xffffff8c
    cf74:	ldrshtle	r4, [r3], -r8
    cf78:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    cf7c:			; <UNDEFINED> instruction: 0x46204a1f
    cf80:	strcs	r4, [r0], #-1587	; 0xfffff9cd
    cf84:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    cf88:	strmi	lr, [r2], #-2509	; 0xfffff633
    cf8c:	strmi	lr, [r0], #-2509	; 0xfffff633
    cf90:	stc	7, cr15, [r8], #980	; 0x3d4
    cf94:	orrslt	r4, r0, r5, lsl #12
    cf98:	ldrtmi	r4, [r0], -r1, lsr #12
    cf9c:	stc2l	7, cr15, [r6, #1016]	; 0x3f8
    cfa0:	bl	fe94af7c <pclose@plt+0xfe9480d4>
    cfa4:	bmi	5a509c <pclose@plt+0x5a21f4>
    cfa8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    cfac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfb0:	subsmi	r9, sl, r9, lsl #22
    cfb4:			; <UNDEFINED> instruction: 0x4628d117
    cfb8:	pop	{r1, r3, ip, sp, pc}
    cfbc:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
    cfc0:	ldrtmi	r2, [r0], -r1, lsl #4
    cfc4:			; <UNDEFINED> instruction: 0xf7fe4479
    cfc8:	strtmi	pc, [r9], -r5, lsr #26
    cfcc:			; <UNDEFINED> instruction: 0xf7fe4630
    cfd0:	eorsvs	pc, r8, sp, lsr #27
    cfd4:	mvnle	r2, r0, lsl #16
    cfd8:	ldcl	7, cr15, [r8, #-980]	; 0xfffffc2c
    cfdc:	strb	fp, [r2, r5, lsl #5]!
    cfe0:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    cfe4:			; <UNDEFINED> instruction: 0xf7f5e7ca
    cfe8:	svclt	0x0000ebb6
    cfec:	andeq	sl, r1, r6, lsr #26
    cff0:	andeq	r0, r0, ip, lsr #6
    cff4:	andeq	sl, r1, r8, lsl #26
    cff8:	strdeq	r8, [r0], -lr
    cffc:	andeq	r0, r0, r4, ror #6
    d000:	ldrdeq	sl, [r1], -r2
    d004:	andeq	r7, r0, ip, ror r5
    d008:	muleq	r0, r2, r7
    d00c:	andcs	r4, r1, #2048	; 0x800
    d010:	andsvs	r4, sl, fp, ror r4
    d014:	svclt	0x00004770
    d018:	andeq	fp, r1, r8, lsr #14
    d01c:			; <UNDEFINED> instruction: 0x460db570
    d020:	sbclt	r4, r8, r4, lsl r9
    d024:			; <UNDEFINED> instruction: 0x46044b14
    d028:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    d02c:	movtls	r6, #30747	; 0x781b
    d030:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d034:	mcrge	1, 0, fp, cr1, cr10, {1}
    d038:	ldrtmi	r2, [r2], -r0, lsl #2
    d03c:	bl	ffe4b018 <pclose@plt+0xffe48170>
    d040:	blcs	67114 <pclose@plt+0x6426c>
    d044:	stmdage	r5!, {r0, r3, ip, lr, pc}
    d048:			; <UNDEFINED> instruction: 0xf7f59524
    d04c:	andcs	lr, r0, #10, 28	; 0xa0
    d050:	strtmi	sl, [r0], -r4, lsr #18
    d054:			; <UNDEFINED> instruction: 0xf7f59245
    d058:	bmi	248010 <pclose@plt+0x245168>
    d05c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d060:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d064:	subsmi	r9, sl, r7, asr #22
    d068:	sublt	sp, r8, r1, lsl #2
    d06c:			; <UNDEFINED> instruction: 0xf7f5bd70
    d070:	svclt	0x0000eb72
    d074:	andeq	sl, r1, r4, asr ip
    d078:	andeq	r0, r0, ip, lsr #6
    d07c:	andeq	sl, r1, lr, lsl ip
    d080:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
    d084:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    d088:	addlt	r4, r3, sp, asr #28
    d08c:			; <UNDEFINED> instruction: 0x4605685b
    d090:	blcs	1e290 <pclose@plt+0x1b3e8>
    d094:	addhi	pc, r7, r0, asr #32
    d098:	tstcs	r1, sl, asr #22
    d09c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    d0a0:	qaddlt	r6, r9, r2
    d0a4:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
    d0a8:	andcs	r2, r2, r1, lsl #4
    d0ac:			; <UNDEFINED> instruction: 0xf7f54479
    d0b0:	andcs	lr, r0, r0, ror sp
    d0b4:	stc2l	7, cr15, [r6, #1008]	; 0x3f0
    d0b8:	teqlt	r0, r4, lsl #12
    d0bc:	stcl	7, cr15, [r6], {245}	; 0xf5
    d0c0:	strmi	r4, [r2], -r1, lsr #12
    d0c4:			; <UNDEFINED> instruction: 0xf7f52002
    d0c8:	stmdbmi	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    d0cc:	andcs	r2, r2, r9, lsl #4
    d0d0:			; <UNDEFINED> instruction: 0xf7f54479
    d0d4:	stclcs	13, cr14, [r0, #-376]	; 0xfffffe88
    d0d8:	blmi	f83210 <pclose@plt+0xf80368>
    d0dc:			; <UNDEFINED> instruction: 0xf85358f3
    d0e0:	stmdbcs	r0, {r0, r2, r5, ip}
    d0e4:	blmi	f01674 <pclose@plt+0xefe7cc>
    d0e8:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
    d0ec:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    d0f0:	adcsmi	r4, r4, #48234496	; 0x2e00000
    d0f4:	vqshl.s8	q10, <illegal reg q13.5>, q3
    d0f8:	strmi	r6, [pc], -r7, ror #18
    d0fc:	ldrbtmi	r9, [sl], #769	; 0x301
    d100:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
    d104:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
    d108:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d10c:	stccs	13, cr13, [r1], {34}	; 0x22
    d110:			; <UNDEFINED> instruction: 0xf043bf08
    d114:	strtmi	r0, [r1], -r1, lsl #6
    d118:	blcs	1e9e0 <pclose@plt+0x1bb38>
    d11c:			; <UNDEFINED> instruction: 0xf005d041
    d120:	andcs	pc, r1, #2032	; 0x7f0
    d124:			; <UNDEFINED> instruction: 0x46034651
    d128:	ldmdblt	r3!, {r1, sp}
    d12c:	ldc	7, cr15, [r0, #-980]!	; 0xfffffc2c
    d130:			; <UNDEFINED> instruction: 0x46214630
    d134:			; <UNDEFINED> instruction: 0xffbef005
    d138:	blx	fe25e97a <pclose@plt+0xfe25bad2>
    d13c:			; <UNDEFINED> instruction: 0xf1b82304
    d140:	b	13cf14c <pclose@plt+0x13cc2a4>
    d144:	bl	ff12a4dc <pclose@plt+0xff127634>
    d148:	andsle	r0, r9, r3, lsr #9
    d14c:			; <UNDEFINED> instruction: 0xf00742b4
    d150:	ldclle	3, cr0, [ip], {1}
    d154:	ldrtmi	r4, [r0], -r1, lsr #12
    d158:	cdp2	0, 6, cr15, cr2, cr5, {0}
    d15c:	andcs	r9, r1, #1024	; 0x400
    d160:	pkhbtmi	r1, r3, r9, lsl #16
    d164:			; <UNDEFINED> instruction: 0xf7f52002
    d168:			; <UNDEFINED> instruction: 0xf1bbed14
    d16c:	svclt	0x00180f00
    d170:	ldrb	r2, [sp, r1, lsl #14]
    d174:	andcs	r4, r1, #409600	; 0x64000
    d178:	andcs	r4, r2, r9, ror r4
    d17c:	stc	7, cr15, [r8, #-980]	; 0xfffffc2c
    d180:	andscs	r4, r4, #376832	; 0x5c000
    d184:	ldrbtmi	r2, [r9], #-2
    d188:	stc	7, cr15, [r2, #-980]	; 0xfffffc2c
    d18c:	strtmi	r2, [r8], -r0, lsl #4
    d190:			; <UNDEFINED> instruction: 0xf7ff4611
    d194:	strtmi	pc, [r8], -r3, asr #30
    d198:	pop	{r0, r1, ip, sp, pc}
    d19c:			; <UNDEFINED> instruction: 0xf7f54ff0
    d1a0:	ldrmi	fp, [pc], -r5, asr #19
    d1a4:			; <UNDEFINED> instruction: 0xf7f5e7c9
    d1a8:	ldrb	lr, [r5, -r4, asr #19]!
    d1ac:	tstls	r1, r8, lsl #12
    d1b0:	mcrr	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
    d1b4:	strmi	r9, [r2], -r1, lsl #18
    d1b8:	svclt	0x0000e7df
    d1bc:			; <UNDEFINED> instruction: 0x0001b6b2
    d1c0:	andeq	sl, r1, ip, ror #23
    d1c4:	muleq	r1, ip, r6
    d1c8:	andeq	r9, r0, r4, lsl #12
    d1cc:			; <UNDEFINED> instruction: 0x000086b8
    d1d0:	andeq	r0, r0, r8, lsr r3
    d1d4:	andeq	r8, r0, r0, lsr #13
    d1d8:	muleq	r0, r6, r6
    d1dc:	andeq	r6, r0, r4, lsl r6
    d1e0:	andeq	r8, r0, sl, lsl r6
    d1e4:	addlt	fp, r2, r0, ror r5
    d1e8:	blmi	6fbf90 <pclose@plt+0x6f90e8>
    d1ec:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
    d1f0:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    d1f4:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
    d1f8:	ldrmi	r2, [r9], -r2
    d1fc:	adcsvs	r9, r5, r1, lsl #6
    d200:			; <UNDEFINED> instruction: 0xff0cf7ff
    d204:	stmdbls	r1, {r0, r9, sp}
    d208:			; <UNDEFINED> instruction: 0xf7ff4610
    d20c:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    d210:	andcs	r2, pc, r1, lsl #4
    d214:			; <UNDEFINED> instruction: 0xff02f7ff
    d218:	andcs	r9, r1, #16384	; 0x4000
    d21c:			; <UNDEFINED> instruction: 0xf7ff2003
    d220:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    d224:	andcs	r2, fp, r1, lsl #4
    d228:	mrc2	7, 7, pc, cr8, cr15, {7}
    d22c:	strtmi	r4, [r2], -ip, lsl #18
    d230:	ldrbtmi	r2, [r9], #-10
    d234:	mrc2	7, 7, pc, cr2, cr15, {7}
    d238:	tstcs	r1, r2, lsr #12
    d23c:	andlt	r2, r2, sp
    d240:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d244:	blmi	206df4 <pclose@plt+0x203f4c>
    d248:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
    d24c:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    d250:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d254:	mrc	7, 0, APSR_nzcv, cr12, cr5, {7}
    d258:			; <UNDEFINED> instruction: 0xfffffe8b
    d25c:	andeq	fp, r1, r2, asr #10
    d260:			; <UNDEFINED> instruction: 0xfffffdd7
    d264:	andeq	r8, r0, r6, asr #11
    d268:	andeq	r8, r0, r8, ror #10
    d26c:	andeq	r8, r0, lr, ror r5
    d270:	adclt	fp, r5, r0, lsr r5
    d274:	bmi	5602cc <pclose@plt+0x55d424>
    d278:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
    d27c:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    d280:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d284:			; <UNDEFINED> instruction: 0xf04f9323
    d288:	ldmiblt	r5!, {r8, r9}
    d28c:	tstls	r1, r3, lsl #18
    d290:			; <UNDEFINED> instruction: 0xf7f54608
    d294:			; <UNDEFINED> instruction: 0xf104ec0e
    d298:	stmdbls	r1, {r4, r9}
    d29c:			; <UNDEFINED> instruction: 0xf7f54628
    d2a0:	bmi	3479f0 <pclose@plt+0x344b48>
    d2a4:	rscvs	r2, r3, r1, lsl #6
    d2a8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    d2ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2b0:	subsmi	r9, sl, r3, lsr #22
    d2b4:	eorlt	sp, r5, r5, lsl #2
    d2b8:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    d2bc:			; <UNDEFINED> instruction: 0xf7fc4478
    d2c0:			; <UNDEFINED> instruction: 0xf7f5fe2f
    d2c4:	svclt	0x0000ea48
    d2c8:			; <UNDEFINED> instruction: 0x0001b4be
    d2cc:	andeq	sl, r1, r0, lsl #20
    d2d0:	andeq	r0, r0, ip, lsr #6
    d2d4:	ldrdeq	sl, [r1], -r2
    d2d8:	andeq	r8, r0, ip, lsl r5
    d2dc:	cfstr32mi	mvfx11, [r8], {16}
    d2e0:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    d2e4:			; <UNDEFINED> instruction: 0xf104b143
    d2e8:	andcs	r0, r0, #16, 2
    d2ec:			; <UNDEFINED> instruction: 0xf7f52002
    d2f0:	movwcs	lr, #2474	; 0x9aa
    d2f4:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    d2f8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    d2fc:	mrc2	7, 0, pc, cr0, cr12, {7}
    d300:	andeq	fp, r1, r8, asr r4
    d304:	strdeq	r8, [r0], -lr
    d308:	svcmi	0x00f0e92d
    d30c:	strmi	fp, [r9], r7, lsl #1
    d310:	andls	r4, r3, r7, lsl r6
    d314:	blcs	31f30 <pclose@plt+0x2f088>
    d318:	stmdals	r5, {r2, r3, r4, r5, r6, ip, lr, pc}
    d31c:	bl	fe5cb2f8 <pclose@plt+0xfe5c8450>
    d320:			; <UNDEFINED> instruction: 0xf8d39b03
    d324:	andls	r8, r4, r4
    d328:	svceq	0x0000f1b8
    d32c:	ldmvs	lr, {r0, r1, r2, r5, r6, ip, lr, pc}
    d330:			; <UNDEFINED> instruction: 0xf04f2400
    d334:	movwls	r3, #9215	; 0x23ff
    d338:	and	r3, lr, r4, lsl #28
    d33c:			; <UNDEFINED> instruction: 0xf7f54650
    d340:	strmi	lr, [r3], r8, ror #26
    d344:			; <UNDEFINED> instruction: 0xf1bb4650
    d348:	tstle	r3, r0, lsl #30
    d34c:	bl	1fcb328 <pclose@plt+0x1fc8480>
    d350:	ldrhtle	r4, [sp], -r8
    d354:	strmi	r3, [r0, #1025]!	; 0x401
    d358:			; <UNDEFINED> instruction: 0xf856d00d
    d35c:	adceq	r5, r3, r4, lsl #30
    d360:			; <UNDEFINED> instruction: 0x4649463a
    d364:	beq	249780 <pclose@plt+0x2468d8>
    d368:	stccs	3, cr9, [r0, #-4]
    d36c:	strls	sp, [r2], #-486	; 0xfffffe1a
    d370:	strmi	r3, [r0, #1025]!	; 0x401
    d374:	blls	c1b40 <pclose@plt+0xbec98>
    d378:	suble	r3, r0, r1, lsl #6
    d37c:			; <UNDEFINED> instruction: 0xf1079b04
    d380:	ldrmi	r0, [r8], #-13
    d384:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d388:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d38c:	bls	441524 <pclose@plt+0x43e67c>
    d390:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    d394:	strcs	r4, [r0], #-1609	; 0xfffff9b7
    d398:	ldrtmi	r6, [sl], -r2, asr #32
    d39c:			; <UNDEFINED> instruction: 0xf7f54618
    d3a0:	stmdbls	r5, {r1, r4, r7, r8, fp, sp, lr, pc}
    d3a4:	ldclne	6, cr4, [r8], #-12
    d3a8:	ldrmi	r4, [r8], #-1071	; 0xfffffbd1
    d3ac:	eorvs	r7, r8, ip, lsr r2
    d3b0:	b	1bcb38c <pclose@plt+0x1bc84e4>
    d3b4:	svcls	0x00029e03
    d3b8:			; <UNDEFINED> instruction: 0xf85368b3
    d3bc:			; <UNDEFINED> instruction: 0xf7f50027
    d3c0:	ldmvs	r3!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    d3c4:			; <UNDEFINED> instruction: 0xf8434620
    d3c8:	andlt	r5, r7, r7, lsr #32
    d3cc:	svchi	0x00f0e8bd
    d3d0:	strls	r6, [r2], #-2093	; 0xfffff7d3
    d3d4:			; <UNDEFINED> instruction: 0xf7f54628
    d3d8:	blls	1480c8 <pclose@plt+0x145220>
    d3dc:			; <UNDEFINED> instruction: 0xd1b94298
    d3e0:	stmdbls	r5, {r1, r3, r4, r9, sl, lr}
    d3e4:			; <UNDEFINED> instruction: 0xf7f54628
    d3e8:	blls	1079a8 <pclose@plt+0x104b00>
    d3ec:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}
    d3f0:	ldmpl	r3, {r0, r8, r9, fp, ip, pc}^
    d3f4:	subsvs	r9, sl, r0, lsl sl
    d3f8:	pop	{r0, r1, r2, ip, sp, pc}
    d3fc:	blls	f13c4 <pclose@plt+0xee51c>
    d400:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    d404:	bls	101434 <pclose@plt+0xfe58c>
    d408:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    d40c:	andhi	pc, r8, sp, asr #17
    d410:	sbfx	r6, r3, #0, #20
    d414:	stmiane	fp, {r0, r1, r4, r6, sl, fp, ip}^
    d418:	ldrb	r9, [lr, -r5, lsl #6]!
    d41c:	streq	pc, [sl], #-264	; 0xfffffef8
    d420:	strtmi	r2, [r0], -r4, lsl #2
    d424:	bl	fe14b400 <pclose@plt+0xfe148558>
    d428:			; <UNDEFINED> instruction: 0xb1a84605
    d42c:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}^
    d430:			; <UNDEFINED> instruction: 0xb14e6898
    d434:	streq	lr, [r6], r0, lsl #22
    d438:	strmi	r1, [r3], -sl, lsr #30
    d43c:	blne	14b590 <pclose@plt+0x1486e8>
    d440:			; <UNDEFINED> instruction: 0xf84242b3
    d444:	mvnsle	r1, r4, lsl #30
    d448:	eorsvs	r9, r4, r3, lsl #28
    d44c:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d450:	ldrdhi	pc, [r4], -r6
    d454:			; <UNDEFINED> instruction: 0xe7d660b5
    d458:	bl	64b434 <pclose@plt+0x64858c>
    d45c:	ldr	fp, [r4, r0, lsl #5]!
    d460:	svcmi	0x00f0e92d
    d464:			; <UNDEFINED> instruction: 0xf8d0b083
    d468:	mrsls	fp, (UNDEF: 1)
    d46c:	svceq	0x0000f1bb
    d470:	stmdavs	pc, {r5, ip, lr, pc}	; <UNPREDICTABLE>
    d474:	ldrmi	r4, [r2], r1, lsl #13
    d478:	and	r2, r1, r0, lsl #8
    d47c:	ldmdble	r9, {r0, r1, r5, r7, r8, sl, lr}
    d480:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    d484:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    d488:	strcc	r4, [r1], #-1617	; 0xfffff9af
    d48c:	andeq	pc, r8, r5, lsl #2
    d490:	rscsle	r2, r3, r0, lsl #26
    d494:	stm	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d498:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d49c:	strtmi	sp, [r8], -lr, ror #3
    d4a0:	stmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4a4:			; <UNDEFINED> instruction: 0xf8d99b01
    d4a8:	ldmdavs	pc, {ip, sp, pc}	; <UNPREDICTABLE>
    d4ac:			; <UNDEFINED> instruction: 0xf84745a3
    d4b0:	stmiale	r5!, {r3, sp, lr}^
    d4b4:	andlt	r2, r3, r0
    d4b8:	svchi	0x00f0e8bd
    d4bc:	blcs	2674d0 <pclose@plt+0x264628>
    d4c0:	mrrcne	8, 0, sp, sl, cr13
    d4c4:			; <UNDEFINED> instruction: 0xb1296002
    d4c8:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    d4cc:	sbceq	lr, r3, #2048	; 0x800
    d4d0:	andvs	r6, sl, r2, asr r8
    d4d4:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    d4d8:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    d4dc:	andcs	r4, r0, r0, ror r7
    d4e0:	svclt	0x00004770
    d4e4:	strdeq	sl, [r1], -r2
    d4e8:	andeq	sl, r1, r6, ror #11
    d4ec:	tstcs	ip, r0, lsl r5
    d4f0:			; <UNDEFINED> instruction: 0xf7f52001
    d4f4:			; <UNDEFINED> instruction: 0x4604eb1e
    d4f8:	blmi	2b9a80 <pclose@plt+0x2b6bd8>
    d4fc:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
    d500:	stmdacs	r0, {r3, r4, fp, sp, lr}
    d504:	andcs	fp, r8, r8, lsl #30
    d508:			; <UNDEFINED> instruction: 0xf7f56020
    d50c:			; <UNDEFINED> instruction: 0x4603eb12
    d510:	smlatblt	r8, r0, r0, r6
    d514:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d518:	ldrmi	r4, [ip], -r0, lsr #12
    d51c:	stmia	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d520:	svclt	0x0000e7f8
    d524:	andeq	fp, r1, sl, asr #5
    d528:	ldrlt	fp, [r8, #-792]!	; 0xfffffce8
    d52c:	stmdavs	r3, {r0, r2, r9, sl, lr}
    d530:	andeq	pc, r9, #-1073741784	; 0xc0000028
    d534:	ldmdble	r5, {r0, r4, r5, r9, fp, sp}
    d538:	movwcs	lr, #6613	; 0x19d5
    d53c:	strcs	fp, [r0], #-338	; 0xfffffeae
    d540:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    d544:	tstlt	r8, r1, lsl #8
    d548:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d54c:	movwcs	lr, #6613	; 0x19d5
    d550:	ldmle	r5!, {r1, r5, r7, r9, lr}^
    d554:			; <UNDEFINED> instruction: 0xf7f54618
    d558:	strtmi	lr, [r8], -sl, asr #17
    d55c:	ldrhtmi	lr, [r8], -sp
    d560:	stmialt	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d564:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    d568:	addmi	r6, fp, #1114112	; 0x110000
    d56c:	andsvs	fp, r3, r8, lsl #31
    d570:	ldrbmi	lr, [r0, -r2, ror #15]!
    d574:	andeq	fp, r1, r2, ror #4
    d578:	ldrlt	fp, [r0, #-769]!	; 0xfffffcff
    d57c:	stmdavc	fp, {r2, r3, r9, sl, lr}
    d580:	orrlt	fp, r3, r3, lsl #1
    d584:	teqcs	sp, r5, lsl #12
    d588:			; <UNDEFINED> instruction: 0xf7f54620
    d58c:	addmi	lr, r4, #466944	; 0x72000
    d590:	cmplt	r8, r9
    d594:	movwcs	r1, #2818	; 0xb02
    d598:	strtmi	r4, [r8], -r1, lsr #12
    d59c:			; <UNDEFINED> instruction: 0xf7ff9300
    d5a0:			; <UNDEFINED> instruction: 0xb003feb3
    d5a4:	eorscs	fp, r7, r0, lsr sp
    d5a8:	ldclt	0, cr11, [r0, #-12]!
    d5ac:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    d5b0:	strtmi	r1, [r2], -r8, lsr #26
    d5b4:	pop	{r0, r1, ip, sp, pc}
    d5b8:	smmlar	r1, r0, r0, r4
    d5bc:			; <UNDEFINED> instruction: 0x47702037
    d5c0:	ldrblt	fp, [r0, #-505]!	; 0xfffffe07
    d5c4:	stmdavc	fp, {r2, r3, r9, sl, lr}
    d5c8:			; <UNDEFINED> instruction: 0xb1bbb082
    d5cc:	ldrmi	r4, [r5], -r6, lsl #12
    d5d0:	strmi	fp, [r8], -r2, ror #2
    d5d4:	b	ecb5b0 <pclose@plt+0xec8708>
    d5d8:	strtmi	r4, [fp], -r1, lsr #12
    d5dc:	strls	r2, [r0], #-1024	; 0xfffffc00
    d5e0:	ldrtmi	r4, [r0], -r2, lsl #12
    d5e4:	mrc2	7, 4, pc, cr0, cr15, {7}
    d5e8:	ldcllt	0, cr11, [r0, #-8]!
    d5ec:			; <UNDEFINED> instruction: 0xf100460a
    d5f0:	andcc	r0, r4, r8, lsl #2
    d5f4:	pop	{r1, ip, sp, pc}
    d5f8:			; <UNDEFINED> instruction: 0xe7314070
    d5fc:	andlt	r2, r2, r7, lsr r0
    d600:	eorscs	fp, r7, r0, ror sp
    d604:	svclt	0x00004770
    d608:	mvnsmi	lr, sp, lsr #18
    d60c:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
    d610:	stmdacs	r0, {r2, r5, r6, r8, fp}
    d614:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    d618:	stmdavc	fp, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    d61c:	orrslt	r4, r3, pc, lsl #12
    d620:	ldrdhi	pc, [r4], -r0
    d624:	svceq	0x0000f1b8
    d628:	stmvs	r6, {r1, r2, r4, ip, lr, pc}
    d62c:			; <UNDEFINED> instruction: 0xf8563e04
    d630:	strcc	r5, [r1], #-3844	; 0xfffff0fc
    d634:			; <UNDEFINED> instruction: 0xf1054639
    d638:	tstlt	r5, r8
    d63c:	svc	0x00b6f7f4
    d640:	strbmi	fp, [r4, #-288]	; 0xfffffee0
    d644:	strdcs	sp, [r0], -r3
    d648:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d64c:	blcs	27800 <pclose@plt+0x24958>
    d650:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d654:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d658:	ldrb	r4, [r5, r0, asr #12]!
    d65c:	ldrbmi	lr, [r0, sp, lsr #18]!
    d660:	addlt	r4, r2, r0, lsl #13
    d664:	ldrmi	r4, [r1], lr, lsl #12
    d668:	movwcs	fp, #266	; 0x10a
    d66c:	blx	feda56c0 <pclose@plt+0xfeda2818>
    d670:	stmdbeq	r4!, {r1, r2, r7, sl, ip, sp, lr, pc}^
    d674:	svceq	0x0000f1b8
    d678:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    d67c:	teqle	pc, r0, lsl #24
    d680:	blcs	2b754 <pclose@plt+0x288ac>
    d684:			; <UNDEFINED> instruction: 0xf8d8d03c
    d688:			; <UNDEFINED> instruction: 0xf1baa004
    d68c:	andle	r0, lr, r0, lsl #30
    d690:	ldrdvc	pc, [r8], -r8
    d694:			; <UNDEFINED> instruction: 0xf8573f04
    d698:	strcc	r5, [r1], #-3844	; 0xfffff0fc
    d69c:			; <UNDEFINED> instruction: 0xf1054631
    d6a0:	tstlt	r5, r8
    d6a4:	svc	0x0082f7f4
    d6a8:	ldrbmi	fp, [r4, #-880]	; 0xfffffc90
    d6ac:			; <UNDEFINED> instruction: 0x4630d1f3
    d6b0:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d6b4:	stmdacs	r0, {r2, r9, sl, lr}
    d6b8:	stmdavc	r3, {r2, r6, ip, lr, pc}
    d6bc:	ldrtmi	fp, [r0], -r3, lsl #7
    d6c0:	stmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d6c4:	ldrtmi	r4, [r1], -r3, lsr #12
    d6c8:	andcs	r4, r1, r2, lsl #12
    d6cc:	strbmi	r9, [r0], -r0
    d6d0:	mrc2	7, 0, pc, cr10, cr15, {7}
    d6d4:	ldrdge	pc, [r4], -r8
    d6d8:	svceq	0x0000f1ba
    d6dc:			; <UNDEFINED> instruction: 0xf8d8d010
    d6e0:	strcs	r7, [r0, #-8]
    d6e4:			; <UNDEFINED> instruction: 0xf8573f04
    d6e8:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
    d6ec:			; <UNDEFINED> instruction: 0xf1044631
    d6f0:	tstlt	ip, r8
    d6f4:	svc	0x005af7f4
    d6f8:	eorle	r2, pc, r0, lsl #16
    d6fc:	mvnsle	r4, sl, lsr #11
    d700:	andlt	r2, r2, r0
    d704:			; <UNDEFINED> instruction: 0x87f0e8bd
    d708:	svceq	0x0000f1b9
    d70c:	stmdavs	fp!, {r2, ip, lr, pc}^
    d710:	movwcs	fp, #4371	; 0x1113
    d714:	andcc	pc, r0, r9, asr #17
    d718:	andlt	r6, r2, r8, lsr #16
    d71c:			; <UNDEFINED> instruction: 0x87f0e8bd
    d720:			; <UNDEFINED> instruction: 0x46304914
    d724:			; <UNDEFINED> instruction: 0xf7f44479
    d728:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    d72c:			; <UNDEFINED> instruction: 0xf7f5d1c7
    d730:	stmdacs	r0, {r3, r7, r8, fp, sp, lr, pc}
    d734:	andcs	sp, r0, r3, asr #1
    d738:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d73c:	stmdacs	r0, {r2, r9, sl, lr}
    d740:			; <UNDEFINED> instruction: 0xe7ddd1bd
    d744:	ldrtmi	r4, [r0], -ip, lsl #18
    d748:			; <UNDEFINED> instruction: 0xf7f44479
    d74c:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    d750:			; <UNDEFINED> instruction: 0xf7f5d1d6
    d754:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    d758:	ldrb	sp, [r1, sp, ror #3]
    d75c:	svceq	0x0000f1b9
    d760:	stmdavs	r3!, {r2, ip, lr, pc}^
    d764:	movwcs	fp, #4371	; 0x1113
    d768:	andcc	pc, r0, r9, asr #17
    d76c:	andlt	r6, r2, r0, lsr #16
    d770:			; <UNDEFINED> instruction: 0x87f0e8bd
    d774:	andeq	r7, r0, r8, ror #27
    d778:	andeq	r7, r0, r4, asr #27
    d77c:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}
    d780:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp}
    d784:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    d788:	stmdavs	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    d78c:	ldmdble	r7, {r1, r2, r5, r7, r9, lr}
    d790:	bl	1679ac <pclose@plt+0x164b04>
    d794:	and	r0, r1, r4, lsl #11
    d798:	stmdble	ip, {r1, r2, r5, r7, r9, lr}
    d79c:	bleq	14b8f8 <pclose@plt+0x148a50>
    d7a0:	stmdacs	r0, {r0, sl, ip, sp}
    d7a4:	strdvs	sp, [ip], -r8
    d7a8:	stmdavs	r1, {r0, r1, r3, r8, ip, sp, pc}^
    d7ac:	tstlt	sl, r9, lsl r0
    d7b0:	andsvs	r6, r3, r3, lsl #16
    d7b4:	ldcllt	0, cr3, [r0], #-32	; 0xffffffe0
    d7b8:	andcs	r4, r0, r0, ror r7
    d7bc:			; <UNDEFINED> instruction: 0x4770bc70
    d7c0:	ldrb	r4, [r8, r8, lsr #12]!
    d7c4:	mvnsmi	lr, sp, lsr #18
    d7c8:	ldrmi	r4, [r6], -sp, lsl #12
    d7cc:			; <UNDEFINED> instruction: 0x46044698
    d7d0:	b	8cb7ac <pclose@plt+0x8c8904>
    d7d4:	ldrbtmi	r4, [pc], #-3891	; d7dc <pclose@plt+0xa934>
    d7d8:	andsle	r3, fp, r1
    d7dc:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
    d7e0:	svceq	0x0000f1b8
    d7e4:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
    d7e8:			; <UNDEFINED> instruction: 0xf7f54479
    d7ec:			; <UNDEFINED> instruction: 0x2600e896
    d7f0:	orrslt	r6, r0, #40	; 0x28
    d7f4:	pop	{r4, r5, r9, sl, lr}
    d7f8:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    d7fc:	svceq	0x0000f1b8
    d800:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
    d804:			; <UNDEFINED> instruction: 0xe7f04479
    d808:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    d80c:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d810:			; <UNDEFINED> instruction: 0xe7ea4479
    d814:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
    d818:			; <UNDEFINED> instruction: 0xf7f5681f
    d81c:			; <UNDEFINED> instruction: 0x4606e938
    d820:	ldrteq	fp, [pc], -r0, lsr #2
    d824:			; <UNDEFINED> instruction: 0xf007b286
    d828:	teqmi	lr, #66584576	; 0x3f80000
    d82c:	andcs	r4, r5, #573440	; 0x8c000
    d830:	ldrbtmi	r2, [r9], #-0
    d834:	svc	0x0082f7f4
    d838:	ldrtmi	r4, [r0], -r7, lsl #12
    d83c:	b	194b818 <pclose@plt+0x1948970>
    d840:	ldrtmi	r4, [r8], -r1, lsl #12
    d844:	blx	ffdcb83c <pclose@plt+0xffdc8994>
    d848:	mvnscc	pc, #79	; 0x4f
    d84c:	stmib	r4, {r9, sp}^
    d850:	ldrtmi	r3, [r0], -r0, lsl #6
    d854:	pop	{r1, r3, r5, sp, lr}
    d858:	blmi	5ee020 <pclose@plt+0x5eb178>
    d85c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d860:	ldmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d864:			; <UNDEFINED> instruction: 0xb1204606
    d868:	addlt	r0, r6, #47185920	; 0x2d00000
    d86c:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    d870:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
    d874:	andcs	r2, r0, r5, lsl #4
    d878:			; <UNDEFINED> instruction: 0xf7f44479
    d87c:	strmi	lr, [r5], -r0, ror #30
    d880:			; <UNDEFINED> instruction: 0xf7f54630
    d884:	strmi	lr, [r1], -r2, asr #20
    d888:			; <UNDEFINED> instruction: 0xf7fc4628
    d88c:	stmdavs	r0!, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    d890:	b	ff64b86c <pclose@plt+0xff6489c4>
    d894:			; <UNDEFINED> instruction: 0xf7f56860
    d898:			; <UNDEFINED> instruction: 0xf04fead6
    d89c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    d8a0:	str	r3, [r7, r0, lsl #6]!
    d8a4:	andeq	sl, r1, r6, lsr #9
    d8a8:	andeq	r7, r0, r0, asr #7
    d8ac:	andeq	r6, r0, r0, lsr #27
    d8b0:	andeq	r8, r0, sl, ror #1
    d8b4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    d8b8:	andeq	r0, r0, r8, ror #6
    d8bc:	andeq	r8, r0, lr, asr #1
    d8c0:	andeq	r8, r0, r4, lsr #1
    d8c4:			; <UNDEFINED> instruction: 0x4605b538
    d8c8:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d8cc:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
    d8d0:	svclt	0x00183001
    d8d4:	andle	r2, r0, r0
    d8d8:	blmi	27cdc0 <pclose@plt+0x279f18>
    d8dc:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    d8e0:	ldm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8e4:	strteq	fp, [r4], -r8, lsr #2
    d8e8:			; <UNDEFINED> instruction: 0xf004b283
    d8ec:	b	111ecec <pclose@plt+0x111be44>
    d8f0:			; <UNDEFINED> instruction: 0xf04f0003
    d8f4:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    d8f8:	ldclt	3, cr3, [r8, #-0]
    d8fc:	andeq	sl, r1, lr, lsr #7
    d900:	andeq	r0, r0, r8, ror #6
    d904:	blmi	b601bc <pclose@plt+0xb5d314>
    d908:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
    d90c:	addlt	fp, r9, r0, lsr r5
    d910:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    d914:	ldrbtcc	pc, [pc], #79	; d91c <pclose@plt+0xaa74>	; <UNPREDICTABLE>
    d918:	movwls	r6, #30747	; 0x781b
    d91c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d920:	svc	0x00daf7f4
    d924:			; <UNDEFINED> instruction: 0xb3284605
    d928:			; <UNDEFINED> instruction: 0xf7f54628
    d92c:	orrlt	lr, r0, r8, ror #19
    d930:	blcc	c2cc44 <pclose@plt+0xc29d9c>
    d934:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
    d938:	andcs	r3, sl, #19
    d93c:			; <UNDEFINED> instruction: 0xf7f42100
    d940:	addmi	lr, r4, #1184	; 0x4a0
    d944:			; <UNDEFINED> instruction: 0x4604bfb8
    d948:			; <UNDEFINED> instruction: 0xf7f54628
    d94c:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    d950:	strtmi	sp, [r8], -lr, ror #3
    d954:	b	fe2cb930 <pclose@plt+0xfe2c8a88>
    d958:	svclt	0x00181c61
    d95c:	andle	r1, r9, r0, ror #24
    d960:	blmi	5a01c8 <pclose@plt+0x59d320>
    d964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d968:	blls	1e79d8 <pclose@plt+0x1e4b30>
    d96c:	qsuble	r4, sl, r1
    d970:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    d974:	andcs	sl, r7, r2, lsl #18
    d978:			; <UNDEFINED> instruction: 0xf7f49101
    d97c:	stmdbls	r1, {r4, r8, r9, sl, fp, sp, lr, pc}
    d980:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
    d984:	andle	r1, r6, r2, asr #24
    d988:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    d98c:	svclt	0x00084298
    d990:	addvc	pc, r0, pc, asr #8
    d994:	andcs	lr, r7, r4, ror #15
    d998:	svc	0x0000f7f4
    d99c:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
    d9a0:	mvnsle	r1, r3, asr #24
    d9a4:			; <UNDEFINED> instruction: 0xf7f42004
    d9a8:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    d9ac:			; <UNDEFINED> instruction: 0x2014bfb8
    d9b0:	ubfx	sp, r6, #23, #10
    d9b4:	mcr	7, 6, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    d9b8:	andeq	sl, r1, r4, ror r3
    d9bc:	andeq	r0, r0, ip, lsr #6
    d9c0:	andeq	r8, r0, r2, lsr r0
    d9c4:	andeq	sl, r1, r8, lsl r3
    d9c8:			; <UNDEFINED> instruction: 0x4604b5f8
    d9cc:			; <UNDEFINED> instruction: 0xf7ff460d
    d9d0:			; <UNDEFINED> instruction: 0x4607ff99
    d9d4:	adcmi	fp, r0, #1073741887	; 0x4000003f
    d9d8:	strcs	fp, [r0], -r8, asr #31
    d9dc:			; <UNDEFINED> instruction: 0xf855dd12
    d9e0:	mrrcne	0, 2, r3, sl, cr6
    d9e4:	shadd16mi	fp, r2, r8
    d9e8:	ands	sp, r0, r4, lsl #2
    d9ec:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    d9f0:	andle	r1, ip, r9, asr ip
    d9f4:			; <UNDEFINED> instruction: 0xf10242a3
    d9f8:	mvnsle	r0, r1, lsl #4
    d9fc:	strcc	r4, [r1], #-1558	; 0xfffff9ea
    da00:	mvnle	r4, r7, lsr #5
    da04:	ldrhtmi	lr, [r8], #141	; 0x8d
    da08:			; <UNDEFINED> instruction: 0xf7f52000
    da0c:	strtmi	fp, [r0], -pc, ror #18
    da10:	b	64b9ec <pclose@plt+0x648b44>
    da14:	adcmi	lr, r0, #63700992	; 0x3cc0000
    da18:			; <UNDEFINED> instruction: 0x4620ddf4
    da1c:			; <UNDEFINED> instruction: 0xf7f53401
    da20:	adcmi	lr, r7, #73728	; 0x12000
    da24:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    da28:	strdcs	r4, [r0], -r8
    da2c:	ldmdblt	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da30:	svcmi	0x00f0e92d
    da34:	strmi	fp, [r5], -r7, lsl #1
    da38:	andls	r4, r2, #4849664	; 0x4a0000
    da3c:	bmi	129f484 <pclose@plt+0x129c5dc>
    da40:	mrcls	4, 0, r4, cr0, cr8, {3}
    da44:	stmpl	r2, {r2, r3, r9, sl, lr}
    da48:	ldmdavs	r2, {r3, r9, sl, lr}
    da4c:			; <UNDEFINED> instruction: 0xf04f9205
    da50:	strls	r0, [r4], -r0, lsl #4
    da54:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    da58:	cmplt	r1, r1, lsl r6
    da5c:	teqlt	r0, r8, lsl #16
    da60:	andcs	r4, r0, sl, lsl #12
    da64:	svcne	0x0004f852
    da68:	stmdbcs	r0, {r0, ip, sp}
    da6c:	strdcs	sp, [r4, -sl]
    da70:			; <UNDEFINED> instruction: 0xf7f53002
    da74:			; <UNDEFINED> instruction: 0x212fe99a
    da78:	strtmi	r4, [r8], -r1, lsl #13
    da7c:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da80:	andeq	pc, r0, r9, asr #17
    da84:	subsle	r2, r0, r0, lsl #16
    da88:			; <UNDEFINED> instruction: 0xf8c93001
    da8c:	mrslt	r0, (UNDEF: 76)
    da90:	teqlt	fp, r3, lsr #16
    da94:	strbmi	r4, [sl], -r1, lsr #12
    da98:	svccc	0x0004f842
    da9c:	svccc	0x0004f851
    daa0:	mvnsle	r2, r0, lsl #22
    daa4:	ldrdlt	pc, [r4], #143	; 0x8f
    daa8:	svccc	0x00fff1b8
    daac:	beq	349ee8 <pclose@plt+0x347040>
    dab0:	streq	pc, [r0], #-79	; 0xffffffb1
    dab4:	strdle	r4, [r7], -fp
    dab8:	cfstrscs	mvf3, [r3], {1}
    dabc:			; <UNDEFINED> instruction: 0xf85ad019
    dac0:			; <UNDEFINED> instruction: 0xf1b88b04
    dac4:	ldrshle	r3, [r7, #255]!	; 0xff
    dac8:	ldrbmi	r1, [r8], -r1, lsr #28
    dacc:	tstcs	r1, r8, lsl pc
    dad0:	svc	0x00e8f7f4
    dad4:	stceq	8, cr15, [r4], {74}	; 0x4a
    dad8:	mvnle	r3, r1
    dadc:	svc	0x00faf7f4
    dae0:			; <UNDEFINED> instruction: 0xf7f46800
    dae4:	ldrbmi	lr, [r9], -r6, asr #30
    dae8:	stmdami	r1!, {r1, r9, sl, lr}
    daec:			; <UNDEFINED> instruction: 0xf7fc4478
    daf0:			; <UNDEFINED> instruction: 0xf10df9dd
    daf4:	strcs	r0, [r0], #-2056	; 0xfffff7f8
    daf8:	bleq	14bc60 <pclose@plt+0x148db8>
    dafc:	andle	r4, r4, r0, lsr #5
    db00:			; <UNDEFINED> instruction: 0xf7f44621
    db04:	andcc	lr, r1, r6, asr #28
    db08:	strcc	sp, [r1], #-21	; 0xffffffeb
    db0c:	mvnsle	r2, r3, lsl #24
    db10:			; <UNDEFINED> instruction: 0x46204639
    db14:			; <UNDEFINED> instruction: 0xff58f7ff
    db18:	ldrmi	fp, [r0, r6, lsl #2]!
    db1c:	strtmi	r4, [r8], -r9, asr #12
    db20:	svc	0x00baf7f4
    db24:			; <UNDEFINED> instruction: 0xf7f4207f
    db28:	strtmi	lr, [r8], -r8, asr #27
    db2c:	stmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db30:	andeq	pc, r0, r9, asr #17
    db34:			; <UNDEFINED> instruction: 0xb124e7ab
    db38:	andsle	r2, r0, r1, lsl #24
    db3c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    db40:	stmdbmi	sp, {r0, sp, lr, pc}
    db44:	tstls	r1, r9, ror r4
    db48:	svc	0x00c4f7f4
    db4c:			; <UNDEFINED> instruction: 0xf7f46800
    db50:	stmdbls	r1, {r4, r8, r9, sl, fp, sp, lr, pc}
    db54:	stmdami	r9, {r1, r9, sl, lr}
    db58:			; <UNDEFINED> instruction: 0xf7fc4478
    db5c:	stmdbmi	r8, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    db60:			; <UNDEFINED> instruction: 0xe7f04479
    db64:	andeq	sl, r1, ip, lsr r2
    db68:	andeq	r0, r0, ip, lsr #6
    db6c:	andeq	r7, r0, r8, asr r3
    db70:	andeq	r7, r0, r0, ror lr
    db74:	andeq	r7, r0, sl, lsl lr
    db78:	andeq	r8, r0, r8, ror #26
    db7c:	andeq	r7, r0, r0, lsr #28
    db80:	strdeq	r7, [r0], -r4
    db84:	blmi	ba0440 <pclose@plt+0xb9d598>
    db88:	push	{r1, r3, r4, r5, r6, sl, lr}
    db8c:			; <UNDEFINED> instruction: 0xb09c47f0
    db90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    db94:			; <UNDEFINED> instruction: 0xf04f931b
    db98:			; <UNDEFINED> instruction: 0xf7ff0300
    db9c:			; <UNDEFINED> instruction: 0x2104feb3
    dba0:	eorcs	r4, r0, r1, lsl #13
    dba4:	ldc	7, cr15, [ip], #976	; 0x3d0
    dba8:	orrslt	r4, r0, #128, 12	; 0x8000000
    dbac:	svceq	0x0000f1b9
    dbb0:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
    dbb4:	strtmi	r4, [ip], -sl, ror #13
    dbb8:	ands	r2, r6, r0, lsr #12
    dbbc:	adcsmi	r1, r7, #28416	; 0x6f00
    dbc0:			; <UNDEFINED> instruction: 0xf5b6d30d
    dbc4:	strbmi	r7, [r0], -r0, lsl #31
    dbc8:			; <UNDEFINED> instruction: 0x2320bf34
    dbcc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    dbd0:	adcseq	r4, r1, lr, lsl r4
    dbd4:	stcl	7, cr15, [r8, #976]!	; 0x3d0
    dbd8:	movtlt	r4, #1539	; 0x603
    dbdc:			; <UNDEFINED> instruction: 0xf8484680
    dbe0:	strcc	r4, [r1], #-37	; 0xffffffdb
    dbe4:	ldrtmi	r4, [sp], -r1, lsr #11
    dbe8:	ldrbmi	sp, [r2], -lr
    dbec:	andcs	r4, r3, r1, lsr #12
    dbf0:	mrc	7, 0, APSR_nzcv, cr8, cr4, {7}
    dbf4:	mvnle	r3, r1
    dbf8:	svc	0x006cf7f4
    dbfc:	blcs	267c10 <pclose@plt+0x264d68>
    dc00:	strcc	sp, [r1], #-476	; 0xfffffe24
    dc04:	mvnsle	r4, r1, lsr #11
    dc08:	streq	lr, [r5, #2824]	; 0xb08
    dc0c:	mvnscc	pc, #79	; 0x4f
    dc10:	bmi	325cc4 <pclose@plt+0x322e1c>
    dc14:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    dc18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dc1c:	subsmi	r9, sl, fp, lsl fp
    dc20:	strbmi	sp, [r0], -sl, lsl #2
    dc24:	pop	{r2, r3, r4, ip, sp, pc}
    dc28:			; <UNDEFINED> instruction: 0x460587f0
    dc2c:	strbmi	lr, [r0], -lr, ror #15
    dc30:			; <UNDEFINED> instruction: 0xf7f44698
    dc34:			; <UNDEFINED> instruction: 0xe7eced16
    dc38:	stc	7, cr15, [ip, #976]	; 0x3d0
    dc3c:	strdeq	sl, [r1], -r4
    dc40:	andeq	r0, r0, ip, lsr #6
    dc44:	andeq	sl, r1, r6, rrx
    dc48:	tstlt	r9, r3, lsl r6
    dc4c:	ldr	r2, [r9, #512]!	; 0x200
    dc50:	svclt	0x0000e638
    dc54:	tstlt	r9, r3, lsl r6
    dc58:	ldr	r2, [r3, #513]!	; 0x201
    dc5c:	svclt	0x0000e632
    dc60:	svclt	0x0000e630
    dc64:	svcmi	0x00f0e92d
    dc68:	mcrmi	0, 4, fp, cr13, cr5, {4}
    dc6c:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
    dc70:	strmi	r7, [r6], r7, lsl #4
    dc74:	bmi	fe2dee74 <pclose@plt+0xfe2dbfcc>
    dc78:			; <UNDEFINED> instruction: 0xf10d9309
    dc7c:	ldm	r6, {r2, r4, r5, sl, fp}
    dc80:	ldrbtmi	r0, [sl], #-3
    dc84:			; <UNDEFINED> instruction: 0xf10d4b88
    dc88:	vldrls.16	s0, [pc, #-120]	; dc18 <pclose@plt+0xad70>	; <UNPREDICTABLE>
    dc8c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    dc90:	ands	pc, r8, sp, asr #17
    dc94:	andeq	lr, r3, ip, lsl #17
    dc98:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
    dc9c:			; <UNDEFINED> instruction: 0xf8df2200
    dca0:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
    dca4:			; <UNDEFINED> instruction: 0xf04f9313
    dca8:	ldmib	sp, {r8, r9}^
    dcac:	ldrbtmi	r6, [fp], #1824	; 0x720
    dcb0:	ldrdge	pc, [r8], sp
    dcb4:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
    dcb8:	andeq	lr, r3, r9, lsl #17
    dcbc:	andcs	lr, sl, #3358720	; 0x334000
    dcc0:	andeq	lr, r3, r8, lsl #17
    dcc4:	tstlt	r5, ip, lsl #4
    dcc8:	tstlt	lr, sl, lsr #32
    dccc:	eorsvs	r2, r2, r0, lsl #4
    dcd0:	andcs	fp, r0, #-1073741821	; 0xc0000003
    dcd4:			; <UNDEFINED> instruction: 0xf04f603a
    dcd8:			; <UNDEFINED> instruction: 0xf8ca32ff
    dcdc:	mrslt	r2, (UNDEF: 77)
    dce0:	strbtmi	sl, [r0], -sl, lsl #18
    dce4:	movwls	r2, #20993	; 0x5201
    dce8:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    dcec:	strmi	r9, [r4], -r5, lsl #22
    dcf0:	teqle	r6, r0, lsl #16
    dcf4:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
    dcf8:	andcs	r4, r0, #72, 12	; 0x4800000
    dcfc:			; <UNDEFINED> instruction: 0xf7ff9305
    dd00:	blls	18d28c <pclose@plt+0x18a3e4>
    dd04:	stmdacs	r0, {r2, r9, sl, lr}
    dd08:	teqlt	pc, ip, asr #2
    dd0c:	strbmi	sl, [r0], -ip, lsl #18
    dd10:			; <UNDEFINED> instruction: 0xf7ff2200
    dd14:			; <UNDEFINED> instruction: 0x4604fd57
    dd18:			; <UNDEFINED> instruction: 0xd12e2800
    dd1c:	svc	0x00acf7f4
    dd20:			; <UNDEFINED> instruction: 0xf8ca1c44
    dd24:	suble	r0, r6, r0
    dd28:			; <UNDEFINED> instruction: 0xf0002800
    dd2c:	stmdals	sp, {r5, r7, pc}
    dd30:	andle	r1, r1, r1, asr #24
    dd34:	stm	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd38:	mcrrne	8, 1, r9, r2, cr0
    dd3c:			; <UNDEFINED> instruction: 0xf7f5d001
    dd40:	ldmdals	r2, {r1, r7, fp, sp, lr, pc}
    dd44:	andle	r1, r1, r3, asr #24
    dd48:	ldmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd4c:	blls	2ba188 <pclose@plt+0x2b72e0>
    dd50:	tstlt	lr, fp, lsr #32
    dd54:	eorsvs	r9, r3, fp, lsl #22
    dd58:	tstlt	r7, ip, lsr r6
    dd5c:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    dd60:	bmi	14e5e54 <pclose@plt+0x14e2fac>
    dd64:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    dd68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd6c:	subsmi	r9, sl, r3, lsl fp
    dd70:			; <UNDEFINED> instruction: 0x4620d17b
    dd74:	pop	{r0, r2, r4, ip, sp, pc}
    dd78:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dd7c:	subsle	r2, r0, r0, lsl #16
    dd80:	ldc	7, cr15, [lr, #976]	; 0x3d0
    dd84:	mcrrne	8, 0, r9, r7, cr13
    dd88:			; <UNDEFINED> instruction: 0xf7f5d001
    dd8c:	stmdals	fp, {r2, r3, r4, r6, fp, sp, lr, pc}
    dd90:	suble	r2, ip, r0, lsl #16
    dd94:	ldc	7, cr15, [r4, #976]	; 0x3d0
    dd98:	mcrrne	8, 1, r9, r5, cr0
    dd9c:			; <UNDEFINED> instruction: 0xf7f5d0e1
    dda0:			; <UNDEFINED> instruction: 0xe7dee852
    dda4:	stmdacs	r0, {r1, r3, fp, ip, pc}
    dda8:			; <UNDEFINED> instruction: 0xf7f4d047
    ddac:	stmdals	sp, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    ddb0:	sbcsle	r1, r6, r2, asr #24
    ddb4:	blmi	1007d88 <pclose@plt+0x1004ee0>
    ddb8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ddbc:			; <UNDEFINED> instruction: 0xf7f4681d
    ddc0:	strmi	lr, [r4], -r6, ror #28
    ddc4:	strteq	fp, [sp], -r8, lsr #2
    ddc8:			; <UNDEFINED> instruction: 0xf005b280
    ddcc:	b	115f5cc <pclose@plt+0x115c724>
    ddd0:	ldmdbmi	r9!, {sl}
    ddd4:	andcs	r2, r0, r5, lsl #4
    ddd8:			; <UNDEFINED> instruction: 0xf7f44479
    dddc:			; <UNDEFINED> instruction: 0x4605ecb0
    dde0:			; <UNDEFINED> instruction: 0xf7f44620
    dde4:			; <UNDEFINED> instruction: 0x4601ef92
    dde8:			; <UNDEFINED> instruction: 0xf7fc4628
    ddec:	stmdals	sl, {r0, r1, r5, fp, ip, sp, lr, pc}
    ddf0:			; <UNDEFINED> instruction: 0xf7f4b348
    ddf4:	stmdals	sp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    ddf8:	andle	r1, r1, r2, asr #24
    ddfc:	stmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de00:	teqlt	r0, #720896	; 0xb0000
    de04:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
    de08:	mcrrne	8, 1, r9, r7, cr0
    de0c:			; <UNDEFINED> instruction: 0xf7f5d001
    de10:	stmdals	ip, {r1, r3, r4, fp, sp, lr, pc}
    de14:			; <UNDEFINED> instruction: 0xf7f4b318
    de18:	ldmdals	r2, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    de1c:	adcle	r1, r0, r5, asr #24
    de20:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    de24:	adcle	r1, sp, r3, asr #24
    de28:	stmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de2c:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    de30:	adcsle	r1, r1, r6, asr #24
    de34:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de38:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    de3c:	adcsle	r1, r6, r1, asr #24
    de40:	stmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de44:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    de48:	sbcsle	r1, r4, r1, asr #24
    de4c:	svc	0x00faf7f4
    de50:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    de54:	sbcsle	r1, r7, r3, asr #24
    de58:	svc	0x00f4f7f4
    de5c:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    de60:	sbcsle	r1, sl, r6, asr #24
    de64:	svc	0x00eef7f4
    de68:			; <UNDEFINED> instruction: 0xf7f4e7d7
    de6c:	andscs	lr, r9, r4, ror ip
    de70:	svc	0x007cf7f4
    de74:			; <UNDEFINED> instruction: 0xf7f4980a
    de78:	stmdals	fp, {r2, r5, r8, sl, fp, sp, lr, pc}
    de7c:	stc	7, cr15, [r0, #-976]!	; 0xfffffc30
    de80:			; <UNDEFINED> instruction: 0xf7f4980c
    de84:	bls	289304 <pclose@plt+0x28645c>
    de88:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
    de8c:	ldmib	sp, {r1, r9, ip, pc}^
    de90:	movwls	r1, #519	; 0x207
    de94:	andls	r9, r1, #16, 22	; 0x4000
    de98:			; <UNDEFINED> instruction: 0xf7ff9a0d
    de9c:	svclt	0x0000fdc9
    dea0:	andeq	r7, r0, r0, asr lr
    dea4:	strdeq	r9, [r1], -sl
    dea8:	andeq	r0, r0, ip, lsr #6
    deac:	andeq	r9, r1, lr, asr #31
    deb0:	andeq	r9, r1, r6, lsl pc
    deb4:	andeq	r0, r0, r8, ror #6
    deb8:			; <UNDEFINED> instruction: 0x00007bb8
    debc:	mvnsmi	lr, #737280	; 0xb4000
    dec0:	ldrmi	fp, [r0], r5, lsl #1
    dec4:	mcrls	6, 0, r4, cr13, cr9, {4}
    dec8:	strmi	r4, [pc], -r5, lsl #12
    decc:	mrc	7, 6, APSR_nzcv, cr4, cr4, {7}
    ded0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    ded4:	eorsvs	r1, r0, r2, asr #24
    ded8:	strmi	sp, [r4], -r6
    dedc:	strcs	fp, [r0], #-800	; 0xfffffce0
    dee0:	andlt	r4, r5, r0, lsr #12
    dee4:	mvnshi	lr, #12386304	; 0xbd0000
    dee8:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
    deec:			; <UNDEFINED> instruction: 0xf7f4681d
    def0:	strmi	lr, [r4], -lr, asr #27
    def4:	strteq	fp, [sp], -r0, lsr #2
    def8:			; <UNDEFINED> instruction: 0xf005b284
    defc:	movwmi	r4, #16638	; 0x40fe
    df00:	andcs	r4, r5, #294912	; 0x48000
    df04:	ldrbtmi	r2, [r9], #-0
    df08:	ldc	7, cr15, [r8], {244}	; 0xf4
    df0c:			; <UNDEFINED> instruction: 0xf7f44605
    df10:	stmdavs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    df14:	stc	7, cr15, [ip, #-976]!	; 0xfffffc30
    df18:	strtmi	r4, [r8], -r1, lsl #12
    df1c:			; <UNDEFINED> instruction: 0xff8af7fb
    df20:	andlt	r4, r5, r0, lsr #12
    df24:	mvnshi	lr, #12386304	; 0xbd0000
    df28:			; <UNDEFINED> instruction: 0xf7f42019
    df2c:	bls	349bb4 <pclose@plt+0x346d0c>
    df30:	ldrtmi	r4, [r9], -fp, asr #12
    df34:	stmib	sp, {r3, r5, r9, sl, lr}^
    df38:	andls	r4, r0, #16777216	; 0x1000000
    df3c:			; <UNDEFINED> instruction: 0xf7ff4642
    df40:	svclt	0x0000fd77
    df44:	andeq	r9, r1, sl, lsr #27
    df48:	andeq	r0, r0, r8, ror #6
    df4c:	andeq	r7, r0, sl, lsl #21
    df50:	mvnsmi	lr, #737280	; 0xb4000
    df54:	stmdami	r2, {r0, r7, r9, sl, lr}^
    df58:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
    df5c:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    df60:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
    df64:	tstls	r1, r9, lsl #16
    df68:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    df6c:			; <UNDEFINED> instruction: 0xf04fb11b
    df70:			; <UNDEFINED> instruction: 0xf8c833ff
    df74:	ldclne	0, cr3, [r1], #-0
    df78:	blx	fecc20d8 <pclose@plt+0xfecbf230>
    df7c:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
    df80:	and	r0, r5, sp, ror #18
    df84:	stc	7, cr15, [r6, #976]!	; 0x3d0
    df88:	stmdavs	r0, {r2, r9, sl, lr}
    df8c:			; <UNDEFINED> instruction: 0xd12e2804
    df90:	ldrtmi	r4, [r9], -sl, lsr #12
    df94:			; <UNDEFINED> instruction: 0xf7f44630
    df98:	mcrrne	12, 7, lr, r3, cr0
    df9c:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
    dfa0:	bmi	c560a0 <pclose@plt+0xc531f8>
    dfa4:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    dfa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dfac:	subsmi	r9, sl, r1, lsl #22
    dfb0:	andlt	sp, r3, r4, asr r1
    dfb4:	mvnshi	lr, #12386304	; 0xbd0000
    dfb8:			; <UNDEFINED> instruction: 0xf0109800
    dfbc:	tstle	fp, pc, ror r2
    dfc0:	andcs	pc, r7, r0, asr #7
    dfc4:	eorsle	r2, r1, pc, ror r8
    dfc8:			; <UNDEFINED> instruction: 0xf1b8b340
    dfcc:	eorsle	r0, r8, r0, lsl #30
    dfd0:	andeq	pc, r0, r8, asr #17
    dfd4:	strb	r2, [r4, r1]!
    dfd8:	andcs	r4, r5, #36, 18	; 0x90000
    dfdc:	ldrbtmi	r2, [r9], #-0
    dfe0:	bl	feb4bfb8 <pclose@plt+0xfeb49110>
    dfe4:			; <UNDEFINED> instruction: 0xf7fb4649
    dfe8:	andcs	pc, r1, r5, lsr #30
    dfec:			; <UNDEFINED> instruction: 0xf7f4e7d9
    dff0:	ldmdbmi	pc, {r2, r3, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    dff4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    dff8:	andcs	r4, r0, r5, lsl #12
    dffc:	bl	fe7cbfd4 <pclose@plt+0xfe7c912c>
    e000:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    e004:	ldc	7, cr15, [r4], #976	; 0x3d0
    e008:			; <UNDEFINED> instruction: 0x46024631
    e00c:			; <UNDEFINED> instruction: 0xf7fb4638
    e010:	adclt	pc, r8, #17, 30	; 0x44
    e014:	bicle	r2, r4, r0, lsl #26
    e018:	strb	r2, [r2, r0]
    e01c:	svceq	0x0000f1b8
    e020:			; <UNDEFINED> instruction: 0xf8c8d0fa
    e024:	ldr	r0, [ip, r0]!
    e028:			; <UNDEFINED> instruction: 0xe7ba2037
    e02c:			; <UNDEFINED> instruction: 0x46104911
    e030:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e034:	bl	fe0cc00c <pclose@plt+0xfe0c9164>
    e038:			; <UNDEFINED> instruction: 0xf7fb4649
    e03c:	ldrshtcs	pc, [r3], #-235	; 0xffffff15	; <UNPREDICTABLE>
    e040:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    e044:	strbmi	r2, [r0], -r5, lsl #4
    e048:			; <UNDEFINED> instruction: 0xf7f44479
    e04c:			; <UNDEFINED> instruction: 0xf89deb78
    e050:	strbmi	r2, [r9], -r1
    e054:	mcr2	7, 7, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    e058:	str	r2, [r2, r1]!
    e05c:	bl	1ecc034 <pclose@plt+0x1ec918c>
    e060:	andeq	r9, r1, lr, lsl sp
    e064:	andeq	r0, r0, ip, lsr #6
    e068:	ldrdeq	r9, [r1], -r6
    e06c:	andeq	r7, r0, lr, lsl sl
    e070:	andeq	r7, r0, r6, lsr #20
    e074:	andeq	r7, r0, sl, ror r9
    e078:	muleq	r0, r0, r9
    e07c:	svcmi	0x00f0e92d
    e080:	ldrmi	fp, [r1], fp, lsl #1
    e084:	movwls	r4, #23189	; 0x5a95
    e088:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
    e08c:	blmi	fe51f27c <pclose@plt+0xfe51c3d4>
    e090:	strls	r9, [r2, #-6]
    e094:	sublt	pc, ip, #14614528	; 0xdf0000
    e098:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    e09c:	movwls	r6, #38939	; 0x981b
    e0a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e0a4:			; <UNDEFINED> instruction: 0xf0002d00
    e0a8:	movwcs	r8, #247	; 0xf7
    e0ac:			; <UNDEFINED> instruction: 0xf1b99304
    e0b0:			; <UNDEFINED> instruction: 0xf0000f00
    e0b4:	svcne	0x002680fa
    e0b8:	strls	r9, [r3], -r2, lsl #22
    e0bc:			; <UNDEFINED> instruction: 0xf85646ca
    e0c0:	blcc	115cd8 <pclose@plt+0x112e30>
    e0c4:	movwls	r2, #29696	; 0x7400
    e0c8:	ldrmi	r1, [r8], r8, asr #24
    e0cc:	blmi	fe1c2154 <pclose@plt+0xfe1bf2ac>
    e0d0:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e0d4:			; <UNDEFINED> instruction: 0xb32b683b
    e0d8:	and	r4, r2, sp, lsr r6
    e0dc:	streq	pc, [r8, #-256]	; 0xffffff00
    e0e0:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
    e0e4:	ldmvs	fp, {r3, r4, r9, sl, lr}
    e0e8:			; <UNDEFINED> instruction: 0xd1f74291
    e0ec:	stclne	0, cr6, [r5], #-172	; 0xffffff54
    e0f0:			; <UNDEFINED> instruction: 0xf10a6843
    e0f4:	movwls	r3, #6911	; 0x1aff
    e0f8:	b	ffe4c0d0 <pclose@plt+0xffe49228>
    e0fc:	strmi	r9, [r9, #2817]!	; 0xb01
    e100:	svccc	0x0004f848
    e104:			; <UNDEFINED> instruction: 0xf856d015
    e108:	strtmi	r1, [ip], -r4, lsl #30
    e10c:	bicsle	r1, lr, r8, asr #24
    e110:			; <UNDEFINED> instruction: 0xf85b4b76
    e114:	ldmdavs	r8, {r0, r1, ip, sp}
    e118:			; <UNDEFINED> instruction: 0xf0000600
    e11c:			; <UNDEFINED> instruction: 0xf04040fe
    e120:	adds	r0, r2, r7, lsr r0
    e124:			; <UNDEFINED> instruction: 0xf04f1c65
    e128:	strmi	r3, [r9, #1023]!	; 0x3ff
    e12c:	svccc	0x0004f848
    e130:			; <UNDEFINED> instruction: 0xf1bad1e9
    e134:	eorsle	r0, r3, r0, lsl #30
    e138:			; <UNDEFINED> instruction: 0xf10d9b05
    e13c:	blx	fecd01c4 <pclose@plt+0xfeccd31c>
    e140:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
    e144:			; <UNDEFINED> instruction: 0xf7f4e004
    e148:	stmdavs	r3, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    e14c:			; <UNDEFINED> instruction: 0xd12a2b04
    e150:			; <UNDEFINED> instruction: 0x46414632
    e154:	rscscc	pc, pc, pc, asr #32
    e158:	bl	fe3cc130 <pclose@plt+0xfe3c9288>
    e15c:	svccc	0x00fff1b0
    e160:	rscsle	r4, r0, r3, lsl #13
    e164:			; <UNDEFINED> instruction: 0xf0002800
    e168:	stmdals	r3, {r1, r5, r7, pc}
    e16c:	and	r2, r4, r0, lsl #6
    e170:			; <UNDEFINED> instruction: 0xf10342a3
    e174:	rsbsle	r0, r8, r1, lsl #4
    e178:			; <UNDEFINED> instruction: 0xf8504613
    e17c:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
    e180:	addsmi	sp, sp, #-2147483587	; 0x8000003d
    e184:	bls	c2350 <pclose@plt+0xbf4a8>
    e188:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    e18c:			; <UNDEFINED> instruction: 0xf0403201
    e190:	bls	22e3dc <pclose@plt+0x22b534>
    e194:	beq	8a884 <pclose@plt+0x879dc>
    e198:			; <UNDEFINED> instruction: 0xf8419902
    e19c:	bicsle	r2, r7, r3, lsr #32
    e1a0:	bleq	4a2e4 <pclose@plt+0x4743c>
    e1a4:			; <UNDEFINED> instruction: 0x461ae015
    e1a8:	ldrmi	r4, [r0], -r3, lsl #12
    e1ac:			; <UNDEFINED> instruction: 0xf7f49301
    e1b0:	stmdbmi	pc, {r2, r3, r6, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    e1b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e1b8:	andcs	r4, r0, r3, lsl #13
    e1bc:	b	fefcc194 <pclose@plt+0xfefc92ec>
    e1c0:	strmi	r9, [r4], -r1, lsl #22
    e1c4:			; <UNDEFINED> instruction: 0xf7f46818
    e1c8:			; <UNDEFINED> instruction: 0x4601ebd4
    e1cc:			; <UNDEFINED> instruction: 0xf7fb4620
    e1d0:	stclmi	14, cr15, [r8, #-196]	; 0xffffff3c
    e1d4:	cdpmi	12, 4, cr9, cr8, cr6, {0}
    e1d8:	svcmi	0x0048447d
    e1dc:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
    e1e0:			; <UNDEFINED> instruction: 0x801cf8dd
    e1e4:	ldrbtmi	r4, [pc], #-1150	; e1ec <pclose@plt+0xb344>
    e1e8:	strtmi	lr, [r9], -ip
    e1ec:	andcs	r2, r0, r5, lsl #4
    e1f0:	bleq	8a334 <pclose@plt+0x8748c>
    e1f4:	b	fe8cc1cc <pclose@plt+0xfe8c9324>
    e1f8:			; <UNDEFINED> instruction: 0xf7fb6821
    e1fc:	strcc	pc, [r4], #-3611	; 0xfffff1e5
    e200:	andsle	r4, sp, r1, lsr #11
    e204:	svccc	0x0004f858
    e208:	rscsle	r1, r8, sl, asr ip
    e20c:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    e210:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
    e214:	blcs	1fd6e38 <pclose@plt+0x1fd3f90>
    e218:	blcs	422f0 <pclose@plt+0x3f448>
    e21c:	bls	1425e0 <pclose@plt+0x13f738>
    e220:	andcs	fp, r5, #-2147483588	; 0x8000003c
    e224:			; <UNDEFINED> instruction: 0xf7f44631
    e228:	strcc	lr, [r4], #-2698	; 0xfffff576
    e22c:	stcne	8, cr15, [r4], {84}	; 0x54
    e230:	bleq	8a374 <pclose@plt+0x874cc>
    e234:	mulcs	r1, r8, r8
    e238:	ldc2l	7, cr15, [ip, #1004]!	; 0x3ec
    e23c:	mvnle	r4, r1, lsr #11
    e240:			; <UNDEFINED> instruction: 0xf7f49804
    e244:	blx	808b9c <pclose@plt+0x805cf4>
    e248:	bmi	b8a47c <pclose@plt+0xb875d4>
    e24c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    e250:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e254:	subsmi	r9, sl, r9, lsl #22
    e258:	andlt	sp, fp, r7, lsr r1
    e25c:	svchi	0x00f0e8bd
    e260:	bleq	8a3a4 <pclose@plt+0x874fc>
    e264:	andcc	pc, r0, r8, asr #17
    e268:	bls	248194 <pclose@plt+0x2452ec>
    e26c:	andls	r2, r1, #12
    e270:	stmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e274:	cmplt	r0, #4096	; 0x1000
    e278:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
    e27c:	eorsvs	fp, r8, r0, lsl #4
    e280:	strb	r6, [r5, -r3, lsl #1]!
    e284:	andcs	r4, r5, #59768832	; 0x3900000
    e288:	b	164c260 <pclose@plt+0x16493b8>
    e28c:			; <UNDEFINED> instruction: 0xf04f6821
    e290:			; <UNDEFINED> instruction: 0xf7fb0b73
    e294:	ldr	pc, [r2, pc, asr #27]!
    e298:	addeq	lr, r9, pc, asr #20
    e29c:	ldmdb	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2a0:	cmnlt	r8, r2
    e2a4:	movwls	r9, #19202	; 0x4b02
    e2a8:	strbmi	lr, [fp], r1, lsl #14
    e2ac:			; <UNDEFINED> instruction: 0xf04fe7c8
    e2b0:			; <UNDEFINED> instruction: 0xe78e0b3e
    e2b4:			; <UNDEFINED> instruction: 0x46594813
    e2b8:	bleq	8a3fc <pclose@plt+0x87554>
    e2bc:			; <UNDEFINED> instruction: 0xf7fb4478
    e2c0:			; <UNDEFINED> instruction: 0xe786fdb9
    e2c4:	bl	ff8cc29c <pclose@plt+0xff8c93f4>
    e2c8:			; <UNDEFINED> instruction: 0xf7f4e7bf
    e2cc:			; <UNDEFINED> instruction: 0xf7f4ea44
    e2d0:	pkhtbmi	lr, r3, lr, asr #23
    e2d4:			; <UNDEFINED> instruction: 0xf47f2800
    e2d8:			; <UNDEFINED> instruction: 0xe739af7c
    e2dc:	strdeq	r9, [r1], -r0
    e2e0:	andeq	r0, r0, ip, lsr #6
    e2e4:	andeq	r9, r1, r2, ror #23
    e2e8:	andeq	r0, r0, ip, asr r3
    e2ec:	andeq	r0, r0, r8, ror #6
    e2f0:	andeq	r7, r0, sl, lsr #17
    e2f4:	andeq	r7, r0, r4, lsr #16
    e2f8:	strdeq	r7, [r0], -r4
    e2fc:	andeq	r7, r0, r6, asr #15
    e300:	andeq	r9, r1, lr, lsr #20
    e304:	muleq	r0, r0, r7
    e308:	svclt	0x00004770
    e30c:	mvnsmi	lr, sp, lsr #18
    e310:	strmi	fp, [pc], -r4, lsl #1
    e314:			; <UNDEFINED> instruction: 0x46054616
    e318:	stmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e31c:			; <UNDEFINED> instruction: 0x811cf8df
    e320:			; <UNDEFINED> instruction: 0x460444f8
    e324:	b	1ccc2fc <pclose@plt+0x1cc9454>
    e328:	andle	r4, fp, r4, lsl #5
    e32c:			; <UNDEFINED> instruction: 0xf8584b44
    e330:	ldmdavs	r8, {r0, r1, ip, sp}
    e334:			; <UNDEFINED> instruction: 0xf0000600
    e338:			; <UNDEFINED> instruction: 0xf04040fe
    e33c:	andlt	r0, r4, fp, lsr r0
    e340:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e344:	strtmi	r2, [r8], -r1, lsl #2
    e348:	mcrr	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    e34c:	ldmiblt	r8, {r2, r9, sl, lr}^
    e350:	ldc	7, cr15, [r2], {244}	; 0xf4
    e354:	eorle	r1, lr, r2, asr #24
    e358:	andscs	fp, r9, r8, lsl fp
    e35c:	stc	7, cr15, [r6, #-976]	; 0xfffffc30
    e360:	bl	fe04c338 <pclose@plt+0xfe049490>
    e364:	subsle	r3, r0, r1
    e368:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    e36c:	b	124c344 <pclose@plt+0x124949c>
    e370:	stmdacs	r0, {r2, r9, sl, lr}
    e374:			; <UNDEFINED> instruction: 0xf7f4d149
    e378:	mcrrne	12, 8, lr, r3, cr0
    e37c:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
    e380:	strtmi	sp, [r0], -r6, asr #32
    e384:	ldmib	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e388:			; <UNDEFINED> instruction: 0xf8584b2d
    e38c:	ldmdavs	ip, {r0, r1, ip, sp}
    e390:	bl	1f4c368 <pclose@plt+0x1f494c0>
    e394:			; <UNDEFINED> instruction: 0x0624b158
    e398:			; <UNDEFINED> instruction: 0xf004b282
    e39c:	tstmi	r0, #254	; 0xfe
    e3a0:	strtmi	lr, [r2], -sp, asr #15
    e3a4:			; <UNDEFINED> instruction: 0xf7f44621
    e3a8:	andcc	lr, r1, r8, ror #20
    e3ac:	andcs	sp, r0, r1, lsr #32
    e3b0:	pop	{r2, ip, sp, pc}
    e3b4:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
    e3b8:	strtmi	r2, [r0], -r5, lsl #4
    e3bc:			; <UNDEFINED> instruction: 0xf7f44479
    e3c0:			; <UNDEFINED> instruction: 0x4604e9be
    e3c4:	bl	fe1cc39c <pclose@plt+0xfe1c94f4>
    e3c8:			; <UNDEFINED> instruction: 0xf7f46800
    e3cc:			; <UNDEFINED> instruction: 0x4601ead2
    e3d0:			; <UNDEFINED> instruction: 0xf7fb4620
    e3d4:	blmi	6cd898 <pclose@plt+0x6ca9f0>
    e3d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e3dc:			; <UNDEFINED> instruction: 0xf7f4681c
    e3e0:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    e3e4:	strteq	sp, [r4], -r3, ror #1
    e3e8:			; <UNDEFINED> instruction: 0xf004b283
    e3ec:	tstmi	r8, #254	; 0xfe
    e3f0:			; <UNDEFINED> instruction: 0xf7f4e7a5
    e3f4:	stmdavs	r0, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    e3f8:	b	feecc3d0 <pclose@plt+0xfeec9528>
    e3fc:	ldmdami	r3, {r0, r9, sl, lr}
    e400:			; <UNDEFINED> instruction: 0xf7fb4478
    e404:			; <UNDEFINED> instruction: 0x4620fd17
    e408:	mulcs	r1, r9, r7
    e40c:	ldmdb	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e410:	mvfccsm	f3, #0.5
    e414:			; <UNDEFINED> instruction: 0xf7f4e003
    e418:			; <UNDEFINED> instruction: 0xf7f4ebd8
    e41c:			; <UNDEFINED> instruction: 0xf856ec3a
    e420:	stmdacs	r0, {r2, r8, r9, sl, fp}
    e424:			; <UNDEFINED> instruction: 0xf04fd1f7
    e428:	strcs	r3, [r0], #-1023	; 0xfffffc01
    e42c:			; <UNDEFINED> instruction: 0x46284639
    e430:	movwls	r4, #1562	; 0x61a
    e434:	strmi	lr, [r1], #-2509	; 0xfffff633
    e438:	blx	ffecc43c <pclose@plt+0xffec9594>
    e43c:	andeq	r9, r1, ip, asr r9
    e440:	andeq	r0, r0, r8, ror #6
    e444:	andeq	r5, r0, sl, asr #11
    e448:	ldrdeq	r7, [r0], -r4
    e44c:	muleq	r0, r0, r6
    e450:	tstle	r0, r3, asr #24
    e454:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
    e458:	blt	fed4c430 <pclose@plt+0xfed49588>
    e45c:	svcmi	0x00f0e92d
    e460:	strmi	fp, [fp], r3, lsl #1
    e464:	stmib	sp, {r6, r8, sp}^
    e468:			; <UNDEFINED> instruction: 0xf7f4b200
    e46c:			; <UNDEFINED> instruction: 0xf8dfeb02
    e470:			; <UNDEFINED> instruction: 0xf8df9088
    e474:	ldrbtmi	r8, [r9], #136	; 0x88
    e478:			; <UNDEFINED> instruction: 0x460544f8
    e47c:	stfnep	f3, [lr], #-564	; 0xfffffdcc
    e480:	ldrtmi	r2, [r0], -r0, asr #2
    e484:	b	ffd4c45c <pclose@plt+0xffd495b4>
    e488:	blcc	106c63c <pclose@plt+0x1069794>
    e48c:			; <UNDEFINED> instruction: 0x46042b19
    e490:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
    e494:	andlt	r4, r3, r0, lsr #12
    e498:	svchi	0x00f0e8bd
    e49c:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
    e4a0:	strtmi	sp, [ip], -sp, ror #3
    e4a4:	andlt	r4, r3, r0, lsr #12
    e4a8:	svchi	0x00f0e8bd
    e4ac:	strbmi	r1, [fp], r7, lsl #23
    e4b0:			; <UNDEFINED> instruction: 0xf04f2005
    e4b4:	and	r0, r9, r0, lsl #20
    e4b8:	beq	8a8e8 <pclose@plt+0x87a40>
    e4bc:	svceq	0x000af1ba
    e4c0:			; <UNDEFINED> instruction: 0xf858d0ec
    e4c4:			; <UNDEFINED> instruction: 0x4658b03a
    e4c8:	b	ff04c4a0 <pclose@plt+0xff0495f8>
    e4cc:	mvnsle	r4, r7, lsl #5
    e4d0:			; <UNDEFINED> instruction: 0x463a4658
    e4d4:			; <UNDEFINED> instruction: 0xf7f44631
    e4d8:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    e4dc:	blls	42c94 <pclose@plt+0x3fdec>
    e4e0:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    e4e4:	bl	a6560 <pclose@plt+0xa36b8>
    e4e8:	bls	4f418 <pclose@plt+0x4c570>
    e4ec:	ldmdavs	ip, {r2, r4, sp, lr}^
    e4f0:	andlt	r4, r3, r0, lsr #12
    e4f4:	svchi	0x00f0e8bd
    e4f8:	andeq	r7, r0, r6, asr r6
    e4fc:	muleq	r1, r4, r6
    e500:	andeq	r9, r1, sl, lsr #12
    e504:	str	fp, [r9, r0, lsl #2]!
    e508:	svclt	0x00004770
    e50c:	bmi	ee09fc <pclose@plt+0xeddb54>
    e510:	blmi	edf6fc <pclose@plt+0xedc854>
    e514:	mvnsmi	lr, #737280	; 0xb4000
    e518:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
    e51c:			; <UNDEFINED> instruction: 0x4606447b
    e520:	andls	r6, r7, #1179648	; 0x120000
    e524:	andeq	pc, r0, #79	; 0x4f
    e528:	orrlt	r6, r3, fp, lsl r8
    e52c:	addsmi	r6, r6, #5898240	; 0x5a0000
    e530:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    e534:	bmi	cfaaec <pclose@plt+0xcf7c44>
    e538:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    e53c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e540:	subsmi	r9, sl, r7, lsl #22
    e544:	strtmi	sp, [r0], -ip, asr #2
    e548:	pop	{r0, r3, ip, sp, pc}
    e54c:	mcrcs	3, 0, r8, cr0, cr0, {7}
    e550:			; <UNDEFINED> instruction: 0xf10dd044
    e554:	svcge	0x00010808
    e558:			; <UNDEFINED> instruction: 0x46424630
    e55c:			; <UNDEFINED> instruction: 0xf7ff4639
    e560:			; <UNDEFINED> instruction: 0x4605ff7d
    e564:	eorsle	r2, r9, r0, lsl #16
    e568:			; <UNDEFINED> instruction: 0xf10d4630
    e56c:			; <UNDEFINED> instruction: 0xf7f4090c
    e570:	ldrtmi	lr, [r4], -lr, ror #20
    e574:	strbmi	r4, [r8], -r1, lsl #12
    e578:			; <UNDEFINED> instruction: 0xf7fd3164
    e57c:	bls	8cde0 <pclose@plt+0x89f38>
    e580:	strbmi	r4, [r8], -r1, lsr #12
    e584:			; <UNDEFINED> instruction: 0xf7fd1b12
    e588:	strtmi	pc, [r9], -r5, asr #20
    e58c:			; <UNDEFINED> instruction: 0xf7fd4648
    e590:			; <UNDEFINED> instruction: 0x9c02fa7b
    e594:	ldrtmi	r4, [r9], -r2, asr #12
    e598:	strtmi	r3, [r0], -r1, lsl #8
    e59c:			; <UNDEFINED> instruction: 0xff5ef7ff
    e5a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e5a4:	strtmi	sp, [r1], -fp, ror #3
    e5a8:			; <UNDEFINED> instruction: 0xf7fd4648
    e5ac:	ldmdbmi	r6, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    e5b0:	strbmi	r2, [r8], -r1, lsl #4
    e5b4:			; <UNDEFINED> instruction: 0xf7fd4479
    e5b8:	strtmi	pc, [r9], -sp, lsr #20
    e5bc:			; <UNDEFINED> instruction: 0xf7fd4648
    e5c0:	strmi	pc, [r4], -r3, asr #21
    e5c4:	andcs	fp, ip, r0, ror r1
    e5c8:	svc	0x00a4f7f3
    e5cc:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    e5d0:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
    e5d4:	andsvs	r6, r8, r1, lsl #8
    e5d8:	str	r6, [ip, r2]!
    e5dc:			; <UNDEFINED> instruction: 0xe7aa4634
    e5e0:	ldm	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e5e4:	b	1dcc5bc <pclose@plt+0x1dc9714>
    e5e8:			; <UNDEFINED> instruction: 0xf7f46800
    e5ec:	strmi	lr, [r1], -r2, asr #19
    e5f0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    e5f4:	mrrc2	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    e5f8:	andeq	r9, r1, ip, ror #14
    e5fc:	andeq	r0, r0, ip, lsr #6
    e600:			; <UNDEFINED> instruction: 0x0001a2b0
    e604:	andeq	r9, r1, r2, asr #14
    e608:	andeq	r5, r0, ip, lsl #31
    e60c:	strdeq	sl, [r1], -lr
    e610:	andeq	r7, r0, r2, ror #9
    e614:			; <UNDEFINED> instruction: 0x4607b5f8
    e618:	ldrmi	r4, [r5], -lr, lsl #12
    e61c:	b	16cc5f4 <pclose@plt+0x16c974c>
    e620:	blcs	5a8634 <pclose@plt+0x5a578c>
    e624:	blmi	8826b4 <pclose@plt+0x87f80c>
    e628:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    e62c:			; <UNDEFINED> instruction: 0xb1786898
    e630:	andcs	r4, r1, #31744	; 0x7c00
    e634:	addsvs	r4, sl, fp, ror r4
    e638:	bmi	7bab74 <pclose@plt+0x7b7ccc>
    e63c:	blmi	796644 <pclose@plt+0x79379c>
    e640:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    e644:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e648:	stmib	r3, {r0, r4, sp, lr}^
    e64c:	ldcllt	0, cr0, [r8, #12]!
    e650:	andcs	r4, r5, #442368	; 0x6c000
    e654:			; <UNDEFINED> instruction: 0xf7f44479
    e658:			; <UNDEFINED> instruction: 0x4606e872
    e65c:			; <UNDEFINED> instruction: 0xf7f46820
    e660:	strmi	lr, [r1], -r8, lsl #19
    e664:			; <UNDEFINED> instruction: 0xf7fb4630
    e668:			; <UNDEFINED> instruction: 0xe7e1fbb3
    e66c:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    e670:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    e674:	svc	0x009af7f3
    e678:	blmi	4fcc80 <pclose@plt+0x4f9dd8>
    e67c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    e680:	andsvs	r6, sl, r8, lsl r8
    e684:	bicsle	r2, r7, r0, lsl #16
    e688:	andcs	r4, r5, #16, 18	; 0x40000
    e68c:			; <UNDEFINED> instruction: 0xf7f44479
    e690:			; <UNDEFINED> instruction: 0x463ae856
    e694:			; <UNDEFINED> instruction: 0xf7fb4631
    e698:	bfi	pc, fp, (invalid: 23:13)	; <UNPREDICTABLE>
    e69c:	andcs	r4, r1, #12, 22	; 0x3000
    e6a0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e6a4:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    e6a8:	strb	sp, [sp, r6, asr #3]!
    e6ac:	andeq	sl, r1, r6, lsr #3
    e6b0:	muleq	r1, ip, r1
    e6b4:	andeq	r9, r1, lr, ror fp
    e6b8:	andeq	sl, r1, ip, lsl #3
    e6bc:	andeq	r5, r0, lr, lsr #29
    e6c0:	andeq	r7, r0, r0, ror #10
    e6c4:	andeq	r5, r0, r2, lsl #29
    e6c8:	andeq	sl, r1, r2, asr r1
    e6cc:	strdeq	r7, [r0], -ip
    e6d0:	andeq	sl, r1, r0, lsr r1
    e6d4:	svcmi	0x00f0e92d
    e6d8:	stc	7, cr2, [sp, #-0]
    e6dc:	ldrtmi	r8, [r8], r2, lsl #22
    e6e0:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    e6e4:	addslt	r4, r3, ip, ror r4
    e6e8:			; <UNDEFINED> instruction: 0xf8df9204
    e6ec:	movwls	r2, #38116	; 0x94e4
    e6f0:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    e6f4:	strls	r4, [r8], #-1146	; 0xfffffb86
    e6f8:	andne	lr, r6, sp, asr #19
    e6fc:	strvc	lr, [r2, -sp, asr #19]
    e700:			; <UNDEFINED> instruction: 0xf8df58d3
    e704:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    e708:			; <UNDEFINED> instruction: 0xf04f9311
    e70c:	blls	18f314 <pclose@plt+0x18c46c>
    e710:	mcr	4, 0, r4, cr8, cr12, {3}
    e714:	blcs	20f5c <pclose@plt+0x1e0b4>
    e718:	bls	202848 <pclose@plt+0x1ff9a0>
    e71c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e720:	strbmi	r9, [lr], -r3, lsl #24
    e724:	beq	109334 <pclose@plt+0x10648c>
    e728:			; <UNDEFINED> instruction: 0x46431e55
    e72c:	bcc	ab5c <pclose@plt+0x7cb4>
    e730:	ldrmi	r4, [pc], -r8, asr #13
    e734:	svccc	0x0001f815
    e738:			; <UNDEFINED> instruction: 0xf103b157
    e73c:	ldmibeq	sl, {r6, r8}^
    e740:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    e744:	andcs	fp, r0, #148, 30	; 0x250
    e748:	andeq	pc, r1, #2
    e74c:	cmple	ip, r0, lsl #20
    e750:	svceq	0x0000f1b8
    e754:	ldreq	sp, [pc], -r1, ror #2
    e758:	addhi	pc, fp, r0, lsl #2
    e75c:	mrrcne	10, 0, r9, r0, cr4
    e760:	andsle	r4, r1, r1, lsl r6
    e764:	svclt	0x00182b7f
    e768:	vpadd.i8	d18, d0, d15
    e76c:	addsmi	r8, r3, #170	; 0xaa
    e770:	adchi	pc, r7, r0
    e774:	subseq	pc, ip, #-1073741784	; 0xc0000028
    e778:			; <UNDEFINED> instruction: 0xf282fab2
    e77c:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    e780:	andcs	fp, r0, #8, 30
    e784:	cmple	r0, r0, lsl #20
    e788:			; <UNDEFINED> instruction: 0xf804b10c
    e78c:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    e790:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    e794:	streq	pc, [r0, -pc, asr #32]
    e798:	blls	102ed0 <pclose@plt+0x100028>
    e79c:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    e7a0:	andeq	pc, r1, r9, lsl #2
    e7a4:	mrc	7, 5, APSR_nzcv, cr6, cr3, {7}
    e7a8:	andls	r9, r3, r6, lsl #22
    e7ac:			; <UNDEFINED> instruction: 0xd1b42b00
    e7b0:			; <UNDEFINED> instruction: 0x9c039b03
    e7b4:			; <UNDEFINED> instruction: 0x9018f8dd
    e7b8:	rscsle	r2, r1, r0, lsl #22
    e7bc:	blcs	353e8 <pclose@plt+0x32540>
    e7c0:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    e7c4:	eorvc	r9, r3, r9, lsl #22
    e7c8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    e7cc:	strcc	pc, [r4], #-2271	; 0xfffff721
    e7d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e7d4:	blls	468844 <pclose@plt+0x46599c>
    e7d8:			; <UNDEFINED> instruction: 0xf040405a
    e7dc:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    e7e0:	ldc	0, cr11, [sp], #76	; 0x4c
    e7e4:	pop	{r1, r8, r9, fp, pc}
    e7e8:	strdlt	r8, [ip, #-240]	; 0xffffff10
    e7ec:	strtmi	r9, [r0], -r0, lsl #6
    e7f0:			; <UNDEFINED> instruction: 0xf04f4bfb
    e7f4:	strdcs	r3, [r1, -pc]
    e7f8:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    e7fc:	ldmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e800:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    e804:	orrsle	r4, r5, r5, asr r5
    e808:	stccs	7, cr14, [r0], {199}	; 0xc7
    e80c:	teqhi	r7, r0	; <UNPREDICTABLE>
    e810:	cmpcs	ip, #32, 12	; 0x2000000
    e814:	blcc	8c81c <pclose@plt+0x89974>
    e818:			; <UNDEFINED> instruction: 0xf083e137
    e81c:			; <UNDEFINED> instruction: 0xf1060280
    e820:	bcs	fd142c <pclose@plt+0xfce584>
    e824:			; <UNDEFINED> instruction: 0x2c00d908
    e828:	addshi	pc, r4, r0, asr #32
    e82c:	bl	258034 <pclose@plt+0x25518c>
    e830:	ldrtmi	r0, [r0], fp, lsl #19
    e834:	strb	r2, [r5, r1, lsl #14]!
    e838:			; <UNDEFINED> instruction: 0xf0039902
    e83c:			; <UNDEFINED> instruction: 0xf1b8023f
    e840:	b	109084c <pclose@plt+0x108d9a4>
    e844:	andls	r1, r2, #268435464	; 0x10000008
    e848:	svclt	0x0018aa12
    e84c:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    e850:	uadd16mi	fp, lr, r8
    e854:	stccc	8, cr15, [ip], {2}
    e858:	blls	242fb0 <pclose@plt+0x240108>
    e85c:	svccs	0x000068df
    e860:	adchi	pc, fp, r0
    e864:			; <UNDEFINED> instruction: 0xf0402c00
    e868:			; <UNDEFINED> instruction: 0x270080d5
    e86c:			; <UNDEFINED> instruction: 0x463e44d9
    e870:			; <UNDEFINED> instruction: 0xf003e7c8
    e874:	bcs	ff00f3fc <pclose@plt+0xff00c554>
    e878:	addshi	pc, r6, r0
    e87c:	rscseq	pc, r0, #3
    e880:			; <UNDEFINED> instruction: 0xf0002ae0
    e884:			; <UNDEFINED> instruction: 0xf00380a2
    e888:	bcs	ffc0f470 <pclose@plt+0xffc0c5c8>
    e88c:	adcshi	pc, r8, r0
    e890:	rscseq	pc, ip, #3
    e894:			; <UNDEFINED> instruction: 0xf0002af8
    e898:			; <UNDEFINED> instruction: 0xf00380c8
    e89c:	bcs	fff0f49c <pclose@plt+0xfff0c5f4>
    e8a0:	rschi	pc, r1, r0
    e8a4:	movwls	fp, #332	; 0x14c
    e8a8:	blmi	ff3a0130 <pclose@plt+0xff39d288>
    e8ac:	rscscc	pc, pc, #79	; 0x4f
    e8b0:	strcc	r2, [r4], #-257	; 0xfffffeff
    e8b4:			; <UNDEFINED> instruction: 0xf7f4447b
    e8b8:			; <UNDEFINED> instruction: 0xf109e920
    e8bc:	strcs	r0, [r1, -r4, lsl #18]
    e8c0:			; <UNDEFINED> instruction: 0xb3bce7a0
    e8c4:	eorvc	r2, r2, ip, asr r2
    e8c8:	vqdmulh.s<illegal width 8>	d2, d0, d13
    e8cc:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    e8d0:	blle	aca8e4 <pclose@plt+0xac7a3c>
    e8d4:	blle	ff705848 <pclose@plt+0xff7029a0>
    e8d8:	blle	90584c <pclose@plt+0x9029a4>
    e8dc:	smladeq	lr, ip, r5, r1
    e8e0:			; <UNDEFINED> instruction: 0xf1092372
    e8e4:	rsbvc	r0, r3, r2, lsl #18
    e8e8:	strcc	r2, [r2], #-1792	; 0xfffff900
    e8ec:	cmncs	r6, #36175872	; 0x2280000
    e8f0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    e8f4:	strcs	r7, [r0, -r3, rrx]
    e8f8:	str	r3, [r3, r2, lsl #8]
    e8fc:			; <UNDEFINED> instruction: 0xf1092376
    e900:	rsbvc	r0, r3, r2, lsl #18
    e904:	strcc	r2, [r2], #-1792	; 0xfffff900
    e908:	cmncs	lr, #124, 14	; 0x1f00000
    e90c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    e910:	strcs	r7, [r0, -r3, rrx]
    e914:	ldrb	r3, [r5, -r2, lsl #8]!
    e918:			; <UNDEFINED> instruction: 0xf1092362
    e91c:	rsbvc	r0, r3, r2, lsl #18
    e920:	strcc	r2, [r2], #-1792	; 0xfffff900
    e924:	teqcs	r0, #28835840	; 0x1b80000
    e928:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    e92c:	strcs	r7, [r0, -r3, rrx]
    e930:	strb	r3, [r7, -r2, lsl #8]!
    e934:	vqdmulh.s<illegal width 8>	d2, d0, d13
    e938:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    e93c:	andge	pc, r7, r3
    e940:	adcge	sl, r0, r0, lsr #1
    e944:	andge	sl, r7, r0, lsr #1
    e948:	streq	r0, [r7, -r7, lsl #14]
    e94c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    e950:	ldrb	r2, [r7, -r0, lsl #14]
    e954:			; <UNDEFINED> instruction: 0xf0002e00
    e958:			; <UNDEFINED> instruction: 0xf8df8090
    e95c:	bl	12f394 <pclose@plt+0x12c4ec>
    e960:	svcge	0x000f0686
    e964:	andslt	pc, r4, sp, asr #17
    e968:			; <UNDEFINED> instruction: 0x46d344f8
    e96c:			; <UNDEFINED> instruction: 0xf81746aa
    e970:	strtmi	r5, [r0], -r1, lsl #22
    e974:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    e978:	rscscc	pc, pc, #79	; 0x4f
    e97c:	strls	r2, [r0, #-257]	; 0xfffffeff
    e980:	ldm	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e984:	ldrhle	r4, [r2, #36]!	; 0x24
    e988:			; <UNDEFINED> instruction: 0x46da4655
    e98c:			; <UNDEFINED> instruction: 0xf8dd782b
    e990:	movwls	fp, #20
    e994:	blmi	fe56025c <pclose@plt+0xfe55d3b4>
    e998:	rscscc	pc, pc, #79	; 0x4f
    e99c:	ldfnes	f2, [r4, #-4]!
    e9a0:			; <UNDEFINED> instruction: 0xf7f4447b
    e9a4:	strb	lr, [r1, -sl, lsr #17]
    e9a8:	strbmi	r2, [r7], -r1, lsl #12
    e9ac:	eorscc	pc, ip, sp, lsl #17
    e9b0:			; <UNDEFINED> instruction: 0xf00346b0
    e9b4:	movwls	r0, #8991	; 0x231f
    e9b8:	blls	288650 <pclose@plt+0x2857a8>
    e9bc:	stfcsd	f3, [r0], {123}	; 0x7b
    e9c0:	strcs	sp, [r0], -r6, asr #2
    e9c4:	ssatmi	r4, #17, r9, asr #9
    e9c8:			; <UNDEFINED> instruction: 0x4647e71c
    e9cc:	eorscc	pc, ip, sp, lsl #17
    e9d0:			; <UNDEFINED> instruction: 0xf0032601
    e9d4:			; <UNDEFINED> instruction: 0xf04f030f
    e9d8:	movwls	r0, #10242	; 0x2802
    e9dc:	bls	c862c <pclose@plt+0xc5784>
    e9e0:	orreq	pc, r0, #-2147483608	; 0x80000028
    e9e4:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    e9e8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    e9ec:	stccs	6, cr4, [r0], {94}	; 0x5e
    e9f0:	adchi	pc, pc, r0
    e9f4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    e9f8:	blcs	8ca10 <pclose@plt+0x89b68>
    e9fc:	str	r4, [r1, -r7, asr #12]
    ea00:			; <UNDEFINED> instruction: 0xf88d4647
    ea04:			; <UNDEFINED> instruction: 0x2601303c
    ea08:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    ea0c:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ea10:	ldrbt	r9, [r7], r2, lsl #6
    ea14:	bge	3dfab4 <pclose@plt+0x3dcc0c>
    ea18:			; <UNDEFINED> instruction: 0xf8121e63
    ea1c:			; <UNDEFINED> instruction: 0xf8031b01
    ea20:	addsmi	r1, lr, #1, 30
    ea24:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    ea28:			; <UNDEFINED> instruction: 0x4647e71f
    ea2c:	eorscc	pc, ip, sp, lsl #17
    ea30:			; <UNDEFINED> instruction: 0xf0032601
    ea34:			; <UNDEFINED> instruction: 0xf04f0303
    ea38:	movwls	r0, #10244	; 0x2804
    ea3c:	b	14085cc <pclose@plt+0x1405724>
    ea40:			; <UNDEFINED> instruction: 0x2c000b8b
    ea44:	strcs	sp, [r0, -pc, ror #2]
    ea48:			; <UNDEFINED> instruction: 0x463e44d9
    ea4c:			; <UNDEFINED> instruction: 0xe6d946b8
    ea50:	bge	3dfaf0 <pclose@plt+0x3dcc48>
    ea54:			; <UNDEFINED> instruction: 0xf8121e63
    ea58:			; <UNDEFINED> instruction: 0xf8031b01
    ea5c:	adcsmi	r1, r3, #1, 30
    ea60:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    ea64:	strbmi	lr, [r7], -sp, lsr #15
    ea68:	eorscc	pc, ip, sp, lsl #17
    ea6c:			; <UNDEFINED> instruction: 0xf0032601
    ea70:			; <UNDEFINED> instruction: 0xf04f0301
    ea74:	movwls	r0, #10245	; 0x2805
    ea78:	strtmi	lr, [r6], -r4, asr #13
    ea7c:	strcs	lr, [r0, -r9, lsl #15]
    ea80:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    ea84:			; <UNDEFINED> instruction: 0xe6bd463c
    ea88:	movwls	r1, #3168	; 0xc60
    ea8c:	rscscc	pc, pc, #79	; 0x4f
    ea90:	tstcs	r1, r7, asr fp
    ea94:			; <UNDEFINED> instruction: 0xf1091cc4
    ea98:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    ea9c:			; <UNDEFINED> instruction: 0xf7f42700
    eaa0:	strt	lr, [pc], ip, lsr #16
    eaa4:			; <UNDEFINED> instruction: 0x26004f53
    eaa8:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    eaac:	eorvc	r4, r6, pc, ror r4
    eab0:			; <UNDEFINED> instruction: 0x463944f8
    eab4:	ldrdeq	pc, [r0], -r8
    eab8:	svc	0x004ef7f3
    eabc:	strmi	r1, [r5], -r3, asr #24
    eac0:	blls	102c60 <pclose@plt+0xffdb8>
    eac4:	strls	r1, [sp], #-2788	; 0xfffff51c
    eac8:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    eacc:	andls	r0, lr, r8, lsl r1
    ead0:	svcne	0x0010ebb3
    ead4:			; <UNDEFINED> instruction: 0xf7f3d171
    ead8:	bge	3c9f58 <pclose@plt+0x3c70b0>
    eadc:	andls	sl, r0, #12, 22	; 0x3000
    eae0:	bge	378f14 <pclose@plt+0x37606c>
    eae4:	strtmi	r4, [r8], -r4, lsl #12
    eae8:			; <UNDEFINED> instruction: 0xf7f3940c
    eaec:	andcc	lr, r1, r8, asr sp
    eaf0:	blmi	10c2fc0 <pclose@plt+0x10c0118>
    eaf4:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    eaf8:	eorsle	r2, r4, r0, lsl #16
    eafc:	andcs	r4, r1, #64, 22	; 0x10000
    eb00:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    eb04:			; <UNDEFINED> instruction: 0xf7f3615a
    eb08:			; <UNDEFINED> instruction: 0x4620edf2
    eb0c:	stcl	7, cr15, [lr, #972]!	; 0x3cc
    eb10:	ldmib	sp, {r2, r9, fp, ip, pc}^
    eb14:	movwcs	r1, #6
    eb18:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    eb1c:	strtmi	r9, [r8], -r3
    eb20:	ldc	7, cr15, [r4, #-972]!	; 0xfffffc34
    eb24:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    eb28:	streq	lr, [fp, -r4, lsl #22]
    eb2c:	bpl	44a394 <pclose@plt+0x4474ec>
    eb30:	ldrtmi	sl, [r8], pc, lsl #28
    eb34:	blvc	8cb94 <pclose@plt+0x89cec>
    eb38:	strtmi	r4, [fp], -r0, lsr #12
    eb3c:			; <UNDEFINED> instruction: 0xf04f3404
    eb40:	strdcs	r3, [r1, -pc]
    eb44:			; <UNDEFINED> instruction: 0xf7f39700
    eb48:	strbmi	lr, [r4, #-4056]	; 0xfffff028
    eb4c:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    eb50:			; <UNDEFINED> instruction: 0x4627e779
    eb54:	ldrb	r4, [r5], -r0, lsr #13
    eb58:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    eb5c:	andsvc	r9, lr, r3, lsl #8
    eb60:	stcl	7, cr15, [r4, #972]	; 0x3cc
    eb64:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    eb68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    eb6c:	stcl	7, cr15, [r6, #972]!	; 0x3cc
    eb70:			; <UNDEFINED> instruction: 0xf7f34606
    eb74:			; <UNDEFINED> instruction: 0xf8d8efb0
    eb78:	andls	r2, r2, #0
    eb7c:			; <UNDEFINED> instruction: 0xf7f36800
    eb80:	bls	ca768 <pclose@plt+0xc78c0>
    eb84:			; <UNDEFINED> instruction: 0x46034639
    eb88:			; <UNDEFINED> instruction: 0xf7fb4630
    eb8c:	ldr	pc, [r5, r1, lsr #18]!
    eb90:	andcs	r4, r1, #59768832	; 0x3900000
    eb94:	ldrdeq	pc, [r0], -r8
    eb98:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    eb9c:			; <UNDEFINED> instruction: 0xf7f39803
    eba0:	blmi	68a240 <pclose@plt+0x687398>
    eba4:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    eba8:	ldrdne	lr, [r6], -sp
    ebac:			; <UNDEFINED> instruction: 0xf7ff691b
    ebb0:	mulls	r3, r1, sp
    ebb4:			; <UNDEFINED> instruction: 0xf7f3e608
    ebb8:	bmi	54a2f8 <pclose@plt+0x547450>
    ebbc:	orrcs	pc, r3, r0, asr #4
    ebc0:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    ebc4:			; <UNDEFINED> instruction: 0xf7fb4478
    ebc8:	svclt	0x0000fab3
    ebcc:	andeq	sl, r1, ip, ror #1
    ebd0:	andeq	r9, r1, r8, lsl #11
    ebd4:	andeq	r0, r0, ip, lsr #6
    ebd8:			; <UNDEFINED> instruction: 0x000074bc
    ebdc:	andeq	r9, r1, ip, lsr #9
    ebe0:	ldrdeq	r7, [r0], -r2
    ebe4:	andeq	r7, r0, r8, lsl r3
    ebe8:	andeq	r7, r0, r4, ror #4
    ebec:	andeq	r7, r0, ip, lsr #4
    ebf0:	andeq	r6, r0, sl, ror r9
    ebf4:	andeq	r5, r0, r8, asr #20
    ebf8:	andeq	r9, r1, r0, lsl r7
    ebfc:	ldrdeq	r9, [r1], -ip
    ec00:	andeq	r9, r1, lr, asr #25
    ec04:	andeq	r7, r0, r2, lsl #1
    ec08:	andeq	r9, r1, sl, lsr #24
    ec0c:	andeq	r7, r0, sl, lsl #1
    ec10:	andeq	r7, r0, r0, lsl r0
    ec14:			; <UNDEFINED> instruction: 0x4604b570
    ec18:	subsle	r2, r4, r0, lsl #16
    ec1c:			; <UNDEFINED> instruction: 0xf7f34620
    ec20:	stmdacs	r3, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    ec24:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    ec28:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    ec2c:	andcs	r4, r0, #1081344	; 0x108000
    ec30:	ldrmi	r4, [r0], -r2, asr #22
    ec34:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    ec38:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    ec3c:	stmib	r3, {r2, r3, sp, lr}^
    ec40:	lfmlt	f2, 2, [r0, #-12]!
    ec44:	andcs	r4, r3, #1032192	; 0xfc000
    ec48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ec4c:	blx	9ccc34 <pclose@plt+0x9c9d8c>
    ec50:	mvnle	r2, r0, lsl #16
    ec54:	blcs	17ecfe8 <pclose@plt+0x17ea140>
    ec58:	blcs	b7e8c0 <pclose@plt+0xb7ba18>
    ec5c:	stclne	15, cr11, [r5], #72	; 0x48
    ec60:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    ec64:	rscle	r2, r1, r0, lsl #22
    ec68:			; <UNDEFINED> instruction: 0x46284937
    ec6c:			; <UNDEFINED> instruction: 0xf7f84479
    ec70:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    ec74:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    ec78:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ec7c:			; <UNDEFINED> instruction: 0xf9acf7f8
    ec80:	sbcsle	r2, r3, r0, lsl #16
    ec84:			; <UNDEFINED> instruction: 0x46284932
    ec88:			; <UNDEFINED> instruction: 0xf7f84479
    ec8c:	stmdacs	r0, {r0, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    ec90:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    ec94:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ec98:			; <UNDEFINED> instruction: 0xf99ef7f8
    ec9c:	sbcle	r2, r5, r0, lsl #16
    eca0:	strtmi	r4, [r8], -sp, lsr #18
    eca4:			; <UNDEFINED> instruction: 0xf7f84479
    eca8:	stmiblt	r8, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
    ecac:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    ecb0:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    ecb4:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    ecb8:			; <UNDEFINED> instruction: 0x4620447b
    ecbc:	andsvs	r4, r1, r9, ror r4
    ecc0:	strpl	lr, [r3], #-2499	; 0xfffff63d
    ecc4:	andcs	fp, lr, r0, ror sp
    ecc8:	svc	0x00fef7f3
    eccc:	str	r4, [r5, r4, lsl #12]!
    ecd0:	strtmi	r4, [r8], -r5, lsr #28
    ecd4:			; <UNDEFINED> instruction: 0x4631447e
    ecd8:			; <UNDEFINED> instruction: 0xf97ef7f8
    ecdc:	rscle	r2, r5, r0, lsl #16
    ece0:			; <UNDEFINED> instruction: 0x46204631
    ece4:	mrc	7, 1, APSR_nzcv, cr8, cr3, {7}
    ece8:	strmi	r1, [r5], -r2, asr #24
    ecec:			; <UNDEFINED> instruction: 0xf7f3d015
    ecf0:	strtmi	lr, [r1], -lr, asr #24
    ecf4:			; <UNDEFINED> instruction: 0xf7f34630
    ecf8:	mcrrne	14, 3, lr, r3, cr0
    ecfc:	andsle	r4, r3, r5, lsl #12
    ed00:	mcrr	7, 15, pc, r4, cr3	; <UNPREDICTABLE>
    ed04:	blmi	6a1570 <pclose@plt+0x69e6c8>
    ed08:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    ed0c:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    ed10:	andsvs	r4, r4, r8, lsl #12
    ed14:	strne	lr, [r3, #-2499]	; 0xfffff63d
    ed18:			; <UNDEFINED> instruction: 0x4620bd70
    ed1c:	andcs	r4, r0, #51380224	; 0x3100000
    ed20:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    ed24:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    ed28:			; <UNDEFINED> instruction: 0x46214630
    ed2c:			; <UNDEFINED> instruction: 0xf7ff2200
    ed30:			; <UNDEFINED> instruction: 0x4628fc71
    ed34:	svclt	0x0000bd70
    ed38:	andeq	r9, r1, ip, lsl #11
    ed3c:	muleq	r1, r8, fp
    ed40:	andeq	r6, r0, r2, ror #31
    ed44:	andeq	r6, r0, lr, asr #31
    ed48:			; <UNDEFINED> instruction: 0x00006fb4
    ed4c:	andeq	r6, r0, lr, lsr #31
    ed50:	andeq	r6, r0, r4, lsr #31
    ed54:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    ed58:	andeq	r6, r0, r0, lsr #31
    ed5c:	andeq	r9, r1, ip, lsl #10
    ed60:	andeq	r9, r1, r8, lsl fp
    ed64:	andeq	r5, r0, r8, lsr r8
    ed68:	andeq	r5, r0, r0, lsr #16
    ed6c:			; <UNDEFINED> instruction: 0x000194b6
    ed70:	andeq	r9, r1, r2, asr #21
    ed74:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ed78:			; <UNDEFINED> instruction: 0x47706818
    ed7c:	andeq	r9, r1, sl, asr #8
    ed80:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ed84:			; <UNDEFINED> instruction: 0x477068d8
    ed88:	andeq	r9, r1, lr, asr #20
    ed8c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    ed90:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    ed94:	push	{r0, r3, r4, r5, r6, sl, lr}
    ed98:	strdlt	r4, [sl], r0
    ed9c:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    eda0:	andls	r6, r9, #1179648	; 0x120000
    eda4:	andeq	pc, r0, #79	; 0x4f
    eda8:	cmnle	r1, r0, lsl #28
    edac:	ldmdbvs	r8, {r2, r9, sl, lr}
    edb0:	teqle	r7, r0, lsl #16
    edb4:	blcs	2ce48 <pclose@plt+0x29fa0>
    edb8:	addshi	pc, sp, r0
    edbc:	ldreq	r4, [r9], -r2, lsr #12
    edc0:	svccc	0x0001f812
    edc4:	andcc	fp, r1, r4, asr pc
    edc8:	blcs	1add8 <pclose@plt+0x17f30>
    edcc:	strdcc	sp, [r1], -r7
    edd0:	bl	fe84cda4 <pclose@plt+0xfe849efc>
    edd4:	strmi	r7, [r5], -r3, lsr #16
    edd8:			; <UNDEFINED> instruction: 0xb1ab4602
    eddc:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    ede0:			; <UNDEFINED> instruction: 0xf802bfa8
    ede4:	ble	2dd9f0 <pclose@plt+0x2dab48>
    ede8:	ldmibeq	fp, {r4, r9, sl, lr}
    edec:	teqeq	pc, r1	; <UNPREDICTABLE>
    edf0:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    edf4:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    edf8:	blcc	cce00 <pclose@plt+0xc9f58>
    edfc:			; <UNDEFINED> instruction: 0x46027051
    ee00:	svccc	0x0001f814
    ee04:	mvnle	r2, r0, lsl #22
    ee08:	andsvc	r2, r3, r0, lsl #6
    ee0c:	blmi	fe1714 <pclose@plt+0xfde86c>
    ee10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ee14:	blls	268e84 <pclose@plt+0x265fdc>
    ee18:	cmnle	r1, sl, asr r0
    ee1c:	andlt	r4, sl, r8, lsr #12
    ee20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ee24:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    ee28:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    ee2c:			; <UNDEFINED> instruction: 0xf8d8447d
    ee30:	strtmi	r1, [r8], -r0
    ee34:	ldc	7, cr15, [r0, #972]	; 0x3cc
    ee38:	strmi	r1, [r7], -r2, asr #24
    ee3c:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    ee40:	blcs	206d0 <pclose@plt+0x1d828>
    ee44:			; <UNDEFINED> instruction: 0x061bd059
    ee48:	svccc	0x0001f812
    ee4c:			; <UNDEFINED> instruction: 0x3601bf54
    ee50:	blcs	1c670 <pclose@plt+0x197c8>
    ee54:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    ee58:	bl	174ce2c <pclose@plt+0x1749f84>
    ee5c:	strmi	r9, [r5], -r5, lsl #8
    ee60:			; <UNDEFINED> instruction: 0xf7f34620
    ee64:	bge	24a63c <pclose@plt+0x247794>
    ee68:	andls	sl, r0, #6144	; 0x1800
    ee6c:	bge	1f9288 <pclose@plt+0x1f63e0>
    ee70:	strmi	r9, [r4], r6, lsl #10
    ee74:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    ee78:			; <UNDEFINED> instruction: 0xf7f3c607
    ee7c:	mulcc	r1, r0, fp
    ee80:	blls	1c2eb0 <pclose@plt+0x1c0008>
    ee84:	andsvc	r2, sl, r0, lsl #4
    ee88:			; <UNDEFINED> instruction: 0xf7f34638
    ee8c:	ldr	lr, [sp, r0, lsl #23]!
    ee90:	mrc	7, 4, APSR_nzcv, cr10, cr3, {7}
    ee94:	ldr	r4, [r9, r5, lsl #12]!
    ee98:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    ee9c:			; <UNDEFINED> instruction: 0xb1406998
    eea0:			; <UNDEFINED> instruction: 0x46214b1f
    eea4:	andcs	r4, r1, #40, 12	; 0x2800000
    eea8:	orrsvs	r4, sl, fp, ror r4
    eeac:	ldcl	7, cr15, [r0], #972	; 0x3cc
    eeb0:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    eeb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    eeb8:	mcrr	7, 15, pc, r0, cr3	; <UNPREDICTABLE>
    eebc:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    eec0:	tstls	r3, r9, lsl r8
    eec4:			; <UNDEFINED> instruction: 0xf7f34606
    eec8:	stmdavs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    eecc:	ldcl	7, cr15, [r0, #-972]	; 0xfffffc34
    eed0:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    eed4:			; <UNDEFINED> instruction: 0x4603447a
    eed8:			; <UNDEFINED> instruction: 0xf7fa4630
    eedc:			; <UNDEFINED> instruction: 0xe7dfff79
    eee0:			; <UNDEFINED> instruction: 0xf8d84628
    eee4:	andcs	r1, r1, #0
    eee8:	blx	fe54ceee <pclose@plt+0xfe54a046>
    eeec:			; <UNDEFINED> instruction: 0xf7ff4620
    eef0:	strmi	pc, [r5], -sp, asr #30
    eef4:	andcs	lr, r1, sl, lsl #15
    eef8:	ldrmi	lr, [lr], -sl, ror #14
    eefc:	str	r2, [fp, r1]!
    ef00:	stc	7, cr15, [r8], #-972	; 0xfffffc34
    ef04:	andeq	r9, r1, lr, lsr sl
    ef08:	andeq	r8, r1, r8, ror #29
    ef0c:	andeq	r0, r0, ip, lsr #6
    ef10:	andeq	r8, r1, ip, ror #28
    ef14:	muleq	r1, r6, r3
    ef18:	andeq	r5, r0, r8, asr #13
    ef1c:	andeq	r9, r1, r6, lsr r9
    ef20:	andeq	r9, r1, r8, lsr #18
    ef24:	andeq	r6, r0, r6, lsr sp
    ef28:	andeq	r9, r1, r2, lsl #6
    ef2c:	andeq	r5, r0, r0, lsr #12
    ef30:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    ef34:			; <UNDEFINED> instruction: 0xf7ff691b
    ef38:	svclt	0x0000bbcd
    ef3c:	muleq	r1, lr, r8
    ef40:	stclt	7, cr15, [r8, #-972]	; 0xfffffc34
    ef44:	bllt	a4cf18 <pclose@plt+0xa4a070>
    ef48:	bllt	7ccf1c <pclose@plt+0x7ca074>
    ef4c:	blmi	ff261a74 <pclose@plt+0xff25ebcc>
    ef50:	push	{r1, r3, r4, r5, r6, sl, lr}
    ef54:			; <UNDEFINED> instruction: 0xf5ad4ff0
    ef58:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
    ef5c:	strmi	r4, [r5], -lr, lsl #12
    ef60:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    ef64:	orrls	r6, r5, #1769472	; 0x1b0000
    ef68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef6c:	stcl	7, cr15, [r4, #-972]	; 0xfffffc34
    ef70:	tstcs	r0, r1, asr #21
    ef74:	ldreq	pc, [sp, sp, lsl #2]!
    ef78:			; <UNDEFINED> instruction: 0x4603447a
    ef7c:			; <UNDEFINED> instruction: 0xf7f34640
    ef80:	ldmdage	pc, {r1, r4, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    ef84:	bl	ff4ccf58 <pclose@plt+0xff4ca0b0>
    ef88:	svcmi	0x00bcb108
    ef8c:			; <UNDEFINED> instruction: 0x212f447f
    ef90:			; <UNDEFINED> instruction: 0xf7f34630
    ef94:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    ef98:	sbcshi	pc, r0, r0
    ef9c:	beq	1c9e24 <pclose@plt+0x1c6f7c>
    efa0:	ldrbmi	r9, [r4], -r3, lsl #12
    efa4:	sbcslt	pc, r8, #14614528	; 0xdf0000
    efa8:	ldrbtmi	r4, [fp], #1592	; 0x638
    efac:	ldrdcs	pc, [r0], -fp
    efb0:	andpl	pc, r0, fp, asr #17
    efb4:			; <UNDEFINED> instruction: 0xf7f3602a
    efb8:	strmi	lr, [r4], #-3402	; 0xfffff2b6
    efbc:	eorseq	pc, r0, r4, lsl #2
    efc0:			; <UNDEFINED> instruction: 0xf7f3342f
    efc4:	strmi	lr, [r1], r4, asr #21
    efc8:	stmdacs	r0, {r3, r5, r8, sp, lr}
    efcc:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    efd0:			; <UNDEFINED> instruction: 0xf7f34638
    efd4:	bls	10a4cc <pclose@plt+0x107624>
    efd8:	ldrbmi	r9, [r3], -r1, lsl #10
    efdc:			; <UNDEFINED> instruction: 0x61a84621
    efe0:	andls	r4, r0, #72, 12	; 0x4800000
    efe4:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
    efe8:	mrc	7, 0, APSR_nzcv, cr12, cr3, {7}
    efec:			; <UNDEFINED> instruction: 0x9010f8d5
    eff0:			; <UNDEFINED> instruction: 0xf7f34648
    eff4:	cmnvs	r8, ip, lsr #26
    eff8:	strmi	r1, [r1], #2593	; 0xa21
    effc:			; <UNDEFINED> instruction: 0xf7f39103
    f000:	bmi	fe88a3f8 <pclose@plt+0xfe887550>
    f004:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    f008:	strbmi	r4, [r8], -r3, lsl #12
    f00c:	ldrtmi	r9, [fp], -r0, lsl #6
    f010:	mcr	7, 0, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    f014:			; <UNDEFINED> instruction: 0xf7f3e005
    f018:	stmdavs	r4, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    f01c:			; <UNDEFINED> instruction: 0xf0402c04
    f020:	mulcs	r0, r3, r0
    f024:	mcr	7, 3, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
    f028:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    f02c:	biccs	r6, r1, r8, lsr #18
    f030:	stcl	7, cr15, [r0], #-972	; 0xfffffc34
    f034:	strmi	r1, [r4], -r2, asr #24
    f038:	strbmi	sp, [r1], -sp, ror #1
    f03c:			; <UNDEFINED> instruction: 0xf7f3220b
    f040:	stmdacs	fp, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    f044:	ldrtmi	sp, [r8], -r9, asr #2
    f048:	stc	7, cr15, [r0, #-972]	; 0xfffffc34
    f04c:			; <UNDEFINED> instruction: 0x46024639
    f050:			; <UNDEFINED> instruction: 0xf7f34620
    f054:			; <UNDEFINED> instruction: 0x4603ed9e
    f058:			; <UNDEFINED> instruction: 0x461f4638
    f05c:	ldcl	7, cr15, [r6], #972	; 0x3cc
    f060:	teqle	sl, r7, lsl #5
    f064:	andcs	r4, r1, #2244608	; 0x224000
    f068:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f06c:	ldc	7, cr15, [r0, #972]	; 0x3cc
    f070:	teqle	r2, r1, lsl #16
    f074:			; <UNDEFINED> instruction: 0xf7f34620
    f078:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    f07c:	sbcshi	pc, r6, r0, asr #32
    f080:			; <UNDEFINED> instruction: 0xf10d692c
    f084:	andcs	r0, r3, r0, lsl r8
    f088:	strtmi	r4, [r1], -r2, asr #12
    f08c:	mcr	7, 5, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    f090:	rsbsle	r2, r4, r0, lsl #16
    f094:	ldc	7, cr15, [lr, #-972]	; 0xfffffc34
    f098:	tstls	r3, r9, lsr #18
    f09c:	strmi	r6, [r4], -r6, lsl #16
    f0a0:			; <UNDEFINED> instruction: 0xf7f34630
    f0a4:	stmdbls	r3, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    f0a8:	ldmdami	r9!, {r1, r9, sl, lr}^
    f0ac:			; <UNDEFINED> instruction: 0xf7fa4478
    f0b0:	ldrtmi	pc, [r0], -r1, asr #29	; <UNPREDICTABLE>
    f0b4:	mrc	7, 0, APSR_nzcv, cr12, cr3, {7}
    f0b8:	blmi	1da9158 <pclose@plt+0x1da62b0>
    f0bc:	stmdavs	sl!, {r4, r5, r9, sl, lr}
    f0c0:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
    f0c4:	tstls	r3, sl, lsl r0
    f0c8:	mrrc	7, 15, pc, r2, cr3	; <UNPREDICTABLE>
    f0cc:	strmi	r9, [r2], -r3, lsl #18
    f0d0:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    f0d4:	mcr2	7, 5, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    f0d8:			; <UNDEFINED> instruction: 0xf7f3e014
    f0dc:	stmdavs	r6, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    f0e0:	ldrtmi	r4, [r0], -lr, ror #22
    f0e4:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
    f0e8:	andsvs	r4, sl, fp, ror r4
    f0ec:			; <UNDEFINED> instruction: 0xf7f39103
    f0f0:	stmdbls	r3, {r6, sl, fp, sp, lr, pc}
    f0f4:	stmdami	sl!, {r1, r9, sl, lr}^
    f0f8:			; <UNDEFINED> instruction: 0xf7fa4478
    f0fc:			; <UNDEFINED> instruction: 0x4620fe9b
    f100:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    f104:			; <UNDEFINED> instruction: 0xf04f6928
    f108:			; <UNDEFINED> instruction: 0xf7f30900
    f10c:	stmdbvs	r8!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    f110:	b	ffb4d0e4 <pclose@plt+0xffb4a23c>
    f114:			; <UNDEFINED> instruction: 0xf7f34628
    f118:	ldrtmi	lr, [r0], -sl, ror #21
    f11c:	stcl	7, cr15, [r8, #972]!	; 0x3cc
    f120:	blmi	1521aa8 <pclose@plt+0x151ec00>
    f124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f128:	blls	fe169198 <pclose@plt+0xfe1662f0>
    f12c:			; <UNDEFINED> instruction: 0xf040405a
    f130:			; <UNDEFINED> instruction: 0x46488096
    f134:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    f138:	svchi	0x00f0e8bd
    f13c:	strcs	r4, [r1], #-2906	; 0xfffff4a6
    f140:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
    f144:	str	r9, [sp, -r3, lsl #6]!
    f148:			; <UNDEFINED> instruction: 0x46204b58
    f14c:			; <UNDEFINED> instruction: 0xf04f682a
    f150:	stmdbvs	r9!, {r8, fp}
    f154:	andsvs	r4, sl, fp, ror r4
    f158:			; <UNDEFINED> instruction: 0xf7f39103
    f15c:	stmdbls	r3, {r1, r3, sl, fp, sp, lr, pc}
    f160:	ldmdami	r3, {r1, r9, sl, lr}^
    f164:			; <UNDEFINED> instruction: 0xf7fa4478
    f168:	stmdbvs	r8!, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    f16c:	b	fefcd140 <pclose@plt+0xfefca298>
    f170:			; <UNDEFINED> instruction: 0xf7f34628
    f174:			; <UNDEFINED> instruction: 0x4620eabc
    f178:	ldc	7, cr15, [sl, #972]!	; 0x3cc
    f17c:			; <UNDEFINED> instruction: 0x4620e7d0
    f180:			; <UNDEFINED> instruction: 0x9014f8d8
    f184:	stcl	7, cr15, [r2], #-972	; 0xfffffc34
    f188:			; <UNDEFINED> instruction: 0xf7f33002
    f18c:	strmi	lr, [r7], -r0, ror #19
    f190:			; <UNDEFINED> instruction: 0xf43f2800
    f194:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
    f198:	b	ff0cd16c <pclose@plt+0xff0ca2c4>
    f19c:	ldrtmi	r4, [r9], -r5, asr #22
    f1a0:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    f1a4:	strtmi	r4, [r0], -r2, lsl #12
    f1a8:			; <UNDEFINED> instruction: 0xf7f38013
    f1ac:	strbmi	lr, [r2], -ip, ror #25
    f1b0:	andcs	r4, r3, r1, lsr #12
    f1b4:	mrc	7, 0, APSR_nzcv, cr2, cr3, {7}
    f1b8:			; <UNDEFINED> instruction: 0xf8d8bb88
    f1bc:			; <UNDEFINED> instruction: 0xf1093014
    f1c0:	ldrtmi	r0, [r8], -r1, lsl #18
    f1c4:	eorsle	r4, r8, fp, asr #10
    f1c8:	b	ff5cd19c <pclose@plt+0xff5ca2f4>
    f1cc:			; <UNDEFINED> instruction: 0xf7f34638
    f1d0:	stmdbvs	r8!, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    f1d4:	b	ff44d1a8 <pclose@plt+0xff44a300>
    f1d8:			; <UNDEFINED> instruction: 0xf0437a2b
    f1dc:	eorvc	r0, fp, #4, 6	; 0x10000000
    f1e0:			; <UNDEFINED> instruction: 0xf7f34630
    f1e4:	andcc	lr, r6, r4, lsr ip
    f1e8:	ldmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f1ec:	rsbvs	r4, r8, r1, lsl #13
    f1f0:	ldrtmi	fp, [r1], -r8, asr #6
    f1f4:	b	fe54d1c8 <pclose@plt+0xfe54a320>
    f1f8:	bvc	a61abc <pclose@plt+0xa5ec14>
    f1fc:			; <UNDEFINED> instruction: 0x4603447a
    f200:	ldmhi	r2, {r4, fp, sp, lr}
    f204:	addshi	r6, sl, r8, lsl r0
    f208:	svclt	0x0058074b
    f20c:	strle	r4, [r7, #1705]	; 0x6a9
    f210:	strbmi	r4, [r9], -sl, lsr #16
    f214:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
    f218:	mcr2	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    f21c:	ldrtmi	lr, [r8], -r0, lsl #15
    f220:	b	feacd1f4 <pclose@plt+0xfeaca34c>
    f224:			; <UNDEFINED> instruction: 0xf7f34638
    f228:	ldr	lr, [r3, -r2, ror #20]!
    f22c:	mrrc	7, 15, pc, r2, cr3	; <UNPREDICTABLE>
    f230:	cdpcs	8, 0, cr6, cr4, cr6, {0}
    f234:	svcge	0x0054f47f
    f238:			; <UNDEFINED> instruction: 0xf7f3e73f
    f23c:			; <UNDEFINED> instruction: 0x4638ea9e
    f240:	b	154d214 <pclose@plt+0x154a36c>
    f244:			; <UNDEFINED> instruction: 0xf7f3e7cc
    f248:	blmi	78a368 <pclose@plt+0x7874c0>
    f24c:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
    f250:			; <UNDEFINED> instruction: 0x4601601a
    f254:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
    f258:	b	fe3cd22c <pclose@plt+0xfe3ca384>
    f25c:			; <UNDEFINED> instruction: 0xf7f3e785
    f260:	stmdavs	sl!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    f264:			; <UNDEFINED> instruction: 0xf8cb4628
    f268:			; <UNDEFINED> instruction: 0xf7f32000
    f26c:	ldrb	lr, [r7, -r0, asr #20]
    f270:	andeq	r8, r1, ip, lsr #26
    f274:	andeq	r0, r0, ip, lsr #6
    f278:	strdeq	r6, [r0], -r0
    f27c:	ldrdeq	r6, [r0], -r4
    f280:	andeq	r9, r1, r2, asr #16
    f284:	andeq	r6, r0, sl, lsl #25
    f288:	andeq	r6, r0, sl, ror ip
    f28c:	andeq	r7, r0, r6, asr #12
    f290:	ldrdeq	r6, [r0], -ip
    f294:	andeq	r9, r1, sl, lsr #14
    f298:	strdeq	r5, [r0], -r2
    f29c:	andeq	r9, r1, r4, lsl #14
    f2a0:	andeq	r5, r0, ip, asr #23
    f2a4:	andeq	r8, r1, r8, asr fp
    f2a8:	andeq	r5, r0, r6, lsl #19
    f2ac:	muleq	r1, r8, r6
    f2b0:	andeq	r6, r0, ip, lsl #23
    f2b4:	andeq	r6, r0, r8, ror r2
    f2b8:	andeq	r6, r0, r8, asr #21
    f2bc:			; <UNDEFINED> instruction: 0x00006ab6
    f2c0:	muleq	r1, lr, r5
    f2c4:	svcmi	0x00f0e92d
    f2c8:			; <UNDEFINED> instruction: 0x460bb099
    f2cc:	tstls	r1, r5, ror sl
    f2d0:	ldmdbmi	r5!, {sl, sp}^
    f2d4:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
    f2d8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    f2dc:			; <UNDEFINED> instruction: 0xf04f9217
    f2e0:	andsvs	r0, ip, r0, lsl #4
    f2e4:	strcc	r6, [ip], -r6, lsl #19
    f2e8:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
    f2ec:			; <UNDEFINED> instruction: 0xf7f34630
    f2f0:	strmi	lr, [r0], lr, lsr #18
    f2f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f2f8:	sbcshi	pc, r0, r0
    f2fc:	ldrdeq	pc, [r4], -r9
    f300:			; <UNDEFINED> instruction: 0xf7f34621
    f304:	mcrrne	10, 15, lr, r3, cr8
    f308:			; <UNDEFINED> instruction: 0xf0004607
    f30c:			; <UNDEFINED> instruction: 0xf10d80ae
    f310:	strbmi	r0, [r2], r8, lsl #22
    f314:	and	r2, ip, r0, lsl #10
    f318:	vmull.s8	q9, d0, d0
    f31c:	strtmi	r8, [r2], #185	; 0xb9
    f320:	blne	1c603bc <pclose@plt+0x1c5d514>
    f324:	tstcs	r1, r8, lsl pc
    f328:	svclt	0x00142c00
    f32c:	strcs	r4, [r0], #-1548	; 0xfffff9f4
    f330:	blne	1cbc128 <pclose@plt+0x1cb9280>
    f334:			; <UNDEFINED> instruction: 0x46384651
    f338:	stmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f33c:	stclne	6, cr4, [r0], #-16
    f340:			; <UNDEFINED> instruction: 0xf7f3d1ea
    f344:	stmdavs	r2, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    f348:	rscle	r2, sl, r4, lsl #20
    f34c:			; <UNDEFINED> instruction: 0xf8d94857
    f350:	ldrbtmi	r1, [r8], #-4
    f354:			; <UNDEFINED> instruction: 0xf7fa9201
    f358:			; <UNDEFINED> instruction: 0x4638fd3b
    f35c:	ldcl	7, cr15, [r2, #-972]!	; 0xfffffc34
    f360:	bls	60ac8 <pclose@plt+0x5dc20>
    f364:	strbmi	sp, [r0], -r3
    f368:	stmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f36c:	ldrmi	r9, [r0], -r1, lsl #20
    f370:	ldrbtcc	pc, [pc], #79	; f378 <pclose@plt+0xc4d0>	; <UNPREDICTABLE>
    f374:	ldc	7, cr15, [ip], #972	; 0x3cc
    f378:	blmi	12a1cb4 <pclose@plt+0x129ee0c>
    f37c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f380:	blls	5e93f0 <pclose@plt+0x5e6548>
    f384:			; <UNDEFINED> instruction: 0xf040405a
    f388:	strtmi	r8, [r0], -r7, lsl #1
    f38c:	pop	{r0, r3, r4, ip, sp, pc}
    f390:	shsub8mi	r8, r8, r0
    f394:	ldcl	7, cr15, [r6, #-972]	; 0xfffffc34
    f398:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
    f39c:	mulcs	sl, r8, r8
    f3a0:	teqle	r0, sl, lsl #20
    f3a4:			; <UNDEFINED> instruction: 0xf8884621
    f3a8:	strbmi	r4, [r0], -sl
    f3ac:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f3b0:	strmi	r1, [r4], -r1, asr #24
    f3b4:	movtlt	sp, #39	; 0x27
    f3b8:	andsle	r4, r0, lr, lsr #5
    f3bc:	ldrsble	r4, [fp], #88	; 0x58
    f3c0:			; <UNDEFINED> instruction: 0xf7f34640
    f3c4:	bfi	lr, r4, #19, #5
    f3c8:	strtmi	r6, [r1], -r0, asr #16
    f3cc:	b	fe4cd3a0 <pclose@plt+0xfe4ca4f8>
    f3d0:	strmi	r1, [r7], -r2, asr #24
    f3d4:			; <UNDEFINED> instruction: 0xf10dd034
    f3d8:	ldrbmi	r0, [r8], r8, lsl #22
    f3dc:			; <UNDEFINED> instruction: 0xf8d9e799
    f3e0:			; <UNDEFINED> instruction: 0xf1085018
    f3e4:	ldmib	r9, {r0, r1, r3, r8}^
    f3e8:	strtmi	r0, [sl], -r4, lsl #6
    f3ec:			; <UNDEFINED> instruction: 0xf7f34418
    f3f0:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    f3f4:	strbmi	sp, [r5], #-482	; 0xfffffe1e
    f3f8:	blcs	2adfac <pclose@plt+0x2ab104>
    f3fc:	bls	7f00c <pclose@plt+0x7c164>
    f400:	andsvs	r2, r3, r1, lsl #6
    f404:			; <UNDEFINED> instruction: 0xf04fe7da
    f408:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    f40c:			; <UNDEFINED> instruction: 0xf8d94621
    f410:	ldrbtmi	r2, [r8], #-4
    f414:	stc2	7, cr15, [lr, #-1000]	; 0xfffffc18
    f418:	ldrdle	r4, [r2], -r8
    f41c:			; <UNDEFINED> instruction: 0xf7f34640
    f420:	andscs	lr, r6, r6, ror #18
    f424:	ldrbtcc	pc, [pc], #79	; f42c <pclose@plt+0xc584>	; <UNPREDICTABLE>
    f428:	stcl	7, cr15, [r2], #-972	; 0xfffffc34
    f42c:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    f430:	ldrdne	pc, [r4], -r9
    f434:			; <UNDEFINED> instruction: 0xf7fa4478
    f438:	ldrbmi	pc, [r8, #3275]	; 0xccb	; <UNPREDICTABLE>
    f43c:	ldrb	sp, [r0, lr, ror #3]!
    f440:	bl	124d414 <pclose@plt+0x124a56c>
    f444:	ldrdne	pc, [r4], -r9
    f448:	stmdavs	r4, {r0, r8, ip, pc}
    f44c:			; <UNDEFINED> instruction: 0xf7f34620
    f450:	stmdbls	r1, {r4, r7, r9, fp, sp, lr, pc}
    f454:	ldmdami	r9, {r1, r9, sl, lr}
    f458:			; <UNDEFINED> instruction: 0xf7fa4478
    f45c:			; <UNDEFINED> instruction: 0x4620fcb9
    f460:	ldrbtcc	pc, [pc], #79	; f468 <pclose@plt+0xc5c0>	; <UNPREDICTABLE>
    f464:	mcrr	7, 15, pc, r4, cr3	; <UNPREDICTABLE>
    f468:			; <UNDEFINED> instruction: 0xf7f3e786
    f46c:			; <UNDEFINED> instruction: 0xf8d9eb34
    f470:	tstls	r1, r4
    f474:	strtmi	r6, [r0], -r4, lsl #16
    f478:	b	1ecd44c <pclose@plt+0x1eca5a4>
    f47c:	strmi	r9, [r2], -r1, lsl #18
    f480:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    f484:	stc2	7, cr15, [r4], #1000	; 0x3e8
    f488:			; <UNDEFINED> instruction: 0xf7f34628
    f48c:			; <UNDEFINED> instruction: 0xe7e6e930
    f490:	bl	84d464 <pclose@plt+0x84a5bc>
    f494:	ldrb	r6, [r9, -r2, lsl #16]
    f498:	ldmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f49c:	ldrbtcc	pc, [pc], #79	; f4a4 <pclose@plt+0xc5fc>	; <UNPREDICTABLE>
    f4a0:	svclt	0x0000e76a
    f4a4:	andeq	r0, r0, ip, lsr #6
    f4a8:	andeq	r8, r1, r6, lsr #19
    f4ac:	andeq	r6, r0, sl, asr #19
    f4b0:	andeq	r8, r1, r0, lsl #18
    f4b4:	andeq	r6, r0, sl, asr #18
    f4b8:	andeq	r6, r0, r8, lsl #18
    f4bc:	andeq	r6, r0, r8, lsr #18
    f4c0:	strdeq	r6, [r0], -lr
    f4c4:	andcs	r4, r1, #2048	; 0x800
    f4c8:	subsvs	r4, sl, fp, ror r4
    f4cc:	svclt	0x00004770
    f4d0:	andeq	r9, r1, r4, lsr #6
    f4d4:			; <UNDEFINED> instruction: 0x4604b570
    f4d8:			; <UNDEFINED> instruction: 0x460d4e16
    f4dc:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    f4e0:			; <UNDEFINED> instruction: 0xb324b1db
    f4e4:	tstcs	ip, r5, lsl #22
    f4e8:			; <UNDEFINED> instruction: 0xf7f32001
    f4ec:	strmi	lr, [r3], -r2, lsr #22
    f4f0:	bmi	47bc98 <pclose@plt+0x478df0>
    f4f4:	mvnscc	pc, pc, asr #32
    f4f8:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
    f4fc:	cmplt	r1, r1, asr r8
    f500:	bvc	669548 <pclose@plt+0x6666a0>
    f504:	andsvs	r6, r8, r3, lsl r0
    f508:	andeq	pc, r2, #65	; 0x41
    f50c:	andsvc	r4, sl, #24, 12	; 0x1800000
    f510:			; <UNDEFINED> instruction: 0x4621bd70
    f514:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f518:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
    f51c:			; <UNDEFINED> instruction: 0xf0034478
    f520:	movwcs	pc, #7925	; 0x1ef5	; <UNPREDICTABLE>
    f524:			; <UNDEFINED> instruction: 0xe7dc60b3
    f528:			; <UNDEFINED> instruction: 0xf7f32016
    f52c:	movwcs	lr, #3042	; 0xbe2
    f530:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    f534:	andeq	r9, r1, r0, lsl r3
    f538:	strdeq	r9, [r1], -r2
    f53c:	andeq	r0, r0, r5, lsr #1
    f540:	ldrbmi	r6, [r0, -r1, asr #1]!
    f544:	ldrbmi	r6, [r0, -r0, asr #17]!
    f548:	eorsle	r2, r8, r0, lsl #16
    f54c:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
    f550:			; <UNDEFINED> instruction: 0x4604447a
    f554:	cmplt	r1, r1, lsl r8
    f558:	stmdavs	fp, {r3, r7, r9, lr}
    f55c:	teqlt	r3, sp, lsr #32
    f560:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
    f564:	ldrmi	sp, [r9], -fp
    f568:	blcs	20dbc <pclose@plt+0x1df14>
    f56c:	bvc	903d54 <pclose@plt+0x900eac>
    f570:	strle	r0, [sl, #-1945]	; 0xfffff867
    f574:	pop	{r5, r9, sl, lr}
    f578:			; <UNDEFINED> instruction: 0xf7f34010
    f57c:			; <UNDEFINED> instruction: 0x600ab8b5
    f580:	eorvs	r2, r3, r0, lsl #6
    f584:	ldreq	r7, [r9, r3, lsr #20]
    f588:			; <UNDEFINED> instruction: 0x07dad4f4
    f58c:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
    f590:			; <UNDEFINED> instruction: 0xf7f3b108
    f594:	stmdbvs	r0!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    f598:	bvc	8fba40 <pclose@plt+0x8f8b98>
    f59c:	strle	r0, [r2], #-1883	; 0xfffff8a5
    f5a0:	stmia	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f5a4:			; <UNDEFINED> instruction: 0xf7f36920
    f5a8:	stmdavs	r0!, {r1, r5, r7, fp, sp, lr, pc}^
    f5ac:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5b0:	pop	{r5, r9, sl, lr}
    f5b4:			; <UNDEFINED> instruction: 0xf7f34010
    f5b8:	mulsvs	r3, r7, r8
    f5bc:	ldrbmi	lr, [r0, -r0, ror #15]!
    f5c0:	muleq	r1, ip, r2
    f5c4:	andcs	r4, r0, #6144	; 0x1800
    f5c8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    f5cc:	andsvs	r6, sl, ip, lsl r8
    f5d0:	strtmi	fp, [r0], -ip, lsr #2
    f5d4:			; <UNDEFINED> instruction: 0xf7ff6824
    f5d8:	stccs	15, cr15, [r0], {183}	; 0xb7
    f5dc:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    f5e0:	andeq	r9, r1, r2, lsr #4
    f5e4:	svcmi	0x00f0e92d
    f5e8:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
    f5ec:	bmi	fefbb890 <pclose@plt+0xfefb89e8>
    f5f0:	bvc	e07dc <pclose@plt+0xdd934>
    f5f4:			; <UNDEFINED> instruction: 0xf013588a
    f5f8:	ldmdavs	r2, {r1, sl}
    f5fc:			; <UNDEFINED> instruction: 0xf04f9225
    f600:	svclt	0x00180200
    f604:			; <UNDEFINED> instruction: 0xf0402400
    f608:			; <UNDEFINED> instruction: 0xf013808d
    f60c:	strmi	r0, [r6], -r1, lsl #16
    f610:	sbcshi	pc, sp, r0, asr #32
    f614:			; <UNDEFINED> instruction: 0xf6444ab5
    f618:			; <UNDEFINED> instruction: 0x46455bd3
    f61c:	bleq	18cc128 <pclose@plt+0x18c9280>
    f620:	andls	r4, r2, #2046820352	; 0x7a000000
    f624:			; <UNDEFINED> instruction: 0xf04f4ab2
    f628:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
    f62c:	and	r9, sl, r3, lsl #4
    f630:	b	144d604 <pclose@plt+0x144a75c>
    f634:	blcs	a9648 <pclose@plt+0xa67a0>
    f638:	msrhi	CPSR_fxc, r0, asr #32
    f63c:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    f640:	blx	ff1cd632 <pclose@plt+0xff1ca78a>
    f644:	smmlareq	r8, r3, sl, r7
    f648:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
    f64c:			; <UNDEFINED> instruction: 0xf7f36930
    f650:	ldmdbvs	r1!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    f654:	andcs	sl, r3, r6, lsl #20
    f658:	bl	ff04d62c <pclose@plt+0xff04a784>
    f65c:	stmdacs	r0, {r2, r9, sl, lr}
    f660:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    f664:	blcs	b6298 <pclose@plt+0xb33f0>
    f668:	rschi	pc, r2, r0
    f66c:	ldrtmi	sl, [r0], -r5, lsl #18
    f670:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    f674:	strmi	r1, [r4], -r1, asr #24
    f678:			; <UNDEFINED> instruction: 0xf7f3d0da
    f67c:	blls	189d7c <pclose@plt+0x186ed4>
    f680:			; <UNDEFINED> instruction: 0xf0004284
    f684:	cmplt	r3, sp, asr #1
    f688:	strtmi	r2, [r0], -r0, lsl #2
    f68c:	ldmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f690:			; <UNDEFINED> instruction: 0xf7f3b128
    f694:	stmdavs	r3, {r5, r9, fp, sp, lr, pc}
    f698:			; <UNDEFINED> instruction: 0xf0002b03
    f69c:			; <UNDEFINED> instruction: 0xf1ba8104
    f6a0:			; <UNDEFINED> instruction: 0xf0003fff
    f6a4:	bl	fed2f994 <pclose@plt+0xfed2caec>
    f6a8:	svclt	0x0018030a
    f6ac:			; <UNDEFINED> instruction: 0xb3a72301
    f6b0:	svclt	0x00082d00
    f6b4:	blcs	182c0 <pclose@plt+0x15418>
    f6b8:	addhi	pc, pc, r0, asr #32
    f6bc:	svcvc	0x0048f5b5
    f6c0:	strhteq	fp, [sp], #-248	; 0xffffff08
    f6c4:	addhi	pc, sl, r0, asr #5
    f6c8:	sbchi	pc, pc, r0
    f6cc:	svcpl	0x00faf5b5
    f6d0:	strhteq	fp, [sp], #-248	; 0xffffff08
    f6d4:	addhi	pc, r2, r0, lsl #5
    f6d8:	vpmax.f32	d18, d0, d0
    f6dc:	adcsmi	r8, sp, #135	; 0x87
    f6e0:	bicspl	pc, fp, #64, 4
    f6e4:	ldrtmi	fp, [sp], -r8, lsr #31
    f6e8:	ldrmi	r4, [r8, #1192]	; 0x4a8
    f6ec:	streq	lr, [r5, -r7, lsr #23]
    f6f0:	blx	feb068ea <pclose@plt+0xfeb03a42>
    f6f4:	vst3.8	{d19-d21}, [pc], r5
    f6f8:	movwcs	r7, #3194	; 0xc7a
    f6fc:	ldrmi	sl, [sl], -r6, lsl #18
    f700:	ldrmi	r9, [r8], -r0, lsl #2
    f704:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
    f708:	blx	33472a <pclose@plt+0x331882>
    f70c:	blx	324766 <pclose@plt+0x3218be>
    f710:	strls	pc, [r7], #-1028	; 0xfffffbfc
    f714:	svc	0x00f6f7f2
    f718:	mulcs	sp, r4, r7
    f71c:	ldrbtcc	pc, [pc], #79	; f724 <pclose@plt+0xc87c>	; <UNPREDICTABLE>
    f720:	b	ff9cd6f4 <pclose@plt+0xff9ca84c>
    f724:	blmi	1c220fc <pclose@plt+0x1c1f254>
    f728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f72c:	blls	96979c <pclose@plt+0x9668f4>
    f730:			; <UNDEFINED> instruction: 0xf040405a
    f734:			; <UNDEFINED> instruction: 0x462080d5
    f738:	pop	{r0, r1, r2, r5, ip, sp, pc}
    f73c:			; <UNDEFINED> instruction: 0xf7f38ff0
    f740:	stmdavs	r3, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    f744:	cmnle	r8, r4, lsl #22
    f748:			; <UNDEFINED> instruction: 0xf7f32000
    f74c:	ldmdavs	r0!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}^
    f750:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    f754:			; <UNDEFINED> instruction: 0xf7f321c1
    f758:			; <UNDEFINED> instruction: 0xf1b0e8ce
    f75c:			; <UNDEFINED> instruction: 0x46813fff
    f760:			; <UNDEFINED> instruction: 0xf7f3d0ed
    f764:			; <UNDEFINED> instruction: 0xac21e94a
    f768:	tstcs	r0, r4, ror #20
    f76c:			; <UNDEFINED> instruction: 0x4603447a
    f770:			; <UNDEFINED> instruction: 0xf7f34620
    f774:			; <UNDEFINED> instruction: 0x4621ea58
    f778:	strbmi	r2, [r8], -fp, lsl #4
    f77c:	b	24d750 <pclose@plt+0x24a8a8>
    f780:	tstle	sl, fp, lsl #16
    f784:	andcc	lr, r5, #3506176	; 0x358000
    f788:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
    f78c:			; <UNDEFINED> instruction: 0xf7f34419
    f790:	ldmibvs	r3!, {r9, fp, sp, lr, pc}
    f794:			; <UNDEFINED> instruction: 0xf0004298
    f798:			; <UNDEFINED> instruction: 0xf7f3808f
    f79c:	ldmdavs	r1!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}^
    f7a0:	ldrbtcc	pc, [pc], #79	; f7a8 <pclose@plt+0xc900>	; <UNPREDICTABLE>
    f7a4:	stmdavs	r5, {r1, r8, ip, pc}
    f7a8:			; <UNDEFINED> instruction: 0xf7f34628
    f7ac:	stmdbls	r2, {r1, r5, r6, r7, fp, sp, lr, pc}
    f7b0:	ldmdami	r3, {r1, r9, sl, lr}^
    f7b4:			; <UNDEFINED> instruction: 0xf7fa4478
    f7b8:			; <UNDEFINED> instruction: 0x4648fb3d
    f7bc:	bl	10cd790 <pclose@plt+0x10ca8e8>
    f7c0:			; <UNDEFINED> instruction: 0xf7f26870
    f7c4:			; <UNDEFINED> instruction: 0x4628efda
    f7c8:	b	fe4cd79c <pclose@plt+0xfe4ca8f4>
    f7cc:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    f7d0:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    f7d4:	blx	ff1cd7c6 <pclose@plt+0xff1ca91e>
    f7d8:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
    f7dc:			; <UNDEFINED> instruction: 0xf73f2f00
    f7e0:	strtmi	sl, [r8], #3966	; 0xf7e
    f7e4:	bicspl	pc, fp, #64, 4
    f7e8:	cfstr32le	mvfx4, [r2, #608]	; 0x260
    f7ec:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    f7f0:	rsbsle	r2, r2, r0, lsl #22
    f7f4:	mulle	r2, lr, r2
    f7f8:	bfieq	r7, sl, (invalid: 20:18)
    f7fc:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
    f800:	mvnsle	r2, r0, lsl #22
    f804:	bmi	1036418 <pclose@plt+0x1033570>
    f808:	stmdami	r0, {r0, r5, r9, sl, lr}^
    f80c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f810:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f814:	blx	ff74d804 <pclose@plt+0xff74a95c>
    f818:	strtmi	lr, [r2], fp, ror #14
    f81c:	strb	r2, [r6, -r0, lsl #6]
    f820:			; <UNDEFINED> instruction: 0xf43f2b00
    f824:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    f828:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    f82c:	blx	ff44d81c <pclose@plt+0xff44a974>
    f830:			; <UNDEFINED> instruction: 0xf0437a33
    f834:	eorsvc	r0, r3, #67108864	; 0x4000000
    f838:	blcs	489610 <pclose@plt+0x486768>
    f83c:	svcge	0x0016f43f
    f840:			; <UNDEFINED> instruction: 0x46186871
    f844:	strbmi	r9, [ip], -r2, lsl #6
    f848:			; <UNDEFINED> instruction: 0xf7f39103
    f84c:	stmdbls	r3, {r1, r4, r7, fp, sp, lr, pc}
    f850:	ldmdami	r0!, {r1, r9, sl, lr}
    f854:			; <UNDEFINED> instruction: 0xf7fa4478
    f858:	blls	ce414 <pclose@plt+0xcb56c>
    f85c:			; <UNDEFINED> instruction: 0xf7f34618
    f860:	ldrb	lr, [pc, -r8, asr #20]
    f864:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    f868:	vst1.64	{d30}, [pc]!
    f86c:			; <UNDEFINED> instruction: 0xe73365fa
    f870:	ldmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f874:	ldrbtcc	pc, [pc], #79	; f87c <pclose@plt+0xc9d4>	; <UNPREDICTABLE>
    f878:	strtmi	r6, [r8], -r5, lsl #16
    f87c:	ldmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f880:	stmdami	r6!, {r0, r9, sl, lr}
    f884:			; <UNDEFINED> instruction: 0xf7fa4478
    f888:			; <UNDEFINED> instruction: 0x4628fad5
    f88c:	b	c4d860 <pclose@plt+0xc4a9b8>
    f890:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
    f894:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
    f898:	blx	fe6cd888 <pclose@plt+0xfe6ca9e0>
    f89c:	ldrmi	r9, [r8], -r2, lsl #22
    f8a0:	b	9cd874 <pclose@plt+0x9ca9cc>
    f8a4:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    f8a8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    f8ac:	blx	fe44d89c <pclose@plt+0xfe44a9f4>
    f8b0:			; <UNDEFINED> instruction: 0xf7f26870
    f8b4:	strb	lr, [r5], r2, ror #30
    f8b8:	andcs	r4, r1, #442368	; 0x6c000
    f8bc:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    f8c0:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8c4:			; <UNDEFINED> instruction: 0xf47f2801
    f8c8:	strbmi	sl, [r8], -r8, ror #30
    f8cc:	b	feecd8a0 <pclose@plt+0xfeeca9f8>
    f8d0:	stmdacs	r0, {r2, r9, sl, lr}
    f8d4:	svcge	0x0061f47f
    f8d8:	blmi	549788 <pclose@plt+0x5468e0>
    f8dc:			; <UNDEFINED> instruction: 0xe792447b
    f8e0:	svc	0x0038f7f2
    f8e4:	andeq	r8, r1, ip, lsl #13
    f8e8:	andeq	r0, r0, ip, lsr #6
    f8ec:	andeq	r9, r1, ip, asr #3
    f8f0:	andeq	r4, r0, r6, lsl pc
    f8f4:	andeq	r6, r0, lr, lsl #16
    f8f8:	andeq	r8, r1, r4, asr r5
    f8fc:	strdeq	r6, [r0], -ip
    f900:	andeq	r6, r0, r0, lsr #12
    f904:	andeq	r6, r0, r2, ror #11
    f908:	andeq	r4, r0, r0, lsr sp
    f90c:	muleq	r0, lr, r6
    f910:	andeq	r6, r0, sl, lsr r6
    f914:	andeq	r6, r0, r4, lsl #13
    f918:	andeq	r6, r0, lr, lsr r5
    f91c:	andeq	r6, r0, ip, ror r5
    f920:	muleq	r0, lr, r5
    f924:	ldrdeq	r6, [r0], -sl
    f928:	strdeq	r6, [r0], -r2
    f92c:	andeq	r4, r0, r4, ror #24
    f930:	bmi	ca1dfc <pclose@plt+0xc9ef54>
    f934:	blmi	ca0b20 <pclose@plt+0xc9dc78>
    f938:	addlt	fp, r2, r0, ror r5
    f93c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    f940:	andls	r6, r1, #1179648	; 0x120000
    f944:	andeq	pc, r0, #79	; 0x4f
    f948:	mvnlt	r6, ip, lsl r8
    f94c:	strmi	r7, [r5], -r4, lsl #20
    f950:	svclt	0x004807a2
    f954:	ldrle	r2, [r7], #-1024	; 0xfffffc00
    f958:	streq	pc, [r1], #-20	; 0xffffffec
    f95c:			; <UNDEFINED> instruction: 0x4669d01f
    f960:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    f964:	strmi	r1, [r4], -r3, asr #24
    f968:			; <UNDEFINED> instruction: 0xf7f3d02a
    f96c:	addmi	lr, r4, #4587520	; 0x460000
    f970:	blls	43de4 <pclose@plt+0x40f3c>
    f974:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    f978:	mrc	7, 7, APSR_nzcv, cr14, cr2, {7}
    f97c:	bllt	1421194 <pclose@plt+0x141e2ec>
    f980:	vpmax.u32	d23, d0, d27
    f984:	eorvc	r0, fp, #0, 6
    f988:	blmi	722208 <pclose@plt+0x71f360>
    f98c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f990:	blls	69a00 <pclose@plt+0x66b58>
    f994:	qsuble	r4, sl, ip
    f998:	andlt	r4, r2, r0, lsr #12
    f99c:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    f9a0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    f9a4:	blx	ff7cd994 <pclose@plt+0xff7caaec>
    f9a8:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f9ac:			; <UNDEFINED> instruction: 0xf04f4621
    f9b0:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    f9b4:	blx	fcd9a4 <pclose@plt+0xfcaafc>
    f9b8:			; <UNDEFINED> instruction: 0xf7f3200d
    f9bc:			; <UNDEFINED> instruction: 0xe7e3e99a
    f9c0:	stm	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f9c4:	ldmdami	r2, {r0, r2, fp, sp, lr}
    f9c8:			; <UNDEFINED> instruction: 0xf7fa4478
    f9cc:			; <UNDEFINED> instruction: 0x4628fa33
    f9d0:	stmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f9d4:			; <UNDEFINED> instruction: 0xf7f3e7d8
    f9d8:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    f9dc:	ldrbtcc	pc, [pc], #79	; f9e4 <pclose@plt+0xcb3c>	; <UNPREDICTABLE>
    f9e0:	stmdami	ip, {r1, r2, fp, sp, lr}
    f9e4:			; <UNDEFINED> instruction: 0xf7fa4478
    f9e8:	ldrtmi	pc, [r0], -r5, lsr #20	; <UNPREDICTABLE>
    f9ec:	stmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f9f0:			; <UNDEFINED> instruction: 0xf7f2e7ca
    f9f4:	svclt	0x0000eeb0
    f9f8:	andeq	r8, r1, r8, asr #6
    f9fc:	andeq	r0, r0, ip, lsr #6
    fa00:	andeq	r8, r1, lr, lsr #29
    fa04:	strdeq	r8, [r1], -r0
    fa08:	andeq	r6, r0, r6, ror #10
    fa0c:	muleq	r0, r6, r5
    fa10:	andeq	r6, r0, ip, asr r5
    fa14:	andeq	r6, r0, ip, lsl #11
    fa18:	rscscc	pc, pc, #79	; 0x4f
    fa1c:	ldmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fa20:	blmi	7e22a0 <pclose@plt+0x7df3f8>
    fa24:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    fa28:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    fa2c:	strmi	r4, [sp], -r4, lsl #12
    fa30:	teqls	r5, #1769472	; 0x1b0000
    fa34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fa38:	blx	34da1c <pclose@plt+0x34ab74>
    fa3c:	andcs	fp, r1, r0, asr r9
    fa40:	blmi	5e22a8 <pclose@plt+0x5df400>
    fa44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fa48:	blls	d69ab8 <pclose@plt+0xd66c10>
    fa4c:	qsuble	r4, sl, r2
    fa50:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    fa54:	strbtmi	r4, [sl], -r1, lsr #12
    fa58:			; <UNDEFINED> instruction: 0xf7f32003
    fa5c:	smlabtlt	r8, r0, r9, lr
    fa60:	strb	r2, [sp, r0]!
    fa64:			; <UNDEFINED> instruction: 0x4629aa1a
    fa68:			; <UNDEFINED> instruction: 0xf7f32003
    fa6c:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    fa70:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    fa74:	ldmib	sp, {r8}^
    fa78:	addsmi	r2, r9, #1744830464	; 0x68000000
    fa7c:	addsmi	fp, r0, #8, 30
    fa80:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    fa84:	ldmib	sp, {r3, r4, r8}^
    fa88:	addsmi	r2, r9, #-939524096	; 0xc8000000
    fa8c:	addsmi	fp, r0, #6, 30
    fa90:	andcs	r2, r0, r1
    fa94:			; <UNDEFINED> instruction: 0xf7f2e7d4
    fa98:	svclt	0x0000ee5e
    fa9c:	andeq	r8, r1, r8, asr r2
    faa0:	andeq	r0, r0, ip, lsr #6
    faa4:	andeq	r8, r1, r8, lsr r2
    faa8:	mvnsmi	lr, #737280	; 0xb4000
    faac:	stmdbmi	r7!, {r0, r1, r2, r3, r9, sl, lr}
    fab0:	andcs	r4, r5, #4, 12	; 0x400000
    fab4:	ldrbtmi	r2, [r9], #-0
    fab8:	mcr	7, 2, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    fabc:	andcs	r4, r5, #36, 18	; 0x90000
    fac0:			; <UNDEFINED> instruction: 0x46054479
    fac4:			; <UNDEFINED> instruction: 0xf7f22000
    fac8:	stmdbmi	r2!, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    facc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fad0:	andcs	r4, r0, r0, lsl #13
    fad4:	mrc	7, 1, APSR_nzcv, cr2, cr2, {7}
    fad8:	andcs	r4, r5, #507904	; 0x7c000
    fadc:			; <UNDEFINED> instruction: 0x46064479
    fae0:			; <UNDEFINED> instruction: 0xf7f22000
    fae4:	strtmi	lr, [r1], -ip, lsr #28
    fae8:	strtmi	r4, [r8], -r1, lsl #13
    faec:	ldc2l	0, cr15, [ip], #-0
    faf0:	stmdavc	r1!, {r6, r8, r9, fp, ip, sp, pc}
    faf4:			; <UNDEFINED> instruction: 0xb1294605
    faf8:			; <UNDEFINED> instruction: 0xf7f24640
    fafc:			; <UNDEFINED> instruction: 0xb108efba
    fb00:	mvnslt	r7, r3, ror #16
    fb04:			; <UNDEFINED> instruction: 0x46214630
    fb08:	stc2l	0, cr15, [lr], #-0
    fb0c:	stmdavc	r1!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    fb10:	strbmi	fp, [r8], -r9, lsr #2
    fb14:	svc	0x00acf7f2
    fb18:	stmdavc	r5!, {r3, r8, ip, sp, pc}^
    fb1c:	stmdbmi	pc, {r0, r2, r3, r4, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
    fb20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    fb24:	blx	164db08 <pclose@plt+0x164ac60>
    fb28:	stmdavc	r1!, {r5, r6, r8, ip, sp, pc}
    fb2c:	stmdami	ip, {r0, r4, r5, r8, ip, sp, pc}
    fb30:			; <UNDEFINED> instruction: 0xf7f24478
    fb34:			; <UNDEFINED> instruction: 0xb108ef9e
    fb38:	tstlt	fp, r3, ror #16
    fb3c:			; <UNDEFINED> instruction: 0x4628463d
    fb40:	mvnshi	lr, #12386304	; 0xbd0000
    fb44:	strtmi	r2, [r8], -r1, lsl #10
    fb48:	mvnshi	lr, #12386304	; 0xbd0000
    fb4c:	andeq	r4, r0, lr, asr #4
    fb50:	andeq	r6, r0, r0, ror #9
    fb54:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    fb58:	andeq	r6, r0, ip, asr #9
    fb5c:	andeq	r4, r0, r2, ror #3
    fb60:	andeq	r6, r0, r0, ror r4
    fb64:			; <UNDEFINED> instruction: 0xf7ff2100
    fb68:	svclt	0x0000bf9f
    fb6c:	andcs	r4, r5, #1130496	; 0x114000
    fb70:	mvnsmi	lr, #737280	; 0xb4000
    fb74:			; <UNDEFINED> instruction: 0x46044479
    fb78:			; <UNDEFINED> instruction: 0xf7f22000
    fb7c:	stmdbmi	r2, {r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    fb80:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fb84:	andcs	r4, r0, r6, lsl #12
    fb88:	ldcl	7, cr15, [r8, #968]	; 0x3c8
    fb8c:	andcs	r4, r5, #1032192	; 0xfc000
    fb90:			; <UNDEFINED> instruction: 0x46054479
    fb94:			; <UNDEFINED> instruction: 0xf7f22000
    fb98:	ldmdbmi	sp!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    fb9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fba0:	andcs	r4, r0, r7, lsl #12
    fba4:	stcl	7, cr15, [sl, #968]	; 0x3c8
    fba8:	andcs	r4, r5, #950272	; 0xe8000
    fbac:	sxtab16mi	r4, r1, r9, ror #8
    fbb0:			; <UNDEFINED> instruction: 0xf7f22000
    fbb4:	ldmdbmi	r8!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    fbb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fbbc:	andcs	r4, r0, r0, lsl #13
    fbc0:	ldc	7, cr15, [ip, #968]!	; 0x3c8
    fbc4:	strmi	r4, [r3], -r1, lsr #12
    fbc8:	ldrmi	r4, [sp], -r8, lsr #12
    fbcc:	stc2	0, cr15, [ip], {-0}
    fbd0:	andcs	fp, r0, r0, lsl r1
    fbd4:	mvnshi	lr, #12386304	; 0xbd0000
    fbd8:			; <UNDEFINED> instruction: 0x46214630
    fbdc:	stc2	0, cr15, [r4], {-0}
    fbe0:			; <UNDEFINED> instruction: 0x4638bb30
    fbe4:			; <UNDEFINED> instruction: 0xf0004621
    fbe8:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    fbec:	tstlt	r6, #2490368	; 0x260000
    fbf0:	ldrtmi	r4, [r1], -r0, asr #12
    fbf4:	svc	0x003cf7f2
    fbf8:	stmdavc	r3!, {r4, r7, r8, ip, sp, pc}^
    fbfc:	rscle	r2, r8, r0, lsl #22
    fc00:	ldrtmi	r4, [r1], -r8, asr #12
    fc04:	svc	0x0034f7f2
    fc08:	ldrtmi	fp, [r1], -r8, lsr #19
    fc0c:			; <UNDEFINED> instruction: 0xf7f24628
    fc10:	orrlt	lr, r0, r0, lsr pc
    fc14:	ldmdblt	r3!, {r0, r1, r5, r6, fp, ip, sp, lr}^
    fc18:	rscscc	pc, pc, pc, asr #32
    fc1c:	mvnshi	lr, #12386304	; 0xbd0000
    fc20:	ldrtmi	r4, [r1], -r8, asr #12
    fc24:	svc	0x0024f7f2
    fc28:	rscle	r2, lr, r0, lsl #16
    fc2c:	ldmdblt	r3, {r0, r1, r5, r6, fp, ip, sp, lr}
    fc30:	pop	{r0, sp}
    fc34:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, r9, pc}
    fc38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    fc3c:			; <UNDEFINED> instruction: 0xf9ccf7f7
    fc40:	rscsle	r2, r5, r0, lsl #16
    fc44:			; <UNDEFINED> instruction: 0x46204916
    fc48:			; <UNDEFINED> instruction: 0xf7f74479
    fc4c:	stmdacs	r0, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    fc50:	stmdavc	r5!, {r1, r5, r6, r7, ip, lr, pc}
    fc54:	adcsle	r2, ip, r0, lsl #26
    fc58:			; <UNDEFINED> instruction: 0x46294812
    fc5c:			; <UNDEFINED> instruction: 0xf7f24478
    fc60:	tstlt	r0, r8, lsl #30
    fc64:	blcs	2ddf8 <pclose@plt+0x2af50>
    fc68:	stmdami	pc, {r1, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    fc6c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    fc70:	mrc	7, 7, APSR_nzcv, cr14, cr2, {7}
    fc74:	adcle	r2, ip, r0, lsl #16
    fc78:	blx	fec2de00 <pclose@plt+0xfec2af58>
    fc7c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fc80:	str	r4, [r7, r0, asr #4]!
    fc84:	muleq	r0, r0, r1
    fc88:	andeq	r6, r0, r2, lsr #8
    fc8c:	andeq	r6, r0, ip, lsl r4
    fc90:	andeq	r6, r0, r2, lsl #8
    fc94:	strdeq	r6, [r0], -ip
    fc98:	strdeq	r6, [r0], -sl
    fc9c:	andeq	r4, r0, sl, asr #1
    fca0:	andeq	r6, r0, r4, ror #6
    fca4:	andeq	r6, r0, r4, asr #6
    fca8:	andeq	r6, r0, r6, asr #6
    fcac:	mvnsmi	lr, #737280	; 0xb4000
    fcb0:	ldmdbmi	r7!, {r3, r7, r9, sl, lr}
    fcb4:	andcs	r4, r5, #5242880	; 0x500000
    fcb8:	ldrbtmi	r2, [r9], #-0
    fcbc:	ldc	7, cr15, [lr, #-968]!	; 0xfffffc38
    fcc0:	andcs	r4, r5, #52, 18	; 0xd0000
    fcc4:			; <UNDEFINED> instruction: 0x46044479
    fcc8:			; <UNDEFINED> instruction: 0xf7f22000
    fccc:	ldmdbmi	r2!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    fcd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fcd4:	andcs	r4, r0, r6, lsl #12
    fcd8:	ldc	7, cr15, [r0, #-968]!	; 0xfffffc38
    fcdc:	andcs	r4, r5, #770048	; 0xbc000
    fce0:			; <UNDEFINED> instruction: 0x46074479
    fce4:			; <UNDEFINED> instruction: 0xf7f22000
    fce8:	strtmi	lr, [r9], -sl, lsr #26
    fcec:	strtmi	r4, [r0], -r1, lsl #13
    fcf0:	blx	1ecbcfa <pclose@plt+0x1ec8e52>
    fcf4:	strcs	fp, [r1], #-280	; 0xfffffee8
    fcf8:	pop	{r5, r9, sl, lr}
    fcfc:			; <UNDEFINED> instruction: 0x460483f8
    fd00:	ldrtmi	r4, [r0], -r9, lsr #12
    fd04:	blx	1c4bd0e <pclose@plt+0x1c48e66>
    fd08:	mvnsle	r2, r0, lsl #16
    fd0c:	teqlt	lr, lr, lsr #16
    fd10:			; <UNDEFINED> instruction: 0x46314638
    fd14:	mcr	7, 5, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    fd18:	stmdavc	fp!, {r5, r8, r9, ip, sp, pc}^
    fd1c:	rscle	r2, sl, r0, lsl #22
    fd20:			; <UNDEFINED> instruction: 0x4628491f
    fd24:			; <UNDEFINED> instruction: 0xf7f74479
    fd28:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    fd2c:	ldmdbmi	sp, {r0, r1, r5, r6, r7, ip, lr, pc}
    fd30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    fd34:			; <UNDEFINED> instruction: 0xf950f7f7
    fd38:	sbcsle	r2, ip, r0, lsl #16
    fd3c:			; <UNDEFINED> instruction: 0x4628491a
    fd40:			; <UNDEFINED> instruction: 0xf7f74479
    fd44:	stmdacs	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    fd48:	stmdavc	lr!, {r1, r2, r4, r6, r7, ip, lr, pc}
    fd4c:	ldmdami	r7, {r1, r2, r6, r8, ip, sp, pc}
    fd50:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    fd54:	mcr	7, 4, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    fd58:	stmdavc	fp!, {r4, r5, r6, r8, ip, sp, pc}^
    fd5c:	sbcle	r2, sl, r0, lsl #22
    fd60:	strb	r4, [r9, r4, asr #12]
    fd64:			; <UNDEFINED> instruction: 0x46484631
    fd68:	mcr	7, 4, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
    fd6c:	sbcsle	r2, r7, r0, lsl #16
    fd70:	blcs	2df24 <pclose@plt+0x2b07c>
    fd74:	ldrb	sp, [r3, r0, asr #1]
    fd78:	ldrtmi	r4, [r1], -sp, lsl #16
    fd7c:			; <UNDEFINED> instruction: 0xf7f24478
    fd80:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    fd84:	stmdavc	fp!, {r2, r3, r5, r6, r7, ip, lr, pc}^
    fd88:	svclt	0x00182b00
    fd8c:	ldr	r4, [r3, r4, asr #12]!
    fd90:	strdeq	r6, [r0], -lr
    fd94:	andeq	r6, r0, r0, lsl #6
    fd98:	andeq	r6, r0, r2, lsl #6
    fd9c:	strdeq	r6, [r0], -r8
    fda0:			; <UNDEFINED> instruction: 0x000062b8
    fda4:			; <UNDEFINED> instruction: 0x000062b2
    fda8:	andeq	r6, r0, r8, lsr #5
    fdac:	andeq	r6, r0, r2, lsl #5
    fdb0:	andeq	r6, r0, ip, asr r2
    fdb4:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    fdb8:	subsle	r2, r1, r0, lsr ip
    fdbc:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    fdc0:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    fdc4:	svclt	0x00882c09
    fdc8:	ldmdale	r3, {r8, r9, sl, sp}
    fdcc:			; <UNDEFINED> instruction: 0xf1a47844
    fdd0:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    fdd4:			; <UNDEFINED> instruction: 0xf04f2700
    fdd8:	and	r0, r3, sl, lsl #28
    fddc:	svcmi	0x0001f816
    fde0:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    fde4:	ldrtmi	fp, [r0], -sp, ror #5
    fde8:	blx	39b216 <pclose@plt+0x39836e>
    fdec:			; <UNDEFINED> instruction: 0xf1a4c707
    fdf0:	ldmible	r3!, {r4, r5, sl, fp}^
    fdf4:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    fdf8:	teqle	sl, lr, lsr #18
    fdfc:	mcrrne	8, 4, r7, r4, cr5
    fe00:	eorsle	r2, r8, r0, lsr sp
    fe04:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    fe08:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    fe0c:	andcs	fp, r0, r8, lsl #31
    fe10:	andcs	sp, r0, sl, lsl #16
    fe14:			; <UNDEFINED> instruction: 0xf814260a
    fe18:	blx	1a7a26 <pclose@plt+0x1a4b7e>
    fe1c:			; <UNDEFINED> instruction: 0xf1a51000
    fe20:	sbclt	r0, sp, #48, 2
    fe24:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    fe28:	stmdavc	r2!, {r4, sp, lr}
    fe2c:			; <UNDEFINED> instruction: 0xd1202a2e
    fe30:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
    fe34:	eorle	r2, r4, r0, lsr r9
    fe38:	eorseq	pc, r0, #1073741864	; 0x40000028
    fe3c:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    fe40:	strcs	fp, [r0], #-3976	; 0xfffff078
    fe44:	strcs	sp, [r0], #-2058	; 0xfffff7f6
    fe48:			; <UNDEFINED> instruction: 0xf810250a
    fe4c:	blx	157a5a <pclose@plt+0x154bb2>
    fe50:			; <UNDEFINED> instruction: 0xf1a12404
    fe54:	sbcslt	r0, r1, #48, 4
    fe58:	ldmible	r6!, {r0, r3, r8, fp, sp}^
    fe5c:	ldcllt	0, cr6, [r0, #112]!	; 0x70
    fe60:			; <UNDEFINED> instruction: 0xf1a47844
    fe64:	rsclt	r0, lr, #48, 10	; 0xc000000
    fe68:	svclt	0x00882e09
    fe6c:	stceq	0, cr15, [r0], {79}	; 0x4f
    fe70:	andcs	sp, r0, pc, lsr #17
    fe74:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    fe78:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    fe7c:	strdcs	sp, [r0, -r9]
    fe80:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    fe84:	bcs	25e74c <pclose@plt+0x25b8a4>
    fe88:	andcs	sp, r0, #3981312	; 0x3cc000
    fe8c:	svclt	0x0000e7db
    fe90:			; <UNDEFINED> instruction: 0xb122b508
    fe94:	ldrmi	r4, [r1], -r4, lsl #16
    fe98:			; <UNDEFINED> instruction: 0xf7fa4478
    fe9c:	strmi	pc, [r8], -r7, lsl #16
    fea0:	svc	0x0032f7f2
    fea4:	ldrb	r4, [r5, r2, lsl #12]!
    fea8:	andeq	r6, r0, r8, asr r1
    feac:	stmdacs	r8!, {r3, r9, sl, lr}
    feb0:			; <UNDEFINED> instruction: 0x461a4611
    feb4:	stcle	0, cr13, [sp], {24}
    feb8:	svclt	0x0008280a
    febc:	andle	r2, r7, r2
    fec0:	svclt	0x00082814
    fec4:	andle	r2, r3, r3
    fec8:	svclt	0x00142800
    fecc:	andcs	r2, r1, r4
    fed0:	svclt	0x0062f7f9
    fed4:	svclt	0x00082832
    fed8:	rscsle	r2, r9, r6
    fedc:	svclt	0x00142864
    fee0:	andcs	r2, r7, r4
    fee4:	svclt	0x0058f7f9
    fee8:	ldrb	r2, [r1, r5]!
    feec:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    fef0:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
    fef4:			; <UNDEFINED> instruction: 0x460cb510
    fef8:	andmi	r2, sl, r1, lsl #2
    fefc:	andle	r6, r9, r9, lsl r0
    ff00:	andcs	r4, r5, #163840	; 0x28000
    ff04:			; <UNDEFINED> instruction: 0xf7f24479
    ff08:			; <UNDEFINED> instruction: 0x4621ec1a
    ff0c:			; <UNDEFINED> instruction: 0xffcef7f9
    ff10:	ldrbmi	r2, [r0, -r0]!
    ff14:	ldrmi	r4, [r0], -r6, lsl #18
    ff18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ff1c:	stc	7, cr15, [lr], {242}	; 0xf2
    ff20:			; <UNDEFINED> instruction: 0xf7f94621
    ff24:	svclt	0x0000ffc3
    ff28:	andeq	r8, r1, sl, lsl #18
    ff2c:	andeq	r6, r0, r4, lsl #2
    ff30:	andeq	r6, r0, r6, lsr #2
    ff34:	mvnsmi	lr, #737280	; 0xb4000
    ff38:	addlt	r4, r3, r1, lsl #13
    ff3c:	ldrmi	r4, [r1], -r8, lsl #12
    ff40:	cdpne	3, 5, cr11, cr6, cr10, {0}
    ff44:	strmi	r1, [r6], #-3652	; 0xfffff1bc
    ff48:	streq	pc, [r1, -r0, asr #3]
    ff4c:	adcsmi	lr, r4, #1
    ff50:	bl	203fbc <pclose@plt+0x201114>
    ff54:			; <UNDEFINED> instruction: 0xf9140804
    ff58:	stccs	15, cr5, [r0, #-4]
    ff5c:			; <UNDEFINED> instruction: 0x461adaf7
    ff60:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
    ff64:			; <UNDEFINED> instruction: 0xffe4f7fe
    ff68:	strmi	r4, [r5], -r9, asr #12
    ff6c:	mcr	7, 2, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
    ff70:	strtmi	r4, [r8], -r4, lsl #12
    ff74:	bl	feecdf44 <pclose@plt+0xfeecb09c>
    ff78:	svclt	0x00181c63
    ff7c:	strtmi	r4, [r0], -r4, asr #12
    ff80:	pop	{r0, r1, ip, sp, pc}
    ff84:			; <UNDEFINED> instruction: 0x460a83f0
    ff88:	strmi	r2, [r1], -r0, lsl #8
    ff8c:	strbmi	r9, [r8], -r0, lsl #8
    ff90:	stcl	7, cr15, [ip, #968]!	; 0x3c8
    ff94:	strtmi	r4, [r0], -r4, lsl #12
    ff98:	pop	{r0, r1, ip, sp, pc}
    ff9c:	svclt	0x000083f0
    ffa0:	tstcs	r0, r8, lsl #16
    ffa4:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    ffa8:	svc	0x0004f7f2
    ffac:	tstcs	r0, r6, lsl #16
    ffb0:			; <UNDEFINED> instruction: 0xf7f24478
    ffb4:	stmdami	r5, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    ffb8:			; <UNDEFINED> instruction: 0x4008e8bd
    ffbc:	tstcs	r0, r8, ror r4
    ffc0:	mrclt	7, 3, APSR_nzcv, cr10, cr2, {7}
    ffc4:			; <UNDEFINED> instruction: 0xffffff03
    ffc8:			; <UNDEFINED> instruction: 0xfffffedd
    ffcc:			; <UNDEFINED> instruction: 0xffffff2d
    ffd0:			; <UNDEFINED> instruction: 0xf7f2b538
    ffd4:			; <UNDEFINED> instruction: 0x4604ed5c
    ffd8:	addlt	fp, r4, #0, 2
    ffdc:	andcs	r4, r5, #98304	; 0x18000
    ffe0:	ldrbtmi	r2, [r9], #-0
    ffe4:	bl	feacdfb4 <pclose@plt+0xfeacb10c>
    ffe8:	strtmi	r4, [r0], -r5, lsl #12
    ffec:	mcr	7, 4, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    fff0:	strtmi	r4, [r8], -r1, lsl #12
    fff4:			; <UNDEFINED> instruction: 0xff5af7f9
    fff8:	andeq	r6, r0, r6, lsl #1
    fffc:			; <UNDEFINED> instruction: 0xf7f2b510
   10000:	stmdbmi	r5, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   10004:			; <UNDEFINED> instruction: 0x46044479
   10008:	b	ff44dfd8 <pclose@plt+0xff44b130>
   1000c:			; <UNDEFINED> instruction: 0x4c03b908
   10010:			; <UNDEFINED> instruction: 0x4620447c
   10014:	svclt	0x0000bd10
   10018:	muleq	r0, r0, r0
   1001c:	andeq	r6, r0, ip, ror r0
   10020:	addlt	fp, r3, r0, lsr r5
   10024:	strmi	fp, [sp], -r0, lsl #3
   10028:	strmi	r4, [r4], -pc, lsl #18
   1002c:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   10030:	andcs	r2, r0, r5, lsl #4
   10034:	bl	fe0ce004 <pclose@plt+0xfe0cb15c>
   10038:	strtmi	r9, [sl], -r1, lsl #22
   1003c:	andlt	r4, r3, r1, lsr #12
   10040:	ldrhtmi	lr, [r0], -sp
   10044:	mcrlt	7, 6, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   10048:	andls	r4, r1, #8, 18	; 0x20000
   1004c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10050:	bl	1d4e020 <pclose@plt+0x1d4b178>
   10054:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   10058:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   1005c:	pop	{r0, r1, ip, sp, pc}
   10060:			; <UNDEFINED> instruction: 0xf7f94030
   10064:	svclt	0x0000beb5
   10068:	andeq	r6, r0, sl, rrx
   1006c:	andeq	r6, r0, sl, ror r0
   10070:	andeq	r4, r0, sl, lsl fp
   10074:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   10078:	andle	r2, r0, sp, lsr #22
   1007c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   10080:	mvnsle	r2, r0, lsl #22
   10084:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   10088:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   1008c:			; <UNDEFINED> instruction: 0x47704478
   10090:	andeq	r6, r0, lr, ror r0
   10094:	andeq	r6, r0, r8, ror r0
   10098:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   1009c:	andle	r2, r0, sp, lsr #22
   100a0:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   100a4:	mvnsle	r2, r0, lsl #22
   100a8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   100ac:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   100b0:			; <UNDEFINED> instruction: 0x47704478
   100b4:	andeq	r6, r0, r6, rrx
   100b8:	andeq	r6, r0, r0, rrx
   100bc:	svclt	0x0000e73a
   100c0:	addlt	fp, r2, r0, lsl r5
   100c4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   100c8:			; <UNDEFINED> instruction: 0xf88d461c
   100cc:	strbtmi	r4, [fp], -r0
   100d0:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   100d4:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   100d8:	strls	r6, [r1], #-2084	; 0xfffff7dc
   100dc:	streq	pc, [r0], #-79	; 0xffffffb1
   100e0:			; <UNDEFINED> instruction: 0xf88d2400
   100e4:			; <UNDEFINED> instruction: 0xf7ff4001
   100e8:	bmi	24fd84 <pclose@plt+0x24cedc>
   100ec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   100f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100f4:	subsmi	r9, sl, r1, lsl #22
   100f8:	andlt	sp, r2, r1, lsl #2
   100fc:			; <UNDEFINED> instruction: 0xf7f2bd10
   10100:	svclt	0x0000eb2a
   10104:	andeq	r7, r1, sl, lsr #23
   10108:	andeq	r0, r0, ip, lsr #6
   1010c:	andeq	r7, r1, lr, lsl #23
   10110:	str	r2, [pc, -r0, lsl #6]
   10114:			; <UNDEFINED> instruction: 0x4605b570
   10118:	cmplt	r9, ip, lsl #12
   1011c:			; <UNDEFINED> instruction: 0xf7f24608
   10120:			; <UNDEFINED> instruction: 0x4621ec96
   10124:	strmi	r2, [r2], -r0, lsl #6
   10128:	pop	{r3, r5, r9, sl, lr}
   1012c:	smlsdx	r1, r0, r0, r4
   10130:	strmi	r4, [sl], -r4, lsl #24
   10134:	movwcs	r4, #1576	; 0x628
   10138:			; <UNDEFINED> instruction: 0x4621447c
   1013c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   10140:	svclt	0x0000e6f8
   10144:	andeq	r4, r0, r8, lsl #8
   10148:	bcc	7cd58 <pclose@plt+0x79eb0>
   1014c:	mcrne	5, 2, fp, cr12, cr0, {3}
   10150:	strmi	r1, [r6], -sp, lsl #17
   10154:	svccc	0x0001f814
   10158:	blcs	fe7e1a24 <pclose@plt+0xfe7deb7c>
   1015c:	andsne	lr, r3, #323584	; 0x4f000
   10160:	eorseq	pc, r7, r2, lsl #2
   10164:			; <UNDEFINED> instruction: 0xf102bf98
   10168:			; <UNDEFINED> instruction: 0xf7f20030
   1016c:	stmdavc	r3!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   10170:			; <UNDEFINED> instruction: 0xf0034631
   10174:	blcs	250db8 <pclose@plt+0x24df10>
   10178:	eorseq	pc, r7, r3, lsl #2
   1017c:			; <UNDEFINED> instruction: 0xf103bf98
   10180:			; <UNDEFINED> instruction: 0xf7f20030
   10184:	adcmi	lr, ip, #13184	; 0x3380
   10188:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   1018c:	svclt	0x00004770
   10190:	mvnsmi	lr, #737280	; 0xb4000
   10194:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   10198:	addhi	pc, r7, r0
   1019c:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   101a0:	ldrmi	r1, [r7], -r6, asr #16
   101a4:	strtmi	r2, [r9], -r1
   101a8:	adcsmi	lr, fp, #15
   101ac:			; <UNDEFINED> instruction: 0xf1a3d04f
   101b0:	svccs	0x0000035c
   101b4:			; <UNDEFINED> instruction: 0xf383fab3
   101b8:	cmpne	r3, #323584	; 0x4f000
   101bc:	movwcs	fp, #3848	; 0xf08
   101c0:	cmple	r4, r0, lsl #22
   101c4:	adcsmi	r3, r1, #1
   101c8:			; <UNDEFINED> instruction: 0xf811d00d
   101cc:	blcs	1fdfdd8 <pclose@plt+0x1fdcf30>
   101d0:	blcs	7ffe38 <pclose@plt+0x7fcf90>
   101d4:	andeq	pc, sl, #-1073741784	; 0xc0000028
   101d8:	bcs	10657c <pclose@plt+0x1036d4>
   101dc:	adcsmi	sp, r1, #52, 16	; 0x340000
   101e0:	andeq	pc, r2, r0, lsl #2
   101e4:			; <UNDEFINED> instruction: 0xf7f2d1f1
   101e8:			; <UNDEFINED> instruction: 0xf8dfe9b2
   101ec:	ldrbtmi	r9, [r9], #212	; 0xd4
   101f0:	strmi	r4, [r4], -r0, lsl #13
   101f4:	adcsmi	lr, fp, #14
   101f8:			; <UNDEFINED> instruction: 0xf1a3d03d
   101fc:	blx	fec90b74 <pclose@plt+0xfec8dccc>
   10200:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   10204:	svclt	0x00082f00
   10208:	bllt	fe898a10 <pclose@plt+0xfe895b68>
   1020c:	strmi	r7, [r4], -r3, lsr #32
   10210:			; <UNDEFINED> instruction: 0xd01342b5
   10214:	svccc	0x0001f815
   10218:	blcs	1fd73a0 <pclose@plt+0x1fd44f8>
   1021c:	blcs	7ffe84 <pclose@plt+0x7fcfdc>
   10220:	blcs	2c65cc <pclose@plt+0x2c3724>
   10224:	subseq	pc, ip, #79	; 0x4f
   10228:	tstle	r2, r2, lsr #32
   1022c:			; <UNDEFINED> instruction: 0xf04f42b5
   10230:			; <UNDEFINED> instruction: 0xf104036e
   10234:			; <UNDEFINED> instruction: 0xf8040402
   10238:	mvnle	r3, r1, lsl #24
   1023c:	strbmi	r2, [r0], -r0, lsl #6
   10240:	andlt	r7, r3, r3, lsr #32
   10244:	mvnshi	lr, #12386304	; 0xbd0000
   10248:	svceq	0x00f7f013
   1024c:	andcc	sp, r5, r7, asr #1
   10250:	blcs	38a13c <pclose@plt+0x387294>
   10254:	cmncs	r2, #2, 30
   10258:	strcc	r7, [r2], #-99	; 0xffffff9d
   1025c:	blcs	3445c4 <pclose@plt+0x34171c>
   10260:	blcs	3042b8 <pclose@plt+0x301410>
   10264:	blcs	2442c8 <pclose@plt+0x241420>
   10268:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   1026c:	strcc	r2, [r2], #-816	; 0xfffffcd0
   10270:	stccc	8, cr15, [r1], {4}
   10274:	subscs	lr, ip, #204, 14	; 0x3300000
   10278:	movwls	r7, #34	; 0x22
   1027c:	rscscc	pc, pc, #79	; 0x4f
   10280:	tstcs	r1, fp, asr #12
   10284:			; <UNDEFINED> instruction: 0xf7f23404
   10288:			; <UNDEFINED> instruction: 0xe7c1ec38
   1028c:	strcc	r2, [r2], #-870	; 0xfffffc9a
   10290:	stccc	8, cr15, [r1], {4}
   10294:	cmncs	r6, #188, 14	; 0x2f00000
   10298:			; <UNDEFINED> instruction: 0xf8043402
   1029c:	ldr	r3, [r7, r1, lsl #24]!
   102a0:	strcc	r2, [r2], #-866	; 0xfffffc9e
   102a4:	stccc	8, cr15, [r1], {4}
   102a8:			; <UNDEFINED> instruction: 0x2001e7b2
   102ac:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   102b0:	strmi	r2, [r4], -r0, lsl #6
   102b4:	strbmi	r4, [r0], -r0, lsl #13
   102b8:	andlt	r7, r3, r3, lsr #32
   102bc:	mvnshi	lr, #12386304	; 0xbd0000
   102c0:	andeq	r5, r0, r6, lsr #4
   102c4:			; <UNDEFINED> instruction: 0xf7ffb508
   102c8:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   102cc:			; <UNDEFINED> instruction: 0xf7ffbd08
   102d0:	svclt	0x0000fe7f
   102d4:			; <UNDEFINED> instruction: 0x4606b5f0
   102d8:			; <UNDEFINED> instruction: 0x460f4d3f
   102dc:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   102e0:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   102e4:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   102e8:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   102ec:			; <UNDEFINED> instruction: 0xf85ecd0f
   102f0:			; <UNDEFINED> instruction: 0xf8dcc00c
   102f4:			; <UNDEFINED> instruction: 0xf8cdc000
   102f8:			; <UNDEFINED> instruction: 0xf04fc024
   102fc:	strgt	r0, [pc], #-3072	; 10304 <pclose@plt+0xd45c>
   10300:	muleq	r3, r5, r8
   10304:	andeq	lr, r3, r4, lsl #17
   10308:			; <UNDEFINED> instruction: 0xf0014630
   1030c:	vmlane.f32	s30, s9, s2
   10310:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   10314:	svclt	0x00082f00
   10318:	cmplt	ip, r1, lsl #8
   1031c:	bmi	c59324 <pclose@plt+0xc5647c>
   10320:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   10324:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10328:	subsmi	r9, sl, r9, lsl #22
   1032c:			; <UNDEFINED> instruction: 0x4620d152
   10330:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   10334:			; <UNDEFINED> instruction: 0xf0014630
   10338:			; <UNDEFINED> instruction: 0x4605fa7f
   1033c:	eorsle	r2, pc, r0, lsl #16
   10340:	andcs	r4, r1, #36700160	; 0x2300000
   10344:			; <UNDEFINED> instruction: 0xf0012103
   10348:			; <UNDEFINED> instruction: 0x4669faf9
   1034c:			; <UNDEFINED> instruction: 0xf0024628
   10350:	stmdacs	r6, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
   10354:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   10358:			; <UNDEFINED> instruction: 0x9c00da01
   1035c:	stcge	3, cr11, [r7], {100}	; 0x64
   10360:	strtmi	r2, [r8], -r6, lsl #4
   10364:			; <UNDEFINED> instruction: 0xf0014621
   10368:	andcc	pc, r1, r1, asr sp	; <UNPREDICTABLE>
   1036c:	bls	8442c <pclose@plt+0x81584>
   10370:	strtmi	sl, [r0], -r2, lsl #18
   10374:	stmib	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10378:	bls	fca60 <pclose@plt+0xf9bb8>
   1037c:	strtmi	sl, [r0], -r4, lsl #18
   10380:	ldmib	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10384:	bls	17c9ac <pclose@plt+0x179b04>
   10388:	strtmi	sl, [r0], -r6, lsl #18
   1038c:	ldmib	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10390:			; <UNDEFINED> instruction: 0xf89db158
   10394:			; <UNDEFINED> instruction: 0x0619301c
   10398:			; <UNDEFINED> instruction: 0x065ad510
   1039c:			; <UNDEFINED> instruction: 0xf003bf4c
   103a0:	vbic.i32	d16, #48896	; 0x0000bf00
   103a4:	blcs	2111b8 <pclose@plt+0x20e310>
   103a8:	strcs	sp, [r1], #-264	; 0xfffffef8
   103ac:	eorsvs	r2, fp, r0, lsl #6
   103b0:			; <UNDEFINED> instruction: 0xf0014628
   103b4:	ldr	pc, [r2, pc, lsr #18]!
   103b8:			; <UNDEFINED> instruction: 0xe7f9603c
   103bc:	ldrb	r2, [r7, r0, lsl #8]!
   103c0:	bl	194e390 <pclose@plt+0x194b4e8>
   103c4:	addlt	r4, r0, #44, 12	; 0x2c00000
   103c8:			; <UNDEFINED> instruction: 0xe7a86038
   103cc:	strcs	r6, [r0], #-2987	; 0xfffff455
   103d0:			; <UNDEFINED> instruction: 0xe7ed603b
   103d4:	ldmib	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103d8:	andeq	r5, r0, lr, lsr #29
   103dc:	muleq	r1, r4, r9
   103e0:	andeq	r0, r0, ip, lsr #6
   103e4:	andeq	r7, r1, sl, asr r9
   103e8:			; <UNDEFINED> instruction: 0x4604b570
   103ec:	strmi	r4, [sp], -sp, lsl #28
   103f0:	and	r4, r8, lr, ror r4
   103f4:	bl	1ece3c4 <pclose@plt+0x1ecb51c>
   103f8:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   103fc:	svclt	0x0004287c
   10400:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   10404:			; <UNDEFINED> instruction: 0x4631b150
   10408:			; <UNDEFINED> instruction: 0xf7f24620
   1040c:			; <UNDEFINED> instruction: 0x4629e8f0
   10410:	strtmi	r4, [r0], -r2, lsl #12
   10414:	bcs	2146c <pclose@plt+0x1e5c4>
   10418:	ldrmi	sp, [r0], -ip, ror #3
   1041c:	andcs	fp, r1, r0, ror sp
   10420:	svclt	0x0000bd70
   10424:	andeq	r5, r0, r8, lsr #26
   10428:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   1042c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   10430:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   10434:	addlt	fp, r9, r0, lsr r5
   10438:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1043c:			; <UNDEFINED> instruction: 0xf04f9307
   10440:	mrsle	r0, (UNDEF: 58)
   10444:	bmi	71844c <pclose@plt+0x7155a4>
   10448:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   1044c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10450:	subsmi	r9, sl, r7, lsl #22
   10454:	andlt	sp, r9, sl, lsr #2
   10458:	blge	ff920 <pclose@plt+0xfca78>
   1045c:	strmi	sl, [ip], -r2, lsl #20
   10460:			; <UNDEFINED> instruction: 0xf7ffa901
   10464:	strmi	pc, [r5], -r7, lsr #25
   10468:	rscle	r2, fp, r0, lsl #16
   1046c:	bge	17b08c <pclose@plt+0x1781e4>
   10470:	strtmi	sl, [r0], -r4, lsl #18
   10474:	ldc2	7, cr15, [lr], {255}	; 0xff
   10478:	rscle	r2, r3, r0, lsl #16
   1047c:	blls	136c88 <pclose@plt+0x133de0>
   10480:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   10484:	ldrb	r2, [lr, r1]
   10488:	bls	c4c00 <pclose@plt+0xc1d58>
   1048c:	addsmi	r9, sl, #5120	; 0x1400
   10490:	ldrshle	sp, [r7, #200]	; 0xc8
   10494:	blls	1b6ca8 <pclose@plt+0x1b3e00>
   10498:	lfmle	f4, 2, [r3], #616	; 0x268
   1049c:			; <UNDEFINED> instruction: 0x4601d1d2
   104a0:			; <UNDEFINED> instruction: 0xf7f24628
   104a4:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
   104a8:	strb	sp, [fp, ip, ror #21]
   104ac:	ldmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   104b0:	andeq	r7, r1, sl, asr #16
   104b4:	andeq	r0, r0, ip, lsr #6
   104b8:	andeq	r7, r1, r2, lsr r8
   104bc:	svcmi	0x00f0e92d
   104c0:	addlt	r4, r3, pc, lsl #12
   104c4:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   104c8:	addhi	pc, pc, r0
   104cc:	strmi	r7, [r5], -r4, lsl #16
   104d0:	svclt	0x00182c20
   104d4:	tstle	r5, r9, lsl #24
   104d8:	svcmi	0x0001f815
   104dc:	svclt	0x00182c09
   104e0:	rscsle	r2, r9, r0, lsr #24
   104e4:			; <UNDEFINED> instruction: 0xf0002c2d
   104e8:	stmdavc	fp!, {r0, r6, r7, pc}
   104ec:	eorle	r2, r4, pc, lsr fp
   104f0:	strtmi	r4, [r8], -r2, ror #18
   104f4:			; <UNDEFINED> instruction: 0xf7f24479
   104f8:	bllt	44a668 <pclose@plt+0x4477c0>
   104fc:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   10500:	stc2l	7, cr15, [r6], #-996	; 0xfffffc1c
   10504:	cmnlt	r2, r2, ror r8
   10508:			; <UNDEFINED> instruction: 0xf1064d5e
   1050c:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   10510:	stcne	8, cr15, [r8], {84}	; 0x54
   10514:	strcc	r4, [r8], #-1574	; 0xfffff9da
   10518:			; <UNDEFINED> instruction: 0xf7f94628
   1051c:			; <UNDEFINED> instruction: 0xf854fc59
   10520:	bcs	1b538 <pclose@plt+0x18690>
   10524:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10528:	svclt	0x00082b4d
   1052c:	cmple	sl, sp, lsr r8
   10530:	andcs	r6, r0, sp, lsr r0
   10534:	pop	{r0, r1, ip, sp, pc}
   10538:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1053c:	sbcsle	r2, sp, r0, lsl #22
   10540:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   10544:	stmdble	r1, {r0, r3, sl, fp, sp}^
   10548:	strtmi	r4, [r8], -pc, asr #18
   1054c:			; <UNDEFINED> instruction: 0xf7f64479
   10550:	strmi	pc, [r0], r5, ror #29
   10554:	rsbsle	r2, fp, r0, lsl #16
   10558:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   1055c:	addhi	pc, r4, r0
   10560:			; <UNDEFINED> instruction: 0xf8df2300
   10564:			; <UNDEFINED> instruction: 0xf8df9128
   10568:	strmi	sl, [r4], -r8, lsr #2
   1056c:	ldrbtmi	r9, [r9], #768	; 0x300
   10570:	ldrbtmi	r4, [sl], #2888	; 0xb48
   10574:	movwls	r4, #5243	; 0x147b
   10578:			; <UNDEFINED> instruction: 0xf854e002
   1057c:	bicslt	r5, sp, r4, lsl #30
   10580:	blcs	2e634 <pclose@plt+0x2b78c>
   10584:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   10588:	suble	r2, ip, r0, lsl #18
   1058c:			; <UNDEFINED> instruction: 0xe00546b3
   10590:	ldrdne	pc, [ip], -fp
   10594:	bleq	24c9c8 <pclose@plt+0x249b20>
   10598:	suble	r2, r4, r0, lsl #18
   1059c:			; <UNDEFINED> instruction: 0xf7f24628
   105a0:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
   105a4:			; <UNDEFINED> instruction: 0xf854d1f4
   105a8:	bls	281c0 <pclose@plt+0x25318>
   105ac:	ldrdcc	pc, [r0], -fp
   105b0:	andls	r4, r0, #1744830464	; 0x68000000
   105b4:	mvnle	r2, r0, lsl #26
   105b8:			; <UNDEFINED> instruction: 0xf7f24640
   105bc:	ldmdavs	r8!, {r3, r4, r7, fp, sp, lr, pc}
   105c0:	movwmi	r9, #23808	; 0x5d00
   105c4:			; <UNDEFINED> instruction: 0x2000e7b4
   105c8:	b	74e598 <pclose@plt+0x74b6f0>
   105cc:	b	fe0ce59c <pclose@plt+0xfe0cb6f4>
   105d0:	ldrmi	r2, [r1], -r0, lsl #4
   105d4:	strtmi	r4, [r8], -r4, lsl #12
   105d8:			; <UNDEFINED> instruction: 0xf7f26022
   105dc:	mcrrne	10, 2, lr, r3, cr12
   105e0:	eorsle	r4, r1, r5, lsl #12
   105e4:	tstmi	sp, #3866624	; 0x3b0000
   105e8:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   105ec:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   105f0:			; <UNDEFINED> instruction: 0xf7f94478
   105f4:	ldmdavs	r1!, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   105f8:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   105fc:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   10600:	ldmdavs	r1!, {r1, sp, lr, pc}^
   10604:	cmplt	r1, r8, lsl #12
   10608:			; <UNDEFINED> instruction: 0xf856683a
   1060c:	andsmi	r3, sl, #8, 24	; 0x800
   10610:			; <UNDEFINED> instruction: 0x4620d0f7
   10614:	stc2	7, cr15, [sl, #-996]	; 0xfffffc1c
   10618:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1061c:			; <UNDEFINED> instruction: 0xf7f94478
   10620:	andcs	pc, r0, r5, lsl #26
   10624:	strbmi	lr, [r9], -r6, lsl #15
   10628:			; <UNDEFINED> instruction: 0xf7f14628
   1062c:	smlalbtlt	lr, r0, r0, pc	; <UNPREDICTABLE>
   10630:	ldrbmi	r4, [r1], -r8, lsr #12
   10634:	svc	0x00baf7f1
   10638:			; <UNDEFINED> instruction: 0xf04fb968
   1063c:	movwls	r3, #1023	; 0x3ff
   10640:	mlasvs	r8, fp, r7, lr
   10644:	ldr	r9, [r8, r0]
   10648:	blcs	8aa6dc <pclose@plt+0x8a7834>
   1064c:	svcge	0x0070f47f
   10650:	rscscc	pc, pc, pc, asr #32
   10654:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   10658:	andcs	r2, r0, r5, lsl #4
   1065c:	stmda	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10660:			; <UNDEFINED> instruction: 0xf7f96821
   10664:			; <UNDEFINED> instruction: 0xe788fbb5
   10668:	str	r9, [r5, r0, lsl #10]!
   1066c:	b	cce63c <pclose@plt+0xccb794>
   10670:			; <UNDEFINED> instruction: 0x46032216
   10674:	rscscc	pc, pc, pc, asr #32
   10678:	smmla	fp, sl, r0, r6
   1067c:	andeq	r3, r0, r0, lsr #16
   10680:	andeq	r5, r0, sl, lsr ip
   10684:	andeq	r5, r0, r2, asr #24
   10688:	andeq	r5, r0, r0, lsl ip
   1068c:	andeq	r5, r0, sl, lsl ip
   10690:	andeq	r5, r0, lr, ror #23
   10694:	strdeq	r5, [r0], -r0
   10698:	andeq	r5, r0, ip, lsr #22
   1069c:	andeq	r5, r0, r6, lsr fp
   106a0:	muleq	r0, r4, r0
   106a4:	blmi	ae2f54 <pclose@plt+0xae00ac>
   106a8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   106ac:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   106b0:	bmi	a61ec8 <pclose@plt+0xa5f020>
   106b4:	movwls	r6, #14363	; 0x381b
   106b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   106bc:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   106c0:	eorle	r2, r5, r3, lsl #22
   106c4:	teqle	pc, r2, lsl #22
   106c8:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   106cc:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   106d0:	bge	91304 <pclose@plt+0x8e45c>
   106d4:	andls	r2, r0, #4, 2
   106d8:	andls	r6, r2, r2, ror #25
   106dc:	strmi	r6, [r8, r0, lsr #24]!
   106e0:	movvs	fp, #96, 2
   106e4:	rscvs	r2, r3, #0, 6
   106e8:	blmi	6a2f60 <pclose@plt+0x6a00b8>
   106ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   106f0:	blls	ea760 <pclose@plt+0xe78b8>
   106f4:	qsuble	r4, sl, r1
   106f8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   106fc:	blls	ab28c <pclose@plt+0xa83e4>
   10700:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   10704:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   10708:	blx	18ce6f6 <pclose@plt+0x18cb84e>
   1070c:			; <UNDEFINED> instruction: 0xe7e9203f
   10710:	bvs	1063368 <pclose@plt+0x10604c0>
   10714:			; <UNDEFINED> instruction: 0xf50158d3
   10718:	ldmdavs	fp, {r8, sl, ip, lr}
   1071c:	blvs	83ec30 <pclose@plt+0x83bd88>
   10720:			; <UNDEFINED> instruction: 0xf7f24629
   10724:	rsbvs	lr, r5, #0, 18
   10728:	andcs	r4, r0, r3, lsl #12
   1072c:	ldrb	r6, [fp, r3, lsr #6]
   10730:	strtmi	r4, [sl], -sp, lsl #16
   10734:			; <UNDEFINED> instruction: 0xf7f94478
   10738:			; <UNDEFINED> instruction: 0xe7f0fc15
   1073c:	stmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10740:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   10744:	blx	ffb4e732 <pclose@plt+0xffb4b88a>
   10748:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1074c:	blx	ffa4e73a <pclose@plt+0xffa4b892>
   10750:	ldrdeq	r7, [r1], -r4
   10754:	andeq	r0, r0, ip, lsr #6
   10758:			; <UNDEFINED> instruction: 0x000175be
   1075c:	muleq	r1, r0, r5
   10760:	andeq	r5, r0, r2, lsl #22
   10764:	andeq	r0, r0, r4, ror r3
   10768:	andeq	r5, r0, r4, ror sl
   1076c:	andeq	r5, r0, sl, lsr #21
   10770:	andeq	r5, r0, r6, lsl #21
   10774:	mvnsmi	lr, #737280	; 0xb4000
   10778:	ldrmi	fp, [sp], -r3, lsl #1
   1077c:	svcls	0x000a2903
   10780:	blmi	fe0a1fa0 <pclose@plt+0xfe09f0f8>
   10784:	ldrdhi	pc, [r0], -r0
   10788:			; <UNDEFINED> instruction: 0xf8d7447b
   1078c:	eorle	r9, r3, r0
   10790:	andle	r2, sp, r4, lsl #18
   10794:	rsbsle	r2, ip, r1, lsl #18
   10798:			; <UNDEFINED> instruction: 0xf0002905
   1079c:	stmdbcs	r2, {r3, r4, r7, pc}
   107a0:	movwcs	fp, #3868	; 0xf1c
   107a4:	eorsle	r9, pc, r1, lsl #6
   107a8:	andlt	r9, r3, r1, lsl #16
   107ac:	mvnshi	lr, #12386304	; 0xbd0000
   107b0:	svceq	0x0000f1b9
   107b4:			; <UNDEFINED> instruction: 0x462cd030
   107b8:	strtmi	r4, [r1], -sl, asr #12
   107bc:			; <UNDEFINED> instruction: 0xf7f24640
   107c0:	mcrrne	9, 14, lr, r3, cr8	; <UNPREDICTABLE>
   107c4:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   107c8:	bl	fee87fa8 <pclose@plt+0xfee85100>
   107cc:	strmi	r0, [r4], #-2304	; 0xfffff700
   107d0:			; <UNDEFINED> instruction: 0xf8cdd1f2
   107d4:	subs	r9, r9, r4
   107d8:	svceq	0x0000f1b9
   107dc:	sbchi	pc, ip, r0
   107e0:	movwls	r6, #6339	; 0x18c3
   107e4:	adcs	fp, fp, r3, lsr r1
   107e8:	ldmdb	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   107ec:	strmi	r6, [r4], -r3, lsl #16
   107f0:	cmple	r7, r4, lsl #22
   107f4:	strtmi	r4, [r9], -sl, asr #12
   107f8:			; <UNDEFINED> instruction: 0xf7f14640
   107fc:	mcrrne	15, 0, lr, r2, cr10
   10800:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   10804:	mvnscc	pc, #79	; 0x4f
   10808:	movwls	r2, #4609	; 0x1201
   1080c:	ldrshtvs	r6, [r8], -r2
   10810:	andlt	r9, r3, r1, lsl #16
   10814:	mvnshi	lr, #12386304	; 0xbd0000
   10818:	andls	pc, r4, sp, asr #17
   1081c:			; <UNDEFINED> instruction: 0xf8c79801
   10820:	andlt	r9, r3, r0
   10824:	mvnshi	lr, #12386304	; 0xbd0000
   10828:	svceq	0x0001f1b8
   1082c:	bmi	1646c80 <pclose@plt+0x1643dd8>
   10830:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   10834:	cmnle	r4, r0, lsl #22
   10838:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   1083c:	blcs	2ab10 <pclose@plt+0x27c68>
   10840:	strbmi	sp, [r0], -lr, asr #32
   10844:	b	fffce814 <pclose@plt+0xfffcb96c>
   10848:			; <UNDEFINED> instruction: 0xb123682b
   1084c:			; <UNDEFINED> instruction: 0x46414851
   10850:			; <UNDEFINED> instruction: 0xf7f94478
   10854:	ldrtmi	pc, [r0], -r7, lsl #23	; <UNPREDICTABLE>
   10858:	movwls	r2, #4864	; 0x1300
   1085c:	svc	0x0046f7f1
   10860:			; <UNDEFINED> instruction: 0xf7f2e7a2
   10864:	stmdavs	r3, {r3, r4, r5, r8, fp, sp, lr, pc}
   10868:	adcle	r2, r5, r4, lsl #22
   1086c:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10870:	movwls	fp, #4739	; 0x1283
   10874:	stmdb	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10878:			; <UNDEFINED> instruction: 0xf7f26800
   1087c:			; <UNDEFINED> instruction: 0xf106e87a
   10880:			; <UNDEFINED> instruction: 0x46020114
   10884:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   10888:	blx	ff54e874 <pclose@plt+0xff54b9cc>
   1088c:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   10890:	movwcs	lr, #1988	; 0x7c4
   10894:	sbcvs	r9, r3, r1, lsl #6
   10898:	addvs	r6, r3, r3, asr #32
   1089c:	andlt	r9, r3, r1, lsl #16
   108a0:	mvnshi	lr, #12386304	; 0xbd0000
   108a4:	svclt	0x00082b20
   108a8:	adcsle	r2, r0, r0
   108ac:	stmia	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   108b0:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   108b4:	movwls	fp, #4763	; 0x129b
   108b8:	ldmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   108bc:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   108c0:	ldmdami	r6!, {r1, r9, sl, lr}
   108c4:			; <UNDEFINED> instruction: 0xf7f94478
   108c8:			; <UNDEFINED> instruction: 0x2000fab5
   108cc:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   108d0:	strtmi	r4, [r8], -sl, asr #12
   108d4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   108d8:			; <UNDEFINED> instruction: 0xf7f69301
   108dc:	strb	pc, [r3, -r5, lsr #18]!	; <UNPREDICTABLE>
   108e0:	blcs	2fdb4 <pclose@plt+0x2cf0c>
   108e4:	blmi	c04ba0 <pclose@plt+0xc01cf8>
   108e8:	ldreq	pc, [r4, -r6, lsl #2]
   108ec:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   108f0:	ands	fp, lr, r4, lsl r9
   108f4:	mvnlt	r6, r4, lsr #16
   108f8:	movwcc	r6, #6243	; 0x1863
   108fc:			; <UNDEFINED> instruction: 0xf104d1fa
   10900:	ldrtmi	r0, [r9], -r8
   10904:	mrc	7, 2, APSR_nzcv, cr2, cr1, {7}
   10908:	mvnsle	r2, r0, lsl #16
   1090c:			; <UNDEFINED> instruction: 0xf8c4682b
   10910:	blcs	30928 <pclose@plt+0x2da80>
   10914:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   10918:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1091c:	blx	8ce90a <pclose@plt+0x8cba62>
   10920:			; <UNDEFINED> instruction: 0xf100e799
   10924:	stmdami	r1!, {r2, r4, r8}
   10928:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   1092c:	blx	6ce91a <pclose@plt+0x6cba72>
   10930:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   10934:			; <UNDEFINED> instruction: 0x4638b9d3
   10938:	stm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1093c:	andcs	r4, r1, r1, lsl #12
   10940:			; <UNDEFINED> instruction: 0xf7f2310c
   10944:			; <UNDEFINED> instruction: 0x4639ea32
   10948:	andcc	r4, r8, r4, lsl #12
   1094c:	svc	0x00a0f7f1
   10950:			; <UNDEFINED> instruction: 0xf8c44b17
   10954:	ldrbtmi	r8, [fp], #-4
   10958:	andsvs	r6, ip, sl, lsl r8
   1095c:	ldrb	r6, [sl, -r2, lsr #32]!
   10960:	mvnscc	pc, #79	; 0x4f
   10964:	movwcs	r9, #769	; 0x301
   10968:			; <UNDEFINED> instruction: 0xe71d603b
   1096c:			; <UNDEFINED> instruction: 0x46394811
   10970:			; <UNDEFINED> instruction: 0xf7f94478
   10974:			; <UNDEFINED> instruction: 0xe7defaf7
   10978:			; <UNDEFINED> instruction: 0xf44f4b0f
   1097c:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   10980:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   10984:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10988:	b	fe0ce958 <pclose@plt+0xfe0cbab0>
   1098c:	strdeq	r7, [r1], -r4
   10990:	andeq	r0, r0, r4, ror r3
   10994:	andeq	r5, r0, r0, lsr sl
   10998:	andeq	r5, r0, r6, ror #20
   1099c:	andeq	r5, r0, r0, lsl #19
   109a0:	andeq	r5, r0, r2, lsl #19
   109a4:	andeq	r7, r1, r0, lsl pc
   109a8:	andeq	r5, r0, r2, lsl #19
   109ac:	andeq	r5, r0, lr, lsr r9
   109b0:	andeq	r7, r1, r6, lsr #29
   109b4:	andeq	r5, r0, r4, asr r9
   109b8:	muleq	r0, lr, r5
   109bc:	andeq	r5, r0, r8, lsr #17
   109c0:	andeq	r6, r0, r6, lsr #2
   109c4:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   109c8:	svcmi	0x00f0e92d
   109cc:	addlt	r4, r5, pc, lsl r6
   109d0:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   109d4:			; <UNDEFINED> instruction: 0xf8dd4c5d
   109d8:			; <UNDEFINED> instruction: 0xf04f9038
   109dc:	ldmpl	r3, {r9, sl}^
   109e0:			; <UNDEFINED> instruction: 0xf8d0447c
   109e4:	strmi	sl, [r5], -r0
   109e8:	movwls	r6, #14363	; 0x381b
   109ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   109f0:	ldrdcs	pc, [r0], -r9
   109f4:	suble	r9, r4, r1, lsl #12
   109f8:	andsle	r2, r8, r4, lsl #18
   109fc:	svclt	0x00022901
   10a00:	addvs	r6, r6, r6, asr #1
   10a04:	andle	r4, r5, r4, lsr r6
   10a08:	rsble	r2, r1, r5, lsl #18
   10a0c:	svclt	0x00182902
   10a10:	rsble	r4, r4, r4, lsr r6
   10a14:	blmi	1323354 <pclose@plt+0x13204ac>
   10a18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10a1c:	blls	eaa8c <pclose@plt+0xe7be4>
   10a20:			; <UNDEFINED> instruction: 0xf040405a
   10a24:	strtmi	r8, [r0], -r2, lsl #1
   10a28:	pop	{r0, r2, ip, sp, pc}
   10a2c:	ssub8mi	r8, r4, r0
   10a30:			; <UNDEFINED> instruction: 0xf10db322
   10a34:	ldrtmi	r0, [r8], r8, lsl #22
   10a38:	and	r9, r5, r1, lsl #4
   10a3c:	movwcs	lr, #6621	; 0x19dd
   10a40:	ldrmi	r1, [r8], #2770	; 0xad2
   10a44:			; <UNDEFINED> instruction: 0xb1ba9201
   10a48:			; <UNDEFINED> instruction: 0x4641465b
   10a4c:			; <UNDEFINED> instruction: 0x96024650
   10a50:	stc	7, cr15, [r2, #964]	; 0x3c4
   10a54:	stmdacs	r0, {r2, r9, sl, lr}
   10a58:			; <UNDEFINED> instruction: 0xf7f2d0f0
   10a5c:	addlt	lr, r4, #24, 16	; 0x180000
   10a60:	ldmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10a64:			; <UNDEFINED> instruction: 0xf7f16800
   10a68:			; <UNDEFINED> instruction: 0xf105ef84
   10a6c:			; <UNDEFINED> instruction: 0x46020114
   10a70:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   10a74:			; <UNDEFINED> instruction: 0xf9def7f9
   10a78:	andeq	lr, r7, #168, 22	; 0x2a000
   10a7c:	andcs	pc, r0, r9, asr #17
   10a80:	bcs	4a9a8 <pclose@plt+0x47b00>
   10a84:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   10a88:	teqle	sp, r0, lsl #22
   10a8c:	ldrtmi	sl, [r9], -r1, lsl #22
   10a90:			; <UNDEFINED> instruction: 0xf7f14650
   10a94:	mcrrne	14, 1, lr, r3, cr14
   10a98:	andle	r4, r8, r4, lsl #12
   10a9c:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   10aa0:	ldrbtcc	pc, [pc], #79	; 10aa8 <pclose@plt+0xdc00>	; <UNPREDICTABLE>
   10aa4:	rscvs	r2, sl, r1, lsl #4
   10aa8:	andcc	pc, r0, r9, asr #17
   10aac:			; <UNDEFINED> instruction: 0xf7f1e7b2
   10ab0:	addlt	lr, r4, #952	; 0x3b8
   10ab4:	stmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ab8:			; <UNDEFINED> instruction: 0xf7f16800
   10abc:			; <UNDEFINED> instruction: 0xf105ef5a
   10ac0:			; <UNDEFINED> instruction: 0x46020114
   10ac4:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   10ac8:			; <UNDEFINED> instruction: 0xf9b4f7f9
   10acc:	strb	r9, [fp, r1, lsl #22]!
   10ad0:	ldrtmi	r4, [r8], -r2, lsr #18
   10ad4:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   10ad8:			; <UNDEFINED> instruction: 0xf826f7f6
   10adc:			; <UNDEFINED> instruction: 0x4630e79a
   10ae0:	svc	0x007ef7f1
   10ae4:	andle	r4, sl, r2, lsl #11
   10ae8:			; <UNDEFINED> instruction: 0xf7f12001
   10aec:	strmi	lr, [r2, #3962]	; 0xf7a
   10af0:	blmi	704b0c <pclose@plt+0x701c64>
   10af4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10af8:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   10afc:	strtmi	fp, [r8], -fp, asr #2
   10b00:			; <UNDEFINED> instruction: 0xf7f12400
   10b04:			; <UNDEFINED> instruction: 0xe785edf4
   10b08:	ldrbtcc	pc, [pc], #79	; 10b10 <pclose@plt+0xdc68>	; <UNPREDICTABLE>
   10b0c:	andvs	pc, r0, r9, asr #17
   10b10:	ldrbmi	lr, [r0], -r0, lsl #15
   10b14:	mrc	7, 6, APSR_nzcv, cr4, cr1, {7}
   10b18:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10b1c:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   10b20:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   10b24:	blx	7ceb10 <pclose@plt+0x7cbc68>
   10b28:			; <UNDEFINED> instruction: 0xf7f1e7e7
   10b2c:	blmi	3cc384 <pclose@plt+0x3c94dc>
   10b30:	rsbcs	pc, r2, #64, 4
   10b34:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   10b38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10b3c:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   10b40:	stmib	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b44:	andeq	r7, r1, sl, lsr #5
   10b48:	andeq	r0, r0, ip, lsr #6
   10b4c:	muleq	r1, ip, r2
   10b50:	andeq	r7, r1, r4, ror #4
   10b54:	andeq	r5, r0, sl, ror r8
   10b58:	andeq	r5, r0, lr, ror r7
   10b5c:	andeq	r5, r0, lr, lsr #16
   10b60:	andeq	r0, r0, r4, ror r3
   10b64:	strdeq	r5, [r0], -r2
   10b68:	andeq	r6, r0, r8, ror #7
   10b6c:	strdeq	r5, [r0], -r2
   10b70:	andeq	r5, r0, lr, ror #30
   10b74:	blmi	5233c8 <pclose@plt+0x520520>
   10b78:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   10b7c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   10b80:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   10b84:			; <UNDEFINED> instruction: 0xf04f9303
   10b88:	nopcs	{0}	; <UNPREDICTABLE>
   10b8c:	orrslt	r9, r8, r2, lsl #6
   10b90:	orrlt	r6, sp, r5, asr #23
   10b94:			; <UNDEFINED> instruction: 0x6c00aa02
   10b98:	andls	r4, r0, #11534336	; 0xb00000
   10b9c:	andcs	r2, r0, #1073741825	; 0x40000001
   10ba0:	bmi	2a2a48 <pclose@plt+0x29fba0>
   10ba4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10bac:	subsmi	r9, sl, r3, lsl #22
   10bb0:	strtmi	sp, [r0], -r5, lsl #2
   10bb4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10bb8:	eorhi	r2, r3, pc, lsr r3
   10bbc:			; <UNDEFINED> instruction: 0xf7f1e7f1
   10bc0:	svclt	0x0000edca
   10bc4:	andeq	r7, r1, r4, lsl #2
   10bc8:	andeq	r0, r0, ip, lsr #6
   10bcc:	ldrdeq	r7, [r1], -r6
   10bd0:	blmi	663438 <pclose@plt+0x660590>
   10bd4:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10bd8:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   10bdc:	movwls	r6, #63515	; 0xf81b
   10be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10be4:	svcmi	0x0015b1c8
   10be8:	strmi	sl, [r4], -r7, lsl #28
   10bec:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   10bf0:			; <UNDEFINED> instruction: 0x46315214
   10bf4:	andls	r4, r5, #32, 12	; 0x2000000
   10bf8:			; <UNDEFINED> instruction: 0xffbcf7ff
   10bfc:	bvs	ff9624a8 <pclose@plt+0xff95f600>
   10c00:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   10c04:	strls	r6, [r1, #-2725]	; 0xfffff55b
   10c08:	strls	r6, [r0, #-2917]	; 0xfffff49b
   10c0c:	ldrtmi	r4, [r8], -r3, lsl #12
   10c10:			; <UNDEFINED> instruction: 0xf9a8f7f9
   10c14:	stccs	12, cr6, [r0], {228}	; 0xe4
   10c18:	bmi	2853c4 <pclose@plt+0x28251c>
   10c1c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   10c20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c24:	subsmi	r9, sl, pc, lsl #22
   10c28:	andslt	sp, r1, r1, lsl #2
   10c2c:			; <UNDEFINED> instruction: 0xf7f1bdf0
   10c30:	svclt	0x0000ed92
   10c34:	andeq	r7, r1, r8, lsr #1
   10c38:	andeq	r0, r0, ip, lsr #6
   10c3c:	andeq	r5, r0, ip, lsr r7
   10c40:	andeq	r7, r1, lr, asr r0
   10c44:	mvnsmi	lr, sp, lsr #18
   10c48:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   10c4c:	ldcmi	6, cr4, [sp], #56	; 0x38
   10c50:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   10c54:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   10c58:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   10c5c:	strls	r6, [r7], #-2084	; 0xfffff7dc
   10c60:	streq	pc, [r0], #-79	; 0xffffffb1
   10c64:			; <UNDEFINED> instruction: 0xf8534604
   10c68:			; <UNDEFINED> instruction: 0xf8d88005
   10c6c:	blcs	1cc74 <pclose@plt+0x19dcc>
   10c70:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   10c74:	eorsle	r2, r7, r1, lsl #26
   10c78:			; <UNDEFINED> instruction: 0xf0402d00
   10c7c:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   10c80:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   10c84:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   10c88:	bne	14ab910 <pclose@plt+0x14a8a68>
   10c8c:	strmi	r6, [r1], #-738	; 0xfffffd1e
   10c90:	stcl	7, cr15, [r0], #964	; 0x3c4
   10c94:	adcvs	r6, r5, #925696	; 0xe2000
   10c98:			; <UNDEFINED> instruction: 0x461042ba
   10c9c:	blvs	1905540 <pclose@plt+0x1902698>
   10ca0:			; <UNDEFINED> instruction: 0xf8d8b32b
   10ca4:	blcs	1ccac <pclose@plt+0x19e04>
   10ca8:	addshi	pc, sl, r0, asr #32
   10cac:	stfvsp	f3, [r5], #920	; 0x398
   10cb0:			; <UNDEFINED> instruction: 0xf0002d00
   10cb4:			; <UNDEFINED> instruction: 0xf8d880e0
   10cb8:	blcs	1ccc0 <pclose@plt+0x19e18>
   10cbc:	rschi	pc, r6, r0, asr #32
   10cc0:			; <UNDEFINED> instruction: 0xf7f16b20
   10cc4:	stcvs	13, cr14, [r0], #80	; 0x50
   10cc8:	ldc	7, cr15, [r0, #-964]	; 0xfffffc3c
   10ccc:			; <UNDEFINED> instruction: 0x46292258
   10cd0:			; <UNDEFINED> instruction: 0xf7f14620
   10cd4:			; <UNDEFINED> instruction: 0x4628ecf8
   10cd8:	stc	7, cr15, [r8, #-964]	; 0xfffffc3c
   10cdc:	ldrdcc	pc, [r0], -r8
   10ce0:			; <UNDEFINED> instruction: 0x4620b113
   10ce4:			; <UNDEFINED> instruction: 0xff74f7ff
   10ce8:	rscscc	pc, pc, pc, asr #32
   10cec:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   10cf0:	blcs	2bb84 <pclose@plt+0x28cdc>
   10cf4:	rschi	pc, fp, r0, asr #32
   10cf8:	svccs	0x00006be7
   10cfc:	blvs	19050d4 <pclose@plt+0x190222c>
   10d00:	blvs	fe8ff134 <pclose@plt+0xfe8fc28c>
   10d04:	addmi	fp, r5, #-1946157056	; 0x8c000000
   10d08:	blvs	9058c8 <pclose@plt+0x902a20>
   10d0c:	adcvs	r1, r2, #27136	; 0x6a00
   10d10:	bmi	fe3e8278 <pclose@plt+0xfe3e53d0>
   10d14:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   10d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10d1c:	subsmi	r9, sl, r7, lsl #22
   10d20:	rschi	pc, fp, r0, asr #32
   10d24:	pop	{r3, ip, sp, pc}
   10d28:	blvs	ff9f14f0 <pclose@plt+0xff9ee648>
   10d2c:	rscle	r2, sl, r0, lsl #30
   10d30:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   10d34:	bvs	ff89cd60 <pclose@plt+0xff899eb8>
   10d38:	bne	fe256da4 <pclose@plt+0xfe253efc>
   10d3c:	stmmi	r5, {r1, r4, r9, fp, ip}
   10d40:	smlabtcs	r0, sp, r9, lr
   10d44:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   10d48:			; <UNDEFINED> instruction: 0xf7f91214
   10d4c:	ldr	pc, [r0, fp, lsl #18]
   10d50:	ldrdne	pc, [r0], -r8
   10d54:	bne	fe6eb6e8 <pclose@plt+0xfe6e8840>
   10d58:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   10d5c:	blcs	45330 <pclose@plt+0x42488>
   10d60:	addshi	pc, r2, r0
   10d64:	tstcs	r3, r3, lsr #22
   10d68:	strmi	r6, [r3], #-3298	; 0xfffff31e
   10d6c:	andls	sl, r0, r5, lsl #16
   10d70:	ldrmi	r6, [r8, r0, lsr #24]!
   10d74:	ldrdcs	pc, [r0], -r8
   10d78:	svcls	0x00056ae3
   10d7c:	rscvs	r4, r3, #989855744	; 0x3b000000
   10d80:	bcs	2259c <pclose@plt+0x1f6f4>
   10d84:	stfnep	f5, [r2], {54}	; 0x36
   10d88:	bge	1c5374 <pclose@plt+0x1c24cc>
   10d8c:	andls	r2, r0, #0, 6
   10d90:	blvs	ff9591a0 <pclose@plt+0xff9562f8>
   10d94:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   10d98:	strmi	r9, [r8, r6, lsl #6]!
   10d9c:			; <UNDEFINED> instruction: 0xf0402800
   10da0:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   10da4:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   10da8:			; <UNDEFINED> instruction: 0xf0402b00
   10dac:	movwcs	r8, #141	; 0x8d
   10db0:	bvs	ff8195bc <pclose@plt+0xff816714>
   10db4:	movwcc	lr, #63940	; 0xf9c4
   10db8:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   10dbc:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   10dc0:	stfvsp	f5, [r5], #200	; 0xc8
   10dc4:	addle	r2, pc, r0, lsl #26
   10dc8:	ldrdcc	pc, [r0], -r8
   10dcc:			; <UNDEFINED> instruction: 0xf43f2b00
   10dd0:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   10dd4:	andsne	lr, r4, #212, 18	; 0x350000
   10dd8:			; <UNDEFINED> instruction: 0xf7f94478
   10ddc:	strb	pc, [pc, -r3, asr #17]!	; <UNPREDICTABLE>
   10de0:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   10de4:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   10de8:			; <UNDEFINED> instruction: 0xf8bcf7f9
   10dec:			; <UNDEFINED> instruction: 0xf43f2e00
   10df0:			; <UNDEFINED> instruction: 0xe75caf7b
   10df4:	andsne	lr, r4, #212, 18	; 0x350000
   10df8:			; <UNDEFINED> instruction: 0xf0002800
   10dfc:	mcrrne	0, 9, r8, r3, cr6
   10e00:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   10e04:			; <UNDEFINED> instruction: 0xf7f11202
   10e08:	cdpls	15, 0, cr14, cr5, cr0, {4}
   10e0c:	bls	e26c0 <pclose@plt+0xdf818>
   10e10:	strls	r9, [r1], -r2, lsl #18
   10e14:	ldmdami	r2, {ip, pc}^
   10e18:			; <UNDEFINED> instruction: 0xf7f94478
   10e1c:	bvs	ff84f0b0 <pclose@plt+0xff84c208>
   10e20:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   10e24:	svcge	0x0060f43f
   10e28:	addmi	r6, r5, #675840	; 0xa5000
   10e2c:	svcge	0x006bf67f
   10e30:	vqdmulh.s<illegal width 8>	q10, q0, q6
   10e34:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   10e38:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   10e3c:	tstcc	ip, #2030043136	; 0x79000000
   10e40:			; <UNDEFINED> instruction: 0xf7f24478
   10e44:	stmdami	sl, {r1, r2, r5, fp, sp, lr, pc}^
   10e48:	andsne	lr, r4, #212, 18	; 0x350000
   10e4c:			; <UNDEFINED> instruction: 0xf7f94478
   10e50:	blls	18f07c <pclose@plt+0x18c1d4>
   10e54:	teqle	r4, r0, lsl #22
   10e58:	ldrdcs	pc, [r0], -r8
   10e5c:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   10e60:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   10e64:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   10e68:	tstls	r0, r2, ror #26
   10e6c:			; <UNDEFINED> instruction: 0xf7f96d21
   10e70:	bvs	ff84f05c <pclose@plt+0xff84c1b4>
   10e74:			; <UNDEFINED> instruction: 0xf04fe7d8
   10e78:	cmnvs	r5, #255	; 0xff
   10e7c:	ldrmi	lr, [r8], -r9, asr #14
   10e80:	bicle	r2, sp, r0, lsl #26
   10e84:	bvs	ff8cadcc <pclose@plt+0xff8c7f24>
   10e88:	bfi	r4, r0, #12, #2
   10e8c:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   10e90:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   10e94:			; <UNDEFINED> instruction: 0xf866f7f9
   10e98:			; <UNDEFINED> instruction: 0x4603e712
   10e9c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   10ea0:	ldrbtmi	r4, [ip], #2104	; 0x838
   10ea4:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   10ea8:	andgt	pc, r0, sp, asr #17
   10eac:			; <UNDEFINED> instruction: 0xf85af7f9
   10eb0:			; <UNDEFINED> instruction: 0xf7f1e76b
   10eb4:	strmi	lr, [r1], -sl, lsr #30
   10eb8:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   10ebc:			; <UNDEFINED> instruction: 0xffbaf7f8
   10ec0:	blvs	ffa0ac84 <pclose@plt+0xffa07ddc>
   10ec4:	strb	r6, [sp, -r0, ror #21]
   10ec8:	ldc	7, cr15, [r0], {241}	; 0xf1
   10ecc:			; <UNDEFINED> instruction: 0xf8d8e76f
   10ed0:	bcs	18ed8 <pclose@plt+0x16030>
   10ed4:	svcge	0x0008f43f
   10ed8:	ldrmi	r6, [r8], -r1, lsr #26
   10edc:	tstls	r3, r2, ror #26
   10ee0:			; <UNDEFINED> instruction: 0xf7f19202
   10ee4:	ldmib	sp, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
   10ee8:	strmi	r2, [r3], -r2, lsl #2
   10eec:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   10ef0:			; <UNDEFINED> instruction: 0xf838f7f9
   10ef4:	rscscc	pc, pc, pc, asr #32
   10ef8:			; <UNDEFINED> instruction: 0xf7f1e70b
   10efc:	blmi	94bfb4 <pclose@plt+0x94910c>
   10f00:	rscsvs	pc, r4, #64, 4
   10f04:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   10f08:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10f0c:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   10f10:	svc	0x00bef7f1
   10f14:	vqdmulh.s<illegal width 8>	d20, d0, d17
   10f18:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   10f1c:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   10f20:	tstcc	ip, #2030043136	; 0x79000000
   10f24:			; <UNDEFINED> instruction: 0xf7f14478
   10f28:			; <UNDEFINED> instruction: 0x4603efb4
   10f2c:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   10f30:	smlsdxls	r1, lr, r4, r4
   10f34:			; <UNDEFINED> instruction: 0x96004478
   10f38:			; <UNDEFINED> instruction: 0xf814f7f9
   10f3c:	svclt	0x0000e799
   10f40:	andeq	r7, r1, sl, lsr #32
   10f44:	andeq	r0, r0, ip, lsr #6
   10f48:	andeq	r7, r1, r4, lsr #32
   10f4c:	andeq	r0, r0, r4, ror r3
   10f50:	andeq	r6, r1, r6, ror #30
   10f54:	andeq	r5, r0, ip, lsl r6
   10f58:	andeq	r5, r0, r4, lsr #14
   10f5c:	strdeq	r5, [r0], -lr
   10f60:	andeq	r5, r0, r8, lsl #13
   10f64:	andeq	r6, r0, r6, ror #1
   10f68:	strdeq	r5, [r0], -r0
   10f6c:	andeq	r5, r0, ip, lsl #11
   10f70:	andeq	r5, r0, r4, lsr #12
   10f74:	andeq	r5, r0, r2, lsl #3
   10f78:	andeq	r5, r0, sl, lsr r6
   10f7c:	andeq	r5, r0, lr, ror r5
   10f80:	muleq	r0, r6, r6
   10f84:	strdeq	r5, [r0], -sl
   10f88:	andeq	r5, r0, r6, lsr #12
   10f8c:	andeq	r5, r0, r6, asr r5
   10f90:	andeq	r6, r0, r8, lsl r0
   10f94:	andeq	r5, r0, r2, lsr #6
   10f98:			; <UNDEFINED> instruction: 0x000054be
   10f9c:	andeq	r6, r0, r2
   10fa0:	andeq	r5, r0, ip, lsl #6
   10fa4:	muleq	r0, r0, r4
   10fa8:	strheq	r5, [r0], -r4
   10fac:	andeq	r5, r0, ip, ror #10
   10fb0:	svcmi	0x00f8e92d
   10fb4:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   10fb8:	eorsle	r2, r9, r0, lsl #16
   10fbc:	strmi	r4, [r0], r2, lsr #20
   10fc0:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   10fc4:	ldrdcc	pc, [r0], -r9
   10fc8:	blmi	83fcdc <pclose@plt+0x83ce34>
   10fcc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   10fd0:			; <UNDEFINED> instruction: 0xf8dfb354
   10fd4:	smlsdxcs	r0, ip, r0, fp
   10fd8:	bcc	d11c <pclose@plt+0xa274>
   10fdc:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   10fe0:	andle	r1, pc, fp, ror #24
   10fe4:	streq	pc, [r8], -r4, lsl #2
   10fe8:	ldrtmi	r4, [r0], -r1, asr #12
   10fec:	b	ff7cefb8 <pclose@plt+0xff7cc110>
   10ff0:			; <UNDEFINED> instruction: 0xf8d9b940
   10ff4:	ldmdblt	fp, {ip, sp}^
   10ff8:			; <UNDEFINED> instruction: 0xf7f14628
   10ffc:			; <UNDEFINED> instruction: 0xf8c4ef24
   11000:	strmi	sl, [r7], -r4
   11004:	stccs	8, cr6, [r0], {36}	; 0x24
   11008:	ldrtmi	sp, [r8], -r9, ror #3
   1100c:	svchi	0x00f8e8bd
   11010:			; <UNDEFINED> instruction: 0x46584631
   11014:			; <UNDEFINED> instruction: 0xffa6f7f8
   11018:	strb	r6, [sp, r5, ror #16]!
   1101c:	stmdami	sp, {r0, r9, sl, lr}
   11020:			; <UNDEFINED> instruction: 0xf7f84478
   11024:	bfc	pc, (invalid: 31:16)	; <UNPREDICTABLE>
   11028:	ldrtmi	r4, [r8], -r7, lsr #12
   1102c:	svchi	0x00f8e8bd
   11030:	sbccs	r4, ip, #9216	; 0x2400
   11034:	stmdami	sl, {r0, r3, r8, fp, lr}
   11038:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1103c:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   11040:	svc	0x0026f7f1
   11044:	andeq	r6, r1, r6, asr #25
   11048:	andeq	r0, r0, r4, ror r3
   1104c:	andeq	r7, r1, r0, lsr r8
   11050:	andeq	r5, r0, r4, lsl #11
   11054:	andeq	r5, r0, r4, lsr #10
   11058:	andeq	r5, r0, r8, ror #29
   1105c:	strdeq	r5, [r0], -r2
   11060:	strdeq	r5, [r0], -lr
   11064:	bcs	3e62c <pclose@plt+0x3b784>
   11068:	strmi	r4, [r4], -sp, lsl #12
   1106c:	msreq	CPSR_fxc, pc, asr #32
   11070:	svclt	0x00144628
   11074:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   11078:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   1107c:	ldcl	7, cr15, [r8], #964	; 0x3c4
   11080:			; <UNDEFINED> instruction: 0x4620b150
   11084:			; <UNDEFINED> instruction: 0xff94f7ff
   11088:	stmiblt	r8!, {r1, r8, sp}^
   1108c:			; <UNDEFINED> instruction: 0x46204632
   11090:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11094:	stclt	7, cr15, [ip], #-964	; 0xfffffc3c
   11098:	cmncs	r7, r8, lsr #12
   1109c:	stcl	7, cr15, [r8], #964	; 0x3c4
   110a0:			; <UNDEFINED> instruction: 0x4620b158
   110a4:			; <UNDEFINED> instruction: 0xff84f7ff
   110a8:			; <UNDEFINED> instruction: 0x4632b970
   110ac:	vmax.s8	d20, d0, d16
   110b0:	pop	{r0, r6, r8, sp}
   110b4:			; <UNDEFINED> instruction: 0xf7f14070
   110b8:			; <UNDEFINED> instruction: 0x4601bc1b
   110bc:			; <UNDEFINED> instruction: 0x46204632
   110c0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   110c4:	ldclt	7, cr15, [r4], {241}	; 0xf1
   110c8:	rscscc	pc, pc, pc, asr #32
   110cc:	svclt	0x0000bd70
   110d0:	ldrbmi	lr, [r0, sp, lsr #18]!
   110d4:	bmi	1822934 <pclose@plt+0x181fa8c>
   110d8:	blmi	182295c <pclose@plt+0x181fab4>
   110dc:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   110e0:	strmi	r2, [r4], -r2, lsl #18
   110e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   110e8:			; <UNDEFINED> instruction: 0xf04f930d
   110ec:	blmi	1711cf4 <pclose@plt+0x170ee4c>
   110f0:	rsble	r4, fp, fp, ror r4
   110f4:	suble	r2, r9, r3, lsl #18
   110f8:	cmnle	r4, r4, lsl #18
   110fc:	b	1423a68 <pclose@plt+0x1420bc0>
   11100:	svclt	0x000c0106
   11104:	tstcs	r0, r1, lsl #2
   11108:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   1110c:	svclt	0x00142f00
   11110:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   11114:	ldrdcc	pc, [r0], -r9
   11118:	rsbsle	r2, r8, r0, lsl #22
   1111c:			; <UNDEFINED> instruction: 0xf0002f00
   11120:	ldmdami	r1, {r2, r3, r7, pc}^
   11124:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   11128:			; <UNDEFINED> instruction: 0xff1cf7f8
   1112c:	suble	r2, sl, r0, lsl #24
   11130:	ldrdcc	pc, [r0], -r9
   11134:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   11138:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1113c:			; <UNDEFINED> instruction: 0xff12f7f8
   11140:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   11144:	stccs	8, cr6, [r0], {28}
   11148:			; <UNDEFINED> instruction: 0xf8dfd07e
   1114c:	strcs	sl, [r0, #-296]	; 0xfffffed8
   11150:	strd	r4, [r6], -sl
   11154:			; <UNDEFINED> instruction: 0xf7f14630
   11158:			; <UNDEFINED> instruction: 0x4605ea12
   1115c:	stccs	8, cr6, [r0], {36}	; 0x24
   11160:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   11164:	rscsle	r1, r9, r3, ror ip
   11168:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   1116c:			; <UNDEFINED> instruction: 0x46404639
   11170:	b	74f13c <pclose@plt+0x74c294>
   11174:	mvnsle	r2, r0, lsl #16
   11178:	ldrdcc	pc, [r0], -r9
   1117c:	rscle	r2, r9, r0, lsl #22
   11180:	ldrbmi	r4, [r0], -r1, asr #12
   11184:	mcr2	7, 7, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   11188:	strb	r6, [r3, r6, ror #16]!
   1118c:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   11190:	orrlt	r6, r3, fp, lsl r8
   11194:	subsle	r2, r9, r0, lsl #16
   11198:	andspl	lr, r4, #208, 18	; 0x340000
   1119c:	strtmi	sl, [r0], -r5, lsl #18
   111a0:			; <UNDEFINED> instruction: 0xf7ff9203
   111a4:	bls	110548 <pclose@plt+0x10d6a0>
   111a8:	strls	r4, [r0], -r9, lsr #12
   111ac:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   111b0:			; <UNDEFINED> instruction: 0xf7f84478
   111b4:	bmi	c90d18 <pclose@plt+0xc8de70>
   111b8:			; <UNDEFINED> instruction: 0xb124447a
   111bc:	movtlt	r6, #56549	; 0xdce5
   111c0:	stccs	6, cr4, [r0], {44}	; 0x2c
   111c4:			; <UNDEFINED> instruction: 0xf04fd1fa
   111c8:			; <UNDEFINED> instruction: 0xe01435ff
   111cc:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   111d0:	bllt	10eb244 <pclose@plt+0x10e839c>
   111d4:	movweq	lr, #27220	; 0x6a54
   111d8:	movwcs	fp, #7948	; 0x1f0c
   111dc:	svccs	0x00002300
   111e0:	movwcs	fp, #3848	; 0xf08
   111e4:	rscle	r2, lr, r0, lsl #22
   111e8:			; <UNDEFINED> instruction: 0xf7ff4638
   111ec:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   111f0:	andcs	fp, r1, r8, lsl pc
   111f4:	bmi	8a1b10 <pclose@plt+0x89ec68>
   111f8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   111fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11200:	subsmi	r9, sl, sp, lsl #22
   11204:	strtmi	sp, [r8], -r6, lsr #2
   11208:	pop	{r1, r2, r3, ip, sp, pc}
   1120c:	stccs	7, cr8, [r0], {240}	; 0xf0
   11210:	bfi	sp, r6, #3, #22
   11214:	addsmi	r6, r1, #230400	; 0x38400
   11218:	stcvs	15, cr11, [r2], #-16
   1121c:	smlalle	r6, sl, r6, r0
   11220:	ldrbcc	pc, [pc, #79]!	; 11277 <pclose@plt+0xe3cf>	; <UNPREDICTABLE>
   11224:	ldrtmi	lr, [r9], -r7, ror #15
   11228:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   1122c:			; <UNDEFINED> instruction: 0xf7f84478
   11230:	bfi	pc, r9, (invalid: 29:15)	; <UNPREDICTABLE>
   11234:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   11238:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1123c:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   11240:			; <UNDEFINED> instruction: 0xf7f84478
   11244:	ldr	pc, [lr, pc, lsl #29]!
   11248:	ldrb	r4, [r4, r5, lsr #12]
   1124c:	ldrbcc	pc, [pc, #79]!	; 112a3 <pclose@plt+0xe3fb>	; <UNPREDICTABLE>
   11250:	str	r4, [r3, sl, lsr #12]!
   11254:	b	1fcf220 <pclose@plt+0x1fcc378>
   11258:	muleq	r1, lr, fp
   1125c:	andeq	r0, r0, ip, lsr #6
   11260:	andeq	r6, r1, ip, lsl #23
   11264:	andeq	r0, r0, r4, ror r3
   11268:	andeq	r5, r0, r2, lsr #9
   1126c:	andeq	r5, r0, lr, lsr #9
   11270:			; <UNDEFINED> instruction: 0x000176ba
   11274:			; <UNDEFINED> instruction: 0x000054b4
   11278:	strdeq	r5, [r0], -r0
   1127c:			; <UNDEFINED> instruction: 0xfffff5b9
   11280:	andeq	r6, r1, r2, lsl #21
   11284:	andeq	r5, r0, r0, asr r3
   11288:	andeq	r2, r0, r6, asr r5
   1128c:	andeq	r5, r0, r2, ror #7
   11290:	andeq	r5, r0, r8, lsl #7
   11294:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   11298:	stfvsp	f3, [r3], {32}
   1129c:			; <UNDEFINED> instruction: 0x4618b11b
   112a0:	mvnsle	r2, r0, lsl #16
   112a4:	blvs	ff06306c <pclose@plt+0xff0601c4>
   112a8:	mulle	r1, r1, r2
   112ac:			; <UNDEFINED> instruction: 0x47704618
   112b0:	stmdbvs	r2, {sl, fp, sp, lr}
   112b4:	mvnsle	r2, r0, lsl #20
   112b8:			; <UNDEFINED> instruction: 0x47703014
   112bc:			; <UNDEFINED> instruction: 0xfffff4db
   112c0:	blmi	17e6e8 <pclose@plt+0x17b840>
   112c4:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   112c8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   112cc:			; <UNDEFINED> instruction: 0xf7ffb10b
   112d0:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   112d4:	svclt	0x0000bd08
   112d8:			; <UNDEFINED> instruction: 0x000169b6
   112dc:	andeq	r0, r0, r4, ror r3
   112e0:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   112e4:			; <UNDEFINED> instruction: 0x460dd818
   112e8:	strmi	fp, [r6], -r9, lsl #6
   112ec:	andcs	r2, r1, r8, asr r1
   112f0:	ldcl	7, cr15, [sl, #-964]	; 0xfffffc3c
   112f4:	strtmi	r4, [r8], -r4, lsl #12
   112f8:			; <UNDEFINED> instruction: 0xf7f16026
   112fc:	bmi	3cb734 <pclose@plt+0x3c888c>
   11300:	rsbvs	r2, r5, #0, 2
   11304:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   11308:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   1130c:	subsvs	r3, r3, r1, lsl #6
   11310:			; <UNDEFINED> instruction: 0x63206523
   11314:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   11318:	vqdmulh.s<illegal width 8>	d20, d0, d8
   1131c:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   11320:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   11324:	movtcc	r4, #17529	; 0x4479
   11328:			; <UNDEFINED> instruction: 0xf7f14478
   1132c:	stmdami	r6, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   11330:			; <UNDEFINED> instruction: 0xf7f84478
   11334:	svclt	0x0000fdf5
   11338:	strdeq	r7, [r1], -r8
   1133c:	strdeq	r5, [r0], -lr
   11340:	andeq	r4, r0, r8, lsl #30
   11344:	andeq	r5, r0, r0, lsl #6
   11348:	andeq	r5, r0, ip, asr r3
   1134c:	mvnsmi	lr, sp, lsr #18
   11350:	ldrmi	fp, [r7], -r4, lsl #1
   11354:	strmi	r9, [r8], -r3
   11358:	mcrls	1, 0, r2, cr3, cr7, {3}
   1135c:	bl	fe24f328 <pclose@plt+0xfe24c480>
   11360:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   11364:	svclt	0x00142800
   11368:	andcs	r2, r0, r2
   1136c:			; <UNDEFINED> instruction: 0xffb8f7ff
   11370:	eorcs	r4, ip, r5, lsl #12
   11374:	stmia	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11378:	tstcs	r1, sl, lsl fp
   1137c:	rscscc	pc, pc, #79	; 0x4f
   11380:			; <UNDEFINED> instruction: 0x9600447b
   11384:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   11388:			; <UNDEFINED> instruction: 0x61214604
   1138c:	stmib	r4, {r6, r9, sl, lr}^
   11390:			; <UNDEFINED> instruction: 0xf7f16700
   11394:	blmi	54c264 <pclose@plt+0x5493bc>
   11398:	tstcs	r0, r4, lsl sl
   1139c:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   113a0:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   113a4:	rscvs	r0, r1, pc, lsl #8
   113a8:	smlabtne	r1, r4, r9, lr
   113ac:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   113b0:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   113b4:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   113b8:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   113bc:			; <UNDEFINED> instruction: 0xf8cd480e
   113c0:	ldrbtmi	r8, [r8], #-0
   113c4:	stc2l	7, cr15, [lr, #992]	; 0x3e0
   113c8:	andcs	r2, r1, #0, 6
   113cc:	strtmi	r2, [r8], -r3, lsl #2
   113d0:	mrc2	7, 3, pc, cr14, cr15, {7}
   113d4:	andlt	r4, r4, r8, lsr #12
   113d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   113dc:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   113e0:	svclt	0x0000e7ec
   113e4:	andeq	r5, r0, r8, lsr r3
   113e8:	andeq	r6, r1, r0, ror #17
   113ec:	andeq	r0, r0, r4, ror r3
   113f0:			; <UNDEFINED> instruction: 0xfffff3d1
   113f4:	andeq	r3, r0, r6, lsl #3
   113f8:	strdeq	r5, [r0], -lr
   113fc:	ldrdeq	r5, [r0], -r6
   11400:	ldrbmi	lr, [r0, sp, lsr #18]!
   11404:	bmi	1da2c64 <pclose@plt+0x1d9fdbc>
   11408:	blmi	1da2e74 <pclose@plt+0x1d9ffcc>
   1140c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   11410:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   11414:	ldmpl	r3, {r2, r9, sl, lr}^
   11418:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   1141c:			; <UNDEFINED> instruction: 0xf04f930d
   11420:	stmdbcs	r0, {r8, r9}
   11424:			; <UNDEFINED> instruction: 0x460fd052
   11428:	eorsle	r2, r0, r0, lsl #16
   1142c:	blcs	b6f440 <pclose@plt+0xb6c598>
   11430:	tstcs	r0, sl, lsr #32
   11434:	strtmi	r2, [r0], -r1, lsl #4
   11438:			; <UNDEFINED> instruction: 0xf872f7f9
   1143c:			; <UNDEFINED> instruction: 0xf0401c41
   11440:	mcrcs	0, 0, r8, cr0, cr9, {4}
   11444:	blmi	1a85964 <pclose@plt+0x1a82abc>
   11448:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1144c:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   11450:	andle	r1, r7, sl, ror ip
   11454:	andeq	pc, r8, r5, lsl #2
   11458:			; <UNDEFINED> instruction: 0xf7f14621
   1145c:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
   11460:	addhi	pc, lr, r0
   11464:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   11468:	blmi	1885c34 <pclose@plt+0x1882d8c>
   1146c:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11470:	ldrdcc	pc, [r0], -sl
   11474:			; <UNDEFINED> instruction: 0xf0402b00
   11478:	strbmi	r8, [r9], -r5, lsr #1
   1147c:	strtmi	r2, [r0], -r0, lsl #4
   11480:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   11484:	eor	r4, fp, r7, lsl #12
   11488:	blcs	2f59c <pclose@plt+0x2c6f4>
   1148c:	mcrcs	1, 0, sp, cr0, cr1, {6}
   11490:	mrrcmi	0, 6, sp, r8, cr12
   11494:	vst3.16	{d20-d22}, [pc :256], ip
   11498:	ldrtmi	r5, [r0], -r0, lsl #2
   1149c:			; <UNDEFINED> instruction: 0xff20f7ff
   114a0:	strtmi	r4, [r0], -r6, lsl #12
   114a4:	b	ff4cf470 <pclose@plt+0xff4cc5c8>
   114a8:	andscc	r4, r8, r1, lsl #13
   114ac:	ldmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   114b0:			; <UNDEFINED> instruction: 0xf1092301
   114b4:	strtmi	r0, [r1], -r1, lsl #4
   114b8:	andvs	r4, r7, r5, lsl #12
   114bc:	andscc	r6, r4, fp, lsr #2
   114c0:	stmdb	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   114c4:			; <UNDEFINED> instruction: 0xf8584b4a
   114c8:	eor	sl, r6, r3
   114cc:			; <UNDEFINED> instruction: 0xd1b82800
   114d0:	eor	r2, sp, r0, lsl #12
   114d4:			; <UNDEFINED> instruction: 0x46499a16
   114d8:			; <UNDEFINED> instruction: 0xf7ff4620
   114dc:	strmi	pc, [r7], -r3, asr #27
   114e0:	rscsle	r1, r5, fp, ror ip
   114e4:			; <UNDEFINED> instruction: 0xf8584b42
   114e8:	vst4.8	{d26-d29}, [pc], r3
   114ec:	ldrtmi	r5, [r0], -r0, lsl #2
   114f0:	mrc2	7, 7, pc, cr6, cr15, {7}
   114f4:	strtmi	r4, [r0], -r6, lsl #12
   114f8:	b	fea4f4c4 <pclose@plt+0xfea4c61c>
   114fc:			; <UNDEFINED> instruction: 0xf7f13018
   11500:	movwcs	lr, #2058	; 0x80a
   11504:	strmi	r4, [r5], -r1, lsr #12
   11508:			; <UNDEFINED> instruction: 0x612b6007
   1150c:			; <UNDEFINED> instruction: 0xf7f13014
   11510:	strtmi	lr, [r0], -r0, asr #19
   11514:	bl	164f4e0 <pclose@plt+0x164c638>
   11518:			; <UNDEFINED> instruction: 0xf8da64b0
   1151c:	movwcs	r1, #0
   11520:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   11524:	strcs	lr, [pc, #-2502]	; 10b66 <pclose@plt+0xdcbe>
   11528:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   1152c:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   11530:	blmi	b23e00 <pclose@plt+0xb20f58>
   11534:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11538:	blls	36b5a8 <pclose@plt+0x368700>
   1153c:	qdaddle	r4, sl, sp
   11540:	andlt	r4, lr, r0, lsr r6
   11544:			; <UNDEFINED> instruction: 0x87f0e8bd
   11548:	andsvc	lr, r4, #3506176	; 0x358000
   1154c:	ldrtmi	sl, [r0], -r5, lsl #18
   11550:			; <UNDEFINED> instruction: 0xf7ff9203
   11554:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   11558:	bls	e2e44 <pclose@plt+0xdff9c>
   1155c:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   11560:	stmdami	r7!, {ip, pc}
   11564:			; <UNDEFINED> instruction: 0xf7f84478
   11568:			; <UNDEFINED> instruction: 0xe7e1fcfd
   1156c:	ldrtmi	r4, [r7], -r5, lsr #24
   11570:			; <UNDEFINED> instruction: 0xe790447c
   11574:	andcs	r4, r0, #76546048	; 0x4900000
   11578:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   1157c:	ldrb	r4, [r7, r6, lsl #12]
   11580:			; <UNDEFINED> instruction: 0xf04f4b1b
   11584:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   11588:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1158c:	ldrdcc	pc, [r0], -sl
   11590:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   11594:	movwcs	r2, #512	; 0x200
   11598:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   1159c:	stmdb	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   115a0:	svclt	0x00083101
   115a4:	svccc	0x00fff1b0
   115a8:			; <UNDEFINED> instruction: 0xf7f1d19f
   115ac:			; <UNDEFINED> instruction: 0x462eea94
   115b0:			; <UNDEFINED> instruction: 0xf7f16800
   115b4:			; <UNDEFINED> instruction: 0x4639e9de
   115b8:	ldmdami	r3, {r1, r9, sl, lr}
   115bc:			; <UNDEFINED> instruction: 0xf7f84478
   115c0:			; <UNDEFINED> instruction: 0xe7b5fc39
   115c4:			; <UNDEFINED> instruction: 0x46214811
   115c8:			; <UNDEFINED> instruction: 0xf7f84478
   115cc:	ldrb	pc, [r4, -fp, asr #25]	; <UNPREDICTABLE>
   115d0:	strtmi	r4, [r1], -pc, lsl #16
   115d4:			; <UNDEFINED> instruction: 0xf7f84478
   115d8:	ldrb	pc, [sl, r5, asr #25]	; <UNPREDICTABLE>
   115dc:	ldm	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   115e0:	andeq	r6, r1, lr, ror #16
   115e4:	andeq	r0, r0, ip, lsr #6
   115e8:	andeq	r6, r1, r4, ror #16
   115ec:			; <UNDEFINED> instruction: 0x000173b4
   115f0:	andeq	r0, r0, r4, ror r3
   115f4:	andeq	r4, r0, r0, ror ip
   115f8:			; <UNDEFINED> instruction: 0xfffff24f
   115fc:	andeq	r6, r1, r8, asr #14
   11600:	ldrdeq	r5, [r0], -r4
   11604:	andeq	r4, r0, r0, lsr #23
   11608:	andeq	r5, r0, r4, asr #2
   1160c:	andeq	r5, r0, r0, asr r1
   11610:	andeq	r5, r0, r8, lsl #2
   11614:	blmi	f63f0c <pclose@plt+0xf61064>
   11618:	push	{r1, r3, r4, r5, r6, sl, lr}
   1161c:	strdlt	r4, [pc], r0
   11620:			; <UNDEFINED> instruction: 0x260058d3
   11624:			; <UNDEFINED> instruction: 0x46054a3a
   11628:	movwls	r6, #55323	; 0xd81b
   1162c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11630:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   11634:	subsle	r2, r7, r0, lsl #16
   11638:			; <UNDEFINED> instruction: 0xf8df4b36
   1163c:			; <UNDEFINED> instruction: 0xf8dfa0dc
   11640:			; <UNDEFINED> instruction: 0xf8df90dc
   11644:	ldrbtmi	r8, [sl], #220	; 0xdc
   11648:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   1164c:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   11650:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   11654:	svceq	0x0000f1bb
   11658:	stclvs	0, cr13, [r2], #72	; 0x48
   1165c:			; <UNDEFINED> instruction: 0x6c20a904
   11660:	mrsls	r2, LR_irq
   11664:	ldrbmi	r2, [r8, r2, lsl #2]
   11668:	cmplt	r8, r3, lsl #12
   1166c:	mcrcs	6, 0, r4, cr0, cr0, {1}
   11670:	ldrmi	fp, [lr], -r8, lsl #30
   11674:	bl	124f640 <pclose@plt+0x124c798>
   11678:	strbmi	r4, [r0], -r1, lsl #12
   1167c:	blx	ff6cf666 <pclose@plt+0xff6cc7be>
   11680:			; <UNDEFINED> instruction: 0xf7f16ca0
   11684:	blvs	84b75c <pclose@plt+0x8488b4>
   11688:	bvs	18bdb50 <pclose@plt+0x18baca8>
   1168c:			; <UNDEFINED> instruction: 0xf7f12100
   11690:	blvs	84bfc0 <pclose@plt+0x849118>
   11694:	stmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11698:			; <UNDEFINED> instruction: 0xf7f14620
   1169c:			; <UNDEFINED> instruction: 0xb325e828
   116a0:	stclvs	6, cr4, [sp], #176	; 0xb0
   116a4:	blcs	ab738 <pclose@plt+0xa8890>
   116a8:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   116ac:	sbcle	r2, pc, r0, lsl #22
   116b0:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   116b4:			; <UNDEFINED> instruction: 0xf8d44620
   116b8:	andls	fp, r3, #80	; 0x50
   116bc:	blx	16cf6c0 <pclose@plt+0x16cc818>
   116c0:	ldrbmi	r9, [r9], -r3, lsl #20
   116c4:	strbmi	r4, [r8], -r3, lsl #12
   116c8:	mcrr2	7, 15, pc, ip, cr8	; <UNPREDICTABLE>
   116cc:	strtmi	lr, [r0], -r0, asr #15
   116d0:			; <UNDEFINED> instruction: 0xffe8f7fe
   116d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   116d8:			; <UNDEFINED> instruction: 0xf7f1d0e7
   116dc:			; <UNDEFINED> instruction: 0x4601eb16
   116e0:			; <UNDEFINED> instruction: 0xf7f84650
   116e4:	strb	pc, [r0, r7, lsr #23]!	; <UNPREDICTABLE>
   116e8:	bmi	3a2f08 <pclose@plt+0x3a0060>
   116ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   116f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   116f4:	subsmi	r9, sl, sp, lsl #22
   116f8:	ldrtmi	sp, [r0], -r3, lsl #2
   116fc:	pop	{r0, r1, r2, r3, ip, sp, pc}
   11700:			; <UNDEFINED> instruction: 0xf7f18ff0
   11704:	svclt	0x0000e828
   11708:	andeq	r6, r1, r4, ror #12
   1170c:	andeq	r0, r0, ip, lsr #6
   11710:	andeq	r6, r1, sl, asr #12
   11714:	andeq	r0, r0, r4, ror r3
   11718:	andeq	r5, r0, sl, lsl r1
   1171c:	andeq	r5, r0, sl, lsr r1
   11720:	andeq	r5, r0, r4, asr r1
   11724:	andeq	r6, r1, lr, lsl #11
   11728:	blmi	7e3fa8 <pclose@plt+0x7e1100>
   1172c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   11730:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   11734:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   11738:			; <UNDEFINED> instruction: 0xf04f9303
   1173c:	cmnlt	r8, r0, lsl #6
   11740:	blcs	ab754 <pclose@plt+0xa88ac>
   11744:	svcge	0x0002d01d
   11748:	blvs	ff963020 <pclose@plt+0xff960178>
   1174c:			; <UNDEFINED> instruction: 0xb1a56ce2
   11750:	movwcs	r6, #3104	; 0xc20
   11754:	strls	r2, [r0, -r6, lsl #2]
   11758:	stclvs	7, cr4, [r4], #672	; 0x2a0
   1175c:	mvnsle	r2, r0, lsl #24
   11760:			; <UNDEFINED> instruction: 0xf7ff4630
   11764:	bmi	4914c8 <pclose@plt+0x48e620>
   11768:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1176c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11770:	subsmi	r9, sl, r3, lsl #22
   11774:	andlt	sp, r5, r4, lsl r1
   11778:			; <UNDEFINED> instruction: 0x4614bdf0
   1177c:	mvnle	r2, r0, lsl #24
   11780:	stcvs	7, cr14, [r3], {238}	; 0xee
   11784:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   11788:	sbcsle	r2, ip, r0, lsl #20
   1178c:			; <UNDEFINED> instruction: 0xf7f14618
   11790:			; <UNDEFINED> instruction: 0xe7d8eadc
   11794:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   11798:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1179c:	ubfx	sp, r3, #1, #19
   117a0:	svc	0x00d8f7f0
   117a4:	andeq	r6, r1, r0, asr r5
   117a8:	andeq	r0, r0, ip, lsr #6
   117ac:	andeq	r6, r1, r2, lsl r5
   117b0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   117b4:			; <UNDEFINED> instruction: 0xf7ff2003
   117b8:	svclt	0x0000bd93
   117bc:			; <UNDEFINED> instruction: 0x4606b5f8
   117c0:	strmi	r2, [ip], -r1
   117c4:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   117c8:	adcmi	r6, r3, #274432	; 0x43000
   117cc:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   117d0:	svccc	0x00011e73
   117d4:	streq	pc, [r1], -r6, asr #3
   117d8:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   117dc:	svcpl	0x0001f813
   117e0:	adcsmi	r6, fp, #1024	; 0x400
   117e4:	mvnsle	r5, sp, lsl #9
   117e8:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   117ec:	vqdmulh.s<illegal width 8>	d20, d0, d5
   117f0:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   117f4:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   117f8:	cmpcc	r0, #2030043136	; 0x79000000
   117fc:			; <UNDEFINED> instruction: 0xf7f14478
   11800:	svclt	0x0000eb48
   11804:	andeq	r5, r0, sl, lsr #14
   11808:	andeq	r4, r0, r4, lsr sl
   1180c:	andeq	r4, r0, r8, asr #31
   11810:	strlt	fp, [r8, #-376]	; 0xfffffe88
   11814:	blcs	b6f828 <pclose@plt+0xb6c980>
   11818:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   1181c:	andcs	fp, r1, #-1073741810	; 0xc000000e
   11820:			; <UNDEFINED> instruction: 0xf7f82100
   11824:	andcc	pc, r1, sp, ror lr	; <UNPREDICTABLE>
   11828:	andcs	fp, r1, r8, lsl pc
   1182c:	andcs	fp, r1, r8, lsl #26
   11830:	andcs	fp, r1, r8, lsl #26
   11834:	svclt	0x00004770
   11838:	addlt	fp, r3, r0, lsl #10
   1183c:	andcs	r4, r0, #4, 22	; 0x1000
   11840:	andls	r2, r0, #1073741824	; 0x40000000
   11844:			; <UNDEFINED> instruction: 0xf7ff447b
   11848:	ldrdlt	pc, [r3], -fp
   1184c:	blx	14f9ca <pclose@plt+0x14cb22>
   11850:	andeq	r1, r0, r4, lsr #29
   11854:	addlt	fp, r3, r0, lsl #10
   11858:	andcs	r4, r2, #4, 22	; 0x1000
   1185c:	mrscs	r9, (UNDEF: 17)
   11860:			; <UNDEFINED> instruction: 0xf7ff447b
   11864:	andlt	pc, r3, sp, asr #27
   11868:	blx	14f9e6 <pclose@plt+0x14cb3e>
   1186c:	andeq	r2, r0, ip, asr #5
   11870:	addlt	fp, r3, r0, lsl #10
   11874:	tstcs	r0, r4, lsl #22
   11878:	tstls	r0, r2, lsl #4
   1187c:			; <UNDEFINED> instruction: 0xf7ff447b
   11880:			; <UNDEFINED> instruction: 0xb003fdbf
   11884:	blx	14fa02 <pclose@plt+0x14cb5a>
   11888:	andeq	r4, r0, ip, asr pc
   1188c:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   11890:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   11894:	mvnsmi	lr, sp, lsr #18
   11898:	addlt	r4, r2, r6, lsl #12
   1189c:	cmncs	r7, r8, lsl #12
   118a0:			; <UNDEFINED> instruction: 0xf7f14617
   118a4:	vst2.<illegal width 64>	{d30-d31}, [pc :128], r6
   118a8:	stmdacs	r0, {r8, ip, lr}
   118ac:	andcs	fp, r2, r4, lsl pc
   118b0:			; <UNDEFINED> instruction: 0xf7ff2000
   118b4:			; <UNDEFINED> instruction: 0x4605fd15
   118b8:			; <UNDEFINED> instruction: 0xf7f02036
   118bc:	blmi	60d1e4 <pclose@plt+0x60a33c>
   118c0:			; <UNDEFINED> instruction: 0xf04f2101
   118c4:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   118c8:			; <UNDEFINED> instruction: 0xf1009600
   118cc:			; <UNDEFINED> instruction: 0x46040814
   118d0:	strbmi	r6, [r0], -r1, lsr #2
   118d4:	strvs	lr, [r0, -r4, asr #19]
   118d8:	stmdb	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   118dc:	bmi	464524 <pclose@plt+0x46167c>
   118e0:	ldrbtmi	r2, [fp], #-0
   118e4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   118e8:	strne	lr, [pc], #-2501	; 118f0 <pclose@plt+0xea48>
   118ec:	andeq	lr, r2, r4, asr #19
   118f0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   118f4:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   118f8:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   118fc:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   11900:			; <UNDEFINED> instruction: 0xf8cd480b
   11904:	ldrbtmi	r8, [r8], #-0
   11908:	blx	b4f8f2 <pclose@plt+0xb4ca4a>
   1190c:	andlt	r4, r2, r8, lsr #12
   11910:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11914:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   11918:	svclt	0x0000e7f2
   1191c:	andeq	r4, r0, r6, lsl pc
   11920:	muleq	r1, sl, r3
   11924:	andeq	r0, r0, r4, ror r3
   11928:			; <UNDEFINED> instruction: 0xfffff0db
   1192c:	andeq	r2, r0, r2, asr #24
   11930:	ldrdeq	r4, [r0], -lr
   11934:	muleq	r0, lr, sp
   11938:	svclt	0x00a8f7ff
   1193c:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   11940:	addlt	r4, lr, r3, lsr #26
   11944:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   11948:			; <UNDEFINED> instruction: 0x4d23592c
   1194c:	strls	r6, [sp], #-2084	; 0xfffff7dc
   11950:	streq	pc, [r0], #-79	; 0xffffffb1
   11954:	andle	r4, fp, sp, ror r4
   11958:	blx	feecf95e <pclose@plt+0xfeeccab6>
   1195c:	blmi	7641e0 <pclose@plt+0x761338>
   11960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11964:	blls	36b9d4 <pclose@plt+0x368b2c>
   11968:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   1196c:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   11970:			; <UNDEFINED> instruction: 0x46044b1b
   11974:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   11978:	cmnlt	fp, fp, lsl r8
   1197c:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   11980:	stmdbge	r5, {r2, r4, r9, ip, lr}
   11984:	andls	r4, r3, #32, 12	; 0x2000000
   11988:			; <UNDEFINED> instruction: 0xf8f4f7ff
   1198c:	strtmi	r9, [r9], -r3, lsl #20
   11990:	strmi	r9, [r3], -r0, lsl #12
   11994:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   11998:	blx	ff94f980 <pclose@plt+0xff94cad8>
   1199c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   119a0:	stfvsp	f3, [r0], #144	; 0x90
   119a4:	strmi	fp, [r4], -r8, lsr #2
   119a8:	mvnsle	r2, r0, lsl #24
   119ac:	rscscc	pc, pc, pc, asr #32
   119b0:	blvs	ff8cb908 <pclose@plt+0xff8c8a60>
   119b4:	svclt	0x0004429a
   119b8:	subsvs	r6, lr, r3, lsr #24
   119bc:			; <UNDEFINED> instruction: 0xf04fd0ce
   119c0:			; <UNDEFINED> instruction: 0xe7cb30ff
   119c4:	ldrbcc	pc, [pc, #79]!	; 11a1b <pclose@plt+0xeb73>	; <UNPREDICTABLE>
   119c8:	ldrb	r4, [sl, sl, lsr #12]
   119cc:	mcr	7, 6, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   119d0:	andeq	r6, r1, r6, lsr r3
   119d4:	andeq	r0, r0, ip, lsr #6
   119d8:	andeq	r6, r1, r8, lsr #6
   119dc:	andeq	r6, r1, ip, lsl r3
   119e0:	andeq	r0, r0, r4, ror r3
   119e4:	andeq	r4, r0, sl, ror #28
   119e8:			; <UNDEFINED> instruction: 0xffffedd3
   119ec:	mvnsmi	lr, #737280	; 0xb4000
   119f0:	bmi	1423438 <pclose@plt+0x1420590>
   119f4:	blmi	1423278 <pclose@plt+0x14203d0>
   119f8:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   119fc:			; <UNDEFINED> instruction: 0xf8df6805
   11a00:			; <UNDEFINED> instruction: 0x4604913c
   11a04:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   11a08:			; <UNDEFINED> instruction: 0x460e44f9
   11a0c:	movwls	r6, #47131	; 0xb81b
   11a10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a18:	rsbsle	r9, r3, r2, lsl #6
   11a1c:	blcs	fecfb0 <pclose@plt+0xfea108>
   11a20:	subscs	sp, r8, r8, ror ip
   11a24:	ldcl	7, cr15, [r6, #-960]!	; 0xfffffc40
   11a28:			; <UNDEFINED> instruction: 0x46212258
   11a2c:			; <UNDEFINED> instruction: 0xf7f04605
   11a30:	stcvs	14, cr14, [r0], #296	; 0x128
   11a34:			; <UNDEFINED> instruction: 0xf7f1b108
   11a38:	stmdavs	r2!, {r3, r6, r7, fp, sp, lr, pc}
   11a3c:	strtvs	r2, [r8], #768	; 0x300
   11a40:	stmib	r4, {r0, r1, r9, fp, sp}^
   11a44:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   11a48:	suble	r6, r2, r3, ror #6
   11a4c:	svclt	0x00092a01
   11a50:	bvs	1829ae4 <pclose@plt+0x1826c3c>
   11a54:	andpl	pc, r0, #1325400064	; 0x4f000000
   11a58:	svclt	0x00084610
   11a5c:			; <UNDEFINED> instruction: 0xf7f06262
   11a60:	stmdbvs	fp!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   11a64:	andcs	r6, r0, #2768896	; 0x2a4000
   11a68:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   11a6c:			; <UNDEFINED> instruction: 0x61a14b34
   11a70:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   11a74:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   11a78:	adcvs	r6, r2, #536870926	; 0x2000000e
   11a7c:			; <UNDEFINED> instruction: 0x63206222
   11a80:			; <UNDEFINED> instruction: 0x6d6d69e8
   11a84:	tsteq	r1, r0, asr #22
   11a88:	mvnvs	r2, r0
   11a8c:	tstcs	r0, r1, lsl #10
   11a90:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   11a94:	stmib	r4, {r2, r8}^
   11a98:			; <UNDEFINED> instruction: 0xf8590102
   11a9c:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   11aa0:	ldrtmi	fp, [r5], -fp, ror #19
   11aa4:	bge	bdfe4 <pclose@plt+0xbb13c>
   11aa8:	andls	r2, r0, #0, 6
   11aac:	stfvse	f2, [r2], #4
   11ab0:	ldrmi	r6, [r0, r0, lsr #24]!
   11ab4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11ab8:	bmi	8c5f88 <pclose@plt+0x8c30e0>
   11abc:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   11ac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11ac4:	subsmi	r9, sl, fp, lsl #22
   11ac8:			; <UNDEFINED> instruction: 0x4628d132
   11acc:	pop	{r0, r2, r3, ip, sp, pc}
   11ad0:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   11ad4:	movwcs	r5, #8192	; 0x2000
   11ad8:	eorvs	r6, r3, r0, ror #4
   11adc:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11ae0:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   11ae4:			; <UNDEFINED> instruction: 0xf846f7ff
   11ae8:	ldrtmi	r4, [r1], -sl, lsr #12
   11aec:	ldmdami	r6, {r0, r1, r9, sl, lr}
   11af0:			; <UNDEFINED> instruction: 0xf7f84478
   11af4:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   11af8:			; <UNDEFINED> instruction: 0x4620b113
   11afc:			; <UNDEFINED> instruction: 0xf868f7ff
   11b00:	strb	r6, [lr, r6, ror #23]
   11b04:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   11b08:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11b0c:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   11b10:	vstrle	d2, [r6, #252]	; 0xfc
   11b14:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   11b18:			; <UNDEFINED> instruction: 0xf7f84478
   11b1c:	strb	pc, [ip, fp, lsl #19]	; <UNPREDICTABLE>
   11b20:	ldm	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11b24:	stmdami	sl, {r0, r9, sl, lr}
   11b28:			; <UNDEFINED> instruction: 0xf7f84478
   11b2c:	strb	pc, [r4, r3, lsl #19]	; <UNPREDICTABLE>
   11b30:	mrc	7, 0, APSR_nzcv, cr0, cr0, {7}
   11b34:	andeq	r6, r1, r2, lsl #5
   11b38:	andeq	r0, r0, ip, lsr #6
   11b3c:	andeq	r6, r1, r4, ror r2
   11b40:	andeq	r0, r0, r4, ror r3
   11b44:			; <UNDEFINED> instruction: 0x000161be
   11b48:	andeq	r4, r0, r8, ror #26
   11b4c:	andeq	r4, r0, r0, lsl sp
   11b50:	andeq	r4, r0, r8, asr #26
   11b54:			; <UNDEFINED> instruction: 0xf7ff2300
   11b58:	svclt	0x0000bf49
   11b5c:	mvnsmi	lr, #737280	; 0xb4000
   11b60:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   11b64:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   11b68:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   11b6c:	strmi	r4, [r7], -r9, ror #22
   11b70:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   11b74:	stmdavs	r4!, {r8, sl, sp}
   11b78:			; <UNDEFINED> instruction: 0xf04f940d
   11b7c:	cfstrdmi	mvd0, [r6], #-0
   11b80:			; <UNDEFINED> instruction: 0xf8539504
   11b84:			; <UNDEFINED> instruction: 0xf8d88004
   11b88:	blcs	1db90 <pclose@plt+0x1ace8>
   11b8c:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   11b90:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   11b94:	tstle	r1, r1, lsl #22
   11b98:	blcs	2cf8c <pclose@plt+0x2a0e4>
   11b9c:	addshi	pc, r9, r0, asr #32
   11ba0:	bmi	179afa8 <pclose@plt+0x1798100>
   11ba4:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   11ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11bac:	subsmi	r9, sl, sp, lsl #22
   11bb0:	addshi	pc, sl, r0, asr #32
   11bb4:	andlt	r4, pc, r8, lsr #12
   11bb8:	mvnshi	lr, #12386304	; 0xbd0000
   11bbc:			; <UNDEFINED> instruction: 0x463c6bfd
   11bc0:			; <UNDEFINED> instruction: 0x6cfcb9dd
   11bc4:			; <UNDEFINED> instruction: 0xf0002c00
   11bc8:	blvs	e31e14 <pclose@plt+0xe2ef6c>
   11bcc:	stc	7, cr15, [lr, #960]	; 0x3c0
   11bd0:			; <UNDEFINED> instruction: 0xf7f06cb8
   11bd4:	ldrtmi	lr, [r8], -ip, lsl #27
   11bd8:			; <UNDEFINED> instruction: 0x46212258
   11bdc:	ldcl	7, cr15, [r2, #-960]!	; 0xfffffc40
   11be0:			; <UNDEFINED> instruction: 0xf7f04620
   11be4:	ldrb	lr, [ip, r4, lsl #27]
   11be8:	svceq	0x0000f1b9
   11bec:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   11bf0:	andle	r4, fp, fp, asr #10
   11bf4:			; <UNDEFINED> instruction: 0xb12c6ce4
   11bf8:	adcmi	r6, lr, #234496	; 0x39400
   11bfc:	stclvs	0, cr13, [r4], #976	; 0x3d0
   11c00:	mvnsle	r2, r0, lsl #24
   11c04:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   11c08:			; <UNDEFINED> instruction: 0xf98af7f8
   11c0c:	suble	r2, r9, r2, lsl #20
   11c10:	cmplt	sp, r0, lsr #24
   11c14:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   11c18:	mrsls	r2, LR_irq
   11c1c:	strmi	r2, [r8, r2, lsl #2]!
   11c20:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11c24:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   11c28:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   11c2c:	adcmi	fp, r7, #3325952	; 0x32c000
   11c30:	andsle	r6, fp, r5, ror #25
   11c34:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   11c38:			; <UNDEFINED> instruction: 0xf7f84478
   11c3c:	vstrvs.16	s31, [r2, #-226]	; 0xffffff1e	; <UNPREDICTABLE>
   11c40:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   11c44:			; <UNDEFINED> instruction: 0xf7fe9203
   11c48:	bls	111aa4 <pclose@plt+0x10ebfc>
   11c4c:	strmi	r4, [r3], -r1, lsr #12
   11c50:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   11c54:			; <UNDEFINED> instruction: 0xf986f7f8
   11c58:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   11c5c:			; <UNDEFINED> instruction: 0xf7f84478
   11c60:			; <UNDEFINED> instruction: 0xf7f0f95f
   11c64:	movwcs	lr, #3396	; 0xd44
   11c68:	strb	r6, [r0, r3, lsr #8]!
   11c6c:	suble	r2, r8, r0, lsl #26
   11c70:			; <UNDEFINED> instruction: 0xf7f06b38
   11c74:	ldcvs	13, cr14, [r8], #240	; 0xf0
   11c78:	ldc	7, cr15, [r8, #-960]!	; 0xfffffc40
   11c7c:			; <UNDEFINED> instruction: 0x46292258
   11c80:			; <UNDEFINED> instruction: 0xf7f04638
   11c84:	strtmi	lr, [r8], -r0, lsr #26
   11c88:	ldc	7, cr15, [r0, #-960]!	; 0xfffffc40
   11c8c:	ldrdcc	pc, [r0], -r8
   11c90:	addle	r2, r5, r0, lsl #22
   11c94:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   11c98:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   11c9c:			; <UNDEFINED> instruction: 0xf7f84478
   11ca0:	ldrb	pc, [lr, -r1, ror #18]!	; <UNPREDICTABLE>
   11ca4:			; <UNDEFINED> instruction: 0xf7fe4620
   11ca8:			; <UNDEFINED> instruction: 0x4605fcfd
   11cac:	blvs	ff9801d4 <pclose@plt+0xff97d32c>
   11cb0:			; <UNDEFINED> instruction: 0xf7f1e7ae
   11cb4:	strmi	lr, [r1], -sl, lsr #16
   11cb8:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   11cbc:			; <UNDEFINED> instruction: 0xf8baf7f8
   11cc0:			; <UNDEFINED> instruction: 0xf7f1e76f
   11cc4:	strmi	lr, [r1], -r2, lsr #16
   11cc8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   11ccc:			; <UNDEFINED> instruction: 0xf8b2f7f8
   11cd0:	blmi	6cba74 <pclose@plt+0x6c8bcc>
   11cd4:	addvs	pc, sl, #64, 4
   11cd8:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   11cdc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11ce0:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   11ce4:	ldm	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ce8:	ldc	7, cr15, [r4, #-960]!	; 0xfffffc40
   11cec:			; <UNDEFINED> instruction: 0xf44f4b16
   11cf0:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   11cf4:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   11cf8:	cmncc	r8, #2030043136	; 0x79000000
   11cfc:			; <UNDEFINED> instruction: 0xf7f14478
   11d00:	ldmdami	r4, {r3, r6, r7, fp, sp, lr, pc}
   11d04:			; <UNDEFINED> instruction: 0xf7f84478
   11d08:	svclt	0x0000f90b
   11d0c:	andeq	r6, r1, r2, lsl r1
   11d10:	andeq	r0, r0, ip, lsr #6
   11d14:	andeq	r6, r1, sl, lsl #2
   11d18:	andeq	r0, r0, r4, ror r3
   11d1c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   11d20:	andeq	r4, r0, sl, lsl #27
   11d24:	andeq	r4, r0, r4, lsr #26
   11d28:	andeq	r4, r0, sl, lsr ip
   11d2c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   11d30:	andeq	r4, r0, r8, ror ip
   11d34:	andeq	r4, r0, r6, lsr #16
   11d38:	andeq	r4, r0, sl, ror #23
   11d3c:	andeq	r5, r0, r4, asr #4
   11d40:	andeq	r4, r0, lr, asr #10
   11d44:	andeq	r4, r0, r2, asr #23
   11d48:	andeq	r5, r0, sl, lsr #4
   11d4c:	andeq	r4, r0, r4, lsr r5
   11d50:			; <UNDEFINED> instruction: 0x00004bb4
   11d54:	andeq	r4, r0, r0, ror #23
   11d58:	ldrblt	r6, [r0, #2051]	; 0x803
   11d5c:	blcs	6096c <pclose@plt+0x5dac4>
   11d60:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   11d64:	strmi	r3, [r4], -sl, lsl #4
   11d68:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   11d6c:			; <UNDEFINED> instruction: 0x6702e9d0
   11d70:	tsteq	r7, r6, asr sl
   11d74:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   11d78:	blvs	8465d4 <pclose@plt+0x84372c>
   11d7c:	adcvs	r1, r1, #22784	; 0x5900
   11d80:	addmi	r5, sl, #192, 24	; 0xc000
   11d84:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   11d88:	movwcc	r3, #4612	; 0x1204
   11d8c:			; <UNDEFINED> instruction: 0xf1426123
   11d90:	cmnvs	r2, r0, lsl #4
   11d94:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   11d98:	adcsmi	r0, r0, #4, 2
   11d9c:	blle	ffaa2488 <pclose@plt+0xffa9f5e0>
   11da0:	rscscc	pc, pc, pc, asr #32
   11da4:	andcs	fp, r1, #208, 26	; 0x3400
   11da8:	ldrmi	r4, [r1], -r0, lsr #12
   11dac:			; <UNDEFINED> instruction: 0xff4af7fe
   11db0:	rscsle	r1, r5, r3, asr #24
   11db4:	andne	lr, sl, #212, 18	; 0x350000
   11db8:	blmi	38bd4c <pclose@plt+0x388ea4>
   11dbc:	adcsvc	pc, r9, #64, 4
   11dc0:	stmdami	sp, {r2, r3, r8, fp, lr}
   11dc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11dc8:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   11dcc:	stmda	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11dd0:	vqdmulh.s<illegal width 8>	d20, d0, d10
   11dd4:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   11dd8:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   11ddc:	cmncc	ip, #2030043136	; 0x79000000
   11de0:			; <UNDEFINED> instruction: 0xf7f14478
   11de4:	stmdami	r8, {r1, r2, r4, r6, fp, sp, lr, pc}
   11de8:			; <UNDEFINED> instruction: 0xf7f84478
   11dec:	svclt	0x0000f899
   11df0:	andeq	r5, r0, ip, asr r1
   11df4:	andeq	r4, r0, r6, ror #8
   11df8:	andeq	r4, r0, r2, lsl #12
   11dfc:	andeq	r5, r0, r6, asr #2
   11e00:	andeq	r4, r0, r0, asr r4
   11e04:	andeq	r4, r0, ip, ror #11
   11e08:	ldrdeq	r4, [r0], -r8
   11e0c:	push	{r0, r1, fp, sp, lr}
   11e10:	blcc	a25d8 <pclose@plt+0x9f730>
   11e14:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   11e18:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   11e1c:	strmi	r2, [r6], -r2, lsl #6
   11e20:	tstmi	r3, #13631488	; 0xd00000
   11e24:	svccs	0x0000d012
   11e28:	strcs	sp, [r0], #-80	; 0xffffffb0
   11e2c:	tstlt	sp, r5
   11e30:	bleq	8fe4c <pclose@plt+0x8cfa4>
   11e34:	adcsmi	r3, ip, #16777216	; 0x1000000
   11e38:			; <UNDEFINED> instruction: 0x4630d012
   11e3c:			; <UNDEFINED> instruction: 0xff8cf7ff
   11e40:	mvnsle	r1, r2, asr #24
   11e44:			; <UNDEFINED> instruction: 0xf04fb964
   11e48:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   11e4c:	adcmi	r2, r7, #0, 8
   11e50:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   11e54:	ldmdbne	r2, {r2, r8, r9, sp}
   11e58:	mvnvc	lr, #68608	; 0x10c00
   11e5c:	movwcs	lr, #18886	; 0x49c6
   11e60:	pop	{r5, r9, sl, lr}
   11e64:	blvs	c7262c <pclose@plt+0xc6f784>
   11e68:	strtmi	r4, [r8], -r2, asr #12
   11e6c:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   11e70:	stc	7, cr15, [r8], #-960	; 0xfffffc40
   11e74:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   11e78:	adcmi	r6, r7, #536870923	; 0x2000000b
   11e7c:	andcs	sp, r1, #3817472	; 0x3a4000
   11e80:			; <UNDEFINED> instruction: 0x46114630
   11e84:	mrc2	7, 6, pc, cr14, cr14, {7}
   11e88:	andsle	r1, r5, r3, asr #24
   11e8c:			; <UNDEFINED> instruction: 0xf805b10d
   11e90:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   11e94:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   11e98:	andcc	lr, sl, #3506176	; 0x358000
   11e9c:	rscle	r4, lr, #805306377	; 0x30000009
   11ea0:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   11ea4:	ldrmi	r1, [r0, #2770]	; 0xad2
   11ea8:	ldrmi	fp, [r0], r8, lsr #30
   11eac:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   11eb0:	strbmi	sp, [r3], #-473	; 0xfffffe27
   11eb4:			; <UNDEFINED> instruction: 0xe7e062b3
   11eb8:	movwcs	lr, #18902	; 0x49d6
   11ebc:	bl	10d830c <pclose@plt+0x10d5464>
   11ec0:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   11ec4:	stccs	3, cr2, [r0], {4}
   11ec8:	ldr	sp, [ip, sl, asr #3]!
   11ecc:			; <UNDEFINED> instruction: 0xe7c7463c
   11ed0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   11ed4:			; <UNDEFINED> instruction: 0xf824f7f8
   11ed8:	andeq	r4, r0, lr, lsl fp
   11edc:	bcs	3f6c4 <pclose@plt+0x3c81c>
   11ee0:	stmdavs	r3, {r0, r6, ip, lr, pc}
   11ee4:	blcs	636fc <pclose@plt+0x60854>
   11ee8:	strmi	sp, [pc], -r8, asr #16
   11eec:	ldrdpl	lr, [r9, -r0]
   11ef0:	addsmi	r6, r5, #798720	; 0xc3000
   11ef4:	ldrmi	fp, [r5], -r8, lsr #30
   11ef8:	addsmi	r1, r5, #368640	; 0x5a000
   11efc:			; <UNDEFINED> instruction: 0x2600d912
   11f00:	bvs	fe909f20 <pclose@plt+0xfe907078>
   11f04:			; <UNDEFINED> instruction: 0xd1232b01
   11f08:	adcvs	r6, r6, #925696	; 0xe2000
   11f0c:	andsle	r4, r5, #-1610612726	; 0xa000000a
   11f10:	tstcs	r0, sl, lsr #12
   11f14:			; <UNDEFINED> instruction: 0xf7fe4620
   11f18:	mulcc	r1, r5, lr
   11f1c:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   11f20:	bne	1496750 <pclose@plt+0x14938a8>
   11f24:	svclt	0x002842aa
   11f28:	ldrmi	r4, [r5], -sl, lsr #12
   11f2c:	blvs	8fe4dc <pclose@plt+0x8fb634>
   11f30:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   11f34:	bl	ff1cfefc <pclose@plt+0xff1cd054>
   11f38:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   11f3c:			; <UNDEFINED> instruction: 0xf04f42aa
   11f40:	svclt	0x00280100
   11f44:	ldrmi	r4, [r5], -sl, lsr #12
   11f48:			; <UNDEFINED> instruction: 0xf04fe7f1
   11f4c:	udf	#13151	; 0x335f
   11f50:			; <UNDEFINED> instruction: 0xf6404b10
   11f54:	ldmdbmi	r0, {r1, r5, r9}
   11f58:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   11f5c:	orrcc	r4, ip, #2030043136	; 0x79000000
   11f60:			; <UNDEFINED> instruction: 0xf7f04478
   11f64:	blmi	3cddc4 <pclose@plt+0x3caf1c>
   11f68:	andseq	pc, r1, #64, 12	; 0x4000000
   11f6c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   11f70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11f74:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   11f78:	svc	0x008af7f0
   11f7c:			; <UNDEFINED> instruction: 0xf6404b0b
   11f80:	stmdbmi	fp, {r1, r4, r9}
   11f84:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   11f88:	orrcc	r4, ip, #2030043136	; 0x79000000
   11f8c:			; <UNDEFINED> instruction: 0xf7f04478
   11f90:	svclt	0x0000ef80
   11f94:	andeq	r4, r0, r6, asr #31
   11f98:	ldrdeq	r4, [r0], -r0
   11f9c:	strdeq	r4, [r0], -ip
   11fa0:			; <UNDEFINED> instruction: 0x00004fb0
   11fa4:			; <UNDEFINED> instruction: 0x000042ba
   11fa8:	andeq	r4, r0, r6, lsr #21
   11fac:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   11fb0:	andeq	r4, r0, r4, lsr #5
   11fb4:	muleq	r0, ip, sl
   11fb8:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   11fbc:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   11fc0:	strmi	r6, [r4], -r3, asr #21
   11fc4:	strmi	r6, [sp], -r2, asr #20
   11fc8:	mulle	r7, r3, r2
   11fcc:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   11fd0:	andcs	r6, r0, r2, lsr #22
   11fd4:	rscvs	r1, r1, #22784	; 0x5900
   11fd8:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   11fdc:	blx	18cffde <pclose@plt+0x18cd136>
   11fe0:	mvnsle	r2, r0, lsl #16
   11fe4:	bvs	18acb78 <pclose@plt+0x18a9cd0>
   11fe8:	blmi	20bfb0 <pclose@plt+0x209108>
   11fec:	subeq	pc, r5, #64, 12	; 0x4000000
   11ff0:	stmdami	r7, {r1, r2, r8, fp, lr}
   11ff4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11ff8:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   11ffc:	svc	0x0048f7f0
   12000:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   12004:			; <UNDEFINED> instruction: 0xff8cf7f7
   12008:	andeq	r4, r0, ip, lsr #30
   1200c:	andeq	r4, r0, r6, lsr r2
   12010:	andeq	r4, r0, r2, lsr #21
   12014:	andeq	r4, r0, sl, ror #20
   12018:	ldrblt	r6, [r0, #2051]!	; 0x803
   1201c:	addlt	r2, r3, r1, lsl #22
   12020:	strmi	fp, [r5], -r2, lsl #31
   12024:			; <UNDEFINED> instruction: 0x460f4616
   12028:	ldmdble	sp, {r0, r8, ip, pc}
   1202c:	bvs	ffabe76c <pclose@plt+0xffabb8c4>
   12030:	adcmi	r6, r2, #108, 20	; 0x6c000
   12034:	strtmi	sp, [r8], -r6, lsl #6
   12038:	blx	d5003a <pclose@plt+0xd4d192>
   1203c:	rscsle	r2, r5, r0, lsl #16
   12040:	ldcllt	0, cr11, [r0, #12]!
   12044:	blvs	a18adc <pclose@plt+0xa15c34>
   12048:			; <UNDEFINED> instruction: 0x463942b4
   1204c:	svclt	0x00284410
   12050:			; <UNDEFINED> instruction: 0x46224634
   12054:	bl	dd001c <pclose@plt+0xdcd174>
   12058:	blne	dacc0c <pclose@plt+0xda9d64>
   1205c:	rscvs	r4, fp, #587202560	; 0x23000000
   12060:	andcs	sp, r0, r6, lsl #2
   12064:	ldcllt	0, cr11, [r0, #12]!
   12068:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   1206c:			; <UNDEFINED> instruction: 0xff58f7f7
   12070:	strb	r4, [r0, r7, lsr #8]!
   12074:	andeq	r4, r0, sl, asr #20
   12078:	svcmi	0x00f8e92d
   1207c:			; <UNDEFINED> instruction: 0xf8dd2903
   12080:	strmi	r8, [r5], -r8, lsr #32
   12084:			; <UNDEFINED> instruction: 0x765cf8df
   12088:			; <UNDEFINED> instruction: 0x461e4692
   1208c:			; <UNDEFINED> instruction: 0xf8d8447f
   12090:			; <UNDEFINED> instruction: 0xf0004000
   12094:	stmdbcs	r4, {r0, r2, r7, pc}
   12098:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   1209c:	andshi	pc, r9, #0
   120a0:			; <UNDEFINED> instruction: 0xf0002905
   120a4:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   120a8:			; <UNDEFINED> instruction: 0xf04fbf18
   120ac:			; <UNDEFINED> instruction: 0xf0000900
   120b0:			; <UNDEFINED> instruction: 0x464880d6
   120b4:	svchi	0x00f8e8bd
   120b8:	blcs	2c3cc <pclose@plt+0x29524>
   120bc:	sbcshi	pc, sp, #0
   120c0:			; <UNDEFINED> instruction: 0xf5b36943
   120c4:	bl	f1ccc <pclose@plt+0xeee24>
   120c8:	vabd.s8	d0, d0, d4
   120cc:			; <UNDEFINED> instruction: 0xf5b78300
   120d0:	svclt	0x00287f00
   120d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   120d8:	adcshi	pc, r0, r0, asr #1
   120dc:	svcvs	0x0080f5b7
   120e0:	addshi	pc, r0, r0, asr #1
   120e4:	orrvs	pc, r0, #1325400064	; 0x4f000000
   120e8:	subseq	r2, fp, sl, lsl #4
   120ec:	addsmi	r4, pc, #17825792	; 0x1100000
   120f0:	andeq	pc, r1, #-2147483648	; 0x80000000
   120f4:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   120f8:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   120fc:	sbchi	pc, r6, #0, 6
   12100:	mvneq	pc, r1, asr #32
   12104:			; <UNDEFINED> instruction: 0xf7ff4650
   12108:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1210c:	adcsmi	fp, ip, #124928	; 0x1e800
   12110:	svclt	0x00284691
   12114:			; <UNDEFINED> instruction: 0x4622463c
   12118:			; <UNDEFINED> instruction: 0x46504631
   1211c:			; <UNDEFINED> instruction: 0xff7cf7ff
   12120:	cmnle	sl, r0, lsl #16
   12124:	blx	fee58e28 <pclose@plt+0xfee55f80>
   12128:			; <UNDEFINED> instruction: 0xf5b7f389
   1212c:	svclt	0x00287f00
   12130:	svceq	0x0000f1b9
   12134:	b	13e31d4 <pclose@plt+0x13e032c>
   12138:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   1213c:	svclt	0x00082f00
   12140:	blcs	1ad48 <pclose@plt+0x17ea0>
   12144:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   12148:			; <UNDEFINED> instruction: 0xf0402b00
   1214c:			; <UNDEFINED> instruction: 0xf5b78282
   12150:			; <UNDEFINED> instruction: 0xf0807f00
   12154:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   12158:			; <UNDEFINED> instruction: 0xf0002800
   1215c:	ldrtmi	r8, [r1], -r2, ror #3
   12160:			; <UNDEFINED> instruction: 0xf7f0463a
   12164:			; <UNDEFINED> instruction: 0xf04feab0
   12168:	cmnvs	pc, r0, lsl #18
   1216c:			; <UNDEFINED> instruction: 0xf5b2e7a1
   12170:			; <UNDEFINED> instruction: 0xf0407f00
   12174:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   12178:			; <UNDEFINED> instruction: 0xf7ff4650
   1217c:	strmi	pc, [r1], sp, asr #30
   12180:			; <UNDEFINED> instruction: 0xf5a7b948
   12184:			; <UNDEFINED> instruction: 0xf8c57700
   12188:	adcsmi	r8, ip, #20
   1218c:	ldrtmi	fp, [ip], -r8, lsr #30
   12190:	sbcle	r2, r7, r0, lsl #24
   12194:			; <UNDEFINED> instruction: 0xf7f0e7bf
   12198:	blx	80d388 <pclose@plt+0x80a4e0>
   1219c:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   121a0:			; <UNDEFINED> instruction: 0xf0002c00
   121a4:			; <UNDEFINED> instruction: 0xf8d08289
   121a8:			; <UNDEFINED> instruction: 0xf1b9901c
   121ac:	cmple	r1, r0, lsl #30
   121b0:	ldrmi	r6, [r7], -r2, asr #16
   121b4:			; <UNDEFINED> instruction: 0x464fb352
   121b8:	adcmi	fp, r2, #134217729	; 0x8000001
   121bc:			; <UNDEFINED> instruction: 0x46504631
   121c0:	strtmi	fp, [r2], -r8, lsr #30
   121c4:			; <UNDEFINED> instruction: 0xf7ff4693
   121c8:	strmi	pc, [r3, #3617]	; 0xe21
   121cc:	mcrrne	13, 5, sp, r3, cr11
   121d0:	strtmi	r6, [r9], -lr, ror #16
   121d4:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   121d8:			; <UNDEFINED> instruction: 0x4603bf18
   121dc:	streq	pc, [r8, #-2271]	; 0xfffff721
   121e0:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   121e4:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   121e8:			; <UNDEFINED> instruction: 0x46224433
   121ec:	mcr2	7, 1, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
   121f0:			; <UNDEFINED> instruction: 0xf8c84648
   121f4:	pop	{ip, sp, lr}
   121f8:			; <UNDEFINED> instruction: 0xf7f08ff8
   121fc:	blx	80d324 <pclose@plt+0x80a47c>
   12200:	str	pc, [pc, r0, lsl #19]
   12204:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   12208:	ldrb	r7, [fp, -r0, lsl #8]!
   1220c:	blcs	ac5c0 <pclose@plt+0xa9718>
   12210:	adchi	pc, ip, r0
   12214:			; <UNDEFINED> instruction: 0xf0002b00
   12218:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   1221c:	eorsle	r2, fp, r0, lsl #16
   12220:			; <UNDEFINED> instruction: 0xf04f28bf
   12224:			; <UNDEFINED> instruction: 0x61ab0300
   12228:	movwcs	sp, #11352	; 0x2c58
   1222c:	rsbvs	r4, r8, r2, lsl #12
   12230:	strb	r6, [r1, fp, ror #1]
   12234:			; <UNDEFINED> instruction: 0xf04f2700
   12238:			; <UNDEFINED> instruction: 0xe7d939ff
   1223c:	stmdacs	r0, {r8, fp, sp, lr}
   12240:			; <UNDEFINED> instruction: 0x81aff000
   12244:			; <UNDEFINED> instruction: 0x46314418
   12248:			; <UNDEFINED> instruction: 0xf04f4622
   1224c:			; <UNDEFINED> instruction: 0xf7f00900
   12250:	stmdbvs	fp!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}^
   12254:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   12258:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   1225c:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12260:			; <UNDEFINED> instruction: 0xf0002b02
   12264:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   12268:	blcs	23cd4 <pclose@plt+0x20e2c>
   1226c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   12270:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12274:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   12278:			; <UNDEFINED> instruction: 0xf0402b00
   1227c:			; <UNDEFINED> instruction: 0x4628815e
   12280:	b	d50248 <pclose@plt+0xd4d3a0>
   12284:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   12288:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   1228c:	bl	fe8a32b0 <pclose@plt+0xfe8a0408>
   12290:	rsbvs	r0, sl, r0, lsl #4
   12294:			; <UNDEFINED> instruction: 0xe7abd190
   12298:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   1229c:	cmple	r2, r0, lsl #22
   122a0:	movwne	lr, #43482	; 0xa9da
   122a4:	eorsle	r4, lr, #-1879048183	; 0x90000009
   122a8:			; <UNDEFINED> instruction: 0x3010f8da
   122ac:			; <UNDEFINED> instruction: 0xf8da1c48
   122b0:	movwcc	r2, #4144	; 0x1030
   122b4:	andscc	pc, r0, sl, asr #17
   122b8:			; <UNDEFINED> instruction: 0x3014f8da
   122bc:	eoreq	pc, r8, sl, asr #17
   122c0:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   122c4:	andscc	pc, r4, sl, asr #17
   122c8:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   122cc:	movwcs	sp, #11270	; 0x2c06
   122d0:	rscvs	r6, fp, r8, rrx
   122d4:	suble	r2, r9, r0, lsl #16
   122d8:	strb	r4, [sp, -r2, lsl #12]!
   122dc:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   122e0:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   122e4:	biceq	pc, r0, #160, 2	; 0x28
   122e8:	rsbvs	r0, fp, fp, lsl r2
   122ec:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   122f0:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   122f4:			; <UNDEFINED> instruction: 0xf8dad22b
   122f8:	mcrrne	0, 1, r2, r1, cr0
   122fc:	eorne	pc, r8, sl, asr #17
   12300:	andcc	r3, r1, #192, 6
   12304:	andscs	pc, r0, sl, asr #17
   12308:			; <UNDEFINED> instruction: 0x2014f8da
   1230c:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   12310:	andeq	pc, r0, #-2147483632	; 0x80000010
   12314:	andscs	pc, r4, sl, asr #17
   12318:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   1231c:	rscvs	r5, r9, r2, lsl ip
   12320:	rsbvs	r4, sl, sl, lsl r4
   12324:	ldrbmi	lr, [r0], -r8, asr #14
   12328:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   1232c:	bicle	r1, ip, r3, asr #24
   12330:			; <UNDEFINED> instruction: 0xf04f48ef
   12334:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   12338:	ldc2l	7, cr15, [ip, #-988]!	; 0xfffffc24
   1233c:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   12340:			; <UNDEFINED> instruction: 0xf000d01d
   12344:	andcs	r0, r1, #31
   12348:	rsbvs	r4, sl, r2, lsl #1
   1234c:			; <UNDEFINED> instruction: 0x4650e734
   12350:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   12354:			; <UNDEFINED> instruction: 0xf0001c41
   12358:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   1235c:	rscvs	r2, fp, r2, lsl #6
   12360:	strmi	r3, [r2], #-704	; 0xfffffd40
   12364:	bcs	2a514 <pclose@plt+0x2766c>
   12368:	svcge	0x0026f47f
   1236c:			; <UNDEFINED> instruction: 0xf987fab7
   12370:	mvnvs	r2, r1, lsl #6
   12374:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   12378:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   1237c:			; <UNDEFINED> instruction: 0xf8dae738
   12380:	blcs	1e408 <pclose@plt+0x1b560>
   12384:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   12388:	addmi	r1, r1, #10
   1238c:			; <UNDEFINED> instruction: 0xf8dad262
   12390:	mcrrne	0, 1, r3, sl, cr0
   12394:	eorcs	pc, r8, sl, asr #17
   12398:			; <UNDEFINED> instruction: 0xf8ca3301
   1239c:			; <UNDEFINED> instruction: 0xf8da3010
   123a0:			; <UNDEFINED> instruction: 0xf1433014
   123a4:			; <UNDEFINED> instruction: 0xf8ca0300
   123a8:			; <UNDEFINED> instruction: 0xf8da3014
   123ac:	mrrcpl	0, 3, r3, sl, cr0
   123b0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   123b4:	b	13e2dc0 <pclose@plt+0x13dff18>
   123b8:	rsbvs	r6, sl, r2, lsl #4
   123bc:			; <UNDEFINED> instruction: 0xf8dad258
   123c0:			; <UNDEFINED> instruction: 0xf1013010
   123c4:			; <UNDEFINED> instruction: 0xf8ca0e01
   123c8:	movwcc	lr, #4136	; 0x1028
   123cc:	andscc	pc, r0, sl, asr #17
   123d0:			; <UNDEFINED> instruction: 0x3014f8da
   123d4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   123d8:	andscc	pc, r4, sl, asr #17
   123dc:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   123e0:			; <UNDEFINED> instruction: 0xf8da5c5b
   123e4:	addmi	r1, r1, #40	; 0x28
   123e8:	andmi	lr, r3, #270336	; 0x42000
   123ec:	subsle	r6, r1, #106	; 0x6a
   123f0:			; <UNDEFINED> instruction: 0x3010f8da
   123f4:	mvfeqs	f7, f1
   123f8:	eor	pc, r8, sl, asr #17
   123fc:			; <UNDEFINED> instruction: 0xf8ca3301
   12400:			; <UNDEFINED> instruction: 0xf8da3010
   12404:			; <UNDEFINED> instruction: 0xf1433014
   12408:			; <UNDEFINED> instruction: 0xf8ca0300
   1240c:			; <UNDEFINED> instruction: 0xf8da3014
   12410:	mrrcpl	0, 3, r3, fp, cr0
   12414:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   12418:	b	10a2e24 <pclose@plt+0x109ff7c>
   1241c:	rsbvs	r2, sl, r3, lsl #4
   12420:			; <UNDEFINED> instruction: 0xf8dad249
   12424:	mcrrne	0, 1, r3, r8, cr0
   12428:	eoreq	pc, r8, sl, asr #17
   1242c:			; <UNDEFINED> instruction: 0xf8ca3301
   12430:			; <UNDEFINED> instruction: 0xf8da3010
   12434:			; <UNDEFINED> instruction: 0xf1433014
   12438:			; <UNDEFINED> instruction: 0xf8ca0300
   1243c:			; <UNDEFINED> instruction: 0xf8da3014
   12440:	mrrcpl	0, 3, r3, r8, cr0
   12444:	movwcs	r4, #8962	; 0x2302
   12448:	rscvs	r6, fp, sl, rrx
   1244c:			; <UNDEFINED> instruction: 0xf47f2a00
   12450:			; <UNDEFINED> instruction: 0xe78baeb3
   12454:			; <UNDEFINED> instruction: 0xf7ff4650
   12458:			; <UNDEFINED> instruction: 0xf8dafc7f
   1245c:	streq	r3, [r2], -r0, lsr #32
   12460:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   12464:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   12468:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   1246c:			; <UNDEFINED> instruction: 0xd3a64281
   12470:			; <UNDEFINED> instruction: 0xf7ff4650
   12474:			; <UNDEFINED> instruction: 0xf8dafc71
   12478:	stmdavs	fp!, {r5, ip}^
   1247c:	vst3.8	{d0-d2}, [r2], r2
   12480:	tstmi	sl, #-268435449	; 0xf0000007
   12484:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   12488:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   1248c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   12490:			; <UNDEFINED> instruction: 0xd3ad4281
   12494:			; <UNDEFINED> instruction: 0xf7ff4650
   12498:			; <UNDEFINED> instruction: 0xf8dafc5f
   1249c:	stmdavs	fp!, {r5, ip}^
   124a0:	addslt	r0, r2, #536870912	; 0x20000000
   124a4:	rsbvs	r4, sl, sl, lsl r3
   124a8:			; <UNDEFINED> instruction: 0xf8dab929
   124ac:			; <UNDEFINED> instruction: 0xf8da002c
   124b0:	addmi	r1, r1, #40	; 0x28
   124b4:			; <UNDEFINED> instruction: 0x4650d3b5
   124b8:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   124bc:	svclt	0x00181c42
   124c0:			; <UNDEFINED> instruction: 0xd1bf686a
   124c4:			; <UNDEFINED> instruction: 0xf04f488b
   124c8:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   124cc:	ldc2	7, cr15, [r2], #988	; 0x3dc
   124d0:	blmi	fe1cbf10 <pclose@plt+0xfe1c9068>
   124d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   124d8:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   124dc:	movwcs	fp, #331	; 0x14b
   124e0:	movwcs	r6, #171	; 0xab
   124e4:	ldrmi	r6, [r9], fp, ror #3
   124e8:	strbmi	r6, [r8], -fp, lsr #2
   124ec:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   124f0:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124f4:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   124f8:	ldrb	r3, [r2, r1, lsl #6]!
   124fc:			; <UNDEFINED> instruction: 0x4622497e
   12500:			; <UNDEFINED> instruction: 0xf04f4618
   12504:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   12508:	blx	3d04e2 <pclose@plt+0x3cd63a>
   1250c:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   12510:	strb	r6, [r6, fp, lsr #1]!
   12514:			; <UNDEFINED> instruction: 0xf04f4879
   12518:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   1251c:	stc2	7, cr15, [sl], {247}	; 0xf7
   12520:	vst1.32	{d30-d32}, [pc :128], r6
   12524:			; <UNDEFINED> instruction: 0xf7ef7000
   12528:	strdvs	lr, [r8, -r6]!
   1252c:			; <UNDEFINED> instruction: 0x4601e617
   12530:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   12534:	ldc2	7, cr15, [r6, #-988]	; 0xfffffc24
   12538:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   1253c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   12540:	ldc2	7, cr15, [r0, #-988]	; 0xfffffc24
   12544:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   12548:	rsble	r2, lr, r0, lsl #22
   1254c:			; <UNDEFINED> instruction: 0x2cbf6944
   12550:			; <UNDEFINED> instruction: 0xf5b4d95f
   12554:	eorle	r5, fp, #3, 30
   12558:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   1255c:	beq	c63da4 <pclose@plt+0xc60efc>
   12560:			; <UNDEFINED> instruction: 0xf7ff31c0
   12564:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   12568:			; <UNDEFINED> instruction: 0xf7f0d059
   1256c:	stmdavs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   12570:	ldmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12574:	stmdami	r4!, {r0, r9, sl, lr}^
   12578:			; <UNDEFINED> instruction: 0xf7f74478
   1257c:			; <UNDEFINED> instruction: 0xf7f0fc5b
   12580:	blx	80cfa0 <pclose@plt+0x80a0f8>
   12584:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   12588:	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1258c:	stmib	r5, {r8, r9, sp}^
   12590:	strbt	r3, [sp], -r4, lsl #6
   12594:			; <UNDEFINED> instruction: 0xf04f485d
   12598:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   1259c:	mcrr2	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
   125a0:	vst1.8	{d30-d32}, [pc :128], r6
   125a4:			; <UNDEFINED> instruction: 0xf7ef7000
   125a8:	stmdbvs	fp!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   125ac:	strb	r6, [r9], -r8, lsr #2
   125b0:			; <UNDEFINED> instruction: 0x461021ff
   125b4:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   125b8:	bicsle	r2, r6, r0, lsl #16
   125bc:	ldrbmi	r0, [r0], -r1, lsr #28
   125c0:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   125c4:	bicsle	r2, r0, r0, lsl #16
   125c8:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   125cc:			; <UNDEFINED> instruction: 0xf7ff4650
   125d0:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   125d4:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   125d8:	ldrbmi	r2, [r0], -r7, lsl #2
   125dc:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   125e0:	bicle	r2, r2, r0, lsl #16
   125e4:	ldrbmi	fp, [r0], -r1, ror #5
   125e8:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   125ec:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   125f0:	movwcs	fp, #7960	; 0x1f18
   125f4:	svceq	0x0000f1b9
   125f8:	movwcs	fp, #3864	; 0xf18
   125fc:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   12600:	ldrbmi	r4, [r0], -r2, lsr #12
   12604:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   12608:			; <UNDEFINED> instruction: 0xf1b94681
   1260c:	adcsle	r0, sl, r0, lsl #30
   12610:	strtmi	lr, [r1], -fp, lsr #15
   12614:			; <UNDEFINED> instruction: 0xf7ff4610
   12618:	strmi	pc, [r1], pc, asr #25
   1261c:	rscslt	lr, r1, #60555264	; 0x39c0000
   12620:			; <UNDEFINED> instruction: 0xf7ff4650
   12624:	strmi	pc, [r1], r9, asr #25
   12628:	bmi	e8c5b4 <pclose@plt+0xe8970c>
   1262c:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   12630:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   12634:	adcscc	r4, r8, #120, 8	; 0x78000000
   12638:	ldc2l	7, cr15, [sl, #-988]!	; 0xfffffc24
   1263c:	vpadd.i8	d20, d0, d22
   12640:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   12644:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   12648:			; <UNDEFINED> instruction: 0x33a84479
   1264c:			; <UNDEFINED> instruction: 0xf7f04478
   12650:	blmi	d4d6d8 <pclose@plt+0xd4a830>
   12654:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   12658:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   1265c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12660:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   12664:	ldc	7, cr15, [r4], {240}	; 0xf0
   12668:	vpmin.s8	d20, d0, d17
   1266c:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   12670:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   12674:			; <UNDEFINED> instruction: 0xf7f732b8
   12678:	bmi	c11bec <pclose@plt+0xc0ed44>
   1267c:	biccc	pc, lr, r0, asr #4
   12680:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   12684:	adcscc	r4, r8, #120, 8	; 0x78000000
   12688:	ldc2l	7, cr15, [r2, #-988]	; 0xfffffc24
   1268c:	vqdmulh.s<illegal width 8>	d20, d0, d28
   12690:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   12694:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   12698:			; <UNDEFINED> instruction: 0x33a84479
   1269c:			; <UNDEFINED> instruction: 0xf7f04478
   126a0:	blmi	acd688 <pclose@plt+0xaca7e0>
   126a4:	adcscc	pc, r3, #64, 4
   126a8:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   126ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   126b0:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   126b4:	bl	ffb5067c <pclose@plt+0xffb4d7d4>
   126b8:			; <UNDEFINED> instruction: 0xf44f4b27
   126bc:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   126c0:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   126c4:			; <UNDEFINED> instruction: 0x33a84479
   126c8:			; <UNDEFINED> instruction: 0xf7f04478
   126cc:	blmi	98d65c <pclose@plt+0x98a7b4>
   126d0:	addscc	pc, r6, #64, 4
   126d4:	stmdami	r5!, {r2, r5, r8, fp, lr}
   126d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   126dc:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   126e0:	bl	ff5d06a8 <pclose@plt+0xff5cd800>
   126e4:	strdeq	r5, [r1], -r0
   126e8:	andeq	r4, r0, r2, ror r9
   126ec:	andeq	r0, r0, r4, ror r3
   126f0:	andeq	r4, r0, sl, lsr #15
   126f4:	andeq	r4, r0, r6, ror #12
   126f8:	andeq	r4, r0, r6, lsl r7
   126fc:	andeq	r4, r0, r2, lsl r7
   12700:	ldrdeq	r4, [r0], -r2
   12704:	andeq	r4, r0, lr, lsl #14
   12708:	andeq	r4, r0, ip, ror #13
   1270c:	andeq	r4, r0, lr, ror #10
   12710:	andeq	r4, r0, lr, ror #17
   12714:	strdeq	r3, [r0], -r8
   12718:	ldrdeq	r4, [r0], -sl
   1271c:	andeq	r3, r0, r4, ror #23
   12720:	muleq	r0, r8, r5
   12724:	andeq	r4, r0, r4, asr #17
   12728:	andeq	r3, r0, lr, asr #23
   1272c:	andeq	r4, r0, r6, ror r5
   12730:			; <UNDEFINED> instruction: 0x000048b0
   12734:			; <UNDEFINED> instruction: 0x00003bba
   12738:	muleq	r0, lr, r8
   1273c:	andeq	r3, r0, r8, lsr #23
   12740:	andeq	r4, r0, sl, lsl #17
   12744:	muleq	r0, r4, fp
   12748:	andeq	r4, r0, r4, lsl r5
   1274c:	andeq	r4, r0, r4, ror r8
   12750:	andeq	r3, r0, lr, ror fp
   12754:	andeq	r4, r0, sl, lsl #10
   12758:	andeq	r4, r0, lr, asr r8
   1275c:	andeq	r3, r0, r8, ror #22
   12760:	andeq	r4, r0, r4, ror #7
   12764:	andeq	r4, r0, r8, asr #16
   12768:	andeq	r3, r0, r2, asr fp
   1276c:	andeq	r4, r0, lr, lsr #9
   12770:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   12774:	addlt	r2, r2, r1, lsl #22
   12778:	strmi	sp, [r4], -ip, lsl #18
   1277c:	tstls	r1, r8, lsl #12
   12780:	stmdb	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12784:	strmi	r9, [r2], -r1, lsl #18
   12788:	andlt	r4, r2, r0, lsr #12
   1278c:			; <UNDEFINED> instruction: 0x4010e8bd
   12790:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   12794:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   12798:	blx	ff0d077e <pclose@plt+0xff0cd8d6>
   1279c:	andeq	r4, r0, lr, ror #9
   127a0:			; <UNDEFINED> instruction: 0x4615b570
   127a4:	addlt	r4, ip, fp, lsl sl
   127a8:			; <UNDEFINED> instruction: 0x46044b1b
   127ac:			; <UNDEFINED> instruction: 0x460e447a
   127b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   127b4:			; <UNDEFINED> instruction: 0xf04f930b
   127b8:	and	r0, r0, r0, lsl #6
   127bc:			; <UNDEFINED> instruction: 0x4620461c
   127c0:			; <UNDEFINED> instruction: 0xff70f7fd
   127c4:			; <UNDEFINED> instruction: 0x6ce3b9b0
   127c8:	mvnsle	r2, r0, lsl #22
   127cc:	ldrtmi	r6, [r0], -r3, ror #21
   127d0:	addsmi	r6, sp, #33792	; 0x8400
   127d4:	ldrmi	fp, [sp], -r8, lsr #30
   127d8:			; <UNDEFINED> instruction: 0xf7ef462a
   127dc:	bmi	40e5b4 <pclose@plt+0x40b70c>
   127e0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   127e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   127e8:	subsmi	r9, sl, fp, lsl #22
   127ec:			; <UNDEFINED> instruction: 0x4628d110
   127f0:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   127f4:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   127f8:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   127fc:			; <UNDEFINED> instruction: 0xf7fe9201
   12800:	bls	90eec <pclose@plt+0x8e044>
   12804:	strmi	r4, [r3], -r9, lsr #12
   12808:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1280c:	blx	fe2507f2 <pclose@plt+0xfe24d94a>
   12810:	svc	0x00a0f7ef
   12814:	ldrdeq	r5, [r1], -r0
   12818:	andeq	r0, r0, ip, lsr #6
   1281c:	muleq	r1, sl, r4
   12820:	andeq	r4, r0, sl, lsr #9
   12824:	mvnsmi	lr, #737280	; 0xb4000
   12828:	blcs	6c85c <pclose@plt+0x699b4>
   1282c:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   12830:	blcs	a4238 <pclose@plt+0xa1390>
   12834:	blvs	fe186ce4 <pclose@plt+0xfe183e3c>
   12838:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   1283c:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   12840:	strmi	r4, [r9], r0
   12844:	cdp	7, 6, cr15, cr6, cr15, {7}
   12848:	strmi	r4, [r6], -pc, lsr #12
   1284c:	adcmi	lr, r5, #9
   12850:	ldrtmi	r4, [r1], -r2, lsl #12
   12854:	svclt	0x00384640
   12858:			; <UNDEFINED> instruction: 0xf7ff4625
   1285c:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   12860:	vst3.8	{d20-d22}, [pc :128], r7
   12864:	ldrtmi	r4, [r1], -r0, lsl #4
   12868:			; <UNDEFINED> instruction: 0xf7ff4648
   1286c:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   12870:	mvnle	r4, r4, lsl #12
   12874:	ldrtmi	fp, [r0], -sp, lsr #18
   12878:	svc	0x0038f7ef
   1287c:	pop	{r3, r4, r5, r9, sl, lr}
   12880:			; <UNDEFINED> instruction: 0x462983f8
   12884:			; <UNDEFINED> instruction: 0xf7fd4630
   12888:	ldrb	pc, [r4, r7, asr #17]!	; <UNPREDICTABLE>
   1288c:			; <UNDEFINED> instruction: 0xf6404b0a
   12890:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   12894:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   12898:	biccc	r4, r8, #2030043136	; 0x79000000
   1289c:			; <UNDEFINED> instruction: 0xf7f04478
   128a0:	blmi	24d488 <pclose@plt+0x24a5e0>
   128a4:	adceq	pc, lr, #64, 12	; 0x4000000
   128a8:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   128ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   128b0:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   128b4:	b	ffb5087c <pclose@plt+0xffb4d9d4>
   128b8:	andeq	r4, r0, sl, lsl #13
   128bc:	muleq	r0, r4, r9
   128c0:	andeq	r4, r0, r0, lsr #9
   128c4:	andeq	r4, r0, r4, ror r6
   128c8:	andeq	r3, r0, lr, ror r9
   128cc:	andeq	r4, r0, sl, asr #8
   128d0:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   128d4:	stmdble	fp, {r0, r8, r9, fp, sp}
   128d8:	strmi	r6, [r4], -r3, asr #25
   128dc:	blvs	ff87edd0 <pclose@plt+0xff87bf28>
   128e0:	strtmi	r2, [r0], -r0, lsl #4
   128e4:			; <UNDEFINED> instruction: 0xf93af7ff
   128e8:	blcs	2dc7c <pclose@plt+0x2add4>
   128ec:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   128f0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   128f4:	blx	5508da <pclose@plt+0x54da32>
   128f8:	andeq	r4, r0, sl, lsl #9
   128fc:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   12900:	blcs	61510 <pclose@plt+0x5e668>
   12904:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   12908:	blcc	a4124 <pclose@plt+0xa127c>
   1290c:	ldmdale	r5, {r0, r8, r9, fp, sp}
   12910:	strmi	r4, [r8], -ip, lsl #12
   12914:			; <UNDEFINED> instruction: 0xffdcf7ff
   12918:	ldrdcs	lr, [fp, -r4]
   1291c:	pop	{r3, r5, r9, sl, lr}
   12920:			; <UNDEFINED> instruction: 0xf7ff4038
   12924:	blmi	301710 <pclose@plt+0x2fe868>
   12928:	andvs	pc, r8, #1325400064	; 0x4f000000
   1292c:	stmdami	fp, {r1, r3, r8, fp, lr}
   12930:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12934:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   12938:	b	fead0900 <pclose@plt+0xfeacda58>
   1293c:			; <UNDEFINED> instruction: 0xf6404b08
   12940:	stmdbmi	r8, {r0, r7, r9}
   12944:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   12948:	bicscc	r4, r4, #2030043136	; 0x79000000
   1294c:			; <UNDEFINED> instruction: 0xf7f04478
   12950:	svclt	0x0000eaa0
   12954:	strdeq	r4, [r0], -r0
   12958:	strdeq	r3, [r0], -sl
   1295c:	andeq	r4, r0, r6, ror r4
   12960:	ldrdeq	r4, [r0], -sl
   12964:	andeq	r3, r0, r4, ror #17
   12968:	andeq	r4, r0, r0, lsr #9
   1296c:	b	14bfb34 <pclose@plt+0x14bcc8c>
   12970:	stmdbvs	r5, {r0, r1, sl}
   12974:	svclt	0x00186981
   12978:	stmibvs	r4, {r0, r9, sl, sp}^
   1297c:	strcs	fp, [r0], -r8, lsl #30
   12980:	stmdbne	r9, {r1, r7, sp, lr}^
   12984:	sbcvs	r6, r3, r2, asr #18
   12988:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1298c:	streq	lr, [r4], #-2882	; 0xfffff4be
   12990:	andcs	r6, r0, #1610612736	; 0x60000000
   12994:	orrvs	r6, r1, r4, asr #3
   12998:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   1299c:	ldrbmi	r2, [r0, -r4, lsl #6]!
   129a0:	blmi	7e5220 <pclose@plt+0x7e2378>
   129a4:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   129a8:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   129ac:	tstls	fp, #1769472	; 0x1b0000
   129b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   129b4:	movwcs	fp, #265	; 0x109
   129b8:	strmi	r6, [r3], -fp
   129bc:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   129c0:	bmi	6471b4 <pclose@plt+0x64430c>
   129c4:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   129c8:	svclt	0x001c4291
   129cc:	mrscs	r2, (UNDEF: 0)
   129d0:	bmi	586a00 <pclose@plt+0x583b58>
   129d4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   129d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   129dc:	subsmi	r9, sl, fp, lsl fp
   129e0:	andslt	sp, sp, r9, lsl r1
   129e4:	blx	150b62 <pclose@plt+0x14dcba>
   129e8:			; <UNDEFINED> instruction: 0x466a6c1b
   129ec:	ldmdavs	r9, {r0, r1, sp}
   129f0:	svc	0x0018f7ef
   129f4:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   129f8:	strb	r0, [sl, ip, lsl #2]!
   129fc:	stmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12a00:			; <UNDEFINED> instruction: 0xf7ef6800
   12a04:			; <UNDEFINED> instruction: 0x4601efb6
   12a08:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   12a0c:	blx	4d09f0 <pclose@plt+0x4cdb48>
   12a10:	mrscs	r2, (UNDEF: 0)
   12a14:			; <UNDEFINED> instruction: 0xf7efe7dd
   12a18:	svclt	0x0000ee9e
   12a1c:	ldrdeq	r5, [r1], -r8
   12a20:	andeq	r0, r0, ip, lsr #6
   12a24:			; <UNDEFINED> instruction: 0xffffddab
   12a28:	andeq	r5, r1, r6, lsr #5
   12a2c:	andeq	r4, r0, lr, lsl r4
   12a30:	stclvs	6, cr4, [r0], {3}
   12a34:	mvnsle	r2, r0, lsl #16
   12a38:	blvs	ff665250 <pclose@plt+0xff6623a8>
   12a3c:	addsmi	r4, r1, #2046820352	; 0x7a000000
   12a40:	ldcvs	15, cr11, [fp], {6}
   12a44:			; <UNDEFINED> instruction: 0xf04f6818
   12a48:			; <UNDEFINED> instruction: 0x477030ff
   12a4c:			; <UNDEFINED> instruction: 0xffffdd35
   12a50:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   12a54:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   12a58:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   12a5c:	tsteq	r1, r4, asr #22
   12a60:	blmi	150bdc <pclose@plt+0x14dd34>
   12a64:	svclt	0x00004770
   12a68:	ldrblt	r6, [r0, #2049]!	; 0x801
   12a6c:			; <UNDEFINED> instruction: 0xf031461e
   12a70:	addlt	r0, r3, r2, lsl #6
   12a74:	ldrmi	r4, [r7], -r4, lsl #12
   12a78:	stclvs	0, cr13, [r2], #120	; 0x78
   12a7c:	andcs	r2, r0, r0, lsl #6
   12a80:			; <UNDEFINED> instruction: 0x61a72100
   12a84:	adcvs	r6, r3, #-2147483591	; 0x80000039
   12a88:			; <UNDEFINED> instruction: 0x63a36223
   12a8c:	smlabteq	r4, r4, r9, lr
   12a90:	smlabteq	r2, r4, r9, lr
   12a94:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   12a98:			; <UNDEFINED> instruction: 0xf7f74478
   12a9c:	vstmiavs	r3!, {s31-s129}
   12aa0:	blvs	ff87ef94 <pclose@plt+0xff87c0ec>
   12aa4:	strtmi	r2, [r0], -r0, lsl #4
   12aa8:			; <UNDEFINED> instruction: 0xf858f7ff
   12aac:	blcs	2de40 <pclose@plt+0x2af98>
   12ab0:	strdcs	sp, [r0], -r7
   12ab4:	ldcllt	0, cr11, [r0, #12]!
   12ab8:	stclvs	6, cr4, [r4], #148	; 0x94
   12abc:	mvnsle	r2, r0, lsl #24
   12ac0:	blvs	ffaa5710 <pclose@plt+0xffaa2868>
   12ac4:	addsmi	r4, sl, #2063597568	; 0x7b000000
   12ac8:	stfvsd	f5, [r9], #-104	; 0xffffff98
   12acc:			; <UNDEFINED> instruction: 0x4633463a
   12ad0:	strls	r6, [r0], #-2056	; 0xfffff7f8
   12ad4:	cdp	7, 12, cr15, cr4, cr15, {7}
   12ad8:	svclt	0x000e3101
   12adc:	svccc	0x00fff1b0
   12ae0:	strtmi	r6, [ip], -ip, ror #5
   12ae4:			; <UNDEFINED> instruction: 0xf7efd1c9
   12ae8:	stmdavs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12aec:	svc	0x0040f7ef
   12af0:	stmdami	r7, {r0, r9, sl, lr}
   12af4:			; <UNDEFINED> instruction: 0xf7f74478
   12af8:			; <UNDEFINED> instruction: 0xf04ff99d
   12afc:			; <UNDEFINED> instruction: 0xe7d930ff
   12b00:	rscscc	pc, pc, pc, asr #32
   12b04:	svclt	0x0000e7d6
   12b08:			; <UNDEFINED> instruction: 0x000043b8
   12b0c:			; <UNDEFINED> instruction: 0xffffdcad
   12b10:	andeq	r4, r0, r8, asr #6
   12b14:	smlabblt	fp, r3, ip, r6
   12b18:			; <UNDEFINED> instruction: 0x47704618
   12b1c:	bllt	feed0b1c <pclose@plt+0xfeecdc74>
   12b20:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   12b24:	stfvsp	f3, [r3], {32}
   12b28:			; <UNDEFINED> instruction: 0x4618b11b
   12b2c:	mvnsle	r2, r0, lsl #16
   12b30:	blvs	ff0648f8 <pclose@plt+0xff061a50>
   12b34:	svclt	0x00064291
   12b38:	andscc	r6, r4, r0, lsl #24
   12b3c:			; <UNDEFINED> instruction: 0x47704618
   12b40:			; <UNDEFINED> instruction: 0xffffdc4f
   12b44:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   12b48:	stfvsp	f3, [r3], {32}
   12b4c:	ldrmi	fp, [r8], -fp, lsr #2
   12b50:	mvnsle	r2, r0, lsl #16
   12b54:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   12b58:	blvs	ff0e4920 <pclose@plt+0xff0e1a78>
   12b5c:			; <UNDEFINED> instruction: 0xd1f94293
   12b60:	andscc	r6, r4, r0, lsl #24
   12b64:	svclt	0x00004770
   12b68:			; <UNDEFINED> instruction: 0xffffdc2b
   12b6c:	andeq	r4, r0, r2, lsr r3
   12b70:			; <UNDEFINED> instruction: 0x4604b570
   12b74:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   12b78:	blmi	5ff0cc <pclose@plt+0x5fc224>
   12b7c:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   12b80:			; <UNDEFINED> instruction: 0xd11e4299
   12b84:	andcs	r4, r0, #32, 12	; 0x2000000
   12b88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12b8c:	svclt	0x00e6f7fe
   12b90:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   12b94:			; <UNDEFINED> instruction: 0xf9e6f7f7
   12b98:	strmi	lr, [sp], -pc, ror #15
   12b9c:			; <UNDEFINED> instruction: 0x21202001
   12ba0:	stmdb	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12ba4:	tstcs	r1, r6, lsr #16
   12ba8:	strmi	r2, [r2], -r0, lsl #6
   12bac:	sbcsvs	r4, r1, r0, lsr #12
   12bb0:	orrsvs	r4, r5, fp, lsl #18
   12bb4:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   12bb8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   12bbc:			; <UNDEFINED> instruction: 0xf7fe6053
   12bc0:	blmi	24281c <pclose@plt+0x23f974>
   12bc4:	andsvs	pc, lr, #1325400064	; 0x4f000000
   12bc8:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   12bcc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12bd0:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   12bd4:	blx	fef50bb8 <pclose@plt+0xfef4dd10>
   12bd8:			; <UNDEFINED> instruction: 0xfffff4f7
   12bdc:	strdeq	r4, [r0], -sl
   12be0:			; <UNDEFINED> instruction: 0xfffff4bf
   12be4:	andeq	r4, r0, r4, asr r3
   12be8:	andeq	r3, r0, lr, asr r6
   12bec:	strdeq	r4, [r0], -lr
   12bf0:	svcmi	0x00f0e92d
   12bf4:			; <UNDEFINED> instruction: 0xf8d1b083
   12bf8:	ldrmi	fp, [r1], r0
   12bfc:	ldrdge	pc, [r0], -r2
   12c00:	movwls	r4, #5658	; 0x161a
   12c04:			; <UNDEFINED> instruction: 0xf38bfabb
   12c08:			; <UNDEFINED> instruction: 0x46046817
   12c0c:	tstls	r0, fp, asr r9
   12c10:	svceq	0x0001f1ba
   12c14:	sadd8mi	fp, sl, r4
   12c18:	andeq	pc, r1, #67	; 0x43
   12c1c:	svccs	0x0001b992
   12c20:	adchi	pc, r0, r0, asr #4
   12c24:	svcvc	0x0080f5b7
   12c28:			; <UNDEFINED> instruction: 0x465846ba
   12c2c:			; <UNDEFINED> instruction: 0xf44fbf28
   12c30:	ldrbmi	r7, [r1], -r0, lsl #21
   12c34:	cdp	7, 7, cr15, cr6, cr15, {7}
   12c38:	strmi	r9, [r3], r0, lsl #22
   12c3c:			; <UNDEFINED> instruction: 0xf8c96018
   12c40:	and	sl, r6, r0
   12c44:	svceq	0x0001f1ba
   12c48:			; <UNDEFINED> instruction: 0xf043bf98
   12c4c:	blcs	13858 <pclose@plt+0x109b0>
   12c50:	bvs	9073f8 <pclose@plt+0x904550>
   12c54:	ldrbmi	r2, [r8], r0, lsl #10
   12c58:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   12c5c:	addsmi	r1, r9, #671088640	; 0x28000000
   12c60:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   12c64:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   12c68:	movwcc	r3, #5377	; 0x1501
   12c6c:	blvs	8eb100 <pclose@plt+0x8e8258>
   12c70:	streq	pc, [r0], -r6, asr #2
   12c74:	cmnvs	r6, r0, lsr #5
   12c78:	mrrcpl	6, 4, r4, fp, cr6
   12c7c:	stmdacs	sl, {r3, r4, r9, sl, lr}
   12c80:	blcc	90ca0 <pclose@plt+0x8ddf8>
   12c84:			; <UNDEFINED> instruction: 0xf10ad014
   12c88:	adcmi	r3, fp, #-67108861	; 0xfc000003
   12c8c:	ssatmi	sp, #17, r6
   12c90:	blcs	2d524 <pclose@plt+0x2a67c>
   12c94:	strtmi	sp, [r0], -r1, ror #1
   12c98:			; <UNDEFINED> instruction: 0xf85ef7ff
   12c9c:	suble	r1, r0, r3, asr #24
   12ca0:	strbmi	r2, [r6], -sl, lsl #16
   12ca4:			; <UNDEFINED> instruction: 0xf105b2c3
   12ca8:			; <UNDEFINED> instruction: 0xf8060501
   12cac:	mvnle	r3, r1, lsl #22
   12cb0:	strtmi	r2, [r8], -r0, lsl #6
   12cb4:	andlt	r7, r3, r3, lsr r0
   12cb8:	svchi	0x00f0e8bd
   12cbc:			; <UNDEFINED> instruction: 0xd01d45ba
   12cc0:	svcvs	0x0080f5ba
   12cc4:	svclt	0x00344658
   12cc8:	orrvc	pc, r0, pc, asr #8
   12ccc:	orrvs	pc, r0, pc, asr #8
   12cd0:	ldrmi	r4, [sl, #1162]!	; 0x48a
   12cd4:	ldrtmi	fp, [sl], r8, lsr #30
   12cd8:			; <UNDEFINED> instruction: 0xf7ef4651
   12cdc:	blls	4e574 <pclose@plt+0x4b6cc>
   12ce0:	andsvs	r1, r8, r6, asr #18
   12ce4:			; <UNDEFINED> instruction: 0xf8c94683
   12ce8:	ldrtmi	sl, [r0], r0
   12cec:			; <UNDEFINED> instruction: 0x4620e7d0
   12cf0:			; <UNDEFINED> instruction: 0xf832f7ff
   12cf4:	andsle	r1, fp, r2, asr #24
   12cf8:	andsle	r2, r9, sl, lsl #16
   12cfc:	blcs	2d590 <pclose@plt+0x2a6e8>
   12d00:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   12d04:	addsmi	r0, r8, #671088640	; 0x28000000
   12d08:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   12d0c:	blvs	859e30 <pclose@plt+0x856f88>
   12d10:			; <UNDEFINED> instruction: 0x61233301
   12d14:	adcvs	r6, r7, #1622016	; 0x18c000
   12d18:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12d1c:	stfpls	f6, [r8], {99}	; 0x63
   12d20:	strbmi	lr, [r6], -sl, ror #15
   12d24:	strtmi	r2, [r8], -r0, lsl #6
   12d28:	andlt	r7, r3, r3, lsr r0
   12d2c:	svchi	0x00f0e8bd
   12d30:	andle	r4, fp, #750780416	; 0x2cc00000
   12d34:	tstcs	sl, r1, lsl #20
   12d38:			; <UNDEFINED> instruction: 0xf8882300
   12d3c:	strtmi	r1, [r8], -r0
   12d40:	movwcs	r6, #19
   12d44:	andlt	r7, r3, r3, lsr r0
   12d48:	svchi	0x00f0e8bd
   12d4c:			; <UNDEFINED> instruction: 0xf6404b0b
   12d50:	stmdbmi	fp, {r0, r5, r9, sp}
   12d54:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   12d58:			; <UNDEFINED> instruction: 0xf5034479
   12d5c:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   12d60:	ldm	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d64:			; <UNDEFINED> instruction: 0xf44f4b08
   12d68:	stmdbmi	r8, {r5, r9, sp, lr}
   12d6c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   12d70:			; <UNDEFINED> instruction: 0xf5034479
   12d74:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   12d78:	stm	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d7c:	andeq	r4, r0, sl, asr #3
   12d80:	ldrdeq	r3, [r0], -r4
   12d84:			; <UNDEFINED> instruction: 0x000041b6
   12d88:			; <UNDEFINED> instruction: 0x000041b2
   12d8c:			; <UNDEFINED> instruction: 0x000034bc
   12d90:	andeq	r4, r0, r6, ror r1
   12d94:			; <UNDEFINED> instruction: 0x4604b538
   12d98:			; <UNDEFINED> instruction: 0x460dbb9a
   12d9c:	bvs	8ff4a8 <pclose@plt+0x8fc600>
   12da0:	bllt	fe4e4628 <pclose@plt+0xfe4e1780>
   12da4:	andne	lr, sl, #212, 18	; 0x350000
   12da8:	bl	fe8a37f4 <pclose@plt+0xfe8a094c>
   12dac:	eorle	r0, ip, #67108864	; 0x4000000
   12db0:	svclt	0x002842ab
   12db4:	ldrmi	r4, [r8], -fp, lsr #12
   12db8:	movwcs	lr, #18900	; 0x49d4
   12dbc:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   12dc0:	adcvs	r1, r1, #1179648	; 0x120000
   12dc4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12dc8:	movwcs	lr, #18884	; 0x49c4
   12dcc:	mvnle	r2, r0, lsl #26
   12dd0:	bvs	ff8c22b8 <pclose@plt+0xff8bf410>
   12dd4:	addsmi	r6, r3, #667648	; 0xa3000
   12dd8:	movweq	lr, #15266	; 0x3ba2
   12ddc:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   12de0:	adcvs	r0, r2, #4, 2
   12de4:	bvs	fe8d90ec <pclose@plt+0xfe8d6244>
   12de8:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12dec:	smlabteq	r4, r4, r9, lr
   12df0:	bl	fe8a3844 <pclose@plt+0xfe8a099c>
   12df4:	mvnsle	r0, #201326592	; 0xc000000
   12df8:			; <UNDEFINED> instruction: 0xf7fe4620
   12dfc:	andcc	pc, r1, sp, lsr #31
   12e00:	bvs	9071a0 <pclose@plt+0x9042f8>
   12e04:	mvnsle	r2, r0, lsl #22
   12e08:			; <UNDEFINED> instruction: 0xf7fee7e3
   12e0c:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   12e10:	sbcsle	r3, sp, r1
   12e14:	bicle	r2, r2, r0, lsl #26
   12e18:	svclt	0x0000e7da
   12e1c:	andeq	r0, r0, r0
   12e20:			; <UNDEFINED> instruction: 0xf0002900
   12e24:	b	fe033324 <pclose@plt+0xfe03047c>
   12e28:	svclt	0x00480c01
   12e2c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   12e30:	tsthi	pc, r0	; <UNPREDICTABLE>
   12e34:	svclt	0x00480003
   12e38:	addmi	r4, fp, #805306372	; 0x30000004
   12e3c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   12e40:			; <UNDEFINED> instruction: 0xf0004211
   12e44:	blx	fecf32d8 <pclose@plt+0xfecf0430>
   12e48:	blx	fec8f85c <pclose@plt+0xfec8c9b4>
   12e4c:	bl	fe84f058 <pclose@plt+0xfe84c1b0>
   12e50:			; <UNDEFINED> instruction: 0xf1c20202
   12e54:	andge	r0, r4, pc, lsl r2
   12e58:	andne	lr, r2, #0, 22
   12e5c:	andeq	pc, r0, pc, asr #32
   12e60:	svclt	0x00004697
   12e64:	andhi	pc, r0, pc, lsr #7
   12e68:	svcvc	0x00c1ebb3
   12e6c:	bl	1042a74 <pclose@plt+0x103fbcc>
   12e70:	svclt	0x00280000
   12e74:	bicvc	lr, r1, #166912	; 0x28c00
   12e78:	svcvc	0x0081ebb3
   12e7c:	bl	1042a84 <pclose@plt+0x103fbdc>
   12e80:	svclt	0x00280000
   12e84:	orrvc	lr, r1, #166912	; 0x28c00
   12e88:	svcvc	0x0041ebb3
   12e8c:	bl	1042a94 <pclose@plt+0x103fbec>
   12e90:	svclt	0x00280000
   12e94:	movtvc	lr, #7075	; 0x1ba3
   12e98:	svcvc	0x0001ebb3
   12e9c:	bl	1042aa4 <pclose@plt+0x103fbfc>
   12ea0:	svclt	0x00280000
   12ea4:	movwvc	lr, #7075	; 0x1ba3
   12ea8:	svcvs	0x00c1ebb3
   12eac:	bl	1042ab4 <pclose@plt+0x103fc0c>
   12eb0:	svclt	0x00280000
   12eb4:	bicvs	lr, r1, #166912	; 0x28c00
   12eb8:	svcvs	0x0081ebb3
   12ebc:	bl	1042ac4 <pclose@plt+0x103fc1c>
   12ec0:	svclt	0x00280000
   12ec4:	orrvs	lr, r1, #166912	; 0x28c00
   12ec8:	svcvs	0x0041ebb3
   12ecc:	bl	1042ad4 <pclose@plt+0x103fc2c>
   12ed0:	svclt	0x00280000
   12ed4:	movtvs	lr, #7075	; 0x1ba3
   12ed8:	svcvs	0x0001ebb3
   12edc:	bl	1042ae4 <pclose@plt+0x103fc3c>
   12ee0:	svclt	0x00280000
   12ee4:	movwvs	lr, #7075	; 0x1ba3
   12ee8:	svcpl	0x00c1ebb3
   12eec:	bl	1042af4 <pclose@plt+0x103fc4c>
   12ef0:	svclt	0x00280000
   12ef4:	bicpl	lr, r1, #166912	; 0x28c00
   12ef8:	svcpl	0x0081ebb3
   12efc:	bl	1042b04 <pclose@plt+0x103fc5c>
   12f00:	svclt	0x00280000
   12f04:	orrpl	lr, r1, #166912	; 0x28c00
   12f08:	svcpl	0x0041ebb3
   12f0c:	bl	1042b14 <pclose@plt+0x103fc6c>
   12f10:	svclt	0x00280000
   12f14:	movtpl	lr, #7075	; 0x1ba3
   12f18:	svcpl	0x0001ebb3
   12f1c:	bl	1042b24 <pclose@plt+0x103fc7c>
   12f20:	svclt	0x00280000
   12f24:	movwpl	lr, #7075	; 0x1ba3
   12f28:	svcmi	0x00c1ebb3
   12f2c:	bl	1042b34 <pclose@plt+0x103fc8c>
   12f30:	svclt	0x00280000
   12f34:	bicmi	lr, r1, #166912	; 0x28c00
   12f38:	svcmi	0x0081ebb3
   12f3c:	bl	1042b44 <pclose@plt+0x103fc9c>
   12f40:	svclt	0x00280000
   12f44:	orrmi	lr, r1, #166912	; 0x28c00
   12f48:	svcmi	0x0041ebb3
   12f4c:	bl	1042b54 <pclose@plt+0x103fcac>
   12f50:	svclt	0x00280000
   12f54:	movtmi	lr, #7075	; 0x1ba3
   12f58:	svcmi	0x0001ebb3
   12f5c:	bl	1042b64 <pclose@plt+0x103fcbc>
   12f60:	svclt	0x00280000
   12f64:	movwmi	lr, #7075	; 0x1ba3
   12f68:	svccc	0x00c1ebb3
   12f6c:	bl	1042b74 <pclose@plt+0x103fccc>
   12f70:	svclt	0x00280000
   12f74:	biccc	lr, r1, #166912	; 0x28c00
   12f78:	svccc	0x0081ebb3
   12f7c:	bl	1042b84 <pclose@plt+0x103fcdc>
   12f80:	svclt	0x00280000
   12f84:	orrcc	lr, r1, #166912	; 0x28c00
   12f88:	svccc	0x0041ebb3
   12f8c:	bl	1042b94 <pclose@plt+0x103fcec>
   12f90:	svclt	0x00280000
   12f94:	movtcc	lr, #7075	; 0x1ba3
   12f98:	svccc	0x0001ebb3
   12f9c:	bl	1042ba4 <pclose@plt+0x103fcfc>
   12fa0:	svclt	0x00280000
   12fa4:	movwcc	lr, #7075	; 0x1ba3
   12fa8:	svccs	0x00c1ebb3
   12fac:	bl	1042bb4 <pclose@plt+0x103fd0c>
   12fb0:	svclt	0x00280000
   12fb4:	biccs	lr, r1, #166912	; 0x28c00
   12fb8:	svccs	0x0081ebb3
   12fbc:	bl	1042bc4 <pclose@plt+0x103fd1c>
   12fc0:	svclt	0x00280000
   12fc4:	orrcs	lr, r1, #166912	; 0x28c00
   12fc8:	svccs	0x0041ebb3
   12fcc:	bl	1042bd4 <pclose@plt+0x103fd2c>
   12fd0:	svclt	0x00280000
   12fd4:	movtcs	lr, #7075	; 0x1ba3
   12fd8:	svccs	0x0001ebb3
   12fdc:	bl	1042be4 <pclose@plt+0x103fd3c>
   12fe0:	svclt	0x00280000
   12fe4:	movwcs	lr, #7075	; 0x1ba3
   12fe8:	svcne	0x00c1ebb3
   12fec:	bl	1042bf4 <pclose@plt+0x103fd4c>
   12ff0:	svclt	0x00280000
   12ff4:	bicne	lr, r1, #166912	; 0x28c00
   12ff8:	svcne	0x0081ebb3
   12ffc:	bl	1042c04 <pclose@plt+0x103fd5c>
   13000:	svclt	0x00280000
   13004:	orrne	lr, r1, #166912	; 0x28c00
   13008:	svcne	0x0041ebb3
   1300c:	bl	1042c14 <pclose@plt+0x103fd6c>
   13010:	svclt	0x00280000
   13014:	movtne	lr, #7075	; 0x1ba3
   13018:	svcne	0x0001ebb3
   1301c:	bl	1042c24 <pclose@plt+0x103fd7c>
   13020:	svclt	0x00280000
   13024:	movwne	lr, #7075	; 0x1ba3
   13028:	svceq	0x00c1ebb3
   1302c:	bl	1042c34 <pclose@plt+0x103fd8c>
   13030:	svclt	0x00280000
   13034:	biceq	lr, r1, #166912	; 0x28c00
   13038:	svceq	0x0081ebb3
   1303c:	bl	1042c44 <pclose@plt+0x103fd9c>
   13040:	svclt	0x00280000
   13044:	orreq	lr, r1, #166912	; 0x28c00
   13048:	svceq	0x0041ebb3
   1304c:	bl	1042c54 <pclose@plt+0x103fdac>
   13050:	svclt	0x00280000
   13054:	movteq	lr, #7075	; 0x1ba3
   13058:	svceq	0x0001ebb3
   1305c:	bl	1042c64 <pclose@plt+0x103fdbc>
   13060:	svclt	0x00280000
   13064:	movweq	lr, #7075	; 0x1ba3
   13068:	svceq	0x0000f1bc
   1306c:	submi	fp, r0, #72, 30	; 0x120
   13070:	b	fe724e38 <pclose@plt+0xfe721f90>
   13074:	svclt	0x00480f00
   13078:	ldrbmi	r4, [r0, -r0, asr #4]!
   1307c:	andcs	fp, r0, r8, lsr pc
   13080:	b	1402c98 <pclose@plt+0x13ffdf0>
   13084:			; <UNDEFINED> instruction: 0xf04070ec
   13088:	ldrbmi	r0, [r0, -r1]!
   1308c:			; <UNDEFINED> instruction: 0xf281fab1
   13090:	andseq	pc, pc, #-2147483600	; 0x80000030
   13094:	svceq	0x0000f1bc
   13098:			; <UNDEFINED> instruction: 0xf002fa23
   1309c:	submi	fp, r0, #72, 30	; 0x120
   130a0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   130a4:			; <UNDEFINED> instruction: 0xf06fbfc8
   130a8:	svclt	0x00b84000
   130ac:	andmi	pc, r0, pc, asr #32
   130b0:	ldmdalt	r6!, {ip, sp, lr, pc}^
   130b4:	rscsle	r2, r4, r0, lsl #18
   130b8:	andmi	lr, r3, sp, lsr #18
   130bc:	mrc2	7, 5, pc, cr3, cr15, {7}
   130c0:			; <UNDEFINED> instruction: 0x4006e8bd
   130c4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   130c8:	smlatbeq	r3, r1, fp, lr
   130cc:	svclt	0x00004770
   130d0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   130d4:	svclt	0x00be2900
   130d8:			; <UNDEFINED> instruction: 0xf04f2000
   130dc:	and	r4, r6, r0, lsl #2
   130e0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   130e4:			; <UNDEFINED> instruction: 0xf06fbf1c
   130e8:			; <UNDEFINED> instruction: 0xf04f4100
   130ec:			; <UNDEFINED> instruction: 0xf00030ff
   130f0:			; <UNDEFINED> instruction: 0xf1adb857
   130f4:	stmdb	sp!, {r3, sl, fp}^
   130f8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   130fc:	blcs	49d28 <pclose@plt+0x46e80>
   13100:			; <UNDEFINED> instruction: 0xf000db1a
   13104:			; <UNDEFINED> instruction: 0xf8ddf853
   13108:	ldmib	sp, {r2, sp, lr, pc}^
   1310c:	andlt	r2, r4, r2, lsl #6
   13110:	submi	r4, r0, #112, 14	; 0x1c00000
   13114:	cmpeq	r1, r1, ror #22
   13118:	blle	6ddd20 <pclose@plt+0x6dae78>
   1311c:			; <UNDEFINED> instruction: 0xf846f000
   13120:	ldrd	pc, [r4], -sp
   13124:	movwcs	lr, #10717	; 0x29dd
   13128:	submi	fp, r0, #4
   1312c:	cmpeq	r1, r1, ror #22
   13130:	bl	18e3a80 <pclose@plt+0x18e0bd8>
   13134:	ldrbmi	r0, [r0, -r3, asr #6]!
   13138:	bl	18e3a88 <pclose@plt+0x18e0be0>
   1313c:			; <UNDEFINED> instruction: 0xf0000343
   13140:			; <UNDEFINED> instruction: 0xf8ddf835
   13144:	ldmib	sp, {r2, sp, lr, pc}^
   13148:	andlt	r2, r4, r2, lsl #6
   1314c:	bl	1863a54 <pclose@plt+0x1860bac>
   13150:	ldrbmi	r0, [r0, -r1, asr #2]!
   13154:	bl	18e3aa4 <pclose@plt+0x18e0bfc>
   13158:			; <UNDEFINED> instruction: 0xf0000343
   1315c:			; <UNDEFINED> instruction: 0xf8ddf827
   13160:	ldmib	sp, {r2, sp, lr, pc}^
   13164:	andlt	r2, r4, r2, lsl #6
   13168:	bl	18e3ab8 <pclose@plt+0x18e0c10>
   1316c:	ldrbmi	r0, [r0, -r3, asr #6]!
   13170:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   13174:	svclt	0x00082900
   13178:	svclt	0x001c2800
   1317c:	mvnscc	pc, pc, asr #32
   13180:	rscscc	pc, pc, pc, asr #32
   13184:	stmdalt	ip, {ip, sp, lr, pc}
   13188:	stfeqd	f7, [r8], {173}	; 0xad
   1318c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   13190:			; <UNDEFINED> instruction: 0xf80cf000
   13194:	ldrd	pc, [r4], -sp
   13198:	movwcs	lr, #10717	; 0x29dd
   1319c:	ldrbmi	fp, [r0, -r4]!
   131a0:			; <UNDEFINED> instruction: 0xf04fb502
   131a4:			; <UNDEFINED> instruction: 0xf7ef0008
   131a8:	vstrlt.16	s28, [r2, #-392]	; 0xfffffe78	; <UNPREDICTABLE>
   131ac:	svclt	0x00084299
   131b0:	push	{r4, r7, r9, lr}
   131b4:			; <UNDEFINED> instruction: 0x46044ff0
   131b8:	andcs	fp, r0, r8, lsr pc
   131bc:			; <UNDEFINED> instruction: 0xf8dd460d
   131c0:	svclt	0x0038c024
   131c4:	cmnle	fp, #1048576	; 0x100000
   131c8:			; <UNDEFINED> instruction: 0x46994690
   131cc:			; <UNDEFINED> instruction: 0xf283fab3
   131d0:	rsbsle	r2, r0, r0, lsl #22
   131d4:			; <UNDEFINED> instruction: 0xf385fab5
   131d8:	rsble	r2, r8, r0, lsl #26
   131dc:			; <UNDEFINED> instruction: 0xf1a21ad2
   131e0:	blx	256a68 <pclose@plt+0x253bc0>
   131e4:	blx	251df4 <pclose@plt+0x24ef4c>
   131e8:			; <UNDEFINED> instruction: 0xf1c2f30e
   131ec:	b	12d4e74 <pclose@plt+0x12d1fcc>
   131f0:	blx	a15e04 <pclose@plt+0xa12f5c>
   131f4:	b	130fe18 <pclose@plt+0x130cf70>
   131f8:	blx	215e0c <pclose@plt+0x212f64>
   131fc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   13200:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   13204:	andcs	fp, r0, ip, lsr pc
   13208:	movwle	r4, #42497	; 0xa601
   1320c:	bl	fed1b218 <pclose@plt+0xfed18370>
   13210:	blx	14240 <pclose@plt+0x11398>
   13214:	blx	84f654 <pclose@plt+0x84c7ac>
   13218:	bl	198fe3c <pclose@plt+0x198cf94>
   1321c:	tstmi	r9, #46137344	; 0x2c00000
   13220:	bcs	23468 <pclose@plt+0x205c0>
   13224:	b	140731c <pclose@plt+0x1404474>
   13228:	b	13d5398 <pclose@plt+0x13d24f0>
   1322c:	b	12157a0 <pclose@plt+0x12128f8>
   13230:	ldrmi	r7, [r6], -fp, asr #17
   13234:	bl	fed4b268 <pclose@plt+0xfed483c0>
   13238:	bl	1953e60 <pclose@plt+0x1950fb8>
   1323c:	ldmne	fp, {r0, r3, r9, fp}^
   13240:	beq	2cdf70 <pclose@plt+0x2cb0c8>
   13244:			; <UNDEFINED> instruction: 0xf14a1c5c
   13248:	cfsh32cc	mvfx0, mvfx1, #0
   1324c:	strbmi	sp, [sp, #-7]
   13250:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   13254:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   13258:	adfccsz	f4, f1, #5.0
   1325c:	blx	187a40 <pclose@plt+0x184b98>
   13260:	blx	950e84 <pclose@plt+0x94dfdc>
   13264:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   13268:	vseleq.f32	s30, s28, s11
   1326c:	blx	959674 <pclose@plt+0x9567cc>
   13270:	b	1111280 <pclose@plt+0x110e3d8>
   13274:			; <UNDEFINED> instruction: 0xf1a2040e
   13278:			; <UNDEFINED> instruction: 0xf1c20720
   1327c:	blx	214b04 <pclose@plt+0x211c5c>
   13280:	blx	14fe90 <pclose@plt+0x14cfe8>
   13284:	blx	150ea8 <pclose@plt+0x14e000>
   13288:	b	110fa98 <pclose@plt+0x110cbf0>
   1328c:	blx	913eb0 <pclose@plt+0x911008>
   13290:	bl	1190ab0 <pclose@plt+0x118dc08>
   13294:	teqmi	r3, #1073741824	; 0x40000000
   13298:	strbmi	r1, [r5], -r0, lsl #21
   1329c:	tsteq	r3, r1, ror #22
   132a0:	svceq	0x0000f1bc
   132a4:	stmib	ip, {r0, ip, lr, pc}^
   132a8:	pop	{r8, sl, lr}
   132ac:	blx	fed37274 <pclose@plt+0xfed343cc>
   132b0:	msrcc	CPSR_, #132, 6	; 0x10000002
   132b4:	blx	fee4d104 <pclose@plt+0xfee4a25c>
   132b8:	blx	fed8fce0 <pclose@plt+0xfed8ce38>
   132bc:	eorcc	pc, r0, #335544322	; 0x14000002
   132c0:	orrle	r2, fp, r0, lsl #26
   132c4:	svclt	0x0000e7f3
   132c8:	mvnsmi	lr, #737280	; 0xb4000
   132cc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   132d0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   132d4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   132d8:	stmdb	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132dc:	blne	1da44d8 <pclose@plt+0x1da1630>
   132e0:	strhle	r1, [sl], -r6
   132e4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   132e8:	svccc	0x0004f855
   132ec:	strbmi	r3, [sl], -r1, lsl #8
   132f0:	ldrtmi	r4, [r8], -r1, asr #12
   132f4:	adcmi	r4, r6, #152, 14	; 0x2600000
   132f8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   132fc:	svclt	0x000083f8
   13300:	ldrdeq	r4, [r1], -r6
   13304:	andeq	r4, r1, ip, asr #15
   13308:	svclt	0x00004770
   1330c:	tstcs	r0, r2, lsl #22
   13310:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   13314:	bllt	ffdd12d8 <pclose@plt+0xffdce430>
   13318:	strdeq	r4, [r1], -r0

Disassembly of section .fini:

0001331c <.fini>:
   1331c:	push	{r3, lr}
   13320:	pop	{r3, pc}
