The error is due to trying to use the "+" operator on std_logic_vector types. In VHDL, std_logic_vector is just an array of bits and does not have arithmetic semantics. Although you included IEEE.numeric_std (which provides arithmetic for unsigned and signed types), the "+" operator is defined only for those typesâ€”not for std_logic_vector.

Why Itâ€™s Occurring:
â€¢ The line "c <= a + b;" is attempting to add a and b directly, but they are std_logic_vector types.
â€¢ There is no definition for operator "+" when its arguments are std_logic_vector.
â€¢ This leads the synthesis (and simulation) tools to report that 0 definitions of operator â€œ+â€ match the operands.

How to Fix It:
Convert the operands to an arithmetic type (typically unsigned or signed) before doing the addition, and then convert the result back to std_logic_vector if needed. For example, if you want to treat the vectors as unsigned numbers, change the assignment to:

  c <= std_logic_vector(unsigned(a) + unsigned(b));

This way, unsigned(a) and unsigned(b) are added using the numeric_std-defined operator for unsigned types, and then the result is cast back to std_logic_vector for assignment to c.

By using the necessary type conversion, the synthesis and simulation tools can find the appropriate definition of the "+" operator, and the error is resolved.

ðŸ” Related Documents:

- source_documents\RTL error analysis.pdf: Verilog HDL provides 30 
different operators
// module
decoder_2x4_df(
output [0:3]   D, 
input              A,B,enable);
assign
D[0] = ~A&~B&enable,
D[1] = ~A&B&enable,
D[2] =  A&~B&enable,
D[3] =  A&B&enable;
endmodule
Symbol
Operation
+
binary addition
-
Binary subtraction
&
Bitwise AND
|
Bitwise OR
^
Bitwise XOR
~
Bitwise NOT
==
Equality
>
Greater than
<
Less than
{  }
Concatenate
? :
Conditional
// module
binary_adder(
output [3:0]   sum, 
output           C_out,
input [3:0]     A,B...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: always @ (A, B, ALU_Sel)
begin
case (ALU_Sel)
3â€™b000
: begin //-- Addition
//-- Sum and Carry Flag
{NZVC[0], Result} Â¼ A + B;
//-- Negative Flag
NZVC[3] Â¼ Result[7];
//-- Zero Flag
if (Result Â¼Â¼ 0)
NZVC[2] Â¼ 1;
else
NZVC[2] Â¼ 0;
//-- Twoâ€™s Comp Overflow Flag
if ( ((A[7]Â¼Â¼0) && (B[7]Â¼Â¼0) && (Result[7] Â¼Â¼ 1)) ||
((A[7]Â¼Â¼1) && (B[7]Â¼Â¼1) && (Result[7] Â¼Â¼ 0)) )
NZVC[1] Â¼ 1;
else
NZVC[1] Â¼ 0;
end
:
//-- other ALU operations go here...
:
default
: begin
Result Â¼ 8â€™hXX;
NZVC
Â¼ 4â€™hX;
end
endcase
end...

- source_documents\Quick Start Guide to Verilog.pdf: made?
F Â¼ {3{4'hA}};
3.1.7
When adding two unsigned vectors of different
sizes using the + numerical operator, what
happens to the smaller vector prior to the
addition?
3.1.8
What operation has the highest precedence
operation in Verilog?
Section
3.2:
Continuous
Assignment
with Logical Operators
3.2.1
Design a Verilog model to implement the
behavior described by the 3-input minterm list
shown in Fig. 3.1. Use continuous assignment
with logical operators. Declare your module...

- source_documents\Quick Start Guide to Verilog.pdf: // Nested conditional statements.
((A Â¼Â¼ 1â€™b0) && (B Â¼Â¼ 1â€™b1)) ? 1â€™bâ€™1 :
//
This models an XOR gate.
((A Â¼Â¼ 1â€™b1) && (B Â¼Â¼ 1â€™b0)) ? 1â€™bâ€™1 :
((A Â¼Â¼ 1â€™b1) && (B Â¼Â¼ 1â€™b1)) ? 1â€™bâ€™0;
F Â¼ ( !C && (!A || B) ) ? 1â€™b1 : 1â€™b0;
// This models the logic expression
//
F Â¼ Câ€™(Aâ€™+B).
3.1.8 Concatenation Operator
In Verilog, the curly brackets (i.e., {}) are used to concatenate multiple signals. The target of this
operation must be the same size of the sum of the sizes of the input arguments.
Example:...

- source_documents\verilog_2001_ref_guide.pdf: always @(a, b, ci)
  sum = a + b + ci;
// In this example, the sensitivity list infers combinational logic,
// (the @* token infers sensitivity to any signal read in the statement or
// statement group which follows it, which are sel, a and b)
always @*
  begin
    if (sel==0) y = a + b;
    else        y = a * b;
  end
// This example using illustrates several programming statements
always @(posedge clk) begin
  casez (opcode)   //casez makes Z a don't care...
