Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca_tb_isim_beh.exe -prj C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca_tb_beh.prj work.z_n_rca_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_setup.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_full_adder.v" into library work
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca.v" into library work
WARNING:HDLCompiler:248 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca.v" Line 36: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca.v" Line 42: Block identifier is required on this block
Analyzing Verilog file "C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module z_setup
Compiling module z_full_adder
Compiling module z_n_rca_default
Compiling module z_n_rca_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Zachary/Documents/GitHub/CSE320-Project-1/project-1-zach/z_n_rca_tb_isim_beh.exe
Fuse Memory Usage: 25848 KB
Fuse CPU Usage: 359 ms
