<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="uio1522946473820" xml:lang="en-us">
  <title class="- topic/title " id="TitleAArch32ProcessorFeatureRegister1_EL1">ID_PFR2_EL1, AArch32
    Processor Feature Register 2, EL1</title>
  <shortdesc class="- topic/shortdesc ">The ID_PFR2_EL1 provides information about the programmers model and architecture extensions supported by the core.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">ID_PFR2_EL1 is a 32-bit register, and is part of the Identification registers functional group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="fig_t3f_k4w_pv">
        <title class="- topic/title ">ID_PFR2_EL1 bit assignments</title>
        <image class="- topic/image " href="axp1531441361654.svg" id="image_blf_k4w_pv" placement="inline">
          <alt class="- topic/alt ">ID_PFR2_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:8]</dt>
          <dd class="- topic/dd "> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "> <term class="- topic/term " outputclass="archterm">RES0</term> </dt>
              <dd class="- topic/dd ">Reserved.</dd>
            </dlentry>
            </dl> </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SSBS, [7:4]</dt>
          <dd class="- topic/dd "> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "> <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph ">1</ph></codeph> </dt>
              <dd class="- topic/dd "> <p class="- topic/p ">AArch32 provides the PSTATE.SSBS mechanism to mark <term keyref="region">region</term>s that are <term class="- topic/term ">Speculative Store Bypassing Safe</term> (SSBS).</p>
              </dd>
            </dlentry>
          </dl> </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CSV3, [3:0]</dt>
          <dd class="- topic/dd "> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "> <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph ">1</ph></codeph> </dt>
              <dd class="- topic/dd "> <p class="- topic/p ">Data loaded under speculation with a permission or domain <term keyref="fault">fault</term> cannot be used to form an address or generate condition codes to be used by instructions newer than the load in the speculative sequence. This is the reset value.</p>
              </dd>
            </dlentry>
            </dl> </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">There are no configuration notes.</p>
          </dd>
        </dlentry>
      </dl>
            
    </section>
    
  </refbody>
</reference>
