#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb 16 09:13:16 2021
# Process ID: 10476
# Current directory: C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.runs/synth_1
# Command line: vivado.exe -log i2c_main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_main.tcl
# Log file: C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.runs/synth_1/i2c_main.vds
# Journal file: C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2c_main.tcl -notrace
Command: synth_design -top i2c_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_main' [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd:36]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/debouncer.vhd:25' bound to instance 'RST_BTN' of component 'debouncer' [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd:98]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/debouncer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/debouncer.vhd:31]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd:254]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'i2c_main' (2#1) [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1028.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.227 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1028.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc]
Finished Parsing XDC File [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2c_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2c_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1036.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for byte_cnt[0]. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 57).
Applied set_property MARK_DEBUG = true for data_scope[0]. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 65).
Applied set_property MARK_DEBUG = true for pack_cnt[0]. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 73).
Applied set_property MARK_DEBUG = true for s_address_scope[0]. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 89).
Applied set_property MARK_DEBUG = true for ack_addr_scope. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 96).
Applied set_property MARK_DEBUG = true for ack_data_scope. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 97).
Applied set_property MARK_DEBUG = true for rw_scope. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 98).
Applied set_property MARK_DEBUG = true for scl_scope. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 99).
Applied set_property MARK_DEBUG = true for sda_scope. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 100).
Applied set_property MARK_DEBUG = true for trigger_flag. (constraint file  C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.srcs/constrs_1/new/i2c_contrs.xdc, line 101).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           wait_next_pck |                              000 |                              000
                    stop |                              001 |                              111
                    idle |                              010 |                              001
                   start |                              011 |                              010
                    read |                              100 |                              011
                 cnt_bit |                              101 |                              101
           wait_next_bit |                              110 |                              100
            read_ack_bit |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 1036.145 ; gain = 7.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 1040.801 ; gain = 12.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     4|
|4     |LUT2   |    31|
|5     |LUT3   |    17|
|6     |LUT4   |     1|
|7     |LUT5   |    15|
|8     |LUT6   |    90|
|9     |FDCE   |     3|
|10    |FDRE   |    88|
|11    |IBUF   |     4|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1053.680 ; gain = 17.535
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1053.680 ; gain = 25.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1053.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1055.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 1055.234 ; gain = 27.008
INFO: [Common 17-1381] The checkpoint 'C:/Bachelor1/i2c/i2c_ILA_final/LogicAnalyzer.runs/synth_1/i2c_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_main_utilization_synth.rpt -pb i2c_main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 09:15:18 2021...
