0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/matta/Documents/2025 Fall/Research/RP_Dev_Par_Lev/verilog-vhdl/test/ADC_ratio/ADC_ratio.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
,,,,,,tb_adc_ratio,,,,,,,,
C:/Users/matta/Documents/2025 Fall/Research/RP_Dev_Par_Lev/verilog-vhdl/test/ADC_ratio/ADC_ratio.srcs/sources_1/new/adc_ratio.v,1764180419,verilog,,C:/Users/matta/Documents/2025 Fall/Research/RP_Dev_Par_Lev/verilog-vhdl/test/ADC_ratio/ADC_ratio.srcs/sim_1/new/sim_adc.v,,adc_ratio,,,,,,,,
