# TCL File Generated by Component Editor 21.1
# Thu Sep 26 17:50:55 CEST 2024
# DO NOT MODIFY


# 
# axi4_lite_count28 "axi4_lite_count28" v1.0
#  2024.09.26.17:50:55
# 28-bit binary counter with an AXI4 Lite interface
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module axi4_lite_count28
# 
set_module_property DESCRIPTION "28-bit binary counter with an AXI4 Lite interface"
set_module_property NAME axi4_lite_count28
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME axi4_lite_count28
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axi4_lite_count28
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axi4_lite_count28.vhd VHDL PATH HDL_source/axi4_lite_count28/axi4_lite_count28.vhd TOP_LEVEL_FILE
add_fileset_file count_28.vhd VHDL PATH HDL_source/axi4_lite_count28/count_28.vhd


# 
# parameters
# 
add_parameter C_S_AXI_DATA_WIDTH INTEGER 32
set_parameter_property C_S_AXI_DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property C_S_AXI_DATA_WIDTH DISPLAY_NAME C_S_AXI_DATA_WIDTH
set_parameter_property C_S_AXI_DATA_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_DATA_WIDTH UNITS None
set_parameter_property C_S_AXI_DATA_WIDTH HDL_PARAMETER true
add_parameter C_S_AXI_ADDR_WIDTH INTEGER 4
set_parameter_property C_S_AXI_ADDR_WIDTH DEFAULT_VALUE 4
set_parameter_property C_S_AXI_ADDR_WIDTH DISPLAY_NAME C_S_AXI_ADDR_WIDTH
set_parameter_property C_S_AXI_ADDR_WIDTH TYPE INTEGER
set_parameter_property C_S_AXI_ADDR_WIDTH UNITS None
set_parameter_property C_S_AXI_ADDR_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point out_leds
# 
add_interface out_leds conduit end
set_interface_property out_leds associatedClock clock
set_interface_property out_leds associatedReset reset
set_interface_property out_leds ENABLED true
set_interface_property out_leds EXPORT_OF ""
set_interface_property out_leds PORT_NAME_MAP ""
set_interface_property out_leds CMSIS_SVD_VARIABLES ""
set_interface_property out_leds SVD_ADDRESS_GROUP ""

add_interface_port out_leds out_leds readdata Output 10


# 
# connection point axi4_lite
# 
add_interface axi4_lite axi4lite end
set_interface_property axi4_lite associatedClock clock
set_interface_property axi4_lite associatedReset reset
set_interface_property axi4_lite readAcceptanceCapability 1
set_interface_property axi4_lite writeAcceptanceCapability 1
set_interface_property axi4_lite combinedAcceptanceCapability 1
set_interface_property axi4_lite readDataReorderingDepth 1
set_interface_property axi4_lite bridgesToMaster ""
set_interface_property axi4_lite ENABLED true
set_interface_property axi4_lite EXPORT_OF ""
set_interface_property axi4_lite PORT_NAME_MAP ""
set_interface_property axi4_lite CMSIS_SVD_VARIABLES ""
set_interface_property axi4_lite SVD_ADDRESS_GROUP ""

add_interface_port axi4_lite axs_s0_AXI_AWADDR awaddr Input "((c_s_axi_addr_width-1)) - (0) + 1"
add_interface_port axi4_lite axs_s0_AXI_AWPROT awprot Input 3
add_interface_port axi4_lite axs_s0_AXI_AWVALID awvalid Input 1
add_interface_port axi4_lite axs_s0_AXI_AWREADY awready Output 1
add_interface_port axi4_lite axs_s0_AXI_WDATA wdata Input "((c_s_axi_data_width-1)) - (0) + 1"
add_interface_port axi4_lite axs_s0_AXI_WSTRB wstrb Input "(((c_s_axi_data_width/8)-1)) - (0) + 1"
add_interface_port axi4_lite axs_s0_AXI_WVALID wvalid Input 1
add_interface_port axi4_lite axs_s0_AXI_WREADY wready Output 1
add_interface_port axi4_lite axs_s0_AXI_BRESP bresp Output 2
add_interface_port axi4_lite axs_s0_AXI_BVALID bvalid Output 1
add_interface_port axi4_lite axs_s0_AXI_BREADY bready Input 1
add_interface_port axi4_lite axs_s0_AXI_ARADDR araddr Input "((c_s_axi_addr_width-1)) - (0) + 1"
add_interface_port axi4_lite axs_s0_AXI_ARPROT arprot Input 3
add_interface_port axi4_lite axs_s0_AXI_ARVALID arvalid Input 1
add_interface_port axi4_lite axs_s0_AXI_ARREADY arready Output 1
add_interface_port axi4_lite axs_s0_AXI_RDATA rdata Output "((c_s_axi_data_width-1)) - (0) + 1"
add_interface_port axi4_lite axs_s0_AXI_RRESP rresp Output 2
add_interface_port axi4_lite axs_s0_AXI_RVALID rvalid Output 1
add_interface_port axi4_lite axs_s0_AXI_RREADY rready Input 1

