// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// when one input changes, change output
// automatics preserve everything you were asked to do last time

endmodule
