module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 2, // ç»„åœ°ï¿?????é•¿åº¦ï¼Œå†³å®šäº†ï¿?????å…±æœ‰2^3=8ï¿?????
    parameter  TAG_ADDR_LEN  = 7, // tagé•¿åº¦
    parameter  WAY_CNT       = 10  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨ï¿?????
)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡ï¿?????
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œï¿?????æ¬¡è¯»ï¿?????ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡ï¿?????
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿?????ä¸ªword
);

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§ï¿?????=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿ï¿?????

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ï¿????? word çš„æ•°é‡ï¼Œï¿????? 2^LINE_ADDR_LEN ä¸ªword ï¿????? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ï¿?????å…±æœ‰å¤šå°‘ç»„ï¼Œï¿????? 2^SET_ADDR_LEN ä¸ªç»„

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªç»„ï¼ŒWAY_CNTä¸ªlineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªvalid(æœ‰æ•ˆï¿?????)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZE*WAY_CNTä¸ªdirty(è„ä½)
reg [     WAY_CNT-1:0] way_addr;        // è®°å½•hitçš„ç»„åœ°å€
reg [     WAY_CNT-1:0] way_hit;         // è®°å½•ç»„æ˜¯å¦hit

wire [              2-1:0]   word_addr;         // å°†è¾“å…¥åœ°ï¿?????addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨ï¿?????
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;
wire [        WAY_CNT-1:0]  index_addr;         // è®°å½•æ¢å‡ºå…¥çš„ç»„å†…åœ°å€ï¼Œé‡‡ç”¨ä¸åŒç­–ç•¥æ”¹ï¿?????

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶ï¿½?ï¿½æœºçš„çŠ¶æ€å®šï¿?????
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œï¿?????

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
reg  [        WAY_CNT-1:0] mem_rd_index_addr = 0;     // æ¢å…¥æ¢å‡ºçš„memç»„å†…åœ°å€
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];

wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡ï¿?????

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0;

always @ (*) begin    // åˆ¤æ–­è¾“å…¥çš„address æ˜¯å¦ï¿????? cache ä¸­æŸï¿?????è·¯å‘½ä¸­å¹¶è®°å½•ä¿¡æ¯
    for (integer i = 0; i < WAY_CNT; i = i+1 ) begin
        if (valid[set_addr][i] && cache_tags[set_addr][i]==tag_addr) begin
            way_hit[i] <= 1;
            way_addr <= i;
        end
        else begin
            way_hit[i] <= 0;
        end
    end
end

always @(*) begin               // æ ¹æ®æ˜¯å¦å‘½ä¸­è¿”å›cache_hitä¿¡æ¯
    if (way_hit) cache_hit <= 1;
    else cache_hit <= 0;
end


// implement FIFO
reg [WAY_CNT-1:0] FIFOQueue [SET_SIZE][WAY_CNT];    //FIFOé˜Ÿåˆ—å¯„å­˜ï¿?????
reg [WAY_CNT-1:0] FIFO_addr;            //FIFOäº§ç”Ÿçš„way_addrï¼Œå¯ä»¥ç”¨äºcache
reg [WAY_CNT-1:0] Front [SET_SIZE];     //é˜Ÿå¤´ä¿¡æ¯
reg [WAY_CNT-1:0] Rear  [SET_SIZE];     //é˜Ÿå°¾ä¿¡æ¯
reg flag;

initial begin
    for (integer i = 0;i < SET_SIZE;i++) begin
        Front[i] = 0;
        Rear[i] = 0;
    end
end

always @ (*) begin
    if (cache_stat == IDLE && !cache_hit && (rd_req | wr_req)) begin // ï¿?????è¦è¯»æˆ–ï¿½?ï¿½å†™
        flag = 0;
        for (integer i = 0;i < WAY_CNT;i++) begin
            if (!flag && !valid[set_addr][i]) begin     // è¿™ä¸€è·¯æœ‰ç©ºçš„åœ°å€ï¼Œå¯ä»¥ç›´æ¥ä½¿ï¿?????
                flag = 1;
                FIFO_addr = i;
            end
        end
        if (!flag) begin                       // ï¿?????æœ‰ä½éƒ½æœ‰æ•ˆï¼Œé‚£ä¹ˆä¿®æ”¹é˜Ÿå¤´é˜Ÿå°¾ï¼Œåˆ†é…ä¸€ä¸ªé˜Ÿå¤´ä½ï¿?????
            FIFO_addr = FIFOQueue[set_addr][Front[set_addr]];   // ç­‰äºé˜Ÿå¤´åœ°å€ï¼ˆç›¸å½“äºæŠŠé˜Ÿå¤´ç§»é™¤ï¼‰
            if (Front[set_addr] != Rear[set_addr])              // é˜Ÿå¤´ä¸æ˜¯é˜Ÿå°¾ï¼Œé‚£ä¹ˆè¯´æ˜é˜Ÿåˆ—é‡Œæ˜¯æœ‰æ•°æ®çš„ï¼Œæ›´æ–°é˜Ÿå¤´ä½ç½®
                Front[set_addr] = (Front[set_addr] + 1) % WAY_CNT;
        end
    end
    else if (cache_stat == SWAP_IN_OK) begin // å°†æ¢å…¥çš„åœ°å€åŠ å…¥é˜Ÿåˆ—ï¼Œæ›´æ–°é˜Ÿå¤´é˜Ÿï¿?????
        FIFOQueue[mem_rd_set_addr][Rear[mem_rd_set_addr]] = mem_rd_index_addr;
        Rear[mem_rd_set_addr] = (Rear[mem_rd_set_addr] + 1) % WAY_CNT;
    end
end

// implement LRU
reg [31:0] Usage [SET_SIZE][WAY_CNT];   // è®°å½•ä½¿ç”¨æ¬¡æ•°
reg [WAY_CNT-1:0] LRU_addr;             // LRUäº§ç”Ÿçš„æ¢å…¥åœ°ï¿?????
integer max;

initial begin
    for (integer i = 0;i < SET_SIZE;i++) begin
        for (integer j = 0;j < WAY_CNT;j++) begin
            Usage[i][j] = 0;
        end
    end
end

always @ (posedge clk or posedge rst) begin
    if (rst) begin
        for (integer i = 0;i < SET_SIZE;i++) begin
            for (integer j = 0;j < WAY_CNT;j++) 
                Usage[i][j] = 0;
        end
    end
    else begin ///
        if (cache_stat == IDLE && cache_hit && (rd_req || wr_req)) begin
            for (integer i = 0;i < SET_SIZE;i++) begin  // ï¿?????å§‹æ—¶ï¼Œå¯¹æ¯ä¸€ä¸ªæ•°çš„æœªä½¿ç”¨æ¬¡æ•°+1
                for (integer j = 0;j < WAY_CNT;j++) 
                    Usage[i][j] = Usage[i][j] + 1;
            end
        end
        max = 0;
        for (integer i = 0;i < WAY_CNT;i++) begin
            if (max <= Usage[set_addr][i]) begin
                max = Usage[set_addr][i];      // æ‰¾åˆ°ï¿?????ä¹…ä¸ç”¨çš„åœ°å€å°†å®ƒæ¸…é™¤
                LRU_addr = i;
            end
        end
        if (cache_stat == IDLE && cache_hit && (rd_req || wr_req)) // å‘½ä¸­äº†ä»¥ååº”å½“å°†è¯¥å¤„è®¾ç½®ï¿?????0
            Usage[set_addr][way_addr] = 0;
        else if (cache_stat == SWAP_IN_OK) // æ¢å…¥çš„åœ°ï¿?????å¯¹åº”çš„ä½¿ç”¨åº”å½“æ˜¯ï¿?????å°‘çš„
            Usage[mem_rd_set_addr][mem_rd_index_addr] = 0;
    end
end

assign index_addr = FIFO_addr;

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin                      // åˆå§‹åŒ–ï¼Œå¦‚æœrstï¼Œåˆ™å°†validå’Œdirtyç½®ä¸º0
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) begin
            for (integer j = 0; j < WAY_CNT; j++) begin
                dirty[i][j] = 1'b0;
                valid[i][j] = 1'b0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr,mem_rd_index_addr} <= 0;
        rd_data <= 0;
    end else begin
        case(cache_stat)
        IDLE:       begin                       // å‡†å¤‡å°±ç»ª
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][way_addr][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][way_addr][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°ï¿?????
                                dirty[set_addr][way_addr] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ï¿?????
                            end 
                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢ï¿?????
                                if(valid[set_addr][index_addr] & dirty[set_addr][index_addr]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][index_addr], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][index_addr];
                                end else begin                                   // åä¹‹ï¼Œä¸ï¿?????è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr,mem_rd_index_addr} <= {tag_addr, set_addr,index_addr};
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][mem_rd_index_addr][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][mem_rd_index_addr] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][mem_rd_index_addr] <= 1'b1;
                        dirty     [mem_rd_set_addr][mem_rd_index_addr] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶ï¿½??
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // ï¿????? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ï¿?????(IDLE)çŠ¶ï¿½?ï¿½ï¼Œæˆ–ï¿½?ï¿½æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ï¿?????
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);


endmodule