
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /scratch/vsgirelli/ChampSim/trabalho_traces//454.calculix-460B.champsimtrace.xz
CPU 0 L1D next line prefetcher
L2C Signature Path Prefetcher
Initialize DRRIP state
Assign rand_sets[0]: 454  LLC: 2048
rand_sets[0]: 454
Assign rand_sets[1]: 1662  LLC: 2048
rand_sets[1]: 1662
Assign rand_sets[2]: 1921  LLC: 2048
rand_sets[2]: 1921
Assign rand_sets[3]: 1131  LLC: 2048
rand_sets[3]: 1131
Assign rand_sets[4]: 331  LLC: 2048
rand_sets[4]: 331
Assign rand_sets[5]: 1531  LLC: 2048
rand_sets[5]: 1531
Assign rand_sets[6]: 482  LLC: 2048
rand_sets[6]: 482
Assign rand_sets[7]: 1275  LLC: 2048
rand_sets[7]: 1275
Assign rand_sets[8]: 1876  LLC: 2048
rand_sets[8]: 1876
Assign rand_sets[9]: 2038  LLC: 2048
rand_sets[9]: 2038
Assign rand_sets[10]: 701  LLC: 2048
rand_sets[10]: 701
Assign rand_sets[11]: 479  LLC: 2048
rand_sets[11]: 479
Assign rand_sets[12]: 892  LLC: 2048
rand_sets[12]: 892
Assign rand_sets[13]: 1820  LLC: 2048
rand_sets[13]: 1820
Assign rand_sets[14]: 1505  LLC: 2048
rand_sets[14]: 1505
Assign rand_sets[15]: 1159  LLC: 2048
rand_sets[15]: 1159
Assign rand_sets[16]: 513  LLC: 2048
rand_sets[16]: 513
Assign rand_sets[17]: 703  LLC: 2048
rand_sets[17]: 703
Assign rand_sets[18]: 561  LLC: 2048
rand_sets[18]: 561
Assign rand_sets[19]: 990  LLC: 2048
rand_sets[19]: 990
Assign rand_sets[20]: 342  LLC: 2048
rand_sets[20]: 342
Assign rand_sets[21]: 882  LLC: 2048
rand_sets[21]: 882
Assign rand_sets[22]: 15  LLC: 2048
rand_sets[22]: 15
Assign rand_sets[23]: 71  LLC: 2048
rand_sets[23]: 71
Assign rand_sets[24]: 1127  LLC: 2048
rand_sets[24]: 1127
Assign rand_sets[25]: 1382  LLC: 2048
rand_sets[25]: 1382
Assign rand_sets[26]: 647  LLC: 2048
rand_sets[26]: 647
Assign rand_sets[27]: 857  LLC: 2048
rand_sets[27]: 857
Assign rand_sets[28]: 1450  LLC: 2048
rand_sets[28]: 1450
Assign rand_sets[29]: 1160  LLC: 2048
rand_sets[29]: 1160
Assign rand_sets[30]: 1852  LLC: 2048
rand_sets[30]: 1852
Assign rand_sets[31]: 1881  LLC: 2048
rand_sets[31]: 1881
Assign rand_sets[32]: 1770  LLC: 2048
rand_sets[32]: 1770
Assign rand_sets[33]: 1622  LLC: 2048
rand_sets[33]: 1622
Assign rand_sets[34]: 275  LLC: 2048
rand_sets[34]: 275
Assign rand_sets[35]: 635  LLC: 2048
rand_sets[35]: 635
Assign rand_sets[36]: 466  LLC: 2048
rand_sets[36]: 466
Assign rand_sets[37]: 1413  LLC: 2048
rand_sets[37]: 1413
Assign rand_sets[38]: 417  LLC: 2048
rand_sets[38]: 417
Assign rand_sets[39]: 472  LLC: 2048
rand_sets[39]: 472
Assign rand_sets[40]: 1340  LLC: 2048
rand_sets[40]: 1340
Assign rand_sets[41]: 852  LLC: 2048
rand_sets[41]: 852
Assign rand_sets[42]: 1365  LLC: 2048
rand_sets[42]: 1365
Assign rand_sets[43]: 47  LLC: 2048
rand_sets[43]: 47
Assign rand_sets[44]: 823  LLC: 2048
rand_sets[44]: 823
Assign rand_sets[45]: 686  LLC: 2048
rand_sets[45]: 686
Assign rand_sets[46]: 1637  LLC: 2048
rand_sets[46]: 1637
Assign rand_sets[47]: 1115  LLC: 2048
rand_sets[47]: 1115
Assign rand_sets[48]: 986  LLC: 2048
rand_sets[48]: 986
Assign rand_sets[49]: 258  LLC: 2048
rand_sets[49]: 258
Assign rand_sets[50]: 633  LLC: 2048
rand_sets[50]: 633
Assign rand_sets[51]: 920  LLC: 2048
rand_sets[51]: 920
Assign rand_sets[52]: 204  LLC: 2048
rand_sets[52]: 204
Assign rand_sets[53]: 227  LLC: 2048
rand_sets[53]: 227
Assign rand_sets[54]: 1818  LLC: 2048
rand_sets[54]: 1818
Assign rand_sets[55]: 886  LLC: 2048
rand_sets[55]: 886
Assign rand_sets[56]: 1422  LLC: 2048
rand_sets[56]: 1422
Assign rand_sets[57]: 607  LLC: 2048
rand_sets[57]: 607
Assign rand_sets[58]: 217  LLC: 2048
rand_sets[58]: 217
Assign rand_sets[59]: 1945  LLC: 2048
rand_sets[59]: 1945
Assign rand_sets[60]: 143  LLC: 2048
rand_sets[60]: 143
Assign rand_sets[61]: 1311  LLC: 2048
rand_sets[61]: 1311
Assign rand_sets[62]: 319  LLC: 2048
rand_sets[62]: 319
Assign rand_sets[63]: 1846  LLC: 2048
rand_sets[63]: 1846
LLC Next Line Prefetcher

Warmup complete CPU 0 instructions: 5000001 cycles: 1516172 (Simulation time: 0 hr 0 min 12 sec) 

Heartbeat CPU 0 instructions: 10000001 cycles: 4198387 heartbeat IPC: 2.38187 cumulative IPC: 1.86413 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 9345518 heartbeat IPC: 1.94283 cumulative IPC: 1.91587 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14552676 heartbeat IPC: 1.92043 cumulative IPC: 1.91769 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 19710581 heartbeat IPC: 1.93877 cumulative IPC: 1.92367 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24851088 heartbeat IPC: 1.94533 cumulative IPC: 1.92844 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 30083713 heartbeat IPC: 1.91109 cumulative IPC: 1.92526 (Simulation time: 0 hr 1 min 33 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 37404749 heartbeat IPC: 1.36593 cumulative IPC: 1.81116 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 45322019 heartbeat IPC: 1.26306 cumulative IPC: 1.7121 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 51544585 heartbeat IPC: 1.60705 cumulative IPC: 1.69903 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 56649292 heartbeat IPC: 1.95898 cumulative IPC: 1.7231 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 61824184 heartbeat IPC: 1.93241 cumulative IPC: 1.74106 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 67042773 heartbeat IPC: 1.91623 cumulative IPC: 1.75501 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 72294878 heartbeat IPC: 1.904 cumulative IPC: 1.76607 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 77505840 heartbeat IPC: 1.91903 cumulative IPC: 1.77656 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 82632287 heartbeat IPC: 1.95067 cumulative IPC: 1.78756 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 160000002 cycles: 87833625 heartbeat IPC: 1.92258 cumulative IPC: 1.7957 (Simulation time: 0 hr 4 min 11 sec) 
Heartbeat CPU 0 instructions: 170000001 cycles: 93043164 heartbeat IPC: 1.91956 cumulative IPC: 1.80275 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 98241839 heartbeat IPC: 1.92357 cumulative IPC: 1.80924 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 103415618 heartbeat IPC: 1.93282 cumulative IPC: 1.81552 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 108638027 heartbeat IPC: 1.91483 cumulative IPC: 1.82036 (Simulation time: 0 hr 5 min 11 sec) 
Finished CPU 0 instructions: 200000001 cycles: 109757094 cumulative IPC: 1.82221 (Simulation time: 0 hr 5 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82221 instructions: 200000001 cycles: 109757094
L1D TOTAL     ACCESS:   75123205  HIT:   72570683  MISS:    2552522
L1D LOAD      ACCESS:   35877418  HIT:   35522194  MISS:     355224
L1D RFO       ACCESS:    5145832  HIT:    5111816  MISS:      34016
L1D PREFETCH  ACCESS:   34099955  HIT:   31936673  MISS:    2163282
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   37078779  ISSUED:   36757170  USEFUL:    2175672  USELESS:      40516
L1D AVERAGE MISS LATENCY: 23.2913 cycles
L1I TOTAL     ACCESS:   34067065  HIT:   34066480  MISS:        585
L1I LOAD      ACCESS:   34066783  HIT:   34066427  MISS:        356
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:        282  HIT:         53  MISS:        229
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:        730  ISSUED:        730  USEFUL:        145  USELESS:         40
L1I AVERAGE MISS LATENCY: 109.207 cycles
L2C TOTAL     ACCESS:    3452920  HIT:    2546132  MISS:     906788
L2C LOAD      ACCESS:     296415  HIT:     210819  MISS:      85596
L2C RFO       ACCESS:      34005  HIT:       3754  MISS:      30251
L2C PREFETCH  ACCESS:    2615452  HIT:    1827186  MISS:     788266
L2C WRITEBACK ACCESS:     507048  HIT:     504373  MISS:       2675
L2C PREFETCH  REQUESTED:    3144193  ISSUED:    2887531  USEFUL:      20442  USELESS:     772222
L2C AVERAGE MISS LATENCY: 40.3973 cycles
LLC TOTAL     ACCESS:    3732456  HIT:    3507376  MISS:     225080
LLC LOAD      ACCESS:      82335  HIT:      66795  MISS:      15540
LLC RFO       ACCESS:      30250  HIT:      19216  MISS:      11034
LLC PREFETCH  ACCESS:    3356995  HIT:    3159136  MISS:     197859
LLC WRITEBACK ACCESS:     262876  HIT:     262229  MISS:        647
LLC PREFETCH  REQUESTED:    2635422  ISSUED:    2584471  USEFUL:      19551  USELESS:     160720
LLC AVERAGE MISS LATENCY: 141.456 cycles
Major fault: 0 Minor fault: 3314
CPU 0 L1D next line prefetcher final stats

L2C Signature Path Prefetcher final stats
LLC Next Line Prefetcher Final Stats: none

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     133062  ROW_BUFFER_MISS:      91340
 DBUS_CONGESTED:      98465
 WQ ROW_BUFFER_HIT:      19188  ROW_BUFFER_MISS:      38643  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8864% MPKI: 0.05845 Average ROB Occupancy at Mispredict: 30.7077

Branch types
NOT_BRANCH: 189712435 94.8562%
BRANCH_DIRECT_JUMP: 97617 0.0488085%
BRANCH_INDIRECT: 18 9e-06%
BRANCH_CONDITIONAL: 9959746 4.97987%
BRANCH_DIRECT_CALL: 114922 0.057461%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 114922 0.057461%
BRANCH_OTHER: 0 0%

