Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: bcd_to_7_segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bcd_to_7_segment.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bcd_to_7_segment"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : bcd_to_7_segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/refresh_counter.v" into library work
Parsing module <refresh_counter>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/clock_divider_10khz.v" into library work
Parsing module <clock_divider_10khz>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/bcd_to_cathode.v" into library work
Parsing module <bcd_to_cathode>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v" into library work
Parsing module <BCD_control>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/anode_control.v" into library work
Parsing module <anode_control>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/bcd_to_7_segment.v" into library work
Parsing module <bcd_to_7_segment>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bcd_to_7_segment>.

Elaborating module <clock_divider_10khz>.

Elaborating module <refresh_counter>.
WARNING:HDLCompiler:413 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/refresh_counter.v" Line 22: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <anode_control>.

Elaborating module <BCD_control>.
WARNING:HDLCompiler:91 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v" Line 29: Signal <digit0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v" Line 31: Signal <digit1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v" Line 33: Signal <digit2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v" Line 35: Signal <digit3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <bcd_to_cathode>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bcd_to_7_segment>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/bcd_to_7_segment.v".
    Summary:
	no macro.
Unit <bcd_to_7_segment> synthesized.

Synthesizing Unit <clock_divider_10khz>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/clock_divider_10khz.v".
    Found 1-bit register for signal <out_clk>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <clock_divider_10khz> synthesized.

Synthesizing Unit <refresh_counter>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/refresh_counter.v".
    Found 2-bit register for signal <refresh_counter>.
    Found 2-bit adder for signal <refresh_counter[1]_GND_3_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <refresh_counter> synthesized.

Synthesizing Unit <anode_control>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/anode_control.v".
    Found 4x4-bit Read Only RAM for signal <anode>
    Summary:
	inferred   1 RAM(s).
Unit <anode_control> synthesized.

Synthesizing Unit <BCD_control>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/BCD_control.v".
    Found 4-bit 4-to-1 multiplexer for signal <out_digit> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <BCD_control> synthesized.

Synthesizing Unit <bcd_to_cathode>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/assignment-5/Verilog_Assgn_1_Grp_55/bcd_to_cathode.v".
    Found 16x8-bit Read Only RAM for signal <cathode>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_to_cathode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <anode_control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <refresh_counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <anode_control> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_to_cathode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cathode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathode>       |          |
    -----------------------------------------------------------------------
Unit <bcd_to_cathode> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider_10khz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider_10khz> synthesized (advanced).

Synthesizing (advanced) Unit <refresh_counter>.
The following registers are absorbed into counter <refresh_counter>: 1 register on signal <refresh_counter>.
Unit <refresh_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bcd_to_7_segment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bcd_to_7_segment, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bcd_to_7_segment.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 139
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 23
#      LUT3                        : 1
#      LUT4                        : 7
#      LUT5                        : 5
#      LUT6                        : 5
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 35
#      FD                          : 20
#      FDR                         : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  126800     0%  
 Number of Slice LUTs:                   74  out of  63400     0%  
    Number used as Logic:                74  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      39  out of     74    52%  
   Number with an unused LUT:             0  out of     74     0%  
   Number of fully used LUT-FF pairs:    35  out of     74    47%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
clk                                | BUFGP                                          | 33    |
refresh_clock_10khz/out_clk        | NONE(refresh_counter_wrapper/refresh_counter_0)| 2     |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.616ns (Maximum Frequency: 276.568MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 2.913ns
   Maximum combinational path delay: 2.180ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.616ns (frequency: 276.568MHz)
  Total number of paths / destination ports: 1585 / 48
-------------------------------------------------------------------------
Delay:               3.616ns (Levels of Logic = 2)
  Source:            refresh_clock_10khz/counter_7 (FF)
  Destination:       refresh_clock_10khz/counter_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: refresh_clock_10khz/counter_7 to refresh_clock_10khz/counter_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.925  refresh_clock_10khz/counter_7 (refresh_clock_10khz/counter_7)
     LUT5:I0->O            1   0.124   0.919  refresh_clock_10khz/counter[31]_GND_2_o_equal_2_o<31>2 (refresh_clock_10khz/counter[31]_GND_2_o_equal_2_o<31>1)
     LUT6:I1->O           33   0.124   0.552  refresh_clock_10khz/counter[31]_GND_2_o_equal_2_o<31>7 (refresh_clock_10khz/counter[31]_GND_2_o_equal_2_o)
     FDR:R                     0.494          refresh_clock_10khz/counter_17
    ----------------------------------------
    Total                      3.616ns (1.220ns logic, 2.396ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'refresh_clock_10khz/out_clk'
  Clock period: 1.511ns (frequency: 661.813MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            refresh_counter_wrapper/refresh_counter_0 (FF)
  Destination:       refresh_counter_wrapper/refresh_counter_0 (FF)
  Source Clock:      refresh_clock_10khz/out_clk rising
  Destination Clock: refresh_clock_10khz/out_clk rising

  Data Path: refresh_counter_wrapper/refresh_counter_0 to refresh_counter_wrapper/refresh_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.478   0.458  refresh_counter_wrapper/refresh_counter_0 (refresh_counter_wrapper/refresh_counter_0)
     INV:I->O              1   0.146   0.399  refresh_counter_wrapper/Mcount_refresh_counter_xor<0>11_INV_0 (Result<0>1)
     FD:D                      0.030          refresh_counter_wrapper/refresh_counter_0
    ----------------------------------------
    Total                      1.511ns (0.654ns logic, 0.857ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'refresh_clock_10khz/out_clk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              2.913ns (Levels of Logic = 3)
  Source:            refresh_counter_wrapper/refresh_counter_1 (FF)
  Destination:       cathode<6> (PAD)
  Source Clock:      refresh_clock_10khz/out_clk rising

  Data Path: refresh_counter_wrapper/refresh_counter_1 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.478   0.972  refresh_counter_wrapper/refresh_counter_1 (refresh_counter_wrapper/refresh_counter_1)
     LUT5:I0->O            7   0.124   0.816  bcd_controller/Mmux_out_digit41 (out_digit<3>)
     LUT4:I0->O            1   0.124   0.399  bcd_to_cathod_controller/Mram_cathode51 (cathode_5_OBUF)
     OBUF:I->O                 0.000          cathode_5_OBUF (cathode<5>)
    ----------------------------------------
    Total                      2.913ns (0.726ns logic, 2.187ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 4)
  Source:            switch<7> (PAD)
  Destination:       cathode<6> (PAD)

  Data Path: switch<7> to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.716  switch_7_IBUF (switch_7_IBUF)
     LUT5:I2->O            7   0.124   0.816  bcd_controller/Mmux_out_digit41 (out_digit<3>)
     LUT4:I0->O            1   0.124   0.399  bcd_to_cathod_controller/Mram_cathode51 (cathode_5_OBUF)
     OBUF:I->O                 0.000          cathode_5_OBUF (cathode<5>)
    ----------------------------------------
    Total                      2.180ns (0.249ns logic, 1.931ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.616|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refresh_clock_10khz/out_clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
refresh_clock_10khz/out_clk|    1.511|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.46 secs
 
--> 


Total memory usage is 488664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

