static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nT_2 V_3 ;\r\nint V_4 ;\r\nint V_5 ;\r\nV_6:\r\nif ( V_7 . V_8 & V_9 )\r\nif ( V_10 )\r\nV_10 () ;\r\nV_3 = V_7 . V_11 ;\r\nif ( ! ( ( V_3 | V_7 . V_8 ) & V_9 ) )\r\nreturn V_12 ;\r\nif ( V_3 & V_13 ) {\r\nF_2 ( V_14 L_1 ) ;\r\nV_4 = V_7 . V_15 ;\r\nif ( V_16 )\r\ngoto V_17;\r\nelse if ( F_3 ( V_4 ) ) {\r\nV_18 . V_19 = V_20 ;\r\ngoto V_17;\r\n} else {\r\nV_18 . V_19 = V_21 ;\r\nV_18 . V_22 = 1 ;\r\ngoto V_6;\r\n}\r\n}\r\nif ( V_3 & V_23 ) {\r\nV_4 = V_7 . V_15 ;\r\nV_17:\r\nswitch ( V_18 . V_19 ) {\r\ncase V_20 :\r\nswitch ( V_4 ) {\r\ncase 0xF7 :\r\nV_18 . V_19 = V_24 ;\r\nV_18 . V_22 = 0 ;\r\nbreak;\r\ncase 0xF8 :\r\ncase 0xF9 :\r\ncase 0xFA :\r\ncase 0xFB :\r\nV_18 . V_19 = V_25 ;\r\nV_18 . V_22 = 1 ;\r\nV_18 . V_26 [ 0 ] = V_4 ;\r\nbreak;\r\ncase 0xFC :\r\nV_18 . V_19 = CLOCK ;\r\nV_18 . V_22 = 0 ;\r\nbreak;\r\ncase 0xFE :\r\ncase 0xFF :\r\nV_18 . V_19 = V_27 ;\r\nV_18 . V_22 = 1 ;\r\nV_18 . V_26 [ 0 ] = V_4 ;\r\nbreak;\r\ncase 0xF1 :\r\nif ( V_16 ) {\r\n++ V_16 ;\r\nV_28 = V_29 ;\r\nbreak;\r\n}\r\ndefault:\r\nV_5 = V_4 & V_30 ;\r\nV_4 &= ~ V_30 ;\r\nif ( V_16 ) {\r\nint V_31 , V_32 ;\r\nF_4 ( V_4 , V_33 ) ;\r\nV_28 = V_29 ;\r\nV_31 = V_4 ;\r\nV_32 = F_5 ( V_31 ) - 0xf0 ;\r\nV_31 = F_6 ( V_31 ) ;\r\nF_2 ( V_34 L_2 , V_4 ) ;\r\nif ( V_32 == V_35 || V_32 == V_36 ) {\r\nif ( V_31 < ' ' )\r\nF_2 ( L_3 , V_31 + '@' ) ;\r\nelse\r\nF_2 ( L_4 , V_31 ) ;\r\n}\r\nF_2 ( L_5 ) ;\r\nbreak;\r\n} else if ( F_7 ( V_4 , V_33 ) )\r\nbreak;\r\nif ( V_37 )\r\nV_37 ( ( unsigned char ) V_4 , ! V_5 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_24 :\r\nV_18 . V_26 [ V_18 . V_22 ++ ] = V_4 ;\r\nif ( V_18 . V_22 == 5 ) {\r\nV_18 . V_19 = V_20 ;\r\n}\r\nbreak;\r\ncase V_25 :\r\nV_18 . V_26 [ V_18 . V_22 ++ ] = V_4 ;\r\nif ( V_18 . V_22 == 3 ) {\r\nV_18 . V_19 = V_20 ;\r\nif ( V_38 )\r\nV_38 ( V_18 . V_26 ) ;\r\n}\r\nbreak;\r\ncase V_27 :\r\nV_18 . V_26 [ 1 ] = V_4 ;\r\nV_18 . V_19 = V_20 ;\r\n#ifdef F_8\r\nF_9 ( V_18 . V_26 ) ;\r\n#endif\r\nbreak;\r\ncase CLOCK :\r\nV_18 . V_26 [ V_18 . V_22 ++ ] = V_4 ;\r\nif ( V_18 . V_22 == 6 ) {\r\nV_18 . V_19 = V_20 ;\r\n}\r\nbreak;\r\ncase V_21 :\r\nif ( V_18 . V_22 <= 0 || F_3 ( V_4 ) ) {\r\nV_18 . V_19 = V_20 ;\r\ngoto V_17;\r\n}\r\nV_18 . V_22 -- ;\r\nbreak;\r\n}\r\n}\r\n#if 0\r\nif (acia_stat & ACIA_CTS)\r\n;\r\n#endif\r\nif ( V_3 & ( V_39 | V_40 ) ) {\r\nF_2 ( L_6 ) ;\r\n}\r\ngoto V_6;\r\n}\r\nvoid F_10 ( const char * V_41 , int V_22 )\r\n{\r\nT_2 V_3 ;\r\nif ( ( V_22 < 1 ) || ( V_22 > 7 ) )\r\nF_11 ( L_7 ) ;\r\nwhile ( V_22 ) {\r\nV_3 = V_7 . V_11 ;\r\nif ( V_3 & V_42 ) {\r\nV_7 . V_15 = * V_41 ++ ;\r\nV_22 -- ;\r\n}\r\n}\r\n}\r\nvoid F_12 ( void )\r\n{\r\nstatic const char V_43 [ 2 ] = { 0x80 , 0x01 } ;\r\nF_10 ( V_43 , 2 ) ;\r\n}\r\nvoid F_13 ( int V_44 )\r\n{\r\nchar V_43 [ 2 ] = { 0x07 , V_44 } ;\r\nF_10 ( V_43 , 2 ) ;\r\n}\r\nvoid F_14 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x08 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_15 ( int V_45 , int V_46 )\r\n{\r\nchar V_43 [ 5 ] = { 0x09 , V_45 >> 8 , V_45 & 0xFF , V_46 >> 8 , V_46 & 0xFF } ;\r\nF_10 ( V_43 , 5 ) ;\r\n}\r\nvoid F_16 ( int V_47 , int V_48 )\r\n{\r\nchar V_43 [ 3 ] = { 0x0A , V_47 , V_48 } ;\r\nF_10 ( V_43 , 3 ) ;\r\n}\r\nvoid F_17 ( int V_49 , int V_50 )\r\n{\r\nchar V_43 [ 3 ] = { 0x0B , V_49 , V_50 } ;\r\nF_10 ( V_43 , 3 ) ;\r\n}\r\nvoid F_18 ( int V_49 , int V_50 )\r\n{\r\nchar V_43 [ 3 ] = { 0x0C , V_49 , V_50 } ;\r\nF_10 ( V_43 , 3 ) ;\r\n}\r\nvoid F_19 ( int * V_49 , int * V_50 )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x0D } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_20 ( int V_49 , int V_50 )\r\n{\r\nchar V_43 [ 6 ] = { 0x0E , 0x00 , V_49 >> 8 , V_49 & 0xFF , V_50 >> 8 , V_50 & 0xFF } ;\r\nF_10 ( V_43 , 6 ) ;\r\n}\r\nvoid F_21 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x0F } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x10 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x12 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x14 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_25 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x15 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x16 } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nvoid F_27 ( void )\r\n{\r\nstatic const char V_43 [ 1 ] = { 0x1A } ;\r\nF_10 ( V_43 , 1 ) ;\r\n}\r\nint F_28 ( void )\r\n{\r\nint error ;\r\nif ( V_51 )\r\nreturn 0 ;\r\nV_18 . V_19 = V_20 ;\r\nV_18 . V_22 = 0 ;\r\nerror = F_29 ( V_52 , F_1 , 0 ,\r\nL_8 , F_1 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_30 ( V_52 ) ;\r\ndo {\r\nV_7 . V_11 = V_53 |\r\n( ( V_54 & V_55 ) ?\r\nV_56 : 0 ) ;\r\n( void ) V_7 . V_11 ;\r\n( void ) V_7 . V_15 ;\r\nV_7 . V_8 = V_53 |\r\n( ( V_54 & V_57 ) ?\r\nV_56 : 0 ) ;\r\n( void ) V_7 . V_8 ;\r\n( void ) V_7 . V_58 ;\r\nV_7 . V_11 = ( V_59 | V_60 | V_61 ) |\r\n( ( V_54 & V_55 ) ?\r\nV_56 : V_62 ) ;\r\nV_7 . V_8 = V_63 | V_60 |\r\n( ( V_54 & V_57 ) ?\r\nV_56 : 0 ) ;\r\n} while ( ( V_64 . V_65 & 0x10 ) == 0 );\r\nV_64 . V_66 &= ~ 0x10 ;\r\nF_31 ( V_52 ) ;\r\nV_16 = 1 ;\r\nF_12 () ;\r\nV_28 = V_29 ;\r\nwhile ( F_32 ( V_29 , V_28 + V_67 / 4 ) )\r\nF_33 () ;\r\nif ( V_16 == 1 )\r\nF_2 ( V_68 L_9 ) ;\r\nV_16 = 0 ;\r\nF_23 () ;\r\nF_27 () ;\r\n#ifdef F_8\r\nF_34 () ;\r\n#endif\r\nV_51 = 1 ;\r\nreturn 0 ;\r\n}
