<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'store' operation ('s_addr_2_write_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' due to limited memory ports (II = 29). Please consider using a memory core with more ports or partitioning the array 's'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:22.353+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'store' operation ('s_addr_6_write_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 's'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:22.108+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'store' operation ('s_addr_22_write_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 's'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:21.804+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('A_load_21', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:21.606+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('A_load_17', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:21.407+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('A_load_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:14) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:21.382+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s_addr_write_ln15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) of variable 'add_ln15_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15 on array 's' and 'load' operation ('s_load_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/bicg.cpp:15) on array 's'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="bicg" solutionName="solution1" date="2023-04-05T23:56:21.361+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
