Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 12:31:04 2015
| Host              : xsjrdevl25 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : mkDelayWorker32B
| Device            : 7v2000t-flg1925
| Speed File        : -2  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dlyReadCredit_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dlyReadCredit_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  dlyReadCredit_value_reg[3]/Q
                         net (fo=5, unplaced)         0.000     0.687    dlyReadCredit_value_reg[3]_n_0
                                                                      r  dlyReadCredit_value_reg[7]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.749 r  dlyReadCredit_value_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.749    MUX_dlyReadCredit_value__write_1__VAL_2[5]
                         FDRE                                         r  dlyReadCredit_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[5]/C
                         clock pessimism             -0.182     0.600    
                         FDRE (Hold_fdre_C_D)         0.071     0.671    dlyReadCredit_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dlyReadCredit_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dlyReadCredit_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.183ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  dlyReadCredit_value_reg[3]/Q
                         net (fo=5, unplaced)         0.000     0.687    dlyReadCredit_value_reg[3]_n_0
                                                                      r  dlyReadCredit_value[7]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.028     0.715 r  dlyReadCredit_value[7]_i_5/O
                         net (fo=1, unplaced)         0.000     0.715    dlyReadCredit_value[7]_i_5_n_0
                                                                      r  dlyReadCredit_value_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.770 r  dlyReadCredit_value_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.770    MUX_dlyReadCredit_value__write_1__VAL_2[4]
                         FDRE                                         r  dlyReadCredit_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[4]/C
                         clock pessimism             -0.182     0.600    
                         FDRE (Hold_fdre_C_D)         0.071     0.671    dlyReadCredit_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dlyReadCredit_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dlyReadCredit_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  dlyReadCredit_value_reg[3]/Q
                         net (fo=5, unplaced)         0.000     0.687    dlyReadCredit_value_reg[3]_n_0
                                                                      r  dlyReadCredit_value_reg[7]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.099     0.786 r  dlyReadCredit_value_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.786    MUX_dlyReadCredit_value__write_1__VAL_2[6]
                         FDRE                                         r  dlyReadCredit_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[6]/C
                         clock pessimism             -0.182     0.600    
                         FDRE (Hold_fdre_C_D)         0.071     0.671    dlyReadCredit_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dlyReadCredit_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dlyReadCredit_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.213ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  dlyReadCredit_value_reg[3]/Q
                         net (fo=5, unplaced)         0.000     0.687    dlyReadCredit_value_reg[3]_n_0
                                                                      r  dlyReadCredit_value_reg[7]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.113     0.800 r  dlyReadCredit_value_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.800    MUX_dlyReadCredit_value__write_1__VAL_2[7]
                         FDRE                                         r  dlyReadCredit_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyReadCredit_value_reg[7]/C
                         clock pessimism             -0.182     0.600    
                         FDRE (Hold_fdre_C_D)         0.071     0.671    dlyReadCredit_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dlyWordsStored_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            dlyWordsStored_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.190ns (74.232%)  route 0.066ns (25.768%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyWordsStored_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  dlyWordsStored_value_reg[1]/Q
                         net (fo=4, unplaced)         0.066     0.753    dlyWordsStored_value[1]
                                                                      r  dlyWordsStored_value_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.090     0.843 r  dlyWordsStored_value_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.843    MUX_dlyWordsStored_value__write_1__VAL_2[2]
                         FDRE                                         r  dlyWordsStored_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    wciS0_Clk_IBUF_BUFG
                                                                      r  dlyWordsStored_value_reg[2]/C
                         clock pessimism             -0.182     0.600    
                         FDRE (Hold_fdre_C_D)         0.071     0.671    dlyWordsStored_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ars1/fifo_1/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    ars1/fifo_1/clk
                                                                      r  ars1/fifo_1/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  ars1/fifo_1/rp_reg[0]/Q
                         net (fo=10, unplaced)        0.231     0.919    ars1/fifo_1/ram1/address_a[0]
                         RAMB36E1                                     r  ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    ars1/fifo_1/ram1/clock1
                                                                      r  ars1/fifo_1/ram1/mem_reg/CLKARDCLK
                         clock pessimism             -0.182     0.600    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.745    ars1/fifo_1/ram1/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ars1/fifo_1/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    ars1/fifo_1/clk
                                                                      r  ars1/fifo_1/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  ars1/fifo_1/rp_reg[1]/Q
                         net (fo=9, unplaced)         0.231     0.919    ars1/fifo_1/ram1/address_a[1]
                         RAMB36E1                                     r  ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    ars1/fifo_1/ram1/clock1
                                                                      r  ars1/fifo_1/ram1/mem_reg/CLKARDCLK
                         clock pessimism             -0.182     0.600    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.145     0.745    ars1/fifo_1/ram1/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ars1/fifo_1/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    ars1/fifo_1/clk
                                                                      r  ars1/fifo_1/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  ars1/fifo_1/rp_reg[2]/Q
                         net (fo=8, unplaced)         0.231     0.919    ars1/fifo_1/ram1/address_a[2]
                         RAMB36E1                                     r  ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    ars1/fifo_1/ram1/clock1
                                                                      r  ars1/fifo_1/ram1/mem_reg/CLKARDCLK
                         clock pessimism             -0.182     0.600    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.145     0.745    ars1/fifo_1/ram1/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ars1/fifo_1/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    ars1/fifo_1/clk
                                                                      r  ars1/fifo_1/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  ars1/fifo_1/rp_reg[3]/Q
                         net (fo=3, unplaced)         0.231     0.919    ars1/fifo_1/ram1/address_a[3]
                         RAMB36E1                                     r  ars1/fifo_1/ram1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    ars1/fifo_1/ram1/clock1
                                                                      r  ars1/fifo_1/ram1/mem_reg/CLKARDCLK
                         clock pessimism             -0.182     0.600    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.145     0.745    ars1/fifo_1/ram1/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ars1/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.099     0.099 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.330    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.356 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.231     0.587    ars1/fifo_1/clk
                                                                      r  ars1/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.687 r  ars1/fifo_1/wp_reg[0]/Q
                         net (fo=10, unplaced)        0.231     0.919    ars1/fifo_1/ram1/address_b[0]
                         RAMB36E1                                     r  ars1/fifo_1/ram1/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.265     0.265 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.508    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.538 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.243     0.782    ars1/fifo_1/ram1/clock1
                                                                      r  ars1/fifo_1/ram1/mem_reg/CLKBWRCLK
                         clock pessimism             -0.182     0.600    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.145     0.745    ars1/fifo_1/ram1/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.174    




