<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver hwicap v10_0: XHwIcap_ClbSrinv Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XHwIcap_ClbSrinv Struct Reference</h1><!-- doxytag: class="XHwIcap_ClbSrinv" -->
<p><code>#include &lt;xhwicap_clb_srinv.h&gt;</code></p>

<p><a href="struct_x_hw_icap___clb_srinv-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_srinv.html#a36ad53bad3c469dc72a6019de5318352">SR_B</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_srinv.html#a16a57086019d5f4ae00d99e820a6556c">SR</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_srinv.html#ac1abc5c2ae35cf66af5025e190de6e8c">RES</a> [4][1][2]</td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ac1abc5c2ae35cf66af5025e190de6e8c"></a><!-- doxytag: member="XHwIcap_ClbSrinv::RES" ref="ac1abc5c2ae35cf66af5025e190de6e8c" args="[4][1][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_srinv.html#ac1abc5c2ae35cf66af5025e190de6e8c">XHwIcap_ClbSrinv::RES</a>[4][1][2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configure the SRINV mux (SR_B or SR). This array indexed by slice (0-3). </p>

</div>
</div>
<a class="anchor" id="a16a57086019d5f4ae00d99e820a6556c"></a><!-- doxytag: member="XHwIcap_ClbSrinv::SR" ref="a16a57086019d5f4ae00d99e820a6556c" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_srinv.html#a16a57086019d5f4ae00d99e820a6556c">XHwIcap_ClbSrinv::SR</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36ad53bad3c469dc72a6019de5318352"></a><!-- doxytag: member="XHwIcap_ClbSrinv::SR_B" ref="a36ad53bad3c469dc72a6019de5318352" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_srinv.html#a36ad53bad3c469dc72a6019de5318352">XHwIcap_ClbSrinv::SR_B</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SRINV Resource values. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xhwicap__clb__srinv_8h.html">xhwicap_clb_srinv.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
