tests:
- name: csneg_1
  bytes: [0x20, 0x04, 0x82, 0xda]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i1.read_reg "z"
      nextln:   v3 = bool.icmp.i1.eq v2, 0x1
      nextln:   jumpif v3, addr_0_block_0, addr_0_block_1
      check: addr_0_block_0: // preds: entry
      nextln:   jump addr_0_block_2(v0)
      check: addr_0_block_1: // preds: entry
      nextln:   v5 = i64.bitwise_not v1
      nextln:   v6 = i64.wrapping_add v5, 0x1
      nextln:   jump addr_0_block_2(v6)
      check: addr_0_block_2(v4: i64): // preds: addr_0_block_0 addr_0_block_1
      nextln:   write_reg.i64 v4, "x0"
- name: csneg_2
  bytes: [0x20, 0x04, 0x82, 0x5a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc.i64 v0
      nextln:   v2 = i64.read_reg "x2"
      nextln:   v3 = i32.trunc.i64 v2
      nextln:   v4 = i1.read_reg "z"
      nextln:   v5 = bool.icmp.i1.eq v4, 0x1
      nextln:   jumpif v5, addr_0_block_0, addr_0_block_1
      check: addr_0_block_0: // preds: entry
      nextln:   jump addr_0_block_2(v1)
      check: addr_0_block_1: // preds: entry
      nextln:   v11 = i32.bitwise_not v3
      nextln:   v12 = i32.wrapping_add v11, 0x1
      nextln:   jump addr_0_block_2(v12)
      check: addr_0_block_2(v6: i32): // preds: addr_0_block_0 addr_0_block_1
      nextln:   v7 = i64.zext.i32 0x0
      nextln:   v8 = i64.lshl v7, 0x20
      nextln:   v9 = i64.zext.i32 v6
      nextln:   v10 = i64.or v8, v9
      nextln:   write_reg.i64 v10, "x0"
- name: csneg_3
  bytes: [0x62, 0xd4, 0x84, 0xda]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x3"
      nextln:   v1 = i64.read_reg "x4"
      nextln:   v2 = i1.read_reg "n"
      nextln:   v3 = i1.read_reg "v"
      nextln:   v4 = bool.icmp.i1.eq v2, v3
      nextln:   v5 = i1.read_reg "z"
      nextln:   v6 = bool.icmp.i1.eq v5, 0x0
      nextln:   v7 = bool.and v4, v6
      nextln:   v8 = bool.bitwise_not v7
      nextln:   jumpif v8, addr_0_block_0, addr_0_block_1
      check: addr_0_block_0: // preds: entry
      nextln:   jump addr_0_block_2(v0)
      check: addr_0_block_1: // preds: entry
      nextln:   v10 = i64.bitwise_not v1
      nextln:   v11 = i64.wrapping_add v10, 0x1
      nextln:   jump addr_0_block_2(v11)
      check: addr_0_block_2(v9: i64): // preds: addr_0_block_0 addr_0_block_1
      nextln:   write_reg.i64 v9, "x2"
