// Seed: 2704496026
module module_0;
  wire id_1;
  wor  id_2 = 1;
  id_3 :
  assert property (@(negedge !1) 1)
  else id_3 = 1;
  always_comb @(1 or negedge 1) begin
    if (1) begin
      $display(id_3);
    end
  end
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output wire  id_5,
    input  wor   id_6,
    input  tri0  id_7#(.id_9(1'b0))
);
  module_0();
  assign id_9 = 1'b0;
  wire id_10;
  id_11(
      .id_0(1'b0), .id_1(), .id_2(id_0), .id_3(1), .id_4(1 & 1), .id_5("")
  ); id_12(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(id_7 - {1{(1'b0)}}), .id_4(id_5), .id_5(1)
  );
  supply1 id_13 = 1;
endmodule
