============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 11:11:34 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(360)
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(362)
HDL-5007 WARNING: identifier 'weight47' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight46' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight6' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight7' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (1158 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2070 instances
RUN-0007 : 890 luts, 1141 seqs, 0 mslices, 0 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2237 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2085 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1104     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  36   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2068 instances, 890 luts, 1141 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Huge net I_rst_n_dup_1 with 1156 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10447, tnet num: 2235, tinst num: 2068, tnode num: 14998, tedge num: 16488.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.232096s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 277742
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 184730, overlap = 18
PHY-3002 : Step(2): len = 151312, overlap = 15.75
PHY-3002 : Step(3): len = 101922, overlap = 15.75
PHY-3002 : Step(4): len = 81926, overlap = 13.875
PHY-3002 : Step(5): len = 73477.1, overlap = 15.875
PHY-3002 : Step(6): len = 69234, overlap = 16.3125
PHY-3002 : Step(7): len = 63212.3, overlap = 17.0625
PHY-3002 : Step(8): len = 58987.8, overlap = 18.875
PHY-3002 : Step(9): len = 53931.1, overlap = 19.75
PHY-3002 : Step(10): len = 51472.6, overlap = 24.3125
PHY-3002 : Step(11): len = 50585.5, overlap = 25.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40445e-05
PHY-3002 : Step(12): len = 54645.6, overlap = 23.5
PHY-3002 : Step(13): len = 56340.4, overlap = 25.625
PHY-3002 : Step(14): len = 57255.4, overlap = 23.375
PHY-3002 : Step(15): len = 52407.5, overlap = 22.8438
PHY-3002 : Step(16): len = 52485.8, overlap = 22.5625
PHY-3002 : Step(17): len = 52695.2, overlap = 18.0312
PHY-3002 : Step(18): len = 52695.8, overlap = 18.1875
PHY-3002 : Step(19): len = 52707.9, overlap = 18.5
PHY-3002 : Step(20): len = 52672.5, overlap = 18.4375
PHY-3002 : Step(21): len = 51123.7, overlap = 16.6875
PHY-3002 : Step(22): len = 50295.6, overlap = 21.5312
PHY-3002 : Step(23): len = 50148.3, overlap = 23.9062
PHY-3002 : Step(24): len = 50528.2, overlap = 16.3125
PHY-3002 : Step(25): len = 50564.2, overlap = 16.6875
PHY-3002 : Step(26): len = 48186.5, overlap = 19.0625
PHY-3002 : Step(27): len = 47919.3, overlap = 21.3125
PHY-3002 : Step(28): len = 48412.6, overlap = 19.0625
PHY-3002 : Step(29): len = 48557.2, overlap = 17.1875
PHY-3002 : Step(30): len = 48248.1, overlap = 17.4375
PHY-3002 : Step(31): len = 47140.3, overlap = 22.625
PHY-3002 : Step(32): len = 47022.8, overlap = 20.4688
PHY-3002 : Step(33): len = 46775.4, overlap = 20.3438
PHY-3002 : Step(34): len = 46667.7, overlap = 20.1875
PHY-3002 : Step(35): len = 45945.7, overlap = 16.75
PHY-3002 : Step(36): len = 45605.5, overlap = 17.8125
PHY-3002 : Step(37): len = 45429.4, overlap = 22.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.80891e-05
PHY-3002 : Step(38): len = 45797.7, overlap = 17.8438
PHY-3002 : Step(39): len = 45886.5, overlap = 17.5938
PHY-3002 : Step(40): len = 45831.4, overlap = 14.75
PHY-3002 : Step(41): len = 45787.9, overlap = 14.4375
PHY-3002 : Step(42): len = 45719.6, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047142s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66657e-06
PHY-3002 : Step(43): len = 47114.1, overlap = 36.25
PHY-3002 : Step(44): len = 47532, overlap = 37.875
PHY-3002 : Step(45): len = 45837.8, overlap = 56.1875
PHY-3002 : Step(46): len = 43950.1, overlap = 72.9062
PHY-3002 : Step(47): len = 40592.4, overlap = 80.4062
PHY-3002 : Step(48): len = 40252.7, overlap = 86.8125
PHY-3002 : Step(49): len = 38675.8, overlap = 90.25
PHY-3002 : Step(50): len = 39058.2, overlap = 92
PHY-3002 : Step(51): len = 39526.7, overlap = 94.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33315e-06
PHY-3002 : Step(52): len = 39193, overlap = 91.1875
PHY-3002 : Step(53): len = 39573.2, overlap = 91.2188
PHY-3002 : Step(54): len = 40888.6, overlap = 74.2812
PHY-3002 : Step(55): len = 41571.6, overlap = 72.5
PHY-3002 : Step(56): len = 41268, overlap = 69.6562
PHY-3002 : Step(57): len = 42358.4, overlap = 65.875
PHY-3002 : Step(58): len = 42826.2, overlap = 63.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.6663e-06
PHY-3002 : Step(59): len = 40691.4, overlap = 64.1562
PHY-3002 : Step(60): len = 40691.4, overlap = 64.1562
PHY-3002 : Step(61): len = 40796.6, overlap = 63.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2044e-05
PHY-3002 : Step(62): len = 43020, overlap = 56.9688
PHY-3002 : Step(63): len = 43723, overlap = 55.7812
PHY-3002 : Step(64): len = 42291.6, overlap = 49.5
PHY-3002 : Step(65): len = 42470.1, overlap = 46.75
PHY-3002 : Step(66): len = 42639.6, overlap = 44
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.4088e-05
PHY-3002 : Step(67): len = 42854.7, overlap = 40.75
PHY-3002 : Step(68): len = 42854.7, overlap = 40.75
PHY-3002 : Step(69): len = 42444.8, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.17412e-05
PHY-3002 : Step(70): len = 45165.4, overlap = 29.375
PHY-3002 : Step(71): len = 45743.2, overlap = 25.0312
PHY-3002 : Step(72): len = 44565.8, overlap = 23.8438
PHY-3002 : Step(73): len = 44004.4, overlap = 23.0312
PHY-3002 : Step(74): len = 44004.4, overlap = 23.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.34824e-05
PHY-3002 : Step(75): len = 45067.1, overlap = 22.25
PHY-3002 : Step(76): len = 45329.4, overlap = 22
PHY-3002 : Step(77): len = 46045.6, overlap = 21.3438
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046088s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5976e-05
PHY-3002 : Step(78): len = 46683.7, overlap = 61.2188
PHY-3002 : Step(79): len = 48260.9, overlap = 59.3438
PHY-3002 : Step(80): len = 49059.9, overlap = 55.5625
PHY-3002 : Step(81): len = 45804.9, overlap = 57.5625
PHY-3002 : Step(82): len = 44892.9, overlap = 59.5312
PHY-3002 : Step(83): len = 44769, overlap = 61.2812
PHY-3002 : Step(84): len = 43793.4, overlap = 61.5938
PHY-3002 : Step(85): len = 42968.2, overlap = 62.75
PHY-3002 : Step(86): len = 41639.6, overlap = 62.75
PHY-3002 : Step(87): len = 41523.1, overlap = 65.5938
PHY-3002 : Step(88): len = 41469.3, overlap = 67.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19519e-05
PHY-3002 : Step(89): len = 41614.2, overlap = 64.1562
PHY-3002 : Step(90): len = 41994.9, overlap = 63.5
PHY-3002 : Step(91): len = 42700.3, overlap = 55.5938
PHY-3002 : Step(92): len = 42901.6, overlap = 55.0938
PHY-3002 : Step(93): len = 42054.7, overlap = 56.6875
PHY-3002 : Step(94): len = 42140.5, overlap = 56.0625
PHY-3002 : Step(95): len = 42337.2, overlap = 55.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103904
PHY-3002 : Step(96): len = 42614.1, overlap = 52.375
PHY-3002 : Step(97): len = 42805.1, overlap = 52.2188
PHY-3002 : Step(98): len = 43584.8, overlap = 48.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207808
PHY-3002 : Step(99): len = 43259.3, overlap = 43.2812
PHY-3002 : Step(100): len = 43517, overlap = 42.25
PHY-3002 : Step(101): len = 44382.7, overlap = 37.7812
PHY-3002 : Step(102): len = 44448.3, overlap = 37.7812
PHY-3002 : Step(103): len = 44496.3, overlap = 37.625
PHY-3002 : Step(104): len = 44540.2, overlap = 36.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000415615
PHY-3002 : Step(105): len = 44646.7, overlap = 36.375
PHY-3002 : Step(106): len = 44743.8, overlap = 36.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000674882
PHY-3002 : Step(107): len = 44972.5, overlap = 35.9688
PHY-3002 : Step(108): len = 45038.9, overlap = 36.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10447, tnet num: 2235, tinst num: 2068, tnode num: 14998, tedge num: 16488.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 36.25 peak overflow 1.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2237.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 69992, over cnt = 317(2%), over = 949, worst = 9
PHY-1001 : End global iterations;  0.156664s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 44.24, top5 = 38.02, top10 = 33.73, top15 = 30.93.
PHY-1001 : End incremental global routing;  0.181461s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056598s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271100s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.0%)

OPT-1001 : Current memory(MB): used = 163, reserve = 136, peak = 163.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1372/2237.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 69992, over cnt = 317(2%), over = 949, worst = 9
PHY-1002 : len = 74288, over cnt = 164(1%), over = 399, worst = 8
PHY-1002 : len = 76984, over cnt = 12(0%), over = 16, worst = 3
PHY-1002 : len = 77136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155942s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (120.2%)

PHY-1001 : Congestion index: top1 = 42.01, top5 = 36.33, top10 = 32.78, top15 = 30.47.
OPT-1001 : End congestion update;  0.180241s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (121.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2235 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042925s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.223250s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (119.0%)

OPT-1001 : Current memory(MB): used = 165, reserve = 137, peak = 165.
OPT-1001 : End physical optimization;  0.713561s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (102.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 890 LUT to BLE ...
SYN-4008 : Packed 890 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 1106 remaining SEQ's ...
SYN-4005 : Packed 819 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 287 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1177/1286 primitive instances ...
PHY-3001 : End packing;  0.103449s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.7%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 804 instances
RUN-1001 : 383 mslices, 382 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2202 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1982 nets have 2 pins
RUN-1001 : 125 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 802 instances, 765 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : After packing: Len = 50446.4, Over = 81.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9330, tnet num: 2200, tinst num: 802, tnode num: 12694, tedge num: 14720.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.280957s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36009e-05
PHY-3002 : Step(109): len = 48220.6, overlap = 77.25
PHY-3002 : Step(110): len = 47838.4, overlap = 78.5
PHY-3002 : Step(111): len = 46963.9, overlap = 80.25
PHY-3002 : Step(112): len = 46633.2, overlap = 81.5
PHY-3002 : Step(113): len = 45698.2, overlap = 86.25
PHY-3002 : Step(114): len = 45467.1, overlap = 91
PHY-3002 : Step(115): len = 45297.6, overlap = 91.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.72018e-05
PHY-3002 : Step(116): len = 46082.7, overlap = 83.75
PHY-3002 : Step(117): len = 46942.5, overlap = 80
PHY-3002 : Step(118): len = 47372.2, overlap = 75.5
PHY-3002 : Step(119): len = 47361.8, overlap = 71.25
PHY-3002 : Step(120): len = 47379.3, overlap = 71.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.44037e-05
PHY-3002 : Step(121): len = 47953.8, overlap = 68
PHY-3002 : Step(122): len = 48397.3, overlap = 67.75
PHY-3002 : Step(123): len = 49269.3, overlap = 66.25
PHY-3002 : Step(124): len = 49311.1, overlap = 60.5
PHY-3002 : Step(125): len = 49236.7, overlap = 64
PHY-3002 : Step(126): len = 49227.9, overlap = 63.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000185997
PHY-3002 : Step(127): len = 49863.5, overlap = 65.25
PHY-3002 : Step(128): len = 50396.2, overlap = 64
PHY-3002 : Step(129): len = 51048.2, overlap = 57.75
PHY-3002 : Step(130): len = 51018, overlap = 57.75
PHY-3002 : Step(131): len = 51042.6, overlap = 60
PHY-3002 : Step(132): len = 51112.2, overlap = 58
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.167400s wall, 0.109375s user + 0.234375s system = 0.343750s CPU (205.3%)

PHY-3001 : Trial Legalized: Len = 56401.4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080672s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.67866e-05
PHY-3002 : Step(133): len = 51798.9, overlap = 32
PHY-3002 : Step(134): len = 50713.1, overlap = 52.5
PHY-3002 : Step(135): len = 49983.8, overlap = 56.5
PHY-3002 : Step(136): len = 49632.5, overlap = 59
PHY-3002 : Step(137): len = 49386.9, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173573
PHY-3002 : Step(138): len = 49842.1, overlap = 55.25
PHY-3002 : Step(139): len = 50162, overlap = 53
PHY-3002 : Step(140): len = 50429.8, overlap = 52
PHY-3002 : Step(141): len = 50349.5, overlap = 53.75
PHY-3002 : Step(142): len = 50350.7, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280841
PHY-3002 : Step(143): len = 50697.2, overlap = 54
PHY-3002 : Step(144): len = 51161.1, overlap = 51.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53989.4, Over = 0
PHY-3001 : End spreading;  0.004977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53989.4, Over = 0
RUN-1003 : finish command "place" in  4.024484s wall, 7.546875s user + 2.531250s system = 10.078125s CPU (250.4%)

RUN-1004 : used memory is 150 MB, reserved memory is 125 MB, peak memory is 169 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 804 instances
RUN-1001 : 383 mslices, 382 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2202 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1982 nets have 2 pins
RUN-1001 : 125 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9330, tnet num: 2200, tinst num: 802, tnode num: 12694, tedge num: 14720.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 383 mslices, 382 lslices, 25 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79640, over cnt = 280(2%), over = 398, worst = 6
PHY-1002 : len = 81656, over cnt = 102(0%), over = 123, worst = 3
PHY-1002 : len = 83280, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.260126s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (120.1%)

PHY-1001 : Congestion index: top1 = 40.69, top5 = 36.10, top10 = 33.17, top15 = 31.10.
PHY-1001 : End global routing;  0.293537s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (117.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 183, reserve = 156, peak = 183.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 273, reserve = 247, peak = 273.
PHY-1001 : End build detailed router design. 1.347705s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.104146s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.0%)

PHY-1001 : Current memory(MB): used = 285, reserve = 260, peak = 285.
PHY-1001 : End phase 1; 0.106068s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Patch 1016 net; 1.625416s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (97.1%)

PHY-1022 : len = 152704, over cnt = 455(0%), over = 460, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 287, reserve = 261, peak = 287.
PHY-1001 : End initial routed; 1.835664s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (102.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2186(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.351447s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.3%)

PHY-1001 : Current memory(MB): used = 291, reserve = 265, peak = 291.
PHY-1001 : End phase 2; 2.187167s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (102.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 152704, over cnt = 455(0%), over = 460, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.006439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 152880, over cnt = 107(0%), over = 107, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.732912s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 153248, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.226494s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 153336, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.038493s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 153360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.024468s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2186(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.351565s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 241 feed throughs used by 98 nets
PHY-1001 : End commit to database; 0.203530s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 304, reserve = 279, peak = 304.
PHY-1001 : End phase 3; 1.620705s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.3%)

PHY-1003 : Routed, final wirelength = 153360
PHY-1001 : Current memory(MB): used = 305, reserve = 280, peak = 305.
PHY-1001 : End export database. 0.006943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.347265s wall, 5.359375s user + 0.031250s system = 5.390625s CPU (100.8%)

RUN-1003 : finish command "route" in  5.958517s wall, 5.984375s user + 0.062500s system = 6.046875s CPU (101.5%)

RUN-1004 : used memory is 275 MB, reserved memory is 252 MB, peak memory is 305 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      925   out of   5824   15.88%
#reg                     1141   out of   5824   19.59%
#le                      1212
  #lut only                71   out of   1212    5.86%
  #reg only               287   out of   1212   23.68%
  #lut&reg                854   out of   1212   70.46%
#dsp                        0   out of     10    0.00%
#bram                       8   out of     26   30.77%
  #bram9k                   8
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    763
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1212   |925     |0       |1141    |8       |0       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1212   |925     |0       |1141    |8       |0       |
|    uut     |rom_weight |0      |0       |0       |0       |8       |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1971  
    #2          2       114   
    #3          3        3    
    #4          4        7    
    #5        5-10       9    
    #6        11-50      72   
    #7       51-100      3    
    #8       101-500     3    
    #9        >500       2    
  Average     2.91            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 802
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2202, pip num: 19245
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 631 valid insts, and 49312 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000111000000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.854665s wall, 10.296875s user + 0.015625s system = 10.312500s CPU (556.0%)

RUN-1004 : used memory is 274 MB, reserved memory is 251 MB, peak memory is 435 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_111133.log"
