// Seed: 978911908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_4 = id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
) (
    input tri1 id_0,
    input wor _id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4
);
  wire [-1 : ""] id_6;
  localparam id_7 = -1'b0;
  buf primCall (id_4, id_8);
  logic [id_1 : 1] id_8 = -1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6
  );
endmodule
