// Seed: 3170562859
module module_0 (
    input wire id_0,
    input wor  id_1
);
  logic id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4
    , id_9,
    input supply0 id_5,
    input tri id_6,
    input wor id_7
);
  logic id_10;
  logic id_11 = -1;
  assign id_4 = ~id_10;
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    input  wire  id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output uwire id_4
);
  assign id_4 = -1;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  parameter id_6 = 1;
endmodule
