ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"app_entry.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Reset_IPCC,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	Reset_IPCC:
  26              	.LFB1267:
  27              		.file 1 "Core/Src/app_entry.c"
   1:Core/Src/app_entry.c **** /* USER CODE BEGIN Header */
   2:Core/Src/app_entry.c **** /**
   3:Core/Src/app_entry.c ****   ******************************************************************************
   4:Core/Src/app_entry.c ****   * @file    app_entry.c
   5:Core/Src/app_entry.c ****   * @author  MCD Application Team
   6:Core/Src/app_entry.c ****   * @brief   Entry point of the Application
   7:Core/Src/app_entry.c ****   ******************************************************************************
   8:Core/Src/app_entry.c ****   * @attention
   9:Core/Src/app_entry.c ****   *
  10:Core/Src/app_entry.c ****   * Copyright (c) 2019-2021 STMicroelectronics.
  11:Core/Src/app_entry.c ****   * All rights reserved.
  12:Core/Src/app_entry.c ****   *
  13:Core/Src/app_entry.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/app_entry.c ****   * in the root directory of this software component.
  15:Core/Src/app_entry.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/app_entry.c ****   *
  17:Core/Src/app_entry.c ****   ******************************************************************************
  18:Core/Src/app_entry.c ****   */
  19:Core/Src/app_entry.c **** /* USER CODE END Header */
  20:Core/Src/app_entry.c **** 
  21:Core/Src/app_entry.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/app_entry.c **** #include "app_common.h"
  23:Core/Src/app_entry.c **** #include "main.h"
  24:Core/Src/app_entry.c **** #include "app_entry.h"
  25:Core/Src/app_entry.c **** #include "app_ble.h"
  26:Core/Src/app_entry.c **** #include "ble.h"
  27:Core/Src/app_entry.c **** #include "tl.h"
  28:Core/Src/app_entry.c **** #include "stm32_seq.h"
  29:Core/Src/app_entry.c **** #include "shci_tl.h"
  30:Core/Src/app_entry.c **** #include "stm32_lpm.h"
  31:Core/Src/app_entry.c **** #include "app_debug.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 2


  32:Core/Src/app_entry.c **** #include "dbg_trace.h"
  33:Core/Src/app_entry.c **** #include "shci.h"
  34:Core/Src/app_entry.c **** #include "otp.h"
  35:Core/Src/app_entry.c **** 
  36:Core/Src/app_entry.c **** /* Private includes -----------------------------------------------------------*/
  37:Core/Src/app_entry.c **** /* USER CODE BEGIN Includes */
  38:Core/Src/app_entry.c **** 
  39:Core/Src/app_entry.c **** /* USER CODE END Includes */
  40:Core/Src/app_entry.c **** 
  41:Core/Src/app_entry.c **** /* Private typedef -----------------------------------------------------------*/
  42:Core/Src/app_entry.c **** extern RTC_HandleTypeDef hrtc;
  43:Core/Src/app_entry.c **** /* USER CODE BEGIN PTD */
  44:Core/Src/app_entry.c **** 
  45:Core/Src/app_entry.c **** /* USER CODE END PTD */
  46:Core/Src/app_entry.c **** 
  47:Core/Src/app_entry.c **** /* Private defines -----------------------------------------------------------*/
  48:Core/Src/app_entry.c **** #define POOL_SIZE (CFG_TLBLE_EVT_QUEUE_LENGTH*4U*DIVC(( sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FR
  49:Core/Src/app_entry.c **** 
  50:Core/Src/app_entry.c **** /* USER CODE BEGIN PD */
  51:Core/Src/app_entry.c **** 
  52:Core/Src/app_entry.c **** /* USER CODE END PD */
  53:Core/Src/app_entry.c **** 
  54:Core/Src/app_entry.c **** /* Private macros ------------------------------------------------------------*/
  55:Core/Src/app_entry.c **** /* USER CODE BEGIN PM */
  56:Core/Src/app_entry.c **** 
  57:Core/Src/app_entry.c **** /* USER CODE END PM */
  58:Core/Src/app_entry.c **** 
  59:Core/Src/app_entry.c **** /* Private variables ---------------------------------------------------------*/
  60:Core/Src/app_entry.c **** PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t EvtPool[POOL_SIZE];
  61:Core/Src/app_entry.c **** PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static TL_CmdPacket_t SystemCmdBuffer;
  62:Core/Src/app_entry.c **** PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t SystemSpareEvtBuffer[sizeof(TL_PacketHeader_t) 
  63:Core/Src/app_entry.c **** PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t BleSpareEvtBuffer[sizeof(TL_PacketHeader_t) + T
  64:Core/Src/app_entry.c **** 
  65:Core/Src/app_entry.c **** /* USER CODE BEGIN PV */
  66:Core/Src/app_entry.c **** 
  67:Core/Src/app_entry.c **** /* USER CODE END PV */
  68:Core/Src/app_entry.c **** 
  69:Core/Src/app_entry.c **** /* Private functions prototypes-----------------------------------------------*/
  70:Core/Src/app_entry.c **** static void Config_HSE(void);
  71:Core/Src/app_entry.c **** static void Reset_Device( void );
  72:Core/Src/app_entry.c **** #if ( CFG_HW_RESET_BY_FW == 1 )
  73:Core/Src/app_entry.c **** static void Reset_IPCC( void );
  74:Core/Src/app_entry.c **** static void Reset_BackupDomain( void );
  75:Core/Src/app_entry.c **** #endif /* CFG_HW_RESET_BY_FW */
  76:Core/Src/app_entry.c **** static void System_Init( void );
  77:Core/Src/app_entry.c **** static void SystemPower_Config( void );
  78:Core/Src/app_entry.c **** static void appe_Tl_Init( void );
  79:Core/Src/app_entry.c **** static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status );
  80:Core/Src/app_entry.c **** static void APPE_SysUserEvtRx( void * pPayload );
  81:Core/Src/app_entry.c **** static void APPE_SysEvtReadyProcessing( void * pPayload );
  82:Core/Src/app_entry.c **** static void APPE_SysEvtError( void * pPayload);
  83:Core/Src/app_entry.c **** static void Init_Rtc( void );
  84:Core/Src/app_entry.c **** 
  85:Core/Src/app_entry.c **** /* USER CODE BEGIN PFP */
  86:Core/Src/app_entry.c **** static void Led_Init( void );
  87:Core/Src/app_entry.c **** static void Button_Init( void );
  88:Core/Src/app_entry.c **** /* USER CODE END PFP */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 3


  89:Core/Src/app_entry.c **** 
  90:Core/Src/app_entry.c **** /* Functions Definition ------------------------------------------------------*/
  91:Core/Src/app_entry.c **** void MX_APPE_Config( void )
  92:Core/Src/app_entry.c **** {
  93:Core/Src/app_entry.c ****   /**
  94:Core/Src/app_entry.c ****    * The OPTVERR flag is wrongly set at power on
  95:Core/Src/app_entry.c ****    * It shall be cleared before using any HAL_FLASH_xxx() api
  96:Core/Src/app_entry.c ****    */
  97:Core/Src/app_entry.c ****   __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR );
  98:Core/Src/app_entry.c **** 
  99:Core/Src/app_entry.c ****   /**
 100:Core/Src/app_entry.c ****    * Reset some configurations so that the system behave in the same way
 101:Core/Src/app_entry.c ****    * when either out of nReset or Power On
 102:Core/Src/app_entry.c ****    */
 103:Core/Src/app_entry.c ****   Reset_Device( );
 104:Core/Src/app_entry.c **** 
 105:Core/Src/app_entry.c ****   /* Configure HSE Tuning */
 106:Core/Src/app_entry.c ****   Config_HSE();
 107:Core/Src/app_entry.c **** 
 108:Core/Src/app_entry.c ****   return;
 109:Core/Src/app_entry.c **** }
 110:Core/Src/app_entry.c **** 
 111:Core/Src/app_entry.c **** void MX_APPE_Init( void )
 112:Core/Src/app_entry.c **** {
 113:Core/Src/app_entry.c ****   System_Init( );       /**< System initialization */
 114:Core/Src/app_entry.c **** 
 115:Core/Src/app_entry.c ****   SystemPower_Config(); /**< Configure the system Power Mode */
 116:Core/Src/app_entry.c **** 
 117:Core/Src/app_entry.c ****   HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 118:Core/Src/app_entry.c **** 
 119:Core/Src/app_entry.c **** /* USER CODE BEGIN APPE_Init_1 */
 120:Core/Src/app_entry.c ****   APPD_Init();
 121:Core/Src/app_entry.c ****   
 122:Core/Src/app_entry.c ****   /**
 123:Core/Src/app_entry.c ****    * The Standby mode should not be entered before the initialization is over
 124:Core/Src/app_entry.c ****    * The default state of the Low Power Manager is to allow the Standby Mode so an request is neede
 125:Core/Src/app_entry.c ****    */
 126:Core/Src/app_entry.c ****   UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 127:Core/Src/app_entry.c **** 
 128:Core/Src/app_entry.c ****   Led_Init();
 129:Core/Src/app_entry.c **** 
 130:Core/Src/app_entry.c ****   Button_Init();
 131:Core/Src/app_entry.c **** /* USER CODE END APPE_Init_1 */
 132:Core/Src/app_entry.c ****   appe_Tl_Init();	/* Initialize all transport layers */
 133:Core/Src/app_entry.c **** 
 134:Core/Src/app_entry.c ****   /**
 135:Core/Src/app_entry.c ****    * From now, the application is waiting for the ready event ( VS_HCI_C2_Ready )
 136:Core/Src/app_entry.c ****    * received on the system channel before starting the Stack
 137:Core/Src/app_entry.c ****    * This system event is received with APPE_SysUserEvtRx()
 138:Core/Src/app_entry.c ****    */
 139:Core/Src/app_entry.c **** /* USER CODE BEGIN APPE_Init_2 */
 140:Core/Src/app_entry.c **** 
 141:Core/Src/app_entry.c **** /* USER CODE END APPE_Init_2 */
 142:Core/Src/app_entry.c ****    return;
 143:Core/Src/app_entry.c **** }
 144:Core/Src/app_entry.c **** 
 145:Core/Src/app_entry.c **** void Init_Smps( void )
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 4


 146:Core/Src/app_entry.c **** {
 147:Core/Src/app_entry.c **** #if (CFG_USE_SMPS != 0)
 148:Core/Src/app_entry.c ****   /**
 149:Core/Src/app_entry.c ****    *  Configure and enable SMPS
 150:Core/Src/app_entry.c ****    *
 151:Core/Src/app_entry.c ****    *  The SMPS configuration is not yet supported by CubeMx
 152:Core/Src/app_entry.c ****    *  when SMPS output voltage is set to 1.4V, the RF output power is limited to 3.7dBm
 153:Core/Src/app_entry.c ****    *  the SMPS output voltage shall be increased for higher RF output power
 154:Core/Src/app_entry.c ****    */
 155:Core/Src/app_entry.c ****   LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
 156:Core/Src/app_entry.c ****   LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
 157:Core/Src/app_entry.c ****   LL_PWR_SMPS_Enable();
 158:Core/Src/app_entry.c **** #endif
 159:Core/Src/app_entry.c **** 
 160:Core/Src/app_entry.c ****   return;
 161:Core/Src/app_entry.c **** }
 162:Core/Src/app_entry.c **** 
 163:Core/Src/app_entry.c **** void Init_Exti( void )
 164:Core/Src/app_entry.c **** {
 165:Core/Src/app_entry.c ****   /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
 166:Core/Src/app_entry.c ****   LL_EXTI_EnableIT_32_63( LL_EXTI_LINE_36 & LL_EXTI_LINE_38 );
 167:Core/Src/app_entry.c **** 
 168:Core/Src/app_entry.c ****   return;
 169:Core/Src/app_entry.c **** }
 170:Core/Src/app_entry.c **** 
 171:Core/Src/app_entry.c **** /* USER CODE BEGIN FD */
 172:Core/Src/app_entry.c **** 
 173:Core/Src/app_entry.c **** /* USER CODE END FD */
 174:Core/Src/app_entry.c **** 
 175:Core/Src/app_entry.c **** /*************************************************************
 176:Core/Src/app_entry.c ****  *
 177:Core/Src/app_entry.c ****  * LOCAL FUNCTIONS
 178:Core/Src/app_entry.c ****  *
 179:Core/Src/app_entry.c ****  *************************************************************/
 180:Core/Src/app_entry.c **** static void Reset_Device( void )
 181:Core/Src/app_entry.c **** {
 182:Core/Src/app_entry.c **** #if ( CFG_HW_RESET_BY_FW == 1 )
 183:Core/Src/app_entry.c ****   Reset_BackupDomain();
 184:Core/Src/app_entry.c **** 
 185:Core/Src/app_entry.c ****   Reset_IPCC();
 186:Core/Src/app_entry.c **** #endif /* CFG_HW_RESET_BY_FW */
 187:Core/Src/app_entry.c **** 
 188:Core/Src/app_entry.c ****   return;
 189:Core/Src/app_entry.c **** }
 190:Core/Src/app_entry.c **** 
 191:Core/Src/app_entry.c **** #if ( CFG_HW_RESET_BY_FW == 1 )
 192:Core/Src/app_entry.c **** static void Reset_BackupDomain( void )
 193:Core/Src/app_entry.c **** {
 194:Core/Src/app_entry.c ****   if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 195:Core/Src/app_entry.c ****   {
 196:Core/Src/app_entry.c ****     HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 197:Core/Src/app_entry.c **** 
 198:Core/Src/app_entry.c ****     /**
 199:Core/Src/app_entry.c ****      *  Write twice the value to flush the APB-AHB bridge
 200:Core/Src/app_entry.c ****      *  This bit shall be written in the register before writing the next one
 201:Core/Src/app_entry.c ****      */
 202:Core/Src/app_entry.c ****     HAL_PWR_EnableBkUpAccess();
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 5


 203:Core/Src/app_entry.c **** 
 204:Core/Src/app_entry.c ****     __HAL_RCC_BACKUPRESET_FORCE();
 205:Core/Src/app_entry.c ****     __HAL_RCC_BACKUPRESET_RELEASE();
 206:Core/Src/app_entry.c ****   }
 207:Core/Src/app_entry.c **** 
 208:Core/Src/app_entry.c ****   return;
 209:Core/Src/app_entry.c **** }
 210:Core/Src/app_entry.c **** 
 211:Core/Src/app_entry.c **** static void Reset_IPCC( void )
 212:Core/Src/app_entry.c **** {
  28              		.loc 1 212 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 213:Core/Src/app_entry.c ****   LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
  36              		.loc 1 213 3 view .LVU1
  37              	.LVL0:
  38              	.LBB42:
  39              	.LBI42:
  40              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @file    stm32wbxx_ll_bus.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****     [..]
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       from/to registers.
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****     [..]
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 6


  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #ifndef STM32WBxx_LL_BUS_H
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define STM32WBxx_LL_BUS_H
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #include "stm32wbxx.h"
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @addtogroup STM32WBxx_LL_Driver
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(DMA2)
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TSC)
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 7


  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(GPIOD)
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_5_MSPS)
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(AES1)
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES1           RCC_AHB2ENR_AES1EN
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(QUADSPI)
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QUADSPI        RCC_AHB3ENR_QUADSPIEN
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES2           RCC_AHB3ENR_AES2EN
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LCD)
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR1_LCDEN
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SPI2)
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(I2C3)
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 8


 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(CRS)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(USB)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LPUART1)
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_2_5_MSPS)
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM16)
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM17)
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SAI1)
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_RF             RCC_APB3RSTR_RFRST
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 9


 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(DMA2)
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_SRAM1        RCC_C2AHB1ENR_SRAM1EN
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TSC)
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_TSC          RCC_C2AHB1ENR_TSCEN
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(GPIOD)
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOD        RCC_C2AHB2ENR_GPIODEN
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOE        RCC_C2AHB2ENR_GPIOEEN
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_5_MSPS)
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_ADC          RCC_C2AHB2ENR_ADCEN
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(AES1)
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_AES1         RCC_C2AHB2ENR_AES1EN
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES2         RCC_C2AHB3ENR_AES2EN
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 10


 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LCD)
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LCD          RCC_C2APB1ENR1_LCDEN
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SPI2)
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(I2C3)
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_CRS          RCC_C2APB1ENR1_CRSEN
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USB          RCC_C2APB1ENR1_USBEN
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LPUART1)
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_2_5_MSPS)
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM16)
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM17)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SAI1)
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SAI1         RCC_C2APB2ENR_SAI1EN
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 11


 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_BLE          RCC_C2APB3ENR_BLEEN
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(RCC_802_SUPPORT)
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_802          RCC_C2APB3ENR_802EN
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_EnableClock\n
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 12


 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_IsEnabledClock\n
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_DisableClock\n
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ForceReset\n
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 13


 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN    LL_AHB1_GRP1_EnableClockSleep\n
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockSleep
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 14


 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN    LL_AHB1_GRP1_DisableClockSleep\n
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockSleep\n
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockSleep
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_EnableClock
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 15


 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_IsEnabledClock\n
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_IsEnabledClock
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_DisableClock\n
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_DisableClock
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 16


 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ForceReset\n
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ForceReset\n
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ForceReset\n
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     AES1RST       LL_AHB2_GRP1_ForceReset
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ReleaseReset\n
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     AES1RST       LL_AHB2_GRP1_ReleaseReset
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 17


 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockSleep\n
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_EnableClockSleep\n
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    AES1SMEN      LL_AHB2_GRP1_EnableClockSleep
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockSleep\n
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_DisableClockSleep\n
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    AES1SMEN      LL_AHB2_GRP1_DisableClockSleep
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 18


 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3ENR      QUADSPIEN     LL_AHB3_GRP1_EnableClock\n
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      AES2EN        LL_AHB3_GRP1_EnableClock\n
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
  41              		.loc 2 744 22 view .LVU2
  42              	.LBB43:
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
  43              		.loc 2 746 3 view .LVU3
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
  44              		.loc 2 747 3 view .LVU4
  45 0002 4FF0B043 		mov	r3, #1476395008
  46 0006 1A6D     		ldr	r2, [r3, #80]
  47 0008 42F48012 		orr	r2, r2, #1048576
  48 000c 1A65     		str	r2, [r3, #80]
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
  49              		.loc 2 749 3 view .LVU5
  50              		.loc 2 749 12 is_stmt 0 view .LVU6
  51 000e 1B6D     		ldr	r3, [r3, #80]
  52 0010 03F48013 		and	r3, r3, #1048576
  53              		.loc 2 749 10 view .LVU7
  54 0014 0193     		str	r3, [sp, #4]
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
  55              		.loc 2 750 3 is_stmt 1 view .LVU8
  56 0016 019B     		ldr	r3, [sp, #4]
  57              	.LVL1:
  58              		.loc 2 750 3 is_stmt 0 view .LVU9
  59              	.LBE43:
  60              	.LBE42:
 214:Core/Src/app_entry.c **** 
 215:Core/Src/app_entry.c ****   LL_C1_IPCC_ClearFlag_CHx(
  61              		.loc 1 215 3 is_stmt 1 view .LVU10
  62              	.LBB44:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 19


  63              	.LBI44:
  64              		.file 3 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @file    stm32wbxx_ll_ipcc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief   Header file of IPCC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #ifndef STM32WBxx_LL_IPCC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define STM32WBxx_LL_IPCC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #if defined(IPCC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL IPCC
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Exported types ------------------------------------------------------------*/
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Exported constants --------------------------------------------------------*/
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_Exported_Constants IPCC Exported Constants
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EC_GET_FLAG Get Flags Defines
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief    Flags defines which can be used with LL_IPCC_ReadReg function
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH1F IPCC_C1TOC2SR_CH1F_Msk /*!< C1 transmit to C2 receive Channel1 status
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH2F IPCC_C1TOC2SR_CH2F_Msk /*!< C1 transmit to C2 receive Channel2 status
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 20


  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH3F IPCC_C1TOC2SR_CH3F_Msk /*!< C1 transmit to C2 receive Channel3 status
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH4F IPCC_C1TOC2SR_CH4F_Msk /*!< C1 transmit to C2 receive Channel4 status
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH5F IPCC_C1TOC2SR_CH5F_Msk /*!< C1 transmit to C2 receive Channel5 status
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C1TOC2SR_CH6F IPCC_C1TOC2SR_CH6F_Msk /*!< C1 transmit to C2 receive Channel6 status
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH1F IPCC_C2TOC1SR_CH1F_Msk /*!< C2 transmit to C1 receive Channel1 status
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH2F IPCC_C2TOC1SR_CH2F_Msk /*!< C2 transmit to C1 receive Channel2 status
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH3F IPCC_C2TOC1SR_CH3F_Msk /*!< C2 transmit to C1 receive Channel3 status
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH4F IPCC_C2TOC1SR_CH4F_Msk /*!< C2 transmit to C1 receive Channel4 status
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH5F IPCC_C2TOC1SR_CH5F_Msk /*!< C2 transmit to C1 receive Channel5 status
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_C2TOC1SR_CH6F IPCC_C2TOC1SR_CH6F_Msk /*!< C2 transmit to C1 receive Channel6 status
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EC_Channel Channel
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_1 (0x00000001U) /*!< IPCC Channel 1 */
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_2 (0x00000002U) /*!< IPCC Channel 2 */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_3 (0x00000004U) /*!< IPCC Channel 3 */
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_4 (0x00000008U) /*!< IPCC Channel 4 */
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_5 (0x00000010U) /*!< IPCC Channel 5 */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_CHANNEL_6 (0x00000020U) /*!< IPCC Channel 6 */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Exported macro ------------------------------------------------------------*/
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_Exported_Macros IPCC Exported Macros
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EM_WRITE_READ Common Write and read registers Macros
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Write a value in IPCC register
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  __INSTANCE__ IPCC Instance
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  __REG__ Register to be written
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  __VALUE__ Value to be written in the register
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Read a value in IPCC register
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  __INSTANCE__ IPCC Instance
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  __REG__ Register to be read
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval Register value
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** #define LL_IPCC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 21


 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /* Exported functions --------------------------------------------------------*/
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_Exported_Functions IPCC Exported Functions
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EF_IT_Management IT_Management
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Enable Transmit channel free interrupt for processor 1.
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Disable Transmit channel free interrupt for processor 1.
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          TXFIE         LL_C1_IPCC_DisableIT_TXF
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_DisableIT_TXF(IPCC_TypeDef *IPCCx)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Transmit channel free interrupt for processor 1 is enabled.
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          TXFIE         LL_C1_IPCC_IsEnabledIT_TXF
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledIT_TXF(IPCC_TypeDef const *const IPCCx)
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE) == (IPCC_C1CR_TXFIE)) ? 1UL : 0UL);
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Enable Receive channel occupied interrupt for processor 1.
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 22


 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Disable Receive channel occupied interrupt for processor 1.
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          RXOIE         LL_C1_IPCC_DisableIT_RXO
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_DisableIT_RXO(IPCC_TypeDef *IPCCx)
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Receive channel occupied interrupt for processor 1 is enabled.
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1CR          RXOIE         LL_C1_IPCC_IsEnabledIT_RXO
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledIT_RXO(IPCC_TypeDef  const *const IPCCx)
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE) == (IPCC_C1CR_RXOIE)) ? 1UL : 0UL);
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Enable Transmit channel free interrupt for processor 2.
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          TXFIE         LL_C2_IPCC_EnableIT_TXF
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE);
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Disable Transmit channel free interrupt for processor 2.
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          TXFIE         LL_C2_IPCC_DisableIT_TXF
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_DisableIT_TXF(IPCC_TypeDef *IPCCx)
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE);
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Transmit channel free interrupt for processor 2 is enabled.
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          TXFIE         LL_C2_IPCC_IsEnabledIT_TXF
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledIT_TXF(IPCC_TypeDef  const *const IPCCx)
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 23


 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE) == (IPCC_C2CR_TXFIE)) ? 1UL : 0UL);
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Enable Receive channel occupied interrupt for processor 2.
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          RXOIE         LL_C2_IPCC_EnableIT_RXO
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE);
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Disable Receive channel occupied interrupt for processor 2.
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          RXOIE         LL_C2_IPCC_DisableIT_RXO
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_DisableIT_RXO(IPCC_TypeDef *IPCCx)
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE);
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Receive channel occupied interrupt for processor 2 is enabled.
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2CR          RXOIE         LL_C2_IPCC_IsEnabledIT_RXO
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledIT_RXO(IPCC_TypeDef const *const IPCCx)
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE) == (IPCC_C2CR_RXOIE)) ? 1UL : 0UL);
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EF_Configuration Configuration
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Unmask transmit channel free interrupt for processor 1.
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1FM           LL_C1_IPCC_EnableTransmitChannel\n
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2FM           LL_C1_IPCC_EnableTransmitChannel\n
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3FM           LL_C1_IPCC_EnableTransmitChannel\n
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4FM           LL_C1_IPCC_EnableTransmitChannel\n
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5FM           LL_C1_IPCC_EnableTransmitChannel\n
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6FM           LL_C1_IPCC_EnableTransmitChannel
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 24


 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Mask transmit channel free interrupt for processor 1.
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1FM           LL_C1_IPCC_DisableTransmitChannel\n
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2FM           LL_C1_IPCC_DisableTransmitChannel\n
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3FM           LL_C1_IPCC_DisableTransmitChannel\n
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4FM           LL_C1_IPCC_DisableTransmitChannel\n
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5FM           LL_C1_IPCC_DisableTransmitChannel\n
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6FM           LL_C1_IPCC_DisableTransmitChannel
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Transmit channel free interrupt for processor 1 is masked.
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1FM           LL_C1_IPCC_IsEnabledTransmitChannel\n
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2FM           LL_C1_IPCC_IsEnabledTransmitChannel\n
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3FM           LL_C1_IPCC_IsEnabledTransmitChannel\n
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4FM           LL_C1_IPCC_IsEnabledTransmitChannel\n
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5FM           LL_C1_IPCC_IsEnabledTransmitChannel\n
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6FM           LL_C1_IPCC_IsEnabledTransmitChannel
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be one of the following values:
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledTransmitChannel(IPCC_TypeDef const *const IPCCx, uint3
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos) != (Channel << IPCC_C1MR_CH1FM_Pos
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 25


 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Unmask receive channel occupied interrupt for processor 1.
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1OM           LL_C1_IPCC_EnableReceiveChannel\n
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2OM           LL_C1_IPCC_EnableReceiveChannel\n
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3OM           LL_C1_IPCC_EnableReceiveChannel\n
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4OM           LL_C1_IPCC_EnableReceiveChannel\n
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5OM           LL_C1_IPCC_EnableReceiveChannel\n
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6OM           LL_C1_IPCC_EnableReceiveChannel
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C1MR, Channel);
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Mask receive channel occupied interrupt for processor 1.
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1OM           LL_C1_IPCC_DisableReceiveChannel\n
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2OM           LL_C1_IPCC_DisableReceiveChannel\n
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3OM           LL_C1_IPCC_DisableReceiveChannel\n
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4OM           LL_C1_IPCC_DisableReceiveChannel\n
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5OM           LL_C1_IPCC_DisableReceiveChannel\n
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6OM           LL_C1_IPCC_DisableReceiveChannel
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C1MR, Channel);
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Receive channel occupied interrupt for processor 1 is masked.
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1MR        CH1OM           LL_C1_IPCC_IsEnabledReceiveChannel\n
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH2OM           LL_C1_IPCC_IsEnabledReceiveChannel\n
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH3OM           LL_C1_IPCC_IsEnabledReceiveChannel\n
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH4OM           LL_C1_IPCC_IsEnabledReceiveChannel\n
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH5OM           LL_C1_IPCC_IsEnabledReceiveChannel\n
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1MR        CH6OM           LL_C1_IPCC_IsEnabledReceiveChannel
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be one of the following values:
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 26


 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledReceiveChannel(IPCC_TypeDef const *const IPCCx, uint32
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C1MR, Channel) != (Channel)) ? 1UL : 0UL);
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Unmask transmit channel free interrupt for processor 2.
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1FM           LL_C2_IPCC_EnableTransmitChannel\n
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2FM           LL_C2_IPCC_EnableTransmitChannel\n
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3FM           LL_C2_IPCC_EnableTransmitChannel\n
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4FM           LL_C2_IPCC_EnableTransmitChannel\n
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5FM           LL_C2_IPCC_EnableTransmitChannel\n
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6FM           LL_C2_IPCC_EnableTransmitChannel
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C2MR, Channel << IPCC_C2MR_CH1FM_Pos);
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Mask transmit channel free interrupt for processor 2.
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1FM           LL_C2_IPCC_DisableTransmitChannel\n
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2FM           LL_C2_IPCC_DisableTransmitChannel\n
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3FM           LL_C2_IPCC_DisableTransmitChannel\n
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4FM           LL_C2_IPCC_DisableTransmitChannel\n
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5FM           LL_C2_IPCC_DisableTransmitChannel\n
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6FM           LL_C2_IPCC_DisableTransmitChannel
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 27


 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Transmit channel free interrupt for processor 2 is masked.
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1FM           LL_C2_IPCC_IsEnabledTransmitChannel\n
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2FM           LL_C2_IPCC_IsEnabledTransmitChannel\n
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3FM           LL_C2_IPCC_IsEnabledTransmitChannel\n
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4FM           LL_C2_IPCC_IsEnabledTransmitChannel\n
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5FM           LL_C2_IPCC_IsEnabledTransmitChannel\n
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6FM           LL_C2_IPCC_IsEnabledTransmitChannel
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be one of the following values:
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledTransmitChannel(IPCC_TypeDef const *const IPCCx, uint3
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C2MR, Channel << IPCC_C2MR_CH1FM_Pos) != (Channel << IPCC_C2MR_CH1FM_Pos
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Unmask receive channel occupied interrupt for processor 2.
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1OM           LL_C2_IPCC_EnableReceiveChannel\n
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2OM           LL_C2_IPCC_EnableReceiveChannel\n
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3OM           LL_C2_IPCC_EnableReceiveChannel\n
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4OM           LL_C2_IPCC_EnableReceiveChannel\n
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5OM           LL_C2_IPCC_EnableReceiveChannel\n
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6OM           LL_C2_IPCC_EnableReceiveChannel
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   CLEAR_BIT(IPCCx->C2MR, Channel);
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Mask receive channel occupied interrupt for processor 1.
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1OM           LL_C2_IPCC_DisableReceiveChannel\n
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2OM           LL_C2_IPCC_DisableReceiveChannel\n
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3OM           LL_C2_IPCC_DisableReceiveChannel\n
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4OM           LL_C2_IPCC_DisableReceiveChannel\n
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5OM           LL_C2_IPCC_DisableReceiveChannel\n
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6OM           LL_C2_IPCC_DisableReceiveChannel
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 28


 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   SET_BIT(IPCCx->C2MR, Channel);
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Check if Receive channel occupied interrupt for processor 2 is masked.
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2MR        CH1OM           LL_C2_IPCC_IsEnabledReceiveChannel\n
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH2OM           LL_C2_IPCC_IsEnabledReceiveChannel\n
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH3OM           LL_C2_IPCC_IsEnabledReceiveChannel\n
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH4OM           LL_C2_IPCC_IsEnabledReceiveChannel\n
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH5OM           LL_C2_IPCC_IsEnabledReceiveChannel\n
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2MR        CH6OM           LL_C2_IPCC_IsEnabledReceiveChannel
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be one of the following values:
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledReceiveChannel(IPCC_TypeDef const *const IPCCx, uint32
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C2MR, Channel) != (Channel)) ? 1UL : 0UL);
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @}
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /** @defgroup IPCC_LL_EF_FLAG_Management FLAG_Management
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @{
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Clear IPCC receive channel status for processor 1.
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @note   Associated with IPCC_C2TOC1SR.CHxF
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1SCR        CH1C           LL_C1_IPCC_ClearFlag_CHx\n
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH2C           LL_C1_IPCC_ClearFlag_CHx\n
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH3C           LL_C1_IPCC_ClearFlag_CHx\n
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH4C           LL_C1_IPCC_ClearFlag_CHx\n
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH5C           LL_C1_IPCC_ClearFlag_CHx\n
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH6C           LL_C1_IPCC_ClearFlag_CHx
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 29


 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
  65              		.loc 3 574 22 view .LVU11
  66              	.LBB45:
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   WRITE_REG(IPCCx->C1SCR, Channel);
  67              		.loc 3 576 3 view .LVU12
  68 0018 0A4B     		ldr	r3, .L3
  69 001a 3F22     		movs	r2, #63
  70 001c 9A60     		str	r2, [r3, #8]
  71              	.LVL2:
  72              		.loc 3 576 3 is_stmt 0 view .LVU13
  73              	.LBE45:
  74              	.LBE44:
 216:Core/Src/app_entry.c ****       IPCC,
 217:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 218:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
 219:Core/Src/app_entry.c **** 
 220:Core/Src/app_entry.c ****   LL_C2_IPCC_ClearFlag_CHx(
  75              		.loc 1 220 3 is_stmt 1 view .LVU14
  76              	.LBB46:
  77              	.LBI46:
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Set IPCC transmit channel status for processor 1.
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @note   Associated with IPCC_C1TOC2SR.CHxF
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1SCR        CH1S           LL_C1_IPCC_SetFlag_CHx\n
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH2S           LL_C1_IPCC_SetFlag_CHx\n
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH3S           LL_C1_IPCC_SetFlag_CHx\n
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH4S           LL_C1_IPCC_SetFlag_CHx\n
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH5S           LL_C1_IPCC_SetFlag_CHx\n
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1SCR        CH6S           LL_C1_IPCC_SetFlag_CHx
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Get channel status for processor 1.
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C1TOC2SR        CH1F           LL_C1_IPCC_IsActiveFlag_CHx\n
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1TOC2SR        CH2F           LL_C1_IPCC_IsActiveFlag_CHx\n
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1TOC2SR        CH3F           LL_C1_IPCC_IsActiveFlag_CHx\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 30


 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1TOC2SR        CH4F           LL_C1_IPCC_IsActiveFlag_CHx\n
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1TOC2SR        CH5F           LL_C1_IPCC_IsActiveFlag_CHx\n
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C1TOC2SR        CH6F           LL_C1_IPCC_IsActiveFlag_CHx
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be one of the following values:
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval State of bit (1 or 0).
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Cha
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** 
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** /**
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @brief  Clear IPCC receive channel status for processor 2.
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @note   Associated with IPCC_C1TOC2SR.CHxF
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @rmtoll C2SCR        CH1C           LL_C2_IPCC_ClearFlag_CHx\n
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2SCR        CH2C           LL_C2_IPCC_ClearFlag_CHx\n
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2SCR        CH3C           LL_C2_IPCC_ClearFlag_CHx\n
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2SCR        CH4C           LL_C2_IPCC_ClearFlag_CHx\n
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2SCR        CH5C           LL_C2_IPCC_ClearFlag_CHx\n
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         C2SCR        CH6C           LL_C2_IPCC_ClearFlag_CHx
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  IPCCx IPCC Instance.
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @param  Channel This parameter can be a combination of the following values:
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_1
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_2
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_3
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_4
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_5
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   *         @arg @ref LL_IPCC_CHANNEL_6
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   * @retval None
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   */
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** __STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
  78              		.loc 3 645 22 view .LVU15
  79              	.LBB47:
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h ****   WRITE_REG(IPCCx->C2SCR, Channel);
  80              		.loc 3 647 3 view .LVU16
  81 001e 9A61     		str	r2, [r3, #24]
  82              	.LVL3:
  83              		.loc 3 647 3 is_stmt 0 view .LVU17
  84              	.LBE47:
  85              	.LBE46:
 221:Core/Src/app_entry.c ****       IPCC,
 222:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 223:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
 224:Core/Src/app_entry.c **** 
 225:Core/Src/app_entry.c ****   LL_C1_IPCC_DisableTransmitChannel(
  86              		.loc 1 225 3 is_stmt 1 view .LVU18
  87              	.LBB48:
  88              	.LBI48:
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 31


  89              		.loc 3 312 22 view .LVU19
  90              	.LBB49:
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
  91              		.loc 3 314 3 view .LVU20
  92 0020 5A68     		ldr	r2, [r3, #4]
  93 0022 42F47C12 		orr	r2, r2, #4128768
  94 0026 5A60     		str	r2, [r3, #4]
  95              	.LVL4:
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
  96              		.loc 3 314 3 is_stmt 0 view .LVU21
  97              	.LBE49:
  98              	.LBE48:
 226:Core/Src/app_entry.c ****       IPCC,
 227:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 228:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
 229:Core/Src/app_entry.c **** 
 230:Core/Src/app_entry.c ****   LL_C2_IPCC_DisableTransmitChannel(
  99              		.loc 1 230 3 is_stmt 1 view .LVU22
 100              	.LBB50:
 101              	.LBI50:
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 102              		.loc 3 450 22 view .LVU23
 103              	.LBB51:
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 104              		.loc 3 452 3 view .LVU24
 105 0028 5A69     		ldr	r2, [r3, #20]
 106 002a 42F47C12 		orr	r2, r2, #4128768
 107 002e 5A61     		str	r2, [r3, #20]
 108              	.LVL5:
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 109              		.loc 3 452 3 is_stmt 0 view .LVU25
 110              	.LBE51:
 111              	.LBE50:
 231:Core/Src/app_entry.c ****       IPCC,
 232:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 233:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
 234:Core/Src/app_entry.c **** 
 235:Core/Src/app_entry.c ****   LL_C1_IPCC_DisableReceiveChannel(
 112              		.loc 1 235 3 is_stmt 1 view .LVU26
 113              	.LBB52:
 114              	.LBI52:
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 115              		.loc 3 381 22 view .LVU27
 116              	.LBB53:
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 117              		.loc 3 383 3 view .LVU28
 118 0030 5A68     		ldr	r2, [r3, #4]
 119 0032 42F03F02 		orr	r2, r2, #63
 120 0036 5A60     		str	r2, [r3, #4]
 121              	.LVL6:
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 122              		.loc 3 383 3 is_stmt 0 view .LVU29
 123              	.LBE53:
 124              	.LBE52:
 236:Core/Src/app_entry.c ****       IPCC,
 237:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 238:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 32


 239:Core/Src/app_entry.c **** 
 240:Core/Src/app_entry.c ****   LL_C2_IPCC_DisableReceiveChannel(
 125              		.loc 1 240 3 is_stmt 1 view .LVU30
 126              	.LBB54:
 127              	.LBI54:
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** {
 128              		.loc 3 519 22 view .LVU31
 129              	.LBB55:
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 130              		.loc 3 521 3 view .LVU32
 131 0038 5A69     		ldr	r2, [r3, #20]
 132 003a 42F03F02 		orr	r2, r2, #63
 133 003e 5A61     		str	r2, [r3, #20]
 134              	.LVL7:
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h **** }
 135              		.loc 3 521 3 is_stmt 0 view .LVU33
 136              	.LBE55:
 137              	.LBE54:
 241:Core/Src/app_entry.c ****       IPCC,
 242:Core/Src/app_entry.c ****       LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
 243:Core/Src/app_entry.c ****       | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);
 244:Core/Src/app_entry.c **** 
 245:Core/Src/app_entry.c ****   return;
 138              		.loc 1 245 3 is_stmt 1 view .LVU34
 246:Core/Src/app_entry.c **** }
 139              		.loc 1 246 1 is_stmt 0 view .LVU35
 140 0040 02B0     		add	sp, sp, #8
 141              	.LCFI1:
 142              		.cfi_def_cfa_offset 0
 143              		@ sp needed
 144 0042 7047     		bx	lr
 145              	.L4:
 146              		.align	2
 147              	.L3:
 148 0044 000C0058 		.word	1476398080
 149              		.cfi_endproc
 150              	.LFE1267:
 152              		.section	.text.Init_Rtc,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	Init_Rtc:
 160              	.LFB1270:
 247:Core/Src/app_entry.c **** #endif /* CFG_HW_RESET_BY_FW */
 248:Core/Src/app_entry.c **** 
 249:Core/Src/app_entry.c **** static void Config_HSE(void)
 250:Core/Src/app_entry.c **** {
 251:Core/Src/app_entry.c ****     OTP_ID0_t * p_otp;
 252:Core/Src/app_entry.c **** 
 253:Core/Src/app_entry.c ****   /**
 254:Core/Src/app_entry.c ****    * Read HSE_Tuning from OTP
 255:Core/Src/app_entry.c ****    */
 256:Core/Src/app_entry.c ****   p_otp = (OTP_ID0_t *) OTP_Read(0);
 257:Core/Src/app_entry.c ****   if (p_otp)
 258:Core/Src/app_entry.c ****   {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 33


 259:Core/Src/app_entry.c ****     LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 260:Core/Src/app_entry.c ****   }
 261:Core/Src/app_entry.c **** 
 262:Core/Src/app_entry.c ****   return;
 263:Core/Src/app_entry.c **** }
 264:Core/Src/app_entry.c **** 
 265:Core/Src/app_entry.c **** static void System_Init( void )
 266:Core/Src/app_entry.c **** {
 267:Core/Src/app_entry.c ****   Init_Smps( );
 268:Core/Src/app_entry.c **** 
 269:Core/Src/app_entry.c ****   Init_Exti( );
 270:Core/Src/app_entry.c **** 
 271:Core/Src/app_entry.c ****   Init_Rtc( );
 272:Core/Src/app_entry.c **** 
 273:Core/Src/app_entry.c ****   return;
 274:Core/Src/app_entry.c **** }
 275:Core/Src/app_entry.c **** 
 276:Core/Src/app_entry.c **** static void Init_Rtc( void )
 277:Core/Src/app_entry.c **** {
 161              		.loc 1 277 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 278:Core/Src/app_entry.c ****   /* Disable RTC registers write protection */
 279:Core/Src/app_entry.c ****   LL_RTC_DisableWriteProtection(RTC);
 166              		.loc 1 279 3 view .LVU37
 167              	.LVL8:
 168              	.LBB56:
 169              	.LBI56:
 170              		.file 4 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @file    stm32wbxx_ll_rtc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief   Header file of RTC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #ifndef STM32WBxx_LL_RTC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define STM32WBxx_LL_RTC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 34


  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL RTC
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_Private_Constants RTC Private Constants
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Write protection defines */
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_WRITE_PROTECTION_DISABLE  ((uint8_t)0xFFU)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_WRITE_PROTECTION_ENABLE_1 ((uint8_t)0xCAU)
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_WRITE_PROTECTION_ENABLE_2 ((uint8_t)0x53U)
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Defines used to combine date & time */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_OFFSET_WEEKDAY            (uint32_t)24U
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_OFFSET_DAY                (uint32_t)16U
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_OFFSET_MONTH              (uint32_t)8U
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_OFFSET_HOUR               (uint32_t)16U
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define RTC_OFFSET_MINUTE             (uint32_t)8U
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_Private_Macros RTC Private Macros
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /*USE_FULL_LL_DRIVER*/
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Exported types ------------------------------------------------------------*/
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(USE_FULL_LL_DRIVER)
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_ES_INIT RTC Exported Init structure
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  RTC Init structures definition
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** typedef struct
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 35


  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t HourFormat;   /*!< Specifies the RTC Hours Format.
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This parameter can be a value of @ref RTC_LL_EC_HOURFORMAT
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This feature can be modified afterwards using unitary function
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               @ref LL_RTC_SetHourFormat(). */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t AsynchPrescaler; /*!< Specifies the RTC Asynchronous Predivider value.
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This parameter must be a number between Min_Data = 0x00 and Max_Data 
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This feature can be modified afterwards using unitary function
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               @ref LL_RTC_SetAsynchPrescaler(). */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t SynchPrescaler;  /*!< Specifies the RTC Synchronous Predivider value.
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This parameter must be a number between Min_Data = 0x00 and Max_Data 
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               This feature can be modified afterwards using unitary function
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                               @ref LL_RTC_SetSynchPrescaler(). */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** } LL_RTC_InitTypeDef;
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  RTC Time structure definition
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** typedef struct
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t TimeFormat; /*!< Specifies the RTC AM/PM Time.
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This parameter can be a value of @ref RTC_LL_EC_TIME_FORMAT
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This feature can be modified afterwards using unitary function @ref LL_
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Hours;       /*!< Specifies the RTC Time Hours.
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This parameter must be a number between Min_Data = 0 and Max_Data = 12 
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This parameter must be a number between Min_Data = 0 and Max_Data = 23 
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This feature can be modified afterwards using unitary function @ref LL_
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Minutes;     /*!< Specifies the RTC Time Minutes.
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This parameter must be a number between Min_Data = 0 and Max_Data = 59
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This feature can be modified afterwards using unitary function @ref LL_
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Seconds;     /*!< Specifies the RTC Time Seconds.
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This parameter must be a number between Min_Data = 0 and Max_Data = 59
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                             This feature can be modified afterwards using unitary function @ref LL_
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** } LL_RTC_TimeTypeDef;
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  RTC Date structure definition
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** typedef struct
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t WeekDay;  /*!< Specifies the RTC Date WeekDay.
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This parameter can be a value of @ref RTC_LL_EC_WEEKDAY
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This feature can be modified afterwards using unitary function @ref LL_RTC
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Month;    /*!< Specifies the RTC Date Month.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 36


 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This parameter can be a value of @ref RTC_LL_EC_MONTH
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This feature can be modified afterwards using unitary function @ref LL_RTC
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Day;      /*!< Specifies the RTC Date Day.
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This parameter must be a number between Min_Data = 1 and Max_Data = 31
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This feature can be modified afterwards using unitary function @ref LL_RTC
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t Year;     /*!< Specifies the RTC Date Year.
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This parameter must be a number between Min_Data = 0 and Max_Data = 99
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                          This feature can be modified afterwards using unitary function @ref LL_RTC
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** } LL_RTC_DateTypeDef;
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  RTC Alarm structure definition
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** typedef struct
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   LL_RTC_TimeTypeDef AlarmTime;  /*!< Specifies the RTC Alarm Time members. */
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t AlarmMask;            /*!< Specifies the RTC Alarm Masks.
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This parameter can be a value of @ref RTC_LL_EC_ALMA_MASK for
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This feature can be modified afterwards using unitary functio
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       or @ref LL_RTC_ALMB_SetMask() for ALARM B
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                  */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t AlarmDateWeekDaySel;  /*!< Specifies the RTC Alarm is on day or WeekDay.
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This parameter can be a value of @ref RTC_LL_EC_ALMA_WEEKDAY_
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This feature can be modified afterwards using unitary functio
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       for ALARM A or @ref LL_RTC_ALMB_EnableWeekday() or @ref LL_RT
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                  */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint8_t AlarmDateWeekDay;      /*!< Specifies the RTC Alarm Day/WeekDay.
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       If AlarmDateWeekDaySel set to day, this parameter  must be a 
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This feature can be modified afterwards using unitary functio
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       for ALARM A or @ref LL_RTC_ALMB_SetDay() for ALARM B.
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       If AlarmDateWeekDaySel set to Weekday, this parameter can be 
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       This feature can be modified afterwards using unitary functio
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                       for ALARM A or @ref LL_RTC_ALMB_SetWeekDay() for ALARM B.
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                  */
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** } LL_RTC_AlarmTypeDef;
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* USE_FULL_LL_DRIVER */
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Exported constants --------------------------------------------------------*/
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_Exported_Constants RTC Exported Constants
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 37


 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(USE_FULL_LL_DRIVER)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_FORMAT FORMAT
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_FORMAT_BIN                  0x000000000U /*!< Binary data format */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_FORMAT_BCD                  0x000000001U /*!< BCD data format */
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMA_WEEKDAY_SELECTION RTC Alarm A Date WeekDay
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_DATEWEEKDAYSEL_DATE    0x00000000U             /*!< Alarm A Date is selected */
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL        /*!< Alarm A WeekDay is selected
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMB_WEEKDAY_SELECTION RTC Alarm B Date WeekDay
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_DATEWEEKDAYSEL_DATE    0x00000000U             /*!< Alarm B Date is selected */
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMBR_WDSEL        /*!< Alarm B WeekDay is selected
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* USE_FULL_LL_DRIVER */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_GET_FLAG Get Flags Defines
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief    Flags defines which can be used with LL_RTC_ReadReg function
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_ITSF                    RTC_ISR_ITSF
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_RECALPF                 RTC_ISR_RECALPF
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_TAMP3F                  RTC_ISR_TAMP3F
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_TAMP2F                  RTC_ISR_TAMP2F
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_TAMP1F                  RTC_ISR_TAMP1F
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_TSOVF                   RTC_ISR_TSOVF
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_TSF                     RTC_ISR_TSF
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_WUTF                    RTC_ISR_WUTF
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_ALRBF                   RTC_ISR_ALRBF
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_ALRAF                   RTC_ISR_ALRAF
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_INITF                   RTC_ISR_INITF
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_RSF                     RTC_ISR_RSF
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_INITS                   RTC_ISR_INITS
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_SHPF                    RTC_ISR_SHPF
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_WUTWF                   RTC_ISR_WUTWF
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 38


 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_ALRBWF                  RTC_ISR_ALRBWF
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ISR_ALRAWF                  RTC_ISR_ALRAWF
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_IT IT Defines
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief    IT defines which can be used with LL_RTC_ReadReg and  LL_RTC_WriteReg functions
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CR_TSIE                     RTC_CR_TSIE
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CR_WUTIE                    RTC_CR_WUTIE
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CR_ALRBIE                   RTC_CR_ALRBIE
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CR_ALRAIE                   RTC_CR_ALRAIE
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPCR_TAMP3IE              RTC_TAMPCR_TAMP3IE
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPCR_TAMP2IE              RTC_TAMPCR_TAMP2IE
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPCR_TAMP1IE              RTC_TAMPCR_TAMP1IE
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPCR_TAMPIE               RTC_TAMPCR_TAMPIE
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_WEEKDAY  WEEK DAY
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_MONDAY              ((uint8_t)0x01U) /*!< Monday    */
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_TUESDAY             ((uint8_t)0x02U) /*!< Tuesday   */
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_WEDNESDAY           ((uint8_t)0x03U) /*!< Wednesday */
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_THURSDAY            ((uint8_t)0x04U) /*!< Thrusday  */
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_FRIDAY              ((uint8_t)0x05U) /*!< Friday    */
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_SATURDAY            ((uint8_t)0x06U) /*!< Saturday  */
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WEEKDAY_SUNDAY              ((uint8_t)0x07U) /*!< Sunday    */
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_MONTH  MONTH
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_JANUARY               ((uint8_t)0x01U)  /*!< January   */
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_FEBRUARY              ((uint8_t)0x02U)  /*!< February  */
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_MARCH                 ((uint8_t)0x03U)  /*!< March     */
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_APRIL                 ((uint8_t)0x04U)  /*!< April     */
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_MAY                   ((uint8_t)0x05U)  /*!< May       */
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_JUNE                  ((uint8_t)0x06U)  /*!< June      */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_JULY                  ((uint8_t)0x07U)  /*!< July      */
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_AUGUST                ((uint8_t)0x08U)  /*!< August    */
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_SEPTEMBER             ((uint8_t)0x09U)  /*!< September */
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_OCTOBER               ((uint8_t)0x10U)  /*!< October   */
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_NOVEMBER              ((uint8_t)0x11U)  /*!< November  */
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_MONTH_DECEMBER              ((uint8_t)0x12U)  /*!< December  */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 39


 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_HOURFORMAT  HOUR FORMAT
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_HOURFORMAT_24HOUR           0x00000000U           /*!< 24 hour/day format */
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_HOURFORMAT_AMPM             RTC_CR_FMT            /*!< AM/PM hour format */
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALARMOUT  ALARM OUTPUT
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARMOUT_DISABLE            0x00000000U             /*!< Output disabled */
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARMOUT_ALMA               RTC_CR_OSEL_0           /*!< Alarm A output enabled */
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARMOUT_ALMB               RTC_CR_OSEL_1           /*!< Alarm B output enabled */
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARMOUT_WAKEUP             RTC_CR_OSEL             /*!< Wakeup output enabled */
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_OR_ALARMOUTTYPE)
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALARM_OUTPUTTYPE  ALARM OUTPUT TYPE
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN  0x00000000U         /*!< RTC_ALARM, when mapped on PC13,
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL   RTC_OR_ALARMOUTTYPE /*!< RTC_ALARM, when mapped on PC13,
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_OUTPUTPOLARITY_PIN  OUTPUT POLARITY PIN
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_OUTPUTPOLARITY_PIN_HIGH     0x00000000U           /*!< Pin is high when ALRAF/ALRBF/
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_OUTPUTPOLARITY_PIN_LOW      RTC_CR_POL            /*!< Pin is low when ALRAF/ALRBF/W
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TIME_FORMAT TIME FORMAT
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TIME_FORMAT_AM_OR_24        0x00000000U           /*!< AM or 24-hour format */
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TIME_FORMAT_PM              RTC_TR_PM             /*!< PM */
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_SHIFT_SECOND  SHIFT SECOND
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_SHIFT_SECOND_DELAY          0x00000000U           /* Delay (seconds) = SUBFS / (PRED
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 40


 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_SHIFT_SECOND_ADVANCE        RTC_SHIFTR_ADD1S      /* Advance (seconds) = (1 - (SUBFS
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMA_MASK  ALARMA MASK
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_NONE              0x00000000U             /*!< No masks applied on Alarm A
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_DATEWEEKDAY       RTC_ALRMAR_MSK4         /*!< Date/day do not care in Ala
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_HOURS             RTC_ALRMAR_MSK3         /*!< Hours do not care in Alarm 
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_MINUTES           RTC_ALRMAR_MSK2         /*!< Minutes do not care in Alar
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_SECONDS           RTC_ALRMAR_MSK1         /*!< Seconds do not care in Alar
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_MASK_ALL               (RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | R
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMA_TIME_FORMAT  ALARMA TIME FORMAT
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_TIME_FORMAT_AM         0x00000000U           /*!< AM or 24-hour format */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMA_TIME_FORMAT_PM         RTC_ALRMAR_PM         /*!< PM */
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMB_MASK  ALARMB MASK
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_NONE              0x00000000U             /*!< No masks applied on Alarm B
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_DATEWEEKDAY       RTC_ALRMBR_MSK4         /*!< Date/day do not care in Ala
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_HOURS             RTC_ALRMBR_MSK3         /*!< Hours do not care in Alarm 
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_MINUTES           RTC_ALRMBR_MSK2         /*!< Minutes do not care in Alar
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_SECONDS           RTC_ALRMBR_MSK1         /*!< Seconds do not care in Alar
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_MASK_ALL               (RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | R
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_ALMB_TIME_FORMAT  ALARMB TIME FORMAT
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_TIME_FORMAT_AM         0x00000000U           /*!< AM or 24-hour format */
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ALMB_TIME_FORMAT_PM         RTC_ALRMBR_PM         /*!< PM */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TIMESTAMP_EDGE  TIMESTAMP EDGE
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TIMESTAMP_EDGE_RISING       0x00000000U           /*!< RTC_TS input rising edge gene
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TIMESTAMP_EDGE_FALLING      RTC_CR_TSEDGE         /*!< RTC_TS input falling edge gen
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 41


 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TS_TIME_FORMAT  TIMESTAMP TIME FORMAT
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TS_TIME_FORMAT_AM           0x00000000U           /*!< AM or 24-hour format */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TS_TIME_FORMAT_PM           RTC_TSTR_PM           /*!< PM */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER  TAMPER
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_1                    RTC_TAMPCR_TAMP1E /*!< RTC_TAMP1 input detection */
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER1_SUPPORT */
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_2                    RTC_TAMPCR_TAMP2E /*!< RTC_TAMP2 input detection */
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER2_SUPPORT */
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_3                    RTC_TAMPCR_TAMP3E /*!< RTC_TAMP3 input detection */
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER3_SUPPORT */
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_MASK  TAMPER MASK
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_MASK_TAMPER1         RTC_TAMPCR_TAMP1MF /*!< Tamper 1 event generates a trigg
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER1_SUPPORT */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_MASK_TAMPER2         RTC_TAMPCR_TAMP2MF /*!< Tamper 2 event generates a trigg
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER2_SUPPORT */
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_MASK_TAMPER3         RTC_TAMPCR_TAMP3MF /*!< Tamper 3 event generates a trigg
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER3_SUPPORT */
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_NOERASE  TAMPER NO ERASE
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_NOERASE_TAMPER1      RTC_TAMPCR_TAMP1NOERASE /*!< Tamper 1 event does not era
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER1_SUPPORT */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_NOERASE_TAMPER2      RTC_TAMPCR_TAMP2NOERASE /*!< Tamper 2 event does not era
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER2_SUPPORT */
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_NOERASE_TAMPER3      RTC_TAMPCR_TAMP3NOERASE /*!< Tamper 3 event does not era
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER3_SUPPORT */
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 42


 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPPRCH)
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_DURATION  TAMPER DURATION
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_DURATION_1RTCCLK     0x00000000U                             /*!< Tamper pins
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_DURATION_2RTCCLK     RTC_TAMPCR_TAMPPRCH_0  /*!< Tamper pins are pre-charged 
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_DURATION_4RTCCLK     RTC_TAMPCR_TAMPPRCH_1  /*!< Tamper pins are pre-charged 
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_DURATION_8RTCCLK     RTC_TAMPCR_TAMPPRCH    /*!< Tamper pins are pre-charged 
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPPRCH */
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPFLT)
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_FILTER  TAMPER FILTER
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_FILTER_DISABLE       0x00000000U                              /*!< Tamper fil
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_FILTER_2SAMPLE       RTC_TAMPCR_TAMPFLT_0    /*!< Tamper is activated after 2
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_FILTER_4SAMPLE       RTC_TAMPCR_TAMPFLT_1    /*!< Tamper is activated after 4
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_FILTER_8SAMPLE       RTC_TAMPCR_TAMPFLT      /*!< Tamper is activated after 8
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPFLT */
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPFREQ)
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_SAMPLFREQDIV  TAMPER SAMPLING FREQUENCY DIVIDER
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_32768   0x00000000U                                             
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_16384   RTC_TAMPCR_TAMPFREQ_0                           /*!< Eac
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_8192    RTC_TAMPCR_TAMPFREQ_1                           /*!< Eac
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_4096    (RTC_TAMPCR_TAMPFREQ_1 | RTC_TAMPCR_TAMPFREQ_0) /*!< Eac
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_2048    RTC_TAMPCR_TAMPFREQ_2                           /*!< Eac
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_1024    (RTC_TAMPCR_TAMPFREQ_2 | RTC_TAMPCR_TAMPFREQ_0) /*!< Eac
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_512     (RTC_TAMPCR_TAMPFREQ_2 | RTC_TAMPCR_TAMPFREQ_1) /*!< Eac
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_SAMPLFREQDIV_256     RTC_TAMPCR_TAMPFREQ                             /*!< Eac
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPFREQ */
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_TAMPER_ACTIVELEVEL  TAMPER ACTIVE LEVEL
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER1_SUPPORT)
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_ACTIVELEVEL_TAMP1    RTC_TAMPCR_TAMP1TRG /*!< RTC_TAMP1 input falling edge (i
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER1_SUPPORT */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER2_SUPPORT)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_ACTIVELEVEL_TAMP2    RTC_TAMPCR_TAMP2TRG /*!< RTC_TAMP2 input falling edge (i
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER2_SUPPORT */
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPER3_SUPPORT)
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_TAMPER_ACTIVELEVEL_TAMP3    RTC_TAMPCR_TAMP3TRG /*!< RTC_TAMP3 input falling edge (i
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 43


 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPER3_SUPPORT */
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_WAKEUPCLOCK_DIV  WAKEUP CLOCK DIV
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_DIV_16          0x00000000U                           /*!< RTC/16 clock 
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_DIV_8           (RTC_CR_WUCKSEL_0)                    /*!< RTC/8 clock i
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_DIV_4           (RTC_CR_WUCKSEL_1)                    /*!< RTC/4 clock i
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_DIV_2           (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_0) /*!< RTC/2 clock i
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_CKSPRE          (RTC_CR_WUCKSEL_2)                    /*!< ck_spre (usua
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WAKEUPCLOCK_CKSPRE_WUT      (RTC_CR_WUCKSEL_2 | RTC_CR_WUCKSEL_1) /*!< ck_spre (usua
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_BACKUP_SUPPORT)
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_BKP  BACKUP
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR0                     0x00000000U
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR1                     0x00000001U
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR2                     0x00000002U
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR3                     0x00000003U
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR4                     0x00000004U
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if RTC_BKP_NUMBER > 5
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR5                     0x00000005U
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR6                     0x00000006U
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR7                     0x00000007U
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR8                     0x00000008U
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR9                     0x00000009U
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR10                    0x0000000AU
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR11                    0x0000000BU
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR12                    0x0000000CU
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR13                    0x0000000DU
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR14                    0x0000000EU
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR15                    0x0000000FU
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_BKP_NUMBER > 5 */
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if RTC_BKP_NUMBER > 16
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR16                    0x00000010U
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR17                    0x00000011U
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR18                    0x00000012U
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_BKP_DR19                    0x00000013U
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_BKP_NUMBER > 16 */
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_BACKUP_SUPPORT */
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_CALIB_OUTPUT  Calibration output
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_OUTPUT_NONE           0x00000000U                 /*!< Calibration output disa
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_OUTPUT_1HZ            (RTC_CR_COE | RTC_CR_COSEL) /*!< Calibration output is 5
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 44


 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_OUTPUT_512HZ          (RTC_CR_COE)                /*!< Calibration output is 1
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_CALIB_INSERTPULSE  Calibration pulse insertion
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_INSERTPULSE_NONE      0x00000000U           /*!< No RTCCLK pulses are added */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_INSERTPULSE_SET       RTC_CALR_CALP         /*!< One RTCCLK pulse is effective
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EC_CALIB_PERIOD  Calibration period
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_PERIOD_32SEC          0x00000000U           /*!< Use a 32-second calibration c
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_PERIOD_16SEC          RTC_CALR_CALW16       /*!< Use a 16-second calibration c
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_CALIB_PERIOD_8SEC           RTC_CALR_CALW8        /*!< Use a 8-second calibration cy
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Exported macro ------------------------------------------------------------*/
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_Exported_Macros RTC Exported Macros
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EM_WRITE_READ Common Write and read registers Macros
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Write a value in RTC register
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __INSTANCE__ RTC Instance
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __REG__ Register to be written
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __VALUE__ Value to be written in the register
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Read a value in RTC register
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __INSTANCE__ RTC Instance
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __REG__ Register to be read
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Register value
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define LL_RTC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 45


 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EM_Convert Convert helper Macros
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to convert a value from 2 digit decimal format to BCD format
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __VALUE__ Byte to be converted
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Converted byte
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_CONVERT_BIN2BCD(__VALUE__) (uint8_t)((((__VALUE__) / 10U) << 4U) | ((__VALUE__) % 
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to convert a value from BCD format to 2 digit decimal format
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __VALUE__ BCD value to be converted
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Converted byte
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_CONVERT_BCD2BIN(__VALUE__) (uint8_t)((((uint8_t)((__VALUE__)\
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                                                   & (uint8_t)0xF0U) >> (uint8_t)0x4
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EM_Date Date helper Macros
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve weekday.
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_DATE__ Date returned by @ref  LL_RTC_DATE_Get function.
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_WEEKDAY(__RTC_DATE__) (((__RTC_DATE__) >> RTC_OFFSET_WEEKDAY) & 0x000000FFU)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve Year in BCD format
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Year in BCD format (0x00 . . . 0x99)
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_YEAR(__RTC_DATE__) ((__RTC_DATE__) & 0x000000FFU)
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve Month in BCD format
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JANUARY
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_FEBRUARY
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MARCH
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_APRIL
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MAY
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 46


 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JUNE
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JULY
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_AUGUST
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_SEPTEMBER
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_OCTOBER
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_NOVEMBER
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_DECEMBER
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_MONTH(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_MONTH) & 0x000000FFU)
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve Day in BCD format
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_DATE__ Value returned by @ref  LL_RTC_DATE_Get
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Day in BCD format (0x01 . . . 0x31)
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_DAY(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_DAY) & 0x000000FFU)
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EM_Time Time helper Macros
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve hour in BCD format
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Hours in BCD format (0x01. . .0x12 or between Min_Data=0x00 and Max_Data=0x23)
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_HOUR(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_HOUR) & 0x000000FFU)
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve minute in BCD format
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Minutes in BCD format (0x00. . .0x59)
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_MINUTE(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_MINUTE) & 0x000000FFU)
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Helper macro to retrieve second in BCD format
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Seconds in  format (0x00. . .0x59)
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #define __LL_RTC_GET_SECOND(__RTC_TIME__) ((__RTC_TIME__) & 0x000000FFU)
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /* Exported functions --------------------------------------------------------*/
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_Exported_Functions RTC Exported Functions
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 47


 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Configuration Configuration
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Hours format (24 hour/day or AM/PM hour format)
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           FMT           LL_RTC_SetHourFormat
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  HourFormat This parameter can be one of the following values:
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_HOURFORMAT_AMPM
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Hours format (24 hour/day or AM/PM hour format)
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           FMT           LL_RTC_GetHourFormat
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_HOURFORMAT_AMPM
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Select the flag to be routed to RTC_ALARM output
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           OSEL          LL_RTC_SetAlarmOutEvent
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  AlarmOutput This parameter can be one of the following values:
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_DISABLE
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_ALMA
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_ALMB
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_WAKEUP
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput)
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->CR, RTC_CR_OSEL, AlarmOutput);
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get the flag to be routed to RTC_ALARM output
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           OSEL          LL_RTC_GetAlarmOutEvent
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 48


 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_DISABLE
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_ALMA
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_ALMB
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARMOUT_WAKEUP
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx)
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_OSEL));
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_OR_ALARMOUTTYPE)
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set RTC_ALARM output type (ALARM in push-pull or open-drain output)
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Used only when RTC_ALARM is mapped on PC13
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll OR        ALARMOUTTYPE  LL_RTC_SetAlarmOutputType
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Output This parameter can be one of the following values:
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output)
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->OR, RTC_OR_ALARMOUTTYPE, Output);
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get RTC_ALARM output type (ALARM in push-pull or open-drain output)
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   used only when RTC_ALARM is mapped on PC13
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll OR        ALARMOUTTYPE  LL_RTC_GetAlarmOutputType
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx)
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->OR, RTC_OR_ALARMOUTTYPE));
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable initialization mode
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Initialization mode is used to program time and date register (RTC_TR and RTC_DR)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         and prescaler register (RTC_PRER).
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         Counters are stopped and start counting from the new value when INIT is reset.
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   /* Set the Initialization mode */
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->ISR, 0xFFFFFFFFU);
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 49


 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable initialization mode (Free running mode)
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   /* Exit Initialization mode */
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Output polarity (pin is low when ALRAF/ALRBF/WUTF is asserted)
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           POL           LL_RTC_SetOutputPolarity
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Polarity This parameter can be one of the following values:
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity)
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->CR, RTC_CR_POL, Polarity);
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Output polarity
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           POL           LL_RTC_GetOutputPolarity
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx)
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_POL));
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Bypass the shadow registers
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BYPSHAD       LL_RTC_EnableShadowRegBypass
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx)
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_BYPSHAD);
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Bypass the shadow registers
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BYPSHAD       LL_RTC_DisableShadowRegBypass
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 50


 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx)
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_BYPSHAD);
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Check if Shadow registers bypass is enabled or not.
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BYPSHAD       LL_RTC_IsShadowRegBypassEnabled
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval State of bit (1 or 0).
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL);
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable RTC_REFIN reference clock detection (50 or 60 Hz)
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           REFCKON       LL_RTC_EnableRefClock
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx)
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_REFCKON);
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable RTC_REFIN reference clock detection (50 or 60 Hz)
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           REFCKON       LL_RTC_DisableRefClock
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx)
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_REFCKON);
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Asynchronous prescaler factor
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll PRER         PREDIV_A      LL_RTC_SetAsynchPrescaler
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Synchronous prescaler factor
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll PRER         PREDIV_S      LL_RTC_SetSynchPrescaler
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 51


 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Asynchronous prescaler factor
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll PRER         PREDIV_A      LL_RTC_GetAsynchPrescaler
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data = 0 and Max_Data = 0x7F
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx)
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos);
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Synchronous prescaler factor
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll PRER         PREDIV_S      LL_RTC_GetSynchPrescaler
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data = 0 and Max_Data = 0x7FFF
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx)
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S));
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable the write protection for RTC registers.
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable the write protection for RTC registers.
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
 171              		.loc 4 1044 22 view .LVU38
 172              	.LBB57:
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 173              		.loc 4 1046 3 view .LVU39
 174 0000 054B     		ldr	r3, .L6
 175 0002 CA22     		movs	r2, #202
 176 0004 5A62     		str	r2, [r3, #36]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 52


1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 177              		.loc 4 1047 3 view .LVU40
 178 0006 5322     		movs	r2, #83
 179 0008 5A62     		str	r2, [r3, #36]
 180              	.LVL9:
 181              		.loc 4 1047 3 is_stmt 0 view .LVU41
 182              	.LBE57:
 183              	.LBE56:
 280:Core/Src/app_entry.c **** 
 281:Core/Src/app_entry.c ****   LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 184              		.loc 1 281 3 is_stmt 1 view .LVU42
 185              	.LBB58:
 186              	.LBI58:
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable RTC_OUT remap
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll OR           OUT_RMP       LL_RTC_EnableOutRemap
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_EnableOutRemap(RTC_TypeDef *RTCx)
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->OR, RTC_OR_OUT_RMP);
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable RTC_OUT remap
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll OR           OUT_RMP       LL_RTC_DisableOutRemap
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DisableOutRemap(RTC_TypeDef *RTCx)
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->OR, RTC_OR_OUT_RMP);
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Time Time
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set time format (AM/24-hour or PM notation)
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           PM            LL_RTC_TIME_SetFormat
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  TimeFormat This parameter can be one of the following values:
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_PM
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 53


1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TR, RTC_TR_PM, TimeFormat);
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get time format (AM or PM notation)
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           PM            LL_RTC_TIME_GetFormat
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_PM
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx)
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TR, RTC_TR_PM));
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Hours in BCD format
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert hour from binary to BCD for
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           HT            LL_RTC_TIME_SetHour\n
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           HU            LL_RTC_TIME_SetHour
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TR, (RTC_TR_HT | RTC_TR_HU),
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos)));
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Hours in BCD format
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert hour from BCD to
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       Binary format
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           HT            LL_RTC_TIME_GetHour\n
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           HU            LL_RTC_TIME_GetHour
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x2
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_H
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 54


1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Minutes in BCD format
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD 
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           MNT           LL_RTC_TIME_SetMinute\n
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNU           LL_RTC_TIME_SetMinute
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU),
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos))
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Minutes in BCD format
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert minute from BCD
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       to Binary format
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           MNT           LL_RTC_TIME_GetMinute\n
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNU           LL_RTC_TIME_GetMinute
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_T
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Seconds in BCD format
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD 
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           ST            LL_RTC_TIME_SetSecond\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           SU            LL_RTC_TIME_SetSecond
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TR, (RTC_TR_ST | RTC_TR_SU),
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos)));
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 55


1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Seconds in BCD format
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       to Binary format
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           ST            LL_RTC_TIME_GetSecond\n
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           SU            LL_RTC_TIME_GetSecond
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_S
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set time (hour, minute and second) in BCD format
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function)
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note TimeFormat and Hours should follow the same format
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           PM            LL_RTC_TIME_Config\n
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           HT            LL_RTC_TIME_Config\n
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           HU            LL_RTC_TIME_Config\n
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNT           LL_RTC_TIME_Config\n
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNU           LL_RTC_TIME_Config\n
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           ST            LL_RTC_TIME_Config\n
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           SU            LL_RTC_TIME_Config
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Format12_24 This parameter can be one of the following values:
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIME_FORMAT_PM
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, ui
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                         uint32_t Seconds)
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = Format12_24                                                                               
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | R
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get time (hour, minute and second) in BCD format
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 56


1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)).
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       are available to get independently each parameter.
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TR           HT            LL_RTC_TIME_Get\n
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           HU            LL_RTC_TIME_Get\n
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNT           LL_RTC_TIME_Get\n
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           MNU           LL_RTC_TIME_Get\n
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           ST            LL_RTC_TIME_Get\n
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TR           SU            LL_RTC_TIME_Get
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of hours, minutes and seconds (Format: 0x00HHMMSS).
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx)
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_S
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                     (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                     ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Memorize whether the daylight saving time change has been performed
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BKP           LL_RTC_TIME_EnableDayLightStore
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx)
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_BKP);
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable memorization whether the daylight saving time change has been performed.
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BKP           LL_RTC_TIME_DisableDayLightStore
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx)
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_BKP);
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Check if RTC Day Light Saving stored operation has been enabled or not
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           BKP           LL_RTC_TIME_IsDayLightStoreEnabled
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval State of bit (1 or 0).
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx)
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return ((READ_BIT(RTCx->CR, RTC_CR_BKP) == (RTC_CR_BKP)) ? 1UL : 0UL);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 57


1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Subtract 1 hour (winter time change)
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           SUB1H         LL_RTC_TIME_DecHour
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx)
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_SUB1H);
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Add 1 hour (summer time change)
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ADD1H         LL_RTC_TIME_IncHour
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx)
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_ADD1H);
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Sub second value in the synchronous prescaler counter.
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note  You can use both SubSeconds value and SecondFraction (PREDIV_S through
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *        LL_RTC_GetSynchPrescaler function) terms returned to convert Calendar
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *        SubSeconds value in second fraction ratio with time unit following
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *        generic formula:
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *          ==> Seconds fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *        This conversion can be performed only if no shift operation is pending
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *        (ie. SHFP=0) when PREDIV_S >= SS.
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll SSR          SS            LL_RTC_TIME_GetSubSecond
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Sub second value (number between 0 and 65535)
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Synchronize to a remote clock with a high degree of precision.
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   This operation effectively subtracts from (delays) or advance the clock of a fraction o
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   When REFCKON is set, firmware must not write to Shift control register.
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll SHIFTR       ADD1S         LL_RTC_TIME_Synchronize\n
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         SHIFTR       SUBFS         LL_RTC_TIME_Synchronize
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  ShiftSecond This parameter can be one of the following values:
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_SHIFT_SECOND_DELAY
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_SHIFT_SECOND_ADVANCE
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Fraction Number of Seconds Fractions (any value from 0 to 0x7FFF)
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 58


1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Frac
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   WRITE_REG(RTCx->SHIFTR, ShiftSecond | Fraction);
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Date Date
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Year in BCD format
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Year from binary to BCD for
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           YT            LL_RTC_DATE_SetYear\n
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YU            LL_RTC_DATE_SetYear
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year)
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->DR, (RTC_DR_YT | RTC_DR_YU),
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos)));
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Year in BCD format
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Year from BCD to Binary for
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           YT            LL_RTC_DATE_GetYear\n
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YU            LL_RTC_DATE_GetYear
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x99
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_Y
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Week day
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           WDU           LL_RTC_DATE_SetWeekDay
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  WeekDay This parameter can be one of the following values:
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 59


1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->DR, RTC_DR_WDU, WeekDay << RTC_DR_WDU_Pos);
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Week day
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           WDU           LL_RTC_DATE_GetWeekDay
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx)
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos);
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Month in BCD format
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Month from binary to BCD fo
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           MT            LL_RTC_DATE_SetMonth\n
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MU            LL_RTC_DATE_SetMonth
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Month This parameter can be one of the following values:
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JANUARY
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_FEBRUARY
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MARCH
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_APRIL
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MAY
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JUNE
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JULY
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_AUGUST
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_SEPTEMBER
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_OCTOBER
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_NOVEMBER
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_DECEMBER
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month)
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->DR, (RTC_DR_MT | RTC_DR_MU),
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)));
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 60


1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Month in BCD format
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary fo
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           MT            LL_RTC_DATE_GetMonth\n
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MU            LL_RTC_DATE_GetMonth
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JANUARY
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_FEBRUARY
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MARCH
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_APRIL
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MAY
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JUNE
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JULY
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_AUGUST
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_SEPTEMBER
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_OCTOBER
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_NOVEMBER
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_DECEMBER
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_M
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Day in BCD format
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD form
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           DT            LL_RTC_DATE_SetDay\n
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DU            LL_RTC_DATE_SetDay
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->DR, (RTC_DR_DT | RTC_DR_DU),
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos)));
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Day in BCD format
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary form
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           DT            LL_RTC_DATE_GetDay\n
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DU            LL_RTC_DATE_GetDay
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x31
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 61


1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_D
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set date (WeekDay, Day, Month and Year) in BCD format
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           WDU           LL_RTC_DATE_Config\n
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MT            LL_RTC_DATE_Config\n
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MU            LL_RTC_DATE_Config\n
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DT            LL_RTC_DATE_Config\n
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DU            LL_RTC_DATE_Config\n
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YT            LL_RTC_DATE_Config\n
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YU            LL_RTC_DATE_Config
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  WeekDay This parameter can be one of the following values:
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Month This parameter can be one of the following values:
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JANUARY
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_FEBRUARY
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MARCH
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_APRIL
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MAY
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JUNE
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JULY
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_AUGUST
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_SEPTEMBER
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_OCTOBER
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_NOVEMBER
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_DECEMBER
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                         uint32_t Year)
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RT
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get date (WeekDay, Day, Month and Year) in BCD format
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       before reading this bit
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 62


1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_YEAR, __LL_RTC_GET_MONTH,
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * and __LL_RTC_GET_DAY are available to get independently each parameter.
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll DR           WDU           LL_RTC_DATE_Get\n
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MT            LL_RTC_DATE_Get\n
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           MU            LL_RTC_DATE_Get\n
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DT            LL_RTC_DATE_Get\n
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           DU            LL_RTC_DATE_Get\n
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YT            LL_RTC_DATE_Get\n
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         DR           YU            LL_RTC_DATE_Get
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of WeekDay, Day, Month and Year (Format: 0xWWDDMMYY).
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx)
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_DR_WDU) >> RTC_DR_WDU_Pos) << RTC_OFFSET_WEEKDAY) | \
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                     (((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                     (((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                     ((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_ALARMA ALARMA
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Alarm A
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ALRAE         LL_RTC_ALMA_Enable
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx)
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_ALRAE);
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Alarm A
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ALRAE         LL_RTC_ALMA_Disable
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx)
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE);
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Specify the Alarm A masks.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 63


1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       MSK4          LL_RTC_ALMA_SetMask\n
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK3          LL_RTC_ALMA_SetMask\n
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK2          LL_RTC_ALMA_SetMask\n
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK1          LL_RTC_ALMA_SetMask
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask This parameter can be a combination of the following values:
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_NONE
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_HOURS
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_MINUTES
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_SECONDS
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_ALL
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, M
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get the Alarm A masks.
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       MSK4          LL_RTC_ALMA_GetMask\n
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK3          LL_RTC_ALMA_GetMask\n
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK2          LL_RTC_ALMA_GetMask\n
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MSK1          LL_RTC_ALMA_GetMask
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be can be a combination of the following values:
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_NONE
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_HOURS
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_MINUTES
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_SECONDS
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_MASK_ALL
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx)
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RT
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable AlarmA Week day selection (DU[3:0] represents the week day. DT[1:0] is do not ca
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       WDSEL         LL_RTC_ALMA_EnableWeekday
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx)
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable AlarmA Week day selection (DU[3:0] represents the date )
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       WDSEL         LL_RTC_ALMA_DisableWeekday
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 64


1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL);
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM A Day in BCD format
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD form
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       DT            LL_RTC_ALMA_SetDay\n
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       DU            LL_RTC_ALMA_SetDay
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU),
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Day & 0xF0U) << (RTC_ALRMAR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMAR_DU_Pos)));
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM A Day in BCD format
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary form
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       DT            LL_RTC_ALMA_GetDay\n
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       DU            LL_RTC_ALMA_GetDay
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x31
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx)
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU));
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMAR_DT) >> RTC_ALRMAR_DT_Pos) << 4U) | ((temp & RTC_ALRMAR_DU)
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM A Weekday
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       DU            LL_RTC_ALMA_SetWeekDay
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  WeekDay This parameter can be one of the following values:
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos);
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM A Weekday
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       DU            LL_RTC_ALMA_GetWeekDay
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 65


1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx)
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos);
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm A time format (AM/24-hour or PM notation)
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       PM            LL_RTC_ALMA_SetTimeFormat
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  TimeFormat This parameter can be one of the following values:
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM, TimeFormat);
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm A time format (AM or PM notation)
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       PM            LL_RTC_ALMA_GetTimeFormat
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx)
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_PM));
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM A Hours in BCD format
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD fo
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       HT            LL_RTC_ALMA_SetHour\n
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       HU            LL_RTC_ALMA_SetHour
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU),
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 66


1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM A Hours in BCD format
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary fo
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       HT            LL_RTC_ALMA_GetHour\n
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       HU            LL_RTC_ALMA_GetHour
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x2
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx)
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU));
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMAR_HT) >> RTC_ALRMAR_HT_Pos) << 4U) | ((temp & RTC_ALRMAR_HU)
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM A Minutes in BCD format
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD 
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       MNT           LL_RTC_ALMA_SetMinute\n
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNU           LL_RTC_ALMA_SetMinute
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU),
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_M
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM A Minutes in BCD format
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary 
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       MNT           LL_RTC_ALMA_GetMinute\n
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNU           LL_RTC_ALMA_GetMinute
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx)
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU));
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMAR_MNT) >> RTC_ALRMAR_MNT_Pos) << 4U) | ((temp & RTC_ALRMAR_M
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM A Seconds in BCD format
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD 
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       ST            LL_RTC_ALMA_SetSecond\n
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       SU            LL_RTC_ALMA_SetSecond
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 67


1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU),
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM A Seconds in BCD format
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary 
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       ST            LL_RTC_ALMA_GetSecond\n
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       SU            LL_RTC_ALMA_GetSecond
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx)
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU));
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMAR_ST) >> RTC_ALRMAR_ST_Pos) << 4U) | ((temp & RTC_ALRMAR_SU)
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm A Time (hour, minute and second) in BCD format
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       PM            LL_RTC_ALMA_ConfigTime\n
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       HT            LL_RTC_ALMA_ConfigTime\n
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       HU            LL_RTC_ALMA_ConfigTime\n
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNT           LL_RTC_ALMA_ConfigTime\n
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNU           LL_RTC_ALMA_ConfigTime\n
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       ST            LL_RTC_ALMA_ConfigTime\n
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       SU            LL_RTC_ALMA_ConfigTime
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Format12_24 This parameter can be one of the following values:
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                             uint32_t Seconds)
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALR
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_P
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALR
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              | RTC_ALRMAR_SU, temp);
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm B Time (hour, minute and second) in BCD format
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * are available to get independently each parameter.
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMAR       HT            LL_RTC_ALMA_GetTime\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 68


1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       HU            LL_RTC_ALMA_GetTime\n
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNT           LL_RTC_ALMA_GetTime\n
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       MNU           LL_RTC_ALMA_GetTime\n
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       ST            LL_RTC_ALMA_GetTime\n
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMAR       SU            LL_RTC_ALMA_GetTime
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of hours, minutes and seconds.
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx)
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((LL_RTC_ALMA_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMA_GetMinute(RTCx) <
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm A Mask the most-significant bits starting at this bit
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note This register can be written only when ALRAE is reset in RTC_CR register,
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       or in initialization mode.
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMASSR     MASKSS        LL_RTC_ALMA_SetSubSecondMask
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask Value between Min_Data=0x00 and Max_Data=0xF
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS, Mask << RTC_ALRMASSR_MASKSS_Pos);
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm A Mask the most-significant bits starting at this bit
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMASSR     MASKSS        LL_RTC_ALMA_GetSubSecondMask
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xF
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx)
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS) >> RTC_ALRMASSR_MASKSS_Pos);
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm A Sub seconds value
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMASSR     SS            LL_RTC_ALMA_SetSubSecond
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_SS, Subsecond);
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm A Sub seconds value
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMASSR     SS            LL_RTC_ALMA_GetSubSecond
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 69


2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_SS));
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_ALARMB ALARMB
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Alarm B
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ALRBE         LL_RTC_ALMB_Enable
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_Enable(RTC_TypeDef *RTCx)
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_ALRBE);
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Alarm B
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ALRBE         LL_RTC_ALMB_Disable
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_Disable(RTC_TypeDef *RTCx)
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_ALRBE);
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Specify the Alarm B masks.
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       MSK4          LL_RTC_ALMB_SetMask\n
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK3          LL_RTC_ALMB_SetMask\n
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK2          LL_RTC_ALMB_SetMask\n
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK1          LL_RTC_ALMB_SetMask
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask This parameter can be a combination of the following values:
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_NONE
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_HOURS
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_MINUTES
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_SECONDS
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_ALL
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1, M
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 70


2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get the Alarm B masks.
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       MSK4          LL_RTC_ALMB_GetMask\n
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK3          LL_RTC_ALMB_GetMask\n
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK2          LL_RTC_ALMB_GetMask\n
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MSK1          LL_RTC_ALMB_GetMask
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be can be a combination of the following values:
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_NONE
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_HOURS
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_MINUTES
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_SECONDS
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_MASK_ALL
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef *RTCx)
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RT
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable AlarmB Week day selection (DU[3:0] represents the week day. DT[1:0] is do not ca
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       WDSEL         LL_RTC_ALMB_EnableWeekday
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_EnableWeekday(RTC_TypeDef *RTCx)
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL);
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable AlarmB Week day selection (DU[3:0] represents the date )
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       WDSEL         LL_RTC_ALMB_DisableWeekday
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_DisableWeekday(RTC_TypeDef *RTCx)
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL);
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B Day in BCD format
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD form
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       DT            LL_RTC_ALMB_SetDay\n
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       DU            LL_RTC_ALMB_SetDay
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Day Value between Min_Data=0x01 and Max_Data=0x31
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetDay(RTC_TypeDef *RTCx, uint32_t Day)
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU),
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Day & 0xF0U) << (RTC_ALRMBR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMBR_DU_Pos)));
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 71


2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B Day in BCD format
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary form
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       DT            LL_RTC_ALMB_GetDay\n
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       DU            LL_RTC_ALMB_GetDay
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x31
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef *RTCx)
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU));
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMBR_DT) >> RTC_ALRMBR_DT_Pos) << 4U) | ((temp & RTC_ALRMBR_DU)
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B Weekday
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       DU            LL_RTC_ALMB_SetWeekDay
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  WeekDay This parameter can be one of the following values:
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_DU, WeekDay << RTC_ALRMBR_DU_Pos);
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B Weekday
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       DU            LL_RTC_ALMB_GetWeekDay
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef *RTCx)
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos);
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B time format (AM/24-hour or PM notation)
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       PM            LL_RTC_ALMB_SetTimeFormat
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 72


2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  TimeFormat This parameter can be one of the following values:
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM, TimeFormat);
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B time format (AM or PM notation)
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       PM            LL_RTC_ALMB_GetTimeFormat
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef *RTCx)
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_PM));
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B Hours in BCD format
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD fo
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       HT            LL_RTC_ALMB_SetHour\n
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       HU            LL_RTC_ALMB_SetHour
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU),
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B Hours in BCD format
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary fo
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       HT            LL_RTC_ALMB_GetHour\n
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       HU            LL_RTC_ALMB_GetHour
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x2
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef *RTCx)
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU));
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMBR_HT) >> RTC_ALRMBR_HT_Pos) << 4U) | ((temp & RTC_ALRMBR_HU)
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B Minutes in BCD format
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 73


2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       MNT           LL_RTC_ALMB_SetMinute\n
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNU           LL_RTC_ALMB_SetMinute
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes between Min_Data=0x00 and Max_Data=0x59
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU),
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_M
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B Minutes in BCD format
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary 
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       MNT           LL_RTC_ALMB_GetMinute\n
2248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNU           LL_RTC_ALMB_GetMinute
2249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
2251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef *RTCx)
2253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
2255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU));
2257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMBR_MNT) >> RTC_ALRMBR_MNT_Pos) << 4U) | ((temp & RTC_ALRMBR_M
2258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set ALARM B Seconds in BCD format
2262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD 
2263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       ST            LL_RTC_ALMB_SetSecond\n
2264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       SU            LL_RTC_ALMB_SetSecond
2265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
2267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)
2270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU),
2272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU
2273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get ALARM B Seconds in BCD format
2277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary 
2278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       ST            LL_RTC_ALMB_GetSecond\n
2279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       SU            LL_RTC_ALMB_GetSecond
2280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
2282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef *RTCx)
2284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
2286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU));
2288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((((temp & RTC_ALRMBR_ST) >> RTC_ALRMBR_ST_Pos) << 4U) | ((temp & RTC_ALRMBR_SU)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 74


2289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm B Time (hour, minute and second) in BCD format
2293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       PM            LL_RTC_ALMB_ConfigTime\n
2294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       HT            LL_RTC_ALMB_ConfigTime\n
2295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       HU            LL_RTC_ALMB_ConfigTime\n
2296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNT           LL_RTC_ALMB_ConfigTime\n
2297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNU           LL_RTC_ALMB_ConfigTime\n
2298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       ST            LL_RTC_ALMB_ConfigTime\n
2299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       SU            LL_RTC_ALMB_ConfigTime
2300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Format12_24 This parameter can be one of the following values:
2302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM
2303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM
2304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Da
2305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
2306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
2307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours
2310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                                             uint32_t Seconds)
2311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   uint32_t temp;
2313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALR
2315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_P
2316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****          (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos
2317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM | RTC_ALRMBR_HT | RTC_ALRMBR_HU | RTC_ALRMBR_MNT | RTC_ALR
2319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****              | RTC_ALRMBR_SU, temp);
2320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm B Time (hour, minute and second) in BCD format
2324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
2325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * are available to get independently each parameter.
2326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBR       HT            LL_RTC_ALMB_GetTime\n
2327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       HU            LL_RTC_ALMB_GetTime\n
2328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNT           LL_RTC_ALMB_GetTime\n
2329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       MNU           LL_RTC_ALMB_GetTime\n
2330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       ST            LL_RTC_ALMB_GetTime\n
2331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         ALRMBR       SU            LL_RTC_ALMB_GetTime
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of hours, minutes and seconds.
2334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetTime(RTC_TypeDef *RTCx)
2336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)((LL_RTC_ALMB_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMB_GetMinute(RTCx) <
2338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm B Mask the most-significant bits starting at this bit
2342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note This register can be written only when ALRBE is reset in RTC_CR register,
2343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *       or in initialization mode.
2344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBSSR     MASKSS        LL_RTC_ALMB_SetSubSecondMask
2345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 75


2346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask Value between Min_Data=0x00 and Max_Data=0xF
2347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)
2350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS, Mask << RTC_ALRMBSSR_MASKSS_Pos);
2352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm B Mask the most-significant bits starting at this bit
2356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBSSR     MASKSS        LL_RTC_ALMB_GetSubSecondMask
2357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xF
2359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef *RTCx)
2361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS)  >> RTC_ALRMBSSR_MASKSS_Pos);
2363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Alarm B Sub seconds value
2367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBSSR     SS            LL_RTC_ALMB_SetSubSecond
2368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF
2370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_ALMB_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)
2373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS, Subsecond);
2375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Alarm B Sub seconds value
2379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll ALRMBSSR     SS            LL_RTC_ALMB_GetSubSecond
2380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF
2382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef *RTCx)
2384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS));
2386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
2390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Timestamp Timestamp
2393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
2394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable internal event timestamp
2398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ITSE          LL_RTC_TS_EnableInternalEvent
2400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 76


2403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_EnableInternalEvent(RTC_TypeDef *RTCx)
2404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_ITSE);
2406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable internal event timestamp
2410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           ITSE          LL_RTC_TS_DisableInternalEvent
2412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_DisableInternalEvent(RTC_TypeDef *RTCx)
2416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_ITSE);
2418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Timestamp
2422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           TSE           LL_RTC_TS_Enable
2424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx)
2428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_TSE);
2430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Timestamp
2434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           TSE           LL_RTC_TS_Disable
2436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx)
2440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_TSE);
2442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Time-stamp event active edge
2446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting
2448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           TSEDGE        LL_RTC_TS_SetActiveEdge
2449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Edge This parameter can be one of the following values:
2451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING
2452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING
2453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge)
2456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->CR, RTC_CR_TSEDGE, Edge);
2458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 77


2460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Time-stamp event active edge
2462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           TSEDGE        LL_RTC_TS_GetActiveEdge
2464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING
2467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING
2468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx)
2470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TSEDGE));
2472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp AM/PM notation (AM or 24-hour format)
2476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSTR         PM            LL_RTC_TS_GetTimeFormat
2477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TS_TIME_FORMAT_AM
2480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TS_TIME_FORMAT_PM
2481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx)
2483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_PM));
2485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Hours in BCD format
2489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary fo
2490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSTR         HT            LL_RTC_TS_GetHour\n
2491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         HU            LL_RTC_TS_GetHour
2492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x2
2494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx)
2496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_HT | RTC_TSTR_HU) >> RTC_TSTR_HU_Pos);
2498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Minutes in BCD format
2502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary 
2503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSTR         MNT           LL_RTC_TS_GetMinute\n
2504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         MNU           LL_RTC_TS_GetMinute
2505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
2507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx)
2509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_MNT | RTC_TSTR_MNU) >> RTC_TSTR_MNU_Pos);
2511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Seconds in BCD format
2515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary 
2516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSTR         ST            LL_RTC_TS_GetSecond\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 78


2517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         SU            LL_RTC_TS_GetSecond
2518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x59
2520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx)
2522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_ST | RTC_TSTR_SU));
2524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp time (hour, minute and second) in BCD format
2528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND
2529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * are available to get independently each parameter.
2530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSTR         HT            LL_RTC_TS_GetTime\n
2531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         HU            LL_RTC_TS_GetTime\n
2532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         MNT           LL_RTC_TS_GetTime\n
2533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         MNU           LL_RTC_TS_GetTime\n
2534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         ST            LL_RTC_TS_GetTime\n
2535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSTR         SU            LL_RTC_TS_GetTime
2536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of hours, minutes and seconds.
2538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx)
2540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSTR,
2542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****                              RTC_TSTR_HT | RTC_TSTR_HU | RTC_TSTR_MNT | RTC_TSTR_MNU | RTC_TSTR_ST 
2543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Week day
2547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSDR         WDU           LL_RTC_TS_GetWeekDay
2548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_MONDAY
2551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_TUESDAY
2552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_WEDNESDAY
2553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_THURSDAY
2554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_FRIDAY
2555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SATURDAY
2556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WEEKDAY_SUNDAY
2557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx)
2559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU) >> RTC_TSDR_WDU_Pos);
2561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Month in BCD format
2565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary fo
2566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSDR         MT            LL_RTC_TS_GetMonth\n
2567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         MU            LL_RTC_TS_GetMonth
2568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JANUARY
2571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_FEBRUARY
2572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MARCH
2573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_APRIL
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 79


2574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_MAY
2575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JUNE
2576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_JULY
2577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_AUGUST
2578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_SEPTEMBER
2579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_OCTOBER
2580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_NOVEMBER
2581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_MONTH_DECEMBER
2582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx)
2584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_MT | RTC_TSDR_MU) >> RTC_TSDR_MU_Pos);
2586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp Day in BCD format
2590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary form
2591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSDR         DT            LL_RTC_TS_GetDay\n
2592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         DU            LL_RTC_TS_GetDay
2593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x01 and Max_Data=0x31
2595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx)
2597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_DT | RTC_TSDR_DU));
2599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Timestamp date (WeekDay, Day and Month) in BCD format
2603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_MONTH,
2604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * and __LL_RTC_GET_DAY are available to get independently each parameter.
2605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSDR         WDU           LL_RTC_TS_GetDate\n
2606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         MT            LL_RTC_TS_GetDate\n
2607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         MU            LL_RTC_TS_GetDate\n
2608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         DT            LL_RTC_TS_GetDate\n
2609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TSDR         DU            LL_RTC_TS_GetDate
2610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Combination of Weekday, Day and Month
2612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx)
2614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU | RTC_TSDR_MT | RTC_TSDR_MU | RTC_TSDR_DT | R
2616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get time-stamp sub second value
2620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TSSSR        SS            LL_RTC_TS_GetSubSecond
2621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF
2623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx)
2625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TSSSR, RTC_TSSSR_SS));
2627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPTS)
2630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 80


2631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Activate timestamp on tamper detection event
2632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPTS        LL_RTC_TS_EnableOnTamper
2633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx)
2637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPTS);
2639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable timestamp on tamper detection event
2643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPTS        LL_RTC_TS_DisableOnTamper
2644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx)
2648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPTS);
2650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPTS */
2652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
2655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Tamper Tamper
2658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
2659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable RTC_TAMPx input detection
2663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1E        LL_RTC_TAMPER_Enable\n
2664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2E        LL_RTC_TAMPER_Enable\n
2665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3E        LL_RTC_TAMPER_Enable
2666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
2668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_1 (*)
2669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_2
2670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_3 (*)
2671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef *RTCx, uint32_t Tamper)
2677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, Tamper);
2679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Clear RTC_TAMPx input detection
2683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1E        LL_RTC_TAMPER_Disable\n
2684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2E        LL_RTC_TAMPER_Disable\n
2685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3E        LL_RTC_TAMPER_Disable
2686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 81


2688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_1 (*)
2689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_2
2690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_3 (*)
2691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef *RTCx, uint32_t Tamper)
2697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, Tamper);
2699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Tamper mask flag
2703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Associated Tamper IT must not enabled when tamper mask is set.
2704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1MF       LL_RTC_TAMPER_EnableMask\n
2705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2MF       LL_RTC_TAMPER_EnableMask\n
2706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3MF       LL_RTC_TAMPER_EnableMask
2707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask This parameter can be a combination of the following values:
2709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 (*)
2710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER2
2711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*)
2712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_EnableMask(RTC_TypeDef *RTCx, uint32_t Mask)
2718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, Mask);
2720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Tamper mask flag
2724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1MF       LL_RTC_TAMPER_DisableMask\n
2725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2MF       LL_RTC_TAMPER_DisableMask\n
2726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3MF       LL_RTC_TAMPER_DisableMask
2727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Mask This parameter can be a combination of the following values:
2729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 (*)
2730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER2
2731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*)
2732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_DisableMask(RTC_TypeDef *RTCx, uint32_t Mask)
2738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, Mask);
2740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable backup register erase after Tamper event detection
2744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1NOERASE  LL_RTC_TAMPER_EnableEraseBKP\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 82


2745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2NOERASE  LL_RTC_TAMPER_EnableEraseBKP\n
2746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3NOERASE  LL_RTC_TAMPER_EnableEraseBKP
2747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
2749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 (*)
2750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2
2751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*)
2752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper)
2758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, Tamper);
2760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable backup register erase after Tamper event detection
2764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1NOERASE  LL_RTC_TAMPER_DisableEraseBKP\n
2765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2NOERASE  LL_RTC_TAMPER_DisableEraseBKP\n
2766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3NOERASE  LL_RTC_TAMPER_DisableEraseBKP
2767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
2769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 (*)
2770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2
2771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*)
2772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         (*)  Value not defined in all devices. \n
2774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper)
2778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, Tamper);
2780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPPUDIS)
2783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable RTC_TAMPx pull-up disable (Disable precharge of RTC_TAMPx pins)
2785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPPUDIS     LL_RTC_TAMPER_DisablePullUp
2786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef *RTCx)
2790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPUDIS);
2792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable RTC_TAMPx pull-up disable ( Precharge RTC_TAMPx pins before sampling)
2796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPPUDIS     LL_RTC_TAMPER_EnablePullUp
2797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef *RTCx)
2801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 83


2802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPUDIS);
2803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPPUDIS */
2805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPPRCH)
2807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set RTC_TAMPx precharge duration
2809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPPRCH      LL_RTC_TAMPER_SetPrecharge
2810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Duration This parameter can be one of the following values:
2812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK
2813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK
2814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK
2815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK
2816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef *RTCx, uint32_t Duration)
2819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPPRCH, Duration);
2821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get RTC_TAMPx precharge duration
2825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPPRCH      LL_RTC_TAMPER_GetPrecharge
2826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK
2829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK
2830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK
2831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK
2832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef *RTCx)
2834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPRCH));
2836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPPRCH */
2838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPFLT)
2840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set RTC_TAMPx filter count
2842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPFLT       LL_RTC_TAMPER_SetFilterCount
2843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  FilterCount This parameter can be one of the following values:
2845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_DISABLE
2846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE
2847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE
2848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE
2849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef *RTCx, uint32_t FilterCount)
2852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPFLT, FilterCount);
2854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get RTC_TAMPx filter count
2858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPFLT       LL_RTC_TAMPER_GetFilterCount
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 84


2859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_DISABLE
2862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE
2863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE
2864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE
2865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef *RTCx)
2867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPFLT));
2869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPFLT */
2871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_TAMPCR_TAMPFREQ)
2873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Set Tamper sampling frequency
2875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPFREQ      LL_RTC_TAMPER_SetSamplingFreq
2876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  SamplingFreq This parameter can be one of the following values:
2878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768
2879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384
2880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192
2881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096
2882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048
2883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024
2884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512
2885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256
2886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef *RTCx, uint32_t SamplingFreq)
2889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPFREQ, SamplingFreq);
2891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Get Tamper sampling frequency
2895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMPFREQ      LL_RTC_TAMPER_GetSamplingFreq
2896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval Returned value can be one of the following values:
2898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768
2899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384
2900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192
2901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096
2902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048
2903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024
2904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512
2905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256
2906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef *RTCx)
2908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPFREQ));
2910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #endif /* RTC_TAMPCR_TAMPFREQ */
2912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Active level for Tamper input
2915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1TRG      LL_RTC_TAMPER_EnableActiveLevel\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 85


2916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2TRG      LL_RTC_TAMPER_EnableActiveLevel\n
2917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3TRG      LL_RTC_TAMPER_EnableActiveLevel
2918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
2920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1
2921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2
2922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3
2923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)
2927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->TAMPCR, Tamper);
2929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Active level for Tamper input
2933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll TAMPCR       TAMP1TRG      LL_RTC_TAMPER_DisableActiveLevel\n
2934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP2TRG      LL_RTC_TAMPER_DisableActiveLevel\n
2935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         TAMPCR       TAMP3TRG      LL_RTC_TAMPER_DisableActiveLevel
2936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  Tamper This parameter can be a combination of the following values:
2938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1
2939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2
2940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3
2941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *
2942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)
2945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->TAMPCR, Tamper);
2947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @}
2951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** #if defined(RTC_WAKEUP_SUPPORT)
2954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /** @defgroup RTC_LL_EF_Wakeup Wakeup
2955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @{
2956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Enable Wakeup timer
2960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           WUTE          LL_RTC_WAKEUP_Enable
2962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)
2966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   SET_BIT(RTCx->CR, RTC_CR_WUTE);
2968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Disable Wakeup timer
2972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 86


2973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           WUTE          LL_RTC_WAKEUP_Disable
2974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
2976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)
2978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   CLEAR_BIT(RTCx->CR, RTC_CR_WUTE);
2980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Check if Wakeup timer is enabled or not
2984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           WUTE          LL_RTC_WAKEUP_IsEnabled
2985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval State of bit (1 or 0).
2987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
2988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx)
2989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
2990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   return ((READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) ? 1UL : 0UL);
2991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
2992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** 
2993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** /**
2994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @brief  Select Wakeup clock
2995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note   Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called be
2996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @note Bit can be written only when RTC_CR WUTE bit = 0 and RTC_ISR WUTWF bit = 1
2997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @rmtoll CR           WUCKSEL       LL_RTC_WAKEUP_SetClock
2998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  RTCx RTC Instance
2999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @param  WakeupClock This parameter can be one of the following values:
3000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16
3001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8
3002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4
3003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2
3004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
3005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
3006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   * @retval None
3007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   */
3008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** __STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
 187              		.loc 4 3008 22 view .LVU43
 188              	.LBB59:
3009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
3010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h ****   MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 189              		.loc 4 3010 3 view .LVU44
 190 000a 9A68     		ldr	r2, [r3, #8]
 191 000c 22F00702 		bic	r2, r2, #7
 192 0010 9A60     		str	r2, [r3, #8]
 193              	.LVL10:
 194              		.loc 4 3010 3 is_stmt 0 view .LVU45
 195              	.LBE59:
 196              	.LBE58:
 282:Core/Src/app_entry.c **** 
 283:Core/Src/app_entry.c ****   /* Enable RTC registers write protection */
 284:Core/Src/app_entry.c ****   LL_RTC_EnableWriteProtection(RTC);
 197              		.loc 1 284 3 is_stmt 1 view .LVU46
 198              	.LBB60:
 199              	.LBI60:
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** {
 200              		.loc 4 1033 22 view .LVU47
 201              	.LBB61:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 87


1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 202              		.loc 4 1035 3 view .LVU48
 203 0012 FF22     		movs	r2, #255
 204 0014 5A62     		str	r2, [r3, #36]
 205              	.LVL11:
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h **** }
 206              		.loc 4 1035 3 is_stmt 0 view .LVU49
 207              	.LBE61:
 208              	.LBE60:
 285:Core/Src/app_entry.c **** 
 286:Core/Src/app_entry.c ****   return;
 209              		.loc 1 286 3 is_stmt 1 view .LVU50
 287:Core/Src/app_entry.c **** }
 210              		.loc 1 287 1 is_stmt 0 view .LVU51
 211 0016 7047     		bx	lr
 212              	.L7:
 213              		.align	2
 214              	.L6:
 215 0018 00280040 		.word	1073752064
 216              		.cfi_endproc
 217              	.LFE1270:
 219              		.section	.text.APPE_SysStatusNot,"ax",%progbits
 220              		.align	1
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	APPE_SysStatusNot:
 227              	.LVL12:
 228              	.LFB1273:
 288:Core/Src/app_entry.c **** 
 289:Core/Src/app_entry.c **** /**
 290:Core/Src/app_entry.c ****  * @brief  Configure the system for power optimization
 291:Core/Src/app_entry.c ****  *
 292:Core/Src/app_entry.c ****  * @note  This API configures the system to be ready for low power mode
 293:Core/Src/app_entry.c ****  *
 294:Core/Src/app_entry.c ****  * @param  None
 295:Core/Src/app_entry.c ****  * @retval None
 296:Core/Src/app_entry.c ****  */
 297:Core/Src/app_entry.c **** static void SystemPower_Config(void)
 298:Core/Src/app_entry.c **** {
 299:Core/Src/app_entry.c ****   /**
 300:Core/Src/app_entry.c ****    * Select HSI as system clock source after Wake Up from Stop mode
 301:Core/Src/app_entry.c ****    */
 302:Core/Src/app_entry.c ****   LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 303:Core/Src/app_entry.c **** 
 304:Core/Src/app_entry.c ****   /* Initialize low power manager */
 305:Core/Src/app_entry.c ****   UTIL_LPM_Init();
 306:Core/Src/app_entry.c ****   /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
 307:Core/Src/app_entry.c ****   LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 308:Core/Src/app_entry.c **** 
 309:Core/Src/app_entry.c **** #if (CFG_USB_INTERFACE_ENABLE != 0)
 310:Core/Src/app_entry.c ****   /**
 311:Core/Src/app_entry.c ****    *  Enable USB power
 312:Core/Src/app_entry.c ****    */
 313:Core/Src/app_entry.c ****   HAL_PWREx_EnableVddUSB();
 314:Core/Src/app_entry.c **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 88


 315:Core/Src/app_entry.c **** 
 316:Core/Src/app_entry.c ****   return;
 317:Core/Src/app_entry.c **** }
 318:Core/Src/app_entry.c **** 
 319:Core/Src/app_entry.c **** static void appe_Tl_Init( void )
 320:Core/Src/app_entry.c **** {
 321:Core/Src/app_entry.c ****   TL_MM_Config_t tl_mm_config;
 322:Core/Src/app_entry.c ****   SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
 323:Core/Src/app_entry.c ****   /**< Reference table initialization */
 324:Core/Src/app_entry.c ****   TL_Init();
 325:Core/Src/app_entry.c **** 
 326:Core/Src/app_entry.c ****   /**< System channel initialization */
 327:Core/Src/app_entry.c ****   UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 328:Core/Src/app_entry.c ****   SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 329:Core/Src/app_entry.c ****   SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 330:Core/Src/app_entry.c ****   shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 331:Core/Src/app_entry.c **** 
 332:Core/Src/app_entry.c ****   /**< Memory Manager channel initialization */
 333:Core/Src/app_entry.c ****   tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 334:Core/Src/app_entry.c ****   tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 335:Core/Src/app_entry.c ****   tl_mm_config.p_AsynchEvtPool = EvtPool;
 336:Core/Src/app_entry.c ****   tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 337:Core/Src/app_entry.c ****   TL_MM_Init( &tl_mm_config );
 338:Core/Src/app_entry.c **** 
 339:Core/Src/app_entry.c ****   TL_Enable();
 340:Core/Src/app_entry.c **** 
 341:Core/Src/app_entry.c ****   return;
 342:Core/Src/app_entry.c **** }
 343:Core/Src/app_entry.c **** 
 344:Core/Src/app_entry.c **** static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
 345:Core/Src/app_entry.c **** {
 229              		.loc 1 345 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 346:Core/Src/app_entry.c ****   UNUSED(status);
 234              		.loc 1 346 3 view .LVU53
 347:Core/Src/app_entry.c ****   return;
 235              		.loc 1 347 3 view .LVU54
 348:Core/Src/app_entry.c **** }
 236              		.loc 1 348 1 is_stmt 0 view .LVU55
 237 0000 7047     		bx	lr
 238              		.cfi_endproc
 239              	.LFE1273:
 241              		.section	.text.Reset_BackupDomain,"ax",%progbits
 242              		.align	1
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 246              		.fpu fpv4-sp-d16
 248              	Reset_BackupDomain:
 249              	.LFB1266:
 193:Core/Src/app_entry.c ****   if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 250              		.loc 1 193 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 89


 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 08B5     		push	{r3, lr}
 255              	.LCFI2:
 256              		.cfi_def_cfa_offset 8
 257              		.cfi_offset 3, -8
 258              		.cfi_offset 14, -4
 194:Core/Src/app_entry.c ****   {
 259              		.loc 1 194 3 view .LVU57
 260              	.LBB62:
 261              	.LBI62:
 262              		.file 5 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @file    stm32wbxx_ll_rcc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifndef STM32WBxx_LL_RCC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define STM32WBxx_LL_RCC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 90


  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK4_Frequency;          /*!< HCLK4 clock frequency  */
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK5_Frequency;          /*!< HCLK5 clock frequency  */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 91


 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *           HW set-up.
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* HSE_VALUE */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* HSI_VALUE */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LSE_VALUE */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LSI_VALUE */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* HSI48_VALUE */
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI1RDYC               RCC_CICR_LSI1RDYC    /*!< LSI1 Ready Interrupt Clear    
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI2RDYC               RCC_CICR_LSI2RDYC    /*!< LSI1 Ready Interrupt Clear    
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear     
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear     
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear     
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear     
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear     
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear   
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear 
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI1RDYF               RCC_CIFR_LSI1RDYF    /*!< LSI1 Ready Interrupt flag     
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 92


 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI2RDYF               RCC_CIFR_LSI2RDYF    /*!< LSI2 Ready Interrupt flag     
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag      
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag      
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag      
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag      
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag      
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag    
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag  
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag          
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag                
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag                
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag           
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag    
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag                
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI1RDYIE              RCC_CIER_LSI1RDYIE     /*!< LSI1 Ready Interrupt Enable 
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI2RDYIE              RCC_CIER_LSI2RDYIE     /*!< LSI Ready Interrupt Enable  
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable  
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable  
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable  
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable  
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable  
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  /*!< PLLSAI1 Ready Interrupt Enab
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable    
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 93


 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_CURRENT_CONTROL  HSE current control max limits
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_0            0x000000000U                                            
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_1            RCC_HSECR_HSEGMC0                                       
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_2            RCC_HSECR_HSEGMC1                                       
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_3            (RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0)                   
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_4            RCC_HSECR_HSEGMC2                                       
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_5            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC0)                   
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_6            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1)                   
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_7            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) 
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_SENSE_AMPLIFIER  HSE sense amplifier threshold
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_1_2         (0x000000000U)        /*!< HSE sense amplifier bias curr
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_3_4         RCC_HSECR_HSES        /*!< HSE sense amplifier bias curr
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 94


 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U                       /*!< MSI selection as 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0                     /*!< HSI selection as 
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1                     /*!< HSE selection as 
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   /*!< PLL selection as 
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U                       /*!< MSI used as syste
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0                    /*!< HSI used as syste
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1                    /*!< HSE used as syste
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< PLL used as syste
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RF_CLKSOURCE_STATUS  RF system clock switch status
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSI            0x00000000U        /*!< HSI used as RF system clock     
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSE_DIV2       RCC_EXTCFGR_RFCSS  /*!< HSE divided by 2 used as RF syst
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0                                         
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1                                         
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                     
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                     
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                             
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                                        
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)                   
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)                   
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 95


 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                                             
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                                        
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)                   
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)                   
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                   /*!< MCO o
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                             /*!< SYSCL
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                             /*!< MSI s
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)        /*!< HSI s
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                             /*!< HSE a
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)         /*!< Main 
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI1             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)         /*!< LSI1 
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI2             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                             /*!< LSE s
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_3)         /*!< HSI48
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB  (RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3)         /*!< HSE b
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                               /*!< MCO not d
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                         /*!< MCO divid
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                         /*!< MCO divid
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)   /*!< MCO divid
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                         /*!< MCO divid
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 96


 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE  SMPS clock switch
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSI           0x00000000U             /*!< HSI selection as SMPS cloc
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_MSI           RCC_SMPSCR_SMPSSEL_0    /*!< MSI selection as SMPS cloc
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSE           RCC_SMPSCR_SMPSSEL_1    /*!< HSE selection as SMPS cloc
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE_STATUS  SMPS clock switch status
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSI       0x00000000U                                   /*!< H
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_MSI       RCC_SMPSCR_SMPSSWS_0                          /*!< M
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSE       RCC_SMPSCR_SMPSSWS_1                          /*!< H
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK  (RCC_SMPSCR_SMPSSWS_0|RCC_SMPSCR_SMPSSWS_1)   /*!< N
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_DIV  SMPS prescaler
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @{
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_0                  (0x00000000U)                                     /*!< S
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_1                  RCC_SMPSCR_SMPSDIV_0                              /*!< S
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_2                  RCC_SMPSCR_SMPSDIV_1                              /*!< S
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_3                  (RCC_SMPSCR_SMPSDIV_0|RCC_SMPSCR_SMPSDIV_1)       /*!< S
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @}
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USART1 CLKSOURCE
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      0x00000000U                /*!< PCLK2 selected as USART1
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     RCC_CCIPR_USART1SEL_0      /*!< SYSCLK selected as USART
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        RCC_CCIPR_USART1SEL_1      /*!< HSI selected as USART1 c
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        RCC_CCIPR_USART1SEL        /*!< LSE selected as USART1 c
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 97


 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(I2C3)
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE SAI1 CLKSOURCE
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      0x00000000U            /*!< PLLSAI1 selected as SAI1 clo
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0    /*!< PLL selected as SAI1 clock  
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          RCC_CCIPR_SAI1SEL_1    /*!< HSI selected as SAI1 clock  
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL      /*!< External input selected as S
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48_CLKSOURCE CLK48 CLKSOURCE
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 98


 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_HSI48       0x00000000U           /*!< HSI48 selected as CLK48 clock
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLLSAI1     RCC_CCIPR_CLK48SEL_0  /*!< PLLSAI1 selected as CLK48 clo
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLL         RCC_CCIPR_CLK48SEL_1  /*!< PLL selected as CLK48 clock  
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_MSI         RCC_CCIPR_CLK48SEL    /*!< MSI selected as CLK48 clock  
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE USB CLKSOURCE
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         LL_RCC_CLK48_CLKSOURCE_HSI48    /*!< HSI48 selected as U
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI1       LL_RCC_CLK48_CLKSOURCE_PLLSAI1  /*!< PLLSAI1 selected as
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           LL_RCC_CLK48_CLKSOURCE_PLL      /*!< PLL selected as USB
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_MSI           LL_RCC_CLK48_CLKSOURCE_MSI      /*!< MSI selected as USB
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI1          RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 selected as ADC clock
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #elif defined (STM32WB15xx)
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock    
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock    
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock 
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_CLK48            0x00000000U        /*!< CLK48 divided by 3 selected a
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as ADC clock    
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as ADC clock    
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 USART1
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 99


 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 I2C1
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 LPTIM1
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1 SAI1
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL   /*!< SAI1 clock source selection bit
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48 CLK48
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE             RCC_CCIPR_CLK48SEL  /*!< CLK48 clock source selection bi
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB USB
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CLK48_CLKSOURCE  /*!< USB clock source selection 
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 100


 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RFWKP_CLKSOURCE  RF Wakeup clock source selection
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_NONE          0x00000000U                 /*!< No clock used as RF W
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSE           RCC_CSR_RFWKPSEL_0          /*!< LSE oscillator clock 
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024   RCC_CSR_RFWKPSEL            /*!< HSE oscillator clock 
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL and PLLSAI1 entry clock source
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U                                    /*!< No c
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0                           /*!< MSI 
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1                           /*!< HSI 
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL and PLLSAI1 division factor
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 101


 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL and
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL and
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL and
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL and
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL and
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL and
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 102


 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1Q  PLLSAI1 division factor (PLLQ)
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_2              (RCC_PLLSAI1CFGR_PLLQ_0)                                
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_3              (RCC_PLLSAI1CFGR_PLLQ_1)                                
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0)       
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_5              (RCC_PLLSAI1CFGR_PLLQ_2)                                
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_0)       
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_7              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1)       
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1 | RCC_P
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1P  PLLSAI1 division factor (PLLP)
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_2                  (RCC_PLLSAI1CFGR_PLLP_0)                            
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_3                  (RCC_PLLSAI1CFGR_PLLP_1)                            
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_4                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1)     
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_5                  (RCC_PLLSAI1CFGR_PLLP_2)                            
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_6                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2)     
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7                  (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2)     
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_8                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_9                  (RCC_PLLSAI1CFGR_PLLP_3)                            
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_10                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3)     
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_11                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3)     
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_12                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_13                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)     
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_14                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_15                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_16                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17                 (RCC_PLLSAI1CFGR_PLLP_4)                            
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_18                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_4)     
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 103


 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_19                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4)     
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_20                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_21                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)     
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_22                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_23                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_24                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_25                 (RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)     
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_26                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_27                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_28                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_29                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_30                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_31                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_32                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1R  PLLSAI1 division factor (PLLR)
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_2              (RCC_PLLSAI1CFGR_PLLR_0)                                
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_3              (RCC_PLLSAI1CFGR_PLLR_1)                                
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0)       
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_5              (RCC_PLLSAI1CFGR_PLLR_2)                                
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_0)       
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_7              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1)       
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1 | RCC_P
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be read
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 104


 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Register value
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on SAI domain
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 105


 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 106


 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on 48M domain
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 107


1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1PCLK frequency used for SAI domain
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    ((__INPUTFREQ__) * (__PLLSAI1N__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                     (((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLP_Pos) + 1U))
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 108


1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1QCLK frequency used on 48M domain
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U))
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                     (((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLQ_Pos) + 1U))
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1RCLK frequency used on ADC domain
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                    ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U))
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                     (((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLR_Pos) + 1U))
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 109


1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTabl
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK4 frequency
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __AHB4PRESCALER__ This parameter can be one of the following values:
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 110


1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK4 clock frequency (in Hz)
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK4_FREQ(__SYSCLKFREQ__, __AHB4PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange()
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) MSIRangeTable[((__MSIRANGE__) & RCC_CR_MSIRANGE_Msk) >
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 111


1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 112


1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE clock control register is locked or not
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR           UNLOCKED        LL_RCC_HSE_IsClockControlLocked
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsClockControlLocked(void)
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECR, RCC_HSECR_UNLOCKED) != (RCC_HSECR_UNLOCKED)) ? 1UL : 0UL);
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE capacitor tuning
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 63
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE capacitor tuning
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_GetCapacitorTuning
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 63
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCapacitorTuning(void)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 113


1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSETUNE) >> RCC_HSECR_HSETUNE_Pos);
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE current control
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_SetCurrentControl
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CurrentMax This parameter can be one of the following values:
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSEGMC, CurrentMax);
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_GetCurrentControl
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCurrentControl(void)
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSEGMC));
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE sense amplifier threshold
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_SetSenseAmplifier
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SenseAmplifier This parameter can be one of the following values:
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetSenseAmplifier(uint32_t SenseAmplifier)
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSES, SenseAmplifier);
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_GetSenseAmplifier
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 114


1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetSenseAmplifier(void)
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSES));
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 115


1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 116


1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI48
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI48
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 117


1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 118


1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 119


1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI1 LSI1
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI1 Oscillator
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Enable(void)
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI1 Oscillator
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Disable(void)
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI1 is Ready
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 120


1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI2 LSI2
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI2 Oscillator
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Enable(void)
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI2 Oscillator
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Disable(void)
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI2 is Ready
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSI2 trimming value
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 15
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 121


1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSI2 trimming value
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_GetTrimming
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 12
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_GetTrimming(void)
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSI2TRIM) >> RCC_CSR_LSI2TRIM_Pos);
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI PLL-mode (Hardware auto calibration with LSE)
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled)
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       and ready (LSERDY set by hardware)
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note hardware protection to avoid enabling MSIPLLEN if LSE is not
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       ready
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 122


1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI-PLL mode
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note cleared by hardware when LSE is disabled (LSEON = 0) or when
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Clock Security System on LSE detects a LSE failure
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_DisablePLLMode
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_SetRange
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_GetRange
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 123


1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (msiRange > LL_RCC_MSIRANGE_11)
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     msiRange = LL_RCC_MSIRANGE_11;
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return msiRange;
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 255
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 255
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 0 and 255
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Low speed clock
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 124


1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Low speed clock
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Low speed clock selection
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the system clock source
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 125


2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the system clock source
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the RF clock source
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         RFCSS           LL_RCC_GetRFClockSource
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSI
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSE_DIV2
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFClockSource(void)
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_RFCSS));
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RF Wakeup Clock Source
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_SetRFWKPClockSource
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRFWKPClockSource(uint32_t Source)
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RF Wakeup Clock Source
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_GetRFWKPClockSource
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFWKPClockSource(void)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 126


2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Radio System is reset.
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          RFRSTS       LL_RCC_IsRFUnderReset
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsRFUnderReset(void)
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTS) == (RCC_CSR_RFRSTS)) ? 1UL : 0UL);
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB prescaler
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set CPU2 AHB prescaler
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_SetAHBPrescaler
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 127


2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB4 prescaler
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_SetAHB4Prescaler
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB1 prescaler
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB2 prescaler
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 128


2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB prescaler
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get C2 AHB prescaler
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_GetAHBPrescaler
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
2264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
2266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB4 prescaler
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 129


2270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_GetAHB4Prescaler
2271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
2288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
2290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB1 prescaler
2294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
2295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
2303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
2305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB2 prescaler
2309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
2310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
2318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
2320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
2324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
2325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
2326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 130


2327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
2331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
2333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
2337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
2338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
2343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
2345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
2352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_SMPS SMPS
2353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SMPS step down converter clock source
2357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR        SMPSSEL     LL_RCC_SetSMPSClockSource
2358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SMPSSource This parameter can be one of the following values:
2359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI (*)
2361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
2362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   The system must always be configured so as to get a SMPS Step Down
2363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         converter clock frequency between 2 MHz and 8 MHz
2364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) The MSI shall only be selected as SMPS Step Down converter
2365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          clock source when a supported SMPS Step Down converter clock
2366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11)
2367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource)
2370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
2372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source selection
2376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSEL           LL_RCC_GetSMPSClockSelection
2377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI
2380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
2381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSelection(void)
2383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 131


2384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL));
2385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source
2390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSWS           LL_RCC_GetSMPSClockSource
2391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSI
2393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_MSI
2394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSE
2395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK
2396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSource(void)
2398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
2400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set SMPS prescaler
2404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_SetSMPSPrescaler
2405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSPrescaler(uint32_t Prescaler)
2413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
2415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SMPS prescaler
2419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_GetSMPSPrescaler
2420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSPrescaler(void)
2427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
2429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
2437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 132


2441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure MCOx
2442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
2443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
2444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
2445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
2446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
2447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
2448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
2449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
2450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
2451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
2452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI1
2453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI2
2454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
2455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB
2456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
2457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
2458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
2459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
2460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
2461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
2462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
2466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
2468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
2475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USARTx clock source
2480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_SetUSARTClockSource
2481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
2482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
2489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
2491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
2496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
2497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 133


2498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
2505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
2507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
2512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
2513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
2514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
2524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
2526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
2530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
2531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
2532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
2543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
2545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SAIx clock source
2550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
2551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
2552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 134


2555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
2556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
2559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
2561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In case of CLK48 clock selected, it must be configured first thanks to LL_RCC_SetCLK48Clo
2567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_SetRNGClockSource
2568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
2575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
2577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure CLK48 clock source
2581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetCLK48ClockSource
2582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCLK48ClockSource(uint32_t CLK48xSource)
2591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
2593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USB clock source
2598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
2599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
2600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
2607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetCLK48ClockSource(USBxSource);
2609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 135


2612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Allow to configure the overall RNG Clock source, if CLK48 is selected as RNG
2615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****           Clock source, the CLK48xSource has to be configured
2616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_ConfigRNGClockSource
2617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL    LL_RCC_ConfigRNGClockSource
2618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigRNGClockSource(uint32_t RNGxSource, uint32_t CLK48xSource)
2631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (RNGxSource == LL_RCC_RNG_CLKSOURCE_CLK48)
2633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
2634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     LL_RCC_SetCLK48ClockSource(CLK48xSource);
2635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
2636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetRNGClockSource(RNGxSource);
2637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure ADC clock source
2642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
2643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
2644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
2653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
2655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USARTx clock source
2660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_GetUSARTClockSource
2661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
2662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
2663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 136


2669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
2670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
2672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
2677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
2678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
2679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
2680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
2687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
2689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get I2Cx clock source
2694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
2695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
2696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
2697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
2698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
2708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
2710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
2714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
2715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
2716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
2717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
2718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 137


2726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
2729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
2731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAIx clock source
2736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
2737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
2738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
2739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
2743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
2744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
2746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
2748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RNGx clock source
2753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_GetRNGClockSource
2754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
2755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
2756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
2762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
2764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get CLK48x clock source
2768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetCLK48ClockSource
2769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48x This parameter can be one of the following values:
2770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE
2771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCLK48ClockSource(uint32_t CLK48x)
2779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
2781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 138


2783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USBx clock source
2786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
2787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
2788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
2789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
2796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return LL_RCC_GetCLK48ClockSource(USBx);
2798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
2800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get ADCx clock source
2803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
2804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
2806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
2817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
2830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
2831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
2832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 139


2840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable RTC
2861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable RTC
2871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 140


2897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL
2920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL
2930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL Ready
2941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
2947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
2953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 141


2954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
2961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
2973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SAI domain clock
2989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
2991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
2992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
2993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
2994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
2995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SAI
2996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
2999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 142


3011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
3051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
3054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
3057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
3058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
3059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
3060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_ADC
3061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 143


3068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
3118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
3121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
3123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
3124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 144


3125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
3126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
3155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
3159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
3160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
3161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
3163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
3165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
3169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   used for PLLSAI1CLK (SAI1 clock)
3170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
3171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 145


3182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
3205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
3207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
3211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLL48MCLK selected for USB, RNG (48 MHz clock)
3212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
3213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
3223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
3225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
3229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLCLK (system clock)
3230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
3231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
3233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
3234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
3235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
3236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
3237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
3238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 146


3239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
3241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
3243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
3247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
3248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
3259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
3261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SAI domain clock
3266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_SAI
3267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void)
3270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SAI domain clock
3276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_SAI
3279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void)
3282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
3286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SAI domain clock is enabled
3289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_SAI
3290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SAI(void)
3293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 147


3296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
3299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
3300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
3303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
3309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
3312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
3315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on ADC domain clock is enabled
3321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_ADC
3322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)
3325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
3331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
3332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
3335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
3341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
3344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
3347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on 48MHz domain clock is enabled
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 148


3353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_IsEnabledDomain_48M
3354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)
3357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);
3359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
3363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
3364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
3367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SYSCLK domain
3373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
3374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLL  should be 0
3376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
3377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
3380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SYSCLK domain clock is enabled
3386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      RCC_PLLCFGR_PLLREN        LL_RCC_PLL_LL_RCC_PLL_IsEnabledDomain_SYSIsEnabl
3387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)
3390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);
3392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1
3400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1
3405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Enable
3406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void)
3409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 149


3410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
3411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1
3415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Disable
3416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void)
3419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
3421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 Ready
3425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
3426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
3429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
3431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for 48Mhz domain clock
3435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLLSAI1 is disabled
3438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_48M\n
3440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_48M\n
3441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_48M\n
3442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_ConfigDomain_48M
3443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 150


3467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLQ, (PLLN << RCC_PLLSAI1CFG
3472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
3476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLLSAI1 is disabled
3479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
3480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLP   LL_RCC_PLLSAI1_ConfigDomain_SAI
3484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
3508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
3512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 151


3524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
3528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
3530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLP,
3537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLP);
3538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for ADC domain clock
3542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLSAI1 is disabled
3545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for ADC
3546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_ConfigDomain_ADC
3550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
3566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
3569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLR, (PLLN << RCC_PLLSAI1CFG
3579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 152


3581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL multiplication factor for VCO
3583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_GetN
3584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
3585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void)
3587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
3589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1P
3593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLSAI1CLK (SAI1 or SAI2 (*) clock).
3594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLP      LL_RCC_PLLSAI1_GetP
3595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
3604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
3608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
3620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
3624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
3626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)
3629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
3631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLQ
3635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used PLL48M2CLK selected for USB, RNG (48 MHz clock)
3636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_GetQ
3637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 153


3638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void)
3647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
3649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get PLLSAI1 division factor for PLLSAIR
3653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLADC1CLK (ADC clock)
3654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_GetR
3655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
3659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void)
3665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
3667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on SAI domain clock
3672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_EnableDomain_SAI
3673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void)
3676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on SAI domain clock
3682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_DisableDomain_SAI
3685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void)
3688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on SAI domain clock is enabled
3694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN        LL_RCC_PLLSAI1_IsEnabledDomain_SAI
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 154


3695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_SAI(void)
3698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN) == (RCC_PLLSAI1CFGR_PLLPEN)) ? 1UL : 
3700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on 48MHz domain clock
3704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_EnableDomain_48M
3705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)
3708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on 48MHz domain clock
3714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_DisableDomain_48M
3717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void)
3720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on 48MHz domain clock is enabled
3726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN        LL_RCC_PLLSAI1_IsEnabledDomain_48M
3727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_48M(void)
3730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN) == (RCC_PLLSAI1CFGR_PLLQEN)) ? 1UL : 
3732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on ADC domain clock
3736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_EnableDomain_ADC
3737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void)
3740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on ADC domain clock
3746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLLSAI1 should be 0
3748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_DisableDomain_ADC
3749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 155


3752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on ADC domain clock is enabled
3758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN        LL_RCC_PLLSAI1_IsEnabledDomain_ADC
3759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_ADC(void)
3762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN) == (RCC_PLLSAI1CFGR_PLLREN)) ? 1UL : 
3764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
3766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
3774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI1 ready interrupt flag
3779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI1RDYC       LL_RCC_ClearFlag_LSI1RDY
3780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI1RDY(void)
3783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI1RDYC);
3785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI2 ready interrupt flag
3789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI2RDYC       LL_RCC_ClearFlag_LSI2RDY
3790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI2RDY(void)
3793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI2RDYC);
3795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSE ready interrupt flag
3799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSERDYC       LL_RCC_ClearFlag_LSERDY
3800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
3803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSERDYC);
3805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear MSI ready interrupt flag
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 156


3809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         MSIRDYC       LL_RCC_ClearFlag_MSIRDY
3810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void)
3813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_MSIRDYC);
3815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSI ready interrupt flag
3819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
3820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
3823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC);
3825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSE ready interrupt flag
3829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSERDYC       LL_RCC_ClearFlag_HSERDY
3830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
3833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSERDYC);
3835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL clock source
3839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
3840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
3841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
3847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
3849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
3853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
3854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
3861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
3863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 157


3866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear PLL ready interrupt flag
3867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
3868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
3871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC);
3873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
3876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSI48 ready interrupt flag
3878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR          HSI48RDYC     LL_RCC_ClearFlag_HSI48RDY
3879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)
3882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC);
3884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
3886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear PLLSAI1 ready interrupt flag
3890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         PLLSAI1RDYC   LL_RCC_ClearFlag_PLLSAI1RDY
3891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI1RDY(void)
3894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_PLLSAI1RDYC);
3896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
3898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear Clock security system interrupt flag
3901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         CSSC          LL_RCC_ClearFlag_HSECSS
3902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
3905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_CSSC);
3907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSE Clock security system interrupt flag
3911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSECSSC       LL_RCC_ClearFlag_LSECSS
3912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)
3915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSECSSC);
3917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI1 ready interrupt occurred or not
3921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSI1RDYF       LL_RCC_IsActiveFlag_LSI1RDY
3922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 158


3923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI1RDY(void)
3925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI1RDYF) == (RCC_CIFR_LSI1RDYF)) ? 1UL : 0UL);
3927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI2 ready interrupt occurred or not
3931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSI2RDYF       LL_RCC_IsActiveFlag_LSI2RDY
3932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI2RDY(void)
3935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI2RDYF) == (RCC_CIFR_LSI2RDYF)) ? 1UL : 0UL);
3937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE ready interrupt occurred or not
3941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
3942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
3945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL);
3947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if MSI ready interrupt occurred or not
3951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         MSIRDYF       LL_RCC_IsActiveFlag_MSIRDY
3952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MSIRDY(void)
3955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_MSIRDYF) == (RCC_CIFR_MSIRDYF)) ? 1UL : 0UL);
3957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI ready interrupt occurred or not
3961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
3962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
3965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL);
3967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE ready interrupt occurred or not
3971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
3972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
3975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL);
3977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 159


3980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL ready interrupt occurred or not
3981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
3982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
3985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL);
3987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
3990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 ready interrupt occurred or not
3992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR          HSI48RDYF     LL_RCC_IsActiveFlag_HSI48RDY
3993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)
3996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL);
3998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
4000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
4002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 ready interrupt occurred or not
4004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         PLLSAI1RDYF   LL_RCC_IsActiveFlag_PLLSAI1RDY
4005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(void)
4008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == (RCC_CIFR_PLLSAI1RDYF)) ? 1UL : 0UL);
4010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
4012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Clock security system interrupt occurred or not
4015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         CSSF          LL_RCC_IsActiveFlag_HSECSS
4016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
4019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL);
4021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE Clock security system interrupt occurred or not
4025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CIFR         LSECSSF       LL_RCC_IsActiveFlag_LSECSS
4026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)
4029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL);
4031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK1 prescaler flag value has been applied or not
4035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
4036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 160


4037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
4039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
4041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK2 prescaler flag value has been applied or not
4045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
4046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
4049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
4051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HCLK4 prescaler flag value has been applied or not
4055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
4056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
4059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
4061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLCK1 prescaler flag value has been applied or not
4066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
4067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
4070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
4072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLCK2 prescaler flag value has been applied or not
4076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
4077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
4080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
4082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RCC flag Independent Watchdog reset is set or not.
4086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          IWDGRSTF      LL_RCC_IsActiveFlag_IWDGRST
4087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)
4090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL);
4092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 161


4094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RCC flag Low Power reset is set or not.
4096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LPWRRSTF      LL_RCC_IsActiveFlag_LPWRRST
4097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)
4100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL);
4102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RCC flag Option byte reset is set or not.
4106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          OBLRSTF       LL_RCC_IsActiveFlag_OBLRST
4107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)
4110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL);
4112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RCC flag Pin reset is set or not.
4116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
4117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
 263              		.loc 5 4119 26 view .LVU58
 264              	.LBB63:
4120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 265              		.loc 5 4121 3 view .LVU59
 266              		.loc 5 4121 12 is_stmt 0 view .LVU60
 267 0002 4FF0B043 		mov	r3, #1476395008
 268 0006 D3F89430 		ldr	r3, [r3, #148]
 269              		.loc 5 4121 76 view .LVU61
 270 000a 13F0806F 		tst	r3, #67108864
 271 000e 18D0     		beq	.L9
 272              	.LBE63:
 273              	.LBE62:
 274              	.LBB64:
 275              	.LBI64:
4122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
4123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
4124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
4125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RCC flag Software reset is set or not.
4126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
4127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
4129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
 276              		.loc 5 4129 26 is_stmt 1 view .LVU62
 277              	.LBB65:
4130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
4131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 278              		.loc 5 4131 3 view .LVU63
 279              		.loc 5 4131 12 is_stmt 0 view .LVU64
 280 0010 4FF0B043 		mov	r3, #1476395008
 281 0014 D3F89430 		ldr	r3, [r3, #148]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 162


 282              		.loc 5 4131 76 view .LVU65
 283 0018 13F0805F 		tst	r3, #268435456
 284 001c 11D1     		bne	.L9
 285              	.LBE65:
 286              	.LBE64:
 196:Core/Src/app_entry.c **** 
 287              		.loc 1 196 5 is_stmt 1 view .LVU66
 288 001e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 289              	.LVL13:
 202:Core/Src/app_entry.c **** 
 290              		.loc 1 202 5 view .LVU67
 291 0022 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 292              	.LVL14:
 204:Core/Src/app_entry.c ****     __HAL_RCC_BACKUPRESET_RELEASE();
 293              		.loc 1 204 5 view .LVU68
 294              	.LBB66:
 295              	.LBI66:
2894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 296              		.loc 5 2894 22 view .LVU69
 297              	.LBB67:
2896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 298              		.loc 5 2896 3 view .LVU70
 299 0026 4FF0B043 		mov	r3, #1476395008
 300 002a D3F89020 		ldr	r2, [r3, #144]
 301 002e 42F48032 		orr	r2, r2, #65536
 302 0032 C3F89020 		str	r2, [r3, #144]
 303              	.LBE67:
 304              	.LBE66:
 205:Core/Src/app_entry.c ****   }
 305              		.loc 1 205 5 view .LVU71
 306              	.LBB68:
 307              	.LBI68:
2904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 308              		.loc 5 2904 22 view .LVU72
 309              	.LBB69:
2906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 310              		.loc 5 2906 3 view .LVU73
 311 0036 D3F89020 		ldr	r2, [r3, #144]
 312 003a 22F48032 		bic	r2, r2, #65536
 313 003e C3F89020 		str	r2, [r3, #144]
 314              	.LBE69:
 315              	.LBE68:
 208:Core/Src/app_entry.c **** }
 316              		.loc 1 208 3 view .LVU74
 317              	.L9:
 209:Core/Src/app_entry.c **** 
 318              		.loc 1 209 1 is_stmt 0 view .LVU75
 319 0042 08BD     		pop	{r3, pc}
 320              		.cfi_endproc
 321              	.LFE1266:
 323              		.section	.text.Reset_Device,"ax",%progbits
 324              		.align	1
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	Reset_Device:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 163


 331              	.LFB1265:
 181:Core/Src/app_entry.c **** #if ( CFG_HW_RESET_BY_FW == 1 )
 332              		.loc 1 181 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336 0000 08B5     		push	{r3, lr}
 337              	.LCFI3:
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 3, -8
 340              		.cfi_offset 14, -4
 183:Core/Src/app_entry.c **** 
 341              		.loc 1 183 3 view .LVU77
 342 0002 FFF7FEFF 		bl	Reset_BackupDomain
 343              	.LVL15:
 185:Core/Src/app_entry.c **** #endif /* CFG_HW_RESET_BY_FW */
 344              		.loc 1 185 3 view .LVU78
 345 0006 FFF7FEFF 		bl	Reset_IPCC
 346              	.LVL16:
 188:Core/Src/app_entry.c **** }
 347              		.loc 1 188 3 view .LVU79
 189:Core/Src/app_entry.c **** 
 348              		.loc 1 189 1 is_stmt 0 view .LVU80
 349 000a 08BD     		pop	{r3, pc}
 350              		.cfi_endproc
 351              	.LFE1265:
 353              		.section	.text.Config_HSE,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 358              		.fpu fpv4-sp-d16
 360              	Config_HSE:
 361              	.LFB1268:
 250:Core/Src/app_entry.c ****     OTP_ID0_t * p_otp;
 362              		.loc 1 250 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 08B5     		push	{r3, lr}
 367              	.LCFI4:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
 251:Core/Src/app_entry.c **** 
 371              		.loc 1 251 5 view .LVU82
 256:Core/Src/app_entry.c ****   if (p_otp)
 372              		.loc 1 256 3 view .LVU83
 256:Core/Src/app_entry.c ****   if (p_otp)
 373              		.loc 1 256 25 is_stmt 0 view .LVU84
 374 0002 0020     		movs	r0, #0
 375 0004 FFF7FEFF 		bl	OTP_Read
 376              	.LVL17:
 257:Core/Src/app_entry.c ****   {
 377              		.loc 1 257 3 is_stmt 1 view .LVU85
 257:Core/Src/app_entry.c ****   {
 378              		.loc 1 257 6 is_stmt 0 view .LVU86
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 164


 379 0008 68B1     		cbz	r0, .L14
 259:Core/Src/app_entry.c ****   }
 380              		.loc 1 259 5 is_stmt 1 view .LVU87
 259:Core/Src/app_entry.c ****   }
 381              		.loc 1 259 40 is_stmt 0 view .LVU88
 382 000a 8179     		ldrb	r1, [r0, #6]	@ zero_extendqisi2
 383              	.LVL18:
 384              	.LBB70:
 385              	.LBI70:
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 386              		.loc 5 1346 22 is_stmt 1 view .LVU89
 387              	.LBB71:
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 388              		.loc 5 1348 3 view .LVU90
 389 000c 4FF0B042 		mov	r2, #1476395008
 390 0010 054B     		ldr	r3, .L17
 391 0012 C2F89C30 		str	r3, [r2, #156]
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 392              		.loc 5 1349 3 view .LVU91
 393 0016 D2F89C30 		ldr	r3, [r2, #156]
 394 001a 23F47C53 		bic	r3, r3, #16128
 395 001e 43EA0123 		orr	r3, r3, r1, lsl #8
 396 0022 C2F89C30 		str	r3, [r2, #156]
 397              	.LVL19:
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 398              		.loc 5 1349 3 is_stmt 0 view .LVU92
 399              	.LBE71:
 400              	.LBE70:
 262:Core/Src/app_entry.c **** }
 401              		.loc 1 262 3 is_stmt 1 view .LVU93
 402              	.L14:
 263:Core/Src/app_entry.c **** 
 403              		.loc 1 263 1 is_stmt 0 view .LVU94
 404 0026 08BD     		pop	{r3, pc}
 405              	.L18:
 406              		.align	2
 407              	.L17:
 408 0028 FECAFECA 		.word	-889271554
 409              		.cfi_endproc
 410              	.LFE1268:
 412              		.section	.text.SystemPower_Config,"ax",%progbits
 413              		.align	1
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 417              		.fpu fpv4-sp-d16
 419              	SystemPower_Config:
 420              	.LFB1271:
 298:Core/Src/app_entry.c ****   /**
 421              		.loc 1 298 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425 0000 08B5     		push	{r3, lr}
 426              	.LCFI5:
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 3, -8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 165


 429              		.cfi_offset 14, -4
 302:Core/Src/app_entry.c **** 
 430              		.loc 1 302 3 view .LVU96
 431              	.LVL20:
 432              	.LBB72:
 433              	.LBI72:
2330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 434              		.loc 5 2330 22 view .LVU97
 435              	.LBB73:
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 436              		.loc 5 2332 3 view .LVU98
 437 0002 4FF0B042 		mov	r2, #1476395008
 438 0006 9368     		ldr	r3, [r2, #8]
 439 0008 43F40043 		orr	r3, r3, #32768
 440 000c 9360     		str	r3, [r2, #8]
 441              	.LVL21:
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 442              		.loc 5 2332 3 is_stmt 0 view .LVU99
 443              	.LBE73:
 444              	.LBE72:
 305:Core/Src/app_entry.c ****   /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
 445              		.loc 1 305 3 is_stmt 1 view .LVU100
 446 000e FFF7FEFF 		bl	UTIL_LPM_Init
 447              	.LVL22:
 307:Core/Src/app_entry.c **** 
 448              		.loc 1 307 3 view .LVU101
 449              	.LBB74:
 450              	.LBI74:
 451              		.file 6 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @file    stm32wbxx_ll_pwr.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #ifndef STM32WBxx_LL_PWR_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define STM32WBxx_LL_PWR_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #include "stm32wbxx.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 166


  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_Private_Constants PWR Private Constants
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_SMPS_Calibration PWR SMPS calibration
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */ 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_CAL_ADDR              ((uint32_t*) (0x1FFF7558UL))         /* SMPS output volt
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_CAL_POS               (8UL)                                /* SMPS output volt
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_CAL                   (0xFUL << SMPS_VOLTAGE_CAL_POS)      /* SMPS output volt
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_CAL_VOLTAGE_MV        (1500UL)                             /* SMPS output volt
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_BASE_MV               (1200UL)                             /* SMPS output volt
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define SMPS_VOLTAGE_STEP_MV               (  50UL)                             /* SMPS output volt
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP2)
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP3)
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 167


  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP2)
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CC2HF                   PWR_SCR_CC2HF
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CBLEAF                  PWR_SCR_CBLEAF
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CCRPEF                  PWR_SCR_CCRPEF
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_E802A)
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_C802AF                  PWR_SCR_C802AF
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_C802WUF                 PWR_SCR_C802WUF
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CBLEWUF                 PWR_SCR_CBLEWUF
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CBORHF                  PWR_SCR_CBORHF
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SCR_CSMPSFBF                PWR_SCR_CSMPSFBF
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_CCRPF                PWR_EXTSCR_CCRPF
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C2CSSF               PWR_EXTSCR_C2CSSF
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C1CSSF               PWR_EXTSCR_C1CSSF
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP5)
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP3)
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP2)
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR1_VOS)
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* BOR flags */
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_BORH                   PWR_SR1_BORHF  /* BORH interrupt flag */
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* SMPS flags */
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_SMPS                   PWR_SR2_SMPSF  /* SMPS step down converter ready flag */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 168


 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_SMPSB                  PWR_SR2_SMPSBF /* SMPS step down converter in bypass mod
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_SMPSFB                 PWR_SR1_SMPSFB /* SMPS step down converter forced in byp
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Radio (BLE or 802.15.4) flags */
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_BLEWU                  PWR_SR1_BLEWUF  /* BLE wakeup interrupt flag */
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_BLEA                   PWR_SR1_BLEAF   /* BLE end of activity interrupt flag */
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_E802A)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_802WU                  PWR_SR1_802WUF  /* 802.15.4 wakeup interrupt flag */
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_802A                   PWR_SR1_802AF   /* 802.15.4 end of activity interrupt fl
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_CRPE                   PWR_SR1_CRPEF   /* Critical radio phase end of activity 
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLAG_CRP                    PWR_EXTSCR_CRPF /* Critical radio system phase */
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Multicore flags */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C1SBF                PWR_EXTSCR_C1SBF   /* System standby flag for CPU1 */
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C1STOPF              PWR_EXTSCR_C1STOPF /* System stop flag for CPU1 */
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C1DS                 PWR_EXTSCR_C1DS    /* CPU1 deepsleep mode */
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C2SBF                PWR_EXTSCR_C2SBF   /* System standby flag for CPU2 */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C2STOPF              PWR_EXTSCR_C2STOPF /* System stop flag for CPU2 */
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_EXTSCR_C2DS                 PWR_EXTSCR_C2DS    /* CPU2 deepsleep mode */
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SR1_C2HF                    PWR_SR1_C2HF       /* CPU2 hold interrupt flag */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR1_VOS)
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0) /* Regulator voltage output range 1 mode
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1) /* Regulator voltage output range 2 mode
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (0x000000000U)
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_0)
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_SUPPORT_STOP2)
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_MODE_STOP2                  (PWR_CR1_LPMS_1)
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_0)
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_2)
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_FLASH_LPRUN_POWER_DOWN_MODE Flash power-down mode during low-power run mode
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLASH_LPRUN_MODE_IDLE       (0x000000000U)
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN (PWR_CR1_FPDR)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 169


 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_FLASH_SLEEP_POWER_DOWN_MODE Flash power-down mode during sleep mode
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLASH_SLEEP_MODE_IDLE       (0x000000000U)
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN (PWR_CR1_FPDS)
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM Peripheral voltage monitoring
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVM_VDDUSB_1_2V             (PWR_CR2_PVME1)     /* Monitoring VDDUSB vs. 1.2V */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_1_62V              (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (0x00000000U)                                   /* VPVD0
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_0)                                 /* VPVD1
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_1)                                 /* VPVD2
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_1 | PWR_CR2_PLS_0)                 /* VPVD3
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_2)                                 /* VPVD4
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_2 | PWR_CR2_PLS_0)                 /* VPVD5
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_2 | PWR_CR2_PLS_1)                 /* VPVD6
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_2 | PWR_CR2_PLS_1 | PWR_CR2_PLS_0) /* Exter
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP2)
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP3)
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR3_EWUP5)
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 170


 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      (0x00000000U)
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_H                      ((uint32_t)(&(PWR->PUCRH)))
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_PUCRC_PC0)
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Note: LL_PWR_GPIO_BIT_x defined from port C because all pins are available */
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       for PWR pull-up and pull-down.                                       */
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  (PWR_PUCRC_PC0)
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  (PWR_PUCRC_PC1)
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  (PWR_PUCRC_PC2)
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  (PWR_PUCRC_PC3)
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  (PWR_PUCRC_PC4)
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  (PWR_PUCRC_PC5)
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  (PWR_PUCRC_PC6)
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  (PWR_PUCRC_PC7)
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  (PWR_PUCRC_PC8)
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  (PWR_PUCRC_PC9)
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 (PWR_PUCRC_PC10)
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 (PWR_PUCRC_PC11)
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 (PWR_PUCRC_PC12)
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 (PWR_PUCRC_PC13)
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 (PWR_PUCRC_PC14)
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 (PWR_PUCRC_PC15)
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #else
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  (PWR_PUCRA_PA0)
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  (PWR_PUCRA_PA1)
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  (PWR_PUCRA_PA2)
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  (PWR_PUCRA_PA3)
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  (PWR_PUCRA_PA4)
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  (PWR_PUCRA_PA5)
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  (PWR_PUCRA_PA6)
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  (PWR_PUCRA_PA7)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  (PWR_PUCRA_PA8)
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  (PWR_PUCRA_PA9)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 (PWR_PUCRA_PA10)
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 (PWR_PUCRA_PA11)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 171


 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 (PWR_PUCRA_PA12)
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 (PWR_PUCRA_PA13)
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 (PWR_PUCRC_PC14)
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 (PWR_PUCRC_PC15)
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BOR_CONFIGURATION BOR configuration
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_BOR_SYSTEM_RESET            (0x00000000U)     /*!< BOR will generate a system reset 
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_BOR_SMPS_FORCE_BYPASS       (PWR_CR5_BORHC)   /*!< BOR will for SMPS step down conve
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_SMPS_OPERATING_MODES SMPS step down converter operating modes
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Note: Literals values are defined from register SR2 bits SMPSF and SMPSBF  */
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       but they are also used as register CR5 bits SMPSEN and SMPSBEN,      */
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       as used by all SMPS operating mode functions targeting different    */
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       registers:                                                           */
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()"                     */
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /*       and "LL_PWR_SMPS_GetEffectiveMode()".                                */
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_BYPASS                 (PWR_SR2_SMPSBF) /*!< SMPS step down in bypass mode. */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STEP_DOWN              (PWR_SR2_SMPSF)  /*!< SMPS step down in step down mode i
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_SMPS_STARTUP_CURRENT SMPS step down converter supply startup current select
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_80MA   (0x00000000U)                                           
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_100MA  (                                      PWR_CR5_SMPSSC_0)
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_120MA  (                   PWR_CR5_SMPSSC_1                   )
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_140MA  (                   PWR_CR5_SMPSSC_1 | PWR_CR5_SMPSSC_0)
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_160MA  (PWR_CR5_SMPSSC_2                                      )
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_180MA  (PWR_CR5_SMPSSC_2 |                    PWR_CR5_SMPSSC_0)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_200MA  (PWR_CR5_SMPSSC_2 | PWR_CR5_SMPSSC_1                   )
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_STARTUP_CURRENT_220MA  (PWR_CR5_SMPSSC_2 | PWR_CR5_SMPSSC_1 | PWR_CR5_SMPSSC_0)
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EC_SMPS_OUTPUT_VOLTAGE_LEVEL SMPS step down converter output voltage scaling v
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Note: SMPS voltage is trimmed during device production to control
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****          the actual voltage level variation from device to device. */
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20  (0x00000000U)                                             
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25  (                                                         
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30  (                                        PWR_CR5_SMPSVOS_1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 172


 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35  (                                        PWR_CR5_SMPSVOS_1
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40  (                    PWR_CR5_SMPSVOS_2                    
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45  (                    PWR_CR5_SMPSVOS_2 |                  
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50  (                    PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55  (                    PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60  (PWR_CR5_SMPSVOS_3                                        
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65  (PWR_CR5_SMPSVOS_3 |                                      
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70  (PWR_CR5_SMPSVOS_3 |                     PWR_CR5_SMPSVOS_1
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75  (PWR_CR5_SMPSVOS_3 |                     PWR_CR5_SMPSVOS_1
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80  (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2                    
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85  (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2 |                  
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90  (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Write a value in PWR register
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  __REG__ Register to be written
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Read a value in PWR register
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  __REG__ Register to be read
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Register value
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 173


 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL);
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR1_VOS)
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   A delay is required for the internal regulator to be ready 
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         after the voltage scaling has been changed.
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         Check whether regulator reached the selected voltage level
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         can be done using function @ref LL_PWR_IsActiveFlag_VOS().
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 174


 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set Low-Power mode
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2 (*)
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB15xx, STM32WB10xx
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 175


 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get Low-Power mode
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2 (*)
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB15xx, STM32WB10xx
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set flash power-down mode during low-power run mode
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          FPDR          LL_PWR_SetFlashPowerModeLPRun
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  FlashLowPowerMode This parameter can be one of the following values:
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetFlashPowerModeLPRun(uint32_t FlashLowPowerMode)
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /* Unlock bit FPDR */
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   WRITE_REG(PWR->CR1, 0x0000C1B0UL);
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /* Update bit FPDR */
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_FPDR, FlashLowPowerMode);
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get flash power-down mode during low-power run mode
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          FPDR          LL_PWR_GetFlashPowerModeLPRun
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetFlashPowerModeLPRun(void)
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_FPDR));
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set flash power-down mode during sleep mode
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          FPDS          LL_PWR_SetFlashPowerModeSleep
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  FlashLowPowerMode This parameter can be one of the following values:
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetFlashPowerModeSleep(uint32_t FlashLowPowerMode)
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_FPDS, FlashLowPowerMode);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 176


 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get flash power-down mode during sleep mode
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR1          FPDS          LL_PWR_GetFlashPowerModeSleep
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetFlashPowerModeSleep(void)
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_FPDS));
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable VDDUSB supply
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddUSB(void)
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable VDDUSB supply
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddUSB(void)
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if VDDUSB supply is enabled
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL);
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable the Power Voltage Monitoring on a peripheral
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_EnablePVM\n
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_EnablePVM
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB30xx, STM32WB15xx, STM32WB10xx
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 177


 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage)
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR2, PeriphVoltage);
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable the Power Voltage Monitoring on a peripheral
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_DisablePVM\n
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_DisablePVM
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB30xx, STM32WB15xx, STM32WB10xx
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage)
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PeriphVoltage);
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if Power Voltage Monitoring is enabled on a peripheral
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_IsEnabledPVM\n
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_IsEnabledPVM
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB30xx, STM32WB15xx, STM32WB10xx
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage)
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL);
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Configure the voltage threshold detected by the Power Voltage Detector
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_SetPVDLevel
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  PVDLevel This parameter can be one of the following values:
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 178


 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get the voltage threshold detection
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_GetPVDLevel
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS));
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable Power Voltage Detector
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVD(void)
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable Power Voltage Detector
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_DisablePVD
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVD(void)
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if Power Voltage Detector is enabled
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_IsEnabledPVD
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL);
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable Internal Wake-up line
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableInternWU(void)
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_EIWUL);
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 179


 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable Internal Wake-up line
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_DisableInternWU
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableInternWU(void)
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL);
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if Internal Wake-up line is enabled
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_IsEnabledInternWU
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void)
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_EIWUL) == (PWR_CR3_EIWUL)) ? 1UL : 0UL);
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable pull-up and pull-down configuration
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_EnablePUPDCfg
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePUPDCfg(void)
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable pull-up and pull-down configuration
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_DisablePUPDCfg
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePUPDCfg(void)
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if pull-up and pull-down configuration is enabled
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_IsEnabledPUPDCfg
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL);
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable SRAM2a content retention in Standby mode
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   On devices STM32WB15xx, STM32WB10xx, retention is extended 
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         to SRAM1, SRAM2a and SRAM2b.
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_EnableSRAM2Retention
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 180


 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableSRAM2Retention(void)
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_RRS);
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable SRAM2a content retention in Standby mode
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   On devices STM32WB15xx, STM32WB10xx, retention is extended 
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         to SRAM1, SRAM2a and SRAM2b.
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_DisableSRAM2Retention
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableSRAM2Retention(void)
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if SRAM2 content retention in Standby mode  is enabled
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   On devices STM32WB15xx, STM32WB10xx, retention is extended 
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         to SRAM1, SRAM2a and SRAM2b.
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_IsEnabledSRAM2Retention
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM2Retention(void)
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (PWR_CR3_RRS)) ? 1UL : 0UL);
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable the WakeUp PINx functionality
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_EnableWakeUpPin\n
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_EnableWakeUpPin\n
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_EnableWakeUpPin\n
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_EnableWakeUpPin\n
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_EnableWakeUpPin\n
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR3, WakeUpPin);
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable the WakeUp PINx functionality
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_DisableWakeUpPin\n
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_DisableWakeUpPin\n
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_DisableWakeUpPin\n
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_DisableWakeUpPin\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 181


 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_DisableWakeUpPin\n
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, WakeUpPin);
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if the WakeUp PINx functionality is enabled
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_IsEnabledWakeUpPin\n
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_IsEnabledWakeUpPin\n
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_IsEnabledWakeUpPin\n
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_IsEnabledWakeUpPin\n
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_IsEnabledWakeUpPin\n
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set the resistor impedance
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          VBRS          LL_PWR_SetBattChargResistor
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  Resistor This parameter can be one of the following values:
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor)
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor);
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get the resistor impedance
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          VBRS          LL_PWR_GetBattChargResistor
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 182


 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void)
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS));
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable battery charging
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_EnableBatteryCharging
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBatteryCharging(void)
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable battery charging
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_DisableBatteryCharging
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBatteryCharging(void)
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if battery charging is enabled
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_IsEnabledBatteryCharging
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void)
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL);
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set the Wake-Up pin polarity low for the event detection
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityLow\n
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityLow\n
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityLow\n
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityLow\n
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityLow
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR4, WakeUpPin);
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 183


 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set the Wake-Up pin polarity high for the event detection
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityHigh\n
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityHigh\n
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityHigh\n
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityHigh\n
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityHigh
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, WakeUpPin);
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get the Wake-Up pin polarity for the event detection
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_IsWakeUpPinPolarityLow\n
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_IsWakeUpPinPolarityLow\n
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_IsWakeUpPinPolarityLow\n
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_IsWakeUpPinPolarityLow\n
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_IsWakeUpPinPolarityLow
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5 (*)
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB50xx, STM32WB35xx, STM32WB30xx, STM32WB15xx, STM32W
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable GPIO pull-up state in Standby and Shutdown modes
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   Some pins are not configurable for pulling in Standby and Shutdown
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes. Refer to reference manual for available pins and ports.
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_EnableGPIOPullUp\n
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_EnableGPIOPullUp\n
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_EnableGPIOPullUp\n
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_EnableGPIOPullUp\n
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_EnableGPIOPullUp\n
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_EnableGPIOPullUp
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 184


1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable GPIO pull-up state in Standby and Shutdown modes
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   Some pins are not configurable for pulling in Standby and Shutdown
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes. Refer to reference manual for available pins and ports.
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_DisableGPIOPullUp\n
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_DisableGPIOPullUp\n
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_DisableGPIOPullUp\n
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_DisableGPIOPullUp\n
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_DisableGPIOPullUp\n
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_DisableGPIOPullUp
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 185


1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if GPIO pull-up state is enabled
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_IsEnabledGPIOPullUp
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Enable GPIO pull-down state in Standby and Shutdown modes
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   Some pins are not configurable for pulling in Standby and Shutdown
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes. Refer to reference manual for available pins and ports.
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_EnableGPIOPullDown\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 186


1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_EnableGPIOPullDown\n
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_EnableGPIOPullDown\n
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_EnableGPIOPullDown\n
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_EnableGPIOPullDown\n
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_EnableGPIOPullDown
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Disable GPIO pull-down state in Standby and Shutdown modes
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   Some pins are not configurable for pulling in Standby and Shutdown
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes. Refer to reference manual for available pins and ports.
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_DisableGPIOPullDown\n
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_DisableGPIOPullDown\n
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_DisableGPIOPullDown\n
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_DisableGPIOPullDown\n
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_DisableGPIOPullDown\n
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_DisableGPIOPullDown
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 187


1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if GPIO pull-down state is enabled
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_IsEnabledGPIOPullDown
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 188


1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set BOR configuration
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          BORHC         LL_PWR_SetBORConfig
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  BORConfiguration This parameter can be one of the following values:
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BOR_SYSTEM_RESET
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BOR_SMPS_FORCE_BYPASS
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetBORConfig(uint32_t BORConfiguration)
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR5, PWR_CR5_BORHC, BORConfiguration);
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get BOR configuration
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          BORHC         LL_PWR_GetBORConfig
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BOR_SYSTEM_RESET
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_BOR_SMPS_FORCE_BYPASS
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetBORConfig(void)
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_BORHC));
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #if defined(PWR_CR5_SMPSEN)
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration_SMPS Configuration of SMPS
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set SMPS operating mode
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   When SMPS step down converter SMPS mode is enabled,
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         it is good practice to enable the BORH to monitor the supply:
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         in this case, when the supply drops below the SMPS step down
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         converter SMPS mode operating supply level, 
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         switching on the fly is performed automaticcaly
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         and interruption is generated.
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         Refer to function @ref LL_PWR_SetBORConfig().
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   Occurrence of SMPS step down converter forced in bypass mode
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         can be monitored by flag and interruption.
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         Refer to functions
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @ref LL_PWR_IsActiveFlag_SMPSFB(), @ref LL_PWR_ClearFlag_SMPSFB(),
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @ref LL_PWR_EnableIT_BORH_SMPSFB().
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_SetMode \n
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR5          SMPSBEN       LL_PWR_SMPS_SetMode
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  OperatingMode This parameter can be one of the following values:
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_BYPASS
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STEP_DOWN (1)
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 189


1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (1) SMPS operating mode step down or open depends on system low-power mode:
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - step down mode if system low power mode is run, LP run or stop0,
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - open mode if system low power mode is Stop1, Stop2, Standby or Shutdown
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SMPS_SetMode(uint32_t OperatingMode)
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /* Note: Operation on bits performed to keep compatibility of literals      */
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       for all SMPS operating mode functions:                             */
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()"                   */
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       and "LL_PWR_SMPS_GetEffectiveMode()".                              */
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR5, PWR_CR5_SMPSEN, (OperatingMode & PWR_SR2_SMPSF) << (PWR_CR5_SMPSEN_Pos - PWR
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get SMPS operating mode
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_GetMode \n
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         CR5          SMPSBEN       LL_PWR_SMPS_GetMode
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_BYPASS
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STEP_DOWN (1)
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (1) SMPS operating mode step down or open depends on system low-power mode:
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - step down mode if system low power mode is run, LP run or stop0,
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - open mode if system low power mode is Stop1, Stop2, Standby or Shutdown
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_SMPS_GetMode(void)
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /* Note: Operation on bits performed to keep compatibility of literals      */
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       for all SMPS operating mode functions:                             */
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()"                   */
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   /*       and "LL_PWR_SMPS_GetEffectiveMode()".                              */
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   uint32_t OperatingMode = (READ_BIT(PWR->CR5, PWR_CR5_SMPSEN) >> (PWR_CR5_SMPSEN_Pos - PWR_SR2_SMP
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   OperatingMode = (OperatingMode | ((~OperatingMode >> 1U) & PWR_SR2_SMPSBF));
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return OperatingMode;
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get SMPS effective operating mode
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   SMPS operating mode can be changed by hardware, therefore
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         requested operating mode can differ from effective low power mode.
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         - dependency on system low-power mode:
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *           - step down mode if system low power mode is run, LP run or stop0,
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *           - open mode if system low power mode is Stop1, Stop2, Standby or Shutdown
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         - dependency on BOR level:
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *           - bypass mode if supply voltage drops below BOR level
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   This functions check flags of SMPS operating modes step down
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         and bypass. If the SMPS is not among these 2 operating modes,
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         then it can be in mode off or open.
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll SR2          SMPSF         LL_PWR_SMPS_GetEffectiveMode \n
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         SR2          SMPSBF        LL_PWR_SMPS_GetEffectiveMode
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_BYPASS
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STEP_DOWN (1)
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 190


1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (1) SMPS operating mode step down or open depends on system low-power mode:
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - step down mode if system low power mode is run, LP run or stop0,
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *              - open mode if system low power mode is Stop1, Stop2, Standby or Shutdown
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_SMPS_GetEffectiveMode(void)
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->SR2, (PWR_SR2_SMPSF | PWR_SR2_SMPSBF)));
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  SMPS step down converter enable
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   This function can be used for specific usage of the SMPS,
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         for general usage of the SMPS the function
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @ref LL_PWR_SMPS_SetMode() should be used instead.
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_Enable
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SMPS_Enable(void)
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_SMPSEN);
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  SMPS step down converter enable
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   This function can be used for specific usage of the SMPS,
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         for general usage of the SMPS the function
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @ref LL_PWR_SMPS_SetMode() should be used instead.
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_Disable
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SMPS_Disable(void)
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_SMPSEN);
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if the SMPS step down converter is enabled
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSEN        LL_PWR_SMPS_IsEnabled
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_SMPS_IsEnabled(void)
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR5, PWR_CR5_SMPSEN) == (PWR_CR5_SMPSEN)) ? 1UL : 0UL);
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set SMPS step down converter supply startup current selection
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSSC        LL_PWR_SMPS_SetStartupCurrent
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  StartupCurrent This parameter can be one of the following values:
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_80MA
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_100MA
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_120MA
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_140MA
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_160MA
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_180MA
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_200MA
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_220MA
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 191


1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SMPS_SetStartupCurrent(uint32_t StartupCurrent)
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->CR5, PWR_CR5_SMPSSC, StartupCurrent);
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get SMPS step down converter supply startup current selection
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSSC        LL_PWR_SMPS_GetStartupCurrent
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_80MA
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_100MA
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_120MA
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_140MA
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_160MA
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_180MA
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_200MA
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_220MA
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_SMPS_GetStartupCurrent(void)
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_SMPSSC));
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set SMPS step down converter output voltage scaling
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   SMPS output voltage is calibrated in production,
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         calibration parameters are applied to the voltage level parameter
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         to reach the requested voltage value.
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSVOS       LL_PWR_SMPS_SetOutputVoltageLevel
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  OutputVoltageLevel This parameter can be one of the following values:
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SMPS_SetOutputVoltageLevel(uint32_t OutputVoltageLevel)
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CA
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   int32_t TrimmingSteps;                               /* Trimming steps between theoretical output
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   int32_t OutputVoltageLevelTrimmed;                   /* SMPS output voltage level after calibrati
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   if(OutputVoltageLevel_calibration == 0UL)
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 192


1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Device with SMPS output voltage not calibrated in production: Apply output voltage value dir
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Update register */
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, OutputVoltageLevel);
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   }
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   else
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   {
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Device with SMPS output voltage calibrated in production: Apply output voltage value after c
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(OutputVoltageLevel >> PWR_CR5_SMPSVOS_Pos)) +
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Clamp value to voltage trimming bitfield range */
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     if(OutputVoltageLevelTrimmed < 0)
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     {
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       OutputVoltageLevelTrimmed = 0;
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     }
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     else
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     {
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS)
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       {
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****         OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS;
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       }
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     }
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Update register */
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed);
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   }
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Get SMPS step down converter output voltage scaling
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @note   SMPS output voltage is calibrated in production,
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         calibration parameters are applied to the voltage level parameter
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         to return the effective voltage value.
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR5          SMPSVOS       LL_PWR_SMPS_GetOutputVoltageLevel
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_SMPS_GetOutputVoltageLevel(void)
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CA
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   int32_t TrimmingSteps;                               /* Trimming steps between theoretical output
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 193


1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   int32_t OutputVoltageLevelTrimmed;                   /* SMPS output voltage level after calibrati
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   if(OutputVoltageLevel_calibration == 0UL)
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   {
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Device with SMPS output voltage not calibrated in production: Return output voltage value di
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_SMPSVOS));
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   }
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   else
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   {
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Device with SMPS output voltage calibrated in production: Return output voltage value after 
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)READ_BIT(PWR->CR5, PWR_CR5_SMPSVOS)) - Trimmin
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     /* Clamp value to voltage range */
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     if(OutputVoltageLevelTrimmed < 0)
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     {
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       OutputVoltageLevelTrimmed = (int32_t)LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20;
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     }
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     else
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     {
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS)
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       {
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****         OutputVoltageLevelTrimmed = (int32_t)LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90;
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****       }
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     }
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****     return (uint32_t)OutputVoltageLevelTrimmed;
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   }
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** #endif
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration_Multicore Configuration of multicore, intended to be executed
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBootC2(void)
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Release bit to boot CPU2 after reset or wakeup from stop or standby
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          C2BOOT        LL_PWR_DisableBootC2
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 194


1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBootC2(void)
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, PWR_CR4_C2BOOT);
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Check if bit to boot CPU2 after reset or wakeup from stop or standby
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         modes is set
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll CR4          C2BOOT        LL_PWR_IsEnabledBootC2
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval State of bit (1 or 0)
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBootC2(void)
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, PWR_CR4_C2BOOT) == (PWR_CR4_C2BOOT)) ? 1UL : 0UL);
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** }
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @}
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration_CPU2 Configuration of CPU2, intended to be executed by CPU2
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @{
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** 
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** /**
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @brief  Set Low-Power mode for CPU2
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @rmtoll C2CR1        LPMS          LL_C2_PWR_SetPowerMode
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2 (*)
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   *         (*) Not available on devices STM32WB15xx, STM32WB10xx
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   * @retval None
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   */
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** __STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
 452              		.loc 6 1663 22 view .LVU102
 453              	.LBB75:
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h **** {
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h ****   MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 454              		.loc 6 1665 3 view .LVU103
 455 0012 064A     		ldr	r2, .L21
 456 0014 D2F88030 		ldr	r3, [r2, #128]
 457 0018 23F00703 		bic	r3, r3, #7
 458 001c 43F00403 		orr	r3, r3, #4
 459 0020 C2F88030 		str	r3, [r2, #128]
 460              	.LVL23:
 461              		.loc 6 1665 3 is_stmt 0 view .LVU104
 462              	.LBE75:
 463              	.LBE74:
 313:Core/Src/app_entry.c **** #endif
 464              		.loc 1 313 3 is_stmt 1 view .LVU105
 465 0024 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 466              	.LVL24:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 195


 316:Core/Src/app_entry.c **** }
 467              		.loc 1 316 3 view .LVU106
 317:Core/Src/app_entry.c **** 
 468              		.loc 1 317 1 is_stmt 0 view .LVU107
 469 0028 08BD     		pop	{r3, pc}
 470              	.L22:
 471 002a 00BF     		.align	2
 472              	.L21:
 473 002c 00040058 		.word	1476396032
 474              		.cfi_endproc
 475              	.LFE1271:
 477              		.section	.text.Led_Init,"ax",%progbits
 478              		.align	1
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 482              		.fpu fpv4-sp-d16
 484              	Led_Init:
 485              	.LFB1277:
 349:Core/Src/app_entry.c **** 
 350:Core/Src/app_entry.c **** /**
 351:Core/Src/app_entry.c ****  * The type of the payload for a system user event is tSHCI_UserEvtRxParam
 352:Core/Src/app_entry.c ****  * When the system event is both :
 353:Core/Src/app_entry.c ****  *    - a ready event (subevtcode = SHCI_SUB_EVT_CODE_READY)
 354:Core/Src/app_entry.c ****  *    - reported by the FUS (sysevt_ready_rsp == FUS_FW_RUNNING)
 355:Core/Src/app_entry.c ****  * The buffer shall not be released
 356:Core/Src/app_entry.c ****  * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 357:Core/Src/app_entry.c ****  * When the status is not filled, the buffer is released by default
 358:Core/Src/app_entry.c ****  */
 359:Core/Src/app_entry.c **** static void APPE_SysUserEvtRx( void * pPayload )
 360:Core/Src/app_entry.c **** {
 361:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 362:Core/Src/app_entry.c ****   WirelessFwInfo_t WirelessInfo;
 363:Core/Src/app_entry.c **** 
 364:Core/Src/app_entry.c ****   p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 365:Core/Src/app_entry.c **** 
 366:Core/Src/app_entry.c ****   /* Read the firmware version of both the wireless firmware and the FUS */
 367:Core/Src/app_entry.c ****   SHCI_GetWirelessFwInfo( &WirelessInfo );
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.Versi
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 370:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 371:Core/Src/app_entry.c **** 
 372:Core/Src/app_entry.c ****   switch(p_sys_event->subevtcode)
 373:Core/Src/app_entry.c ****   {
 374:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_CODE_READY:
 375:Core/Src/app_entry.c ****     APPE_SysEvtReadyProcessing(pPayload);
 376:Core/Src/app_entry.c ****     break;
 377:Core/Src/app_entry.c **** 
 378:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_ERROR_NOTIF:
 379:Core/Src/app_entry.c ****     APPE_SysEvtError(pPayload);
 380:Core/Src/app_entry.c ****     break;
 381:Core/Src/app_entry.c **** 
 382:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("-- BLE NVM RAM HAS BEEN UPDATED BY CMO+ \n");
 384:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 385:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 386:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 196


 387:Core/Src/app_entry.c ****     break;
 388:Core/Src/app_entry.c **** 
 389:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_NVM_START_WRITE:
 390:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 391:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 392:Core/Src/app_entry.c ****     break;
 393:Core/Src/app_entry.c **** 
 394:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_NVM_END_WRITE:
 395:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_NVM_END_WRITE\n");
 396:Core/Src/app_entry.c ****     break;
 397:Core/Src/app_entry.c **** 
 398:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_NVM_START_ERASE:
 399:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 400:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 401:Core/Src/app_entry.c ****     break;
 402:Core/Src/app_entry.c **** 
 403:Core/Src/app_entry.c ****   case SHCI_SUB_EVT_NVM_END_ERASE:
 404:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_NVM_END_ERASE\n");
 405:Core/Src/app_entry.c ****     break;
 406:Core/Src/app_entry.c **** 
 407:Core/Src/app_entry.c ****   default:
 408:Core/Src/app_entry.c ****     break;
 409:Core/Src/app_entry.c ****   }
 410:Core/Src/app_entry.c **** 
 411:Core/Src/app_entry.c ****   return;
 412:Core/Src/app_entry.c **** }
 413:Core/Src/app_entry.c **** 
 414:Core/Src/app_entry.c **** /**
 415:Core/Src/app_entry.c ****  * @brief Notify a system error coming from the M0 firmware
 416:Core/Src/app_entry.c ****  * @param  ErrorCode  : errorCode detected by the M0 firmware
 417:Core/Src/app_entry.c ****  *
 418:Core/Src/app_entry.c ****  * @retval None
 419:Core/Src/app_entry.c ****  */
 420:Core/Src/app_entry.c **** static void APPE_SysEvtError( void * pPayload)
 421:Core/Src/app_entry.c **** {
 422:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 423:Core/Src/app_entry.c ****   SCHI_SystemErrCode_t *p_sys_error_code;
 424:Core/Src/app_entry.c **** 
 425:Core/Src/app_entry.c ****   p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 426:Core/Src/app_entry.c ****   p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 427:Core/Src/app_entry.c **** 
 428:Core/Src/app_entry.c ****   APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n",(*p_sys_error_code));
 429:Core/Src/app_entry.c **** 
 430:Core/Src/app_entry.c ****   if ((*p_sys_error_code) == ERR_BLE_INIT)
 431:Core/Src/app_entry.c ****   {
 432:Core/Src/app_entry.c ****     /* Error during BLE stack initialization */
 433:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 434:Core/Src/app_entry.c ****   }
 435:Core/Src/app_entry.c ****   else
 436:Core/Src/app_entry.c ****   {
 437:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 438:Core/Src/app_entry.c ****   }
 439:Core/Src/app_entry.c ****   return;
 440:Core/Src/app_entry.c **** }
 441:Core/Src/app_entry.c **** 
 442:Core/Src/app_entry.c **** static void APPE_SysEvtReadyProcessing( void * pPayload )
 443:Core/Src/app_entry.c **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 197


 444:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 445:Core/Src/app_entry.c ****   SHCI_C2_Ready_Evt_t *p_sys_ready_event;
 446:Core/Src/app_entry.c **** 
 447:Core/Src/app_entry.c ****   SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 448:Core/Src/app_entry.c ****   uint32_t RevisionID=0;
 449:Core/Src/app_entry.c **** 
 450:Core/Src/app_entry.c ****   p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 451:Core/Src/app_entry.c ****   p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 452:Core/Src/app_entry.c **** 
 453:Core/Src/app_entry.c ****   if(p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 454:Core/Src/app_entry.c ****   {
 455:Core/Src/app_entry.c ****     /**
 456:Core/Src/app_entry.c ****     * The wireless firmware is running on the CPU2
 457:Core/Src/app_entry.c ****     */
 458:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - WIRELESS_FW_RUNNING \n");
 459:Core/Src/app_entry.c **** 
 460:Core/Src/app_entry.c ****     /* Traces channel initialization */
 461:Core/Src/app_entry.c ****     APPD_EnableCPU2( );
 462:Core/Src/app_entry.c **** 
 463:Core/Src/app_entry.c ****     /* Enable all events Notification */
 464:Core/Src/app_entry.c ****     config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 465:Core/Src/app_entry.c ****     config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 466:Core/Src/app_entry.c ****       +  SHCI_C2_CONFIG_EVTMASK1_BIT1_BLE_NVM_RAM_UPDATE_ENABLE
 467:Core/Src/app_entry.c ****         +  SHCI_C2_CONFIG_EVTMASK1_BIT2_THREAD_NVM_RAM_UPDATE_ENABLE
 468:Core/Src/app_entry.c ****           +  SHCI_C2_CONFIG_EVTMASK1_BIT3_NVM_START_WRITE_ENABLE
 469:Core/Src/app_entry.c ****             +  SHCI_C2_CONFIG_EVTMASK1_BIT4_NVM_END_WRITE_ENABLE
 470:Core/Src/app_entry.c ****               +  SHCI_C2_CONFIG_EVTMASK1_BIT5_NVM_START_ERASE_ENABLE
 471:Core/Src/app_entry.c ****                 +  SHCI_C2_CONFIG_EVTMASK1_BIT6_NVM_END_ERASE_ENABLE;
 472:Core/Src/app_entry.c **** 
 473:Core/Src/app_entry.c ****     /* Read revision identifier */
 474:Core/Src/app_entry.c ****     /**
 475:Core/Src/app_entry.c ****     * @brief  Return the device revision identifier
 476:Core/Src/app_entry.c ****     * @note   This field indicates the revision of the device.
 477:Core/Src/app_entry.c ****     * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 478:Core/Src/app_entry.c ****     * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 479:Core/Src/app_entry.c ****     */
 480:Core/Src/app_entry.c ****     RevisionID = LL_DBGMCU_GetRevisionID();
 481:Core/Src/app_entry.c **** 
 482:Core/Src/app_entry.c ****     APP_DBG_MSG("DBGMCU_GetRevisionID= %lx \n\n", RevisionID);
 483:Core/Src/app_entry.c **** 
 484:Core/Src/app_entry.c ****     config_param.RevisionID = RevisionID;
 485:Core/Src/app_entry.c ****     (void)SHCI_C2_Config(&config_param);
 486:Core/Src/app_entry.c **** 
 487:Core/Src/app_entry.c ****     APP_BLE_Init( );
 488:Core/Src/app_entry.c ****     UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 489:Core/Src/app_entry.c ****   }
 490:Core/Src/app_entry.c ****   else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 491:Core/Src/app_entry.c ****   {
 492:Core/Src/app_entry.c ****     /**
 493:Core/Src/app_entry.c ****     * The FUS firmware is running on the CPU2
 494:Core/Src/app_entry.c ****     * In the scope of this application, there should be no case when we get here
 495:Core/Src/app_entry.c ****     */
 496:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n");
 497:Core/Src/app_entry.c **** 
 498:Core/Src/app_entry.c ****     /* The packet shall not be released as this is not supported by the FUS */
 499:Core/Src/app_entry.c ****     ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 500:Core/Src/app_entry.c ****   }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 198


 501:Core/Src/app_entry.c ****   else
 502:Core/Src/app_entry.c ****   {
 503:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n");
 504:Core/Src/app_entry.c ****   }
 505:Core/Src/app_entry.c **** 
 506:Core/Src/app_entry.c ****   return;
 507:Core/Src/app_entry.c **** }
 508:Core/Src/app_entry.c **** 
 509:Core/Src/app_entry.c **** /* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
 510:Core/Src/app_entry.c **** static void Led_Init( void )
 511:Core/Src/app_entry.c **** {
 486              		.loc 1 511 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490 0000 08B5     		push	{r3, lr}
 491              	.LCFI6:
 492              		.cfi_def_cfa_offset 8
 493              		.cfi_offset 3, -8
 494              		.cfi_offset 14, -4
 512:Core/Src/app_entry.c **** #if (CFG_LED_SUPPORTED == 1)
 513:Core/Src/app_entry.c ****   /**
 514:Core/Src/app_entry.c ****    * Leds Initialization
 515:Core/Src/app_entry.c ****    */
 516:Core/Src/app_entry.c **** 
 517:Core/Src/app_entry.c ****   BSP_LED_Init(LED_BLUE);
 495              		.loc 1 517 3 view .LVU109
 496 0002 0020     		movs	r0, #0
 497 0004 FFF7FEFF 		bl	BSP_LED_Init
 498              	.LVL25:
 518:Core/Src/app_entry.c ****   BSP_LED_Init(LED_GREEN);
 499              		.loc 1 518 3 view .LVU110
 500 0008 0120     		movs	r0, #1
 501 000a FFF7FEFF 		bl	BSP_LED_Init
 502              	.LVL26:
 519:Core/Src/app_entry.c ****   BSP_LED_Init(LED_RED);
 503              		.loc 1 519 3 view .LVU111
 504 000e 0220     		movs	r0, #2
 505 0010 FFF7FEFF 		bl	BSP_LED_Init
 506              	.LVL27:
 520:Core/Src/app_entry.c **** 
 521:Core/Src/app_entry.c ****   BSP_LED_On(LED_GREEN);
 507              		.loc 1 521 3 view .LVU112
 508 0014 0120     		movs	r0, #1
 509 0016 FFF7FEFF 		bl	BSP_LED_On
 510              	.LVL28:
 522:Core/Src/app_entry.c **** #endif
 523:Core/Src/app_entry.c **** 
 524:Core/Src/app_entry.c ****   return;
 511              		.loc 1 524 3 view .LVU113
 525:Core/Src/app_entry.c **** }
 512              		.loc 1 525 1 is_stmt 0 view .LVU114
 513 001a 08BD     		pop	{r3, pc}
 514              		.cfi_endproc
 515              	.LFE1277:
 517              		.section	.text.Button_Init,"ax",%progbits
 518              		.align	1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 199


 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu fpv4-sp-d16
 524              	Button_Init:
 525              	.LFB1278:
 526:Core/Src/app_entry.c **** 
 527:Core/Src/app_entry.c **** static void Button_Init( void )
 528:Core/Src/app_entry.c **** {
 526              		.loc 1 528 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI7:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 529:Core/Src/app_entry.c **** #if (CFG_BUTTON_SUPPORTED == 1)
 530:Core/Src/app_entry.c ****   /**
 531:Core/Src/app_entry.c ****    * Button Initialization
 532:Core/Src/app_entry.c ****    */
 533:Core/Src/app_entry.c **** 
 534:Core/Src/app_entry.c ****   BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 535              		.loc 1 534 3 view .LVU116
 536 0002 0121     		movs	r1, #1
 537 0004 0020     		movs	r0, #0
 538 0006 FFF7FEFF 		bl	BSP_PB_Init
 539              	.LVL29:
 535:Core/Src/app_entry.c ****   BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 540              		.loc 1 535 3 view .LVU117
 541 000a 0121     		movs	r1, #1
 542 000c 0846     		mov	r0, r1
 543 000e FFF7FEFF 		bl	BSP_PB_Init
 544              	.LVL30:
 536:Core/Src/app_entry.c ****   BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 545              		.loc 1 536 3 view .LVU118
 546 0012 0121     		movs	r1, #1
 547 0014 0220     		movs	r0, #2
 548 0016 FFF7FEFF 		bl	BSP_PB_Init
 549              	.LVL31:
 537:Core/Src/app_entry.c **** #endif
 538:Core/Src/app_entry.c **** 
 539:Core/Src/app_entry.c ****   return;
 550              		.loc 1 539 3 view .LVU119
 540:Core/Src/app_entry.c **** }
 551              		.loc 1 540 1 is_stmt 0 view .LVU120
 552 001a 08BD     		pop	{r3, pc}
 553              		.cfi_endproc
 554              	.LFE1278:
 556              		.section	.text.appe_Tl_Init,"ax",%progbits
 557              		.align	1
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 561              		.fpu fpv4-sp-d16
 563              	appe_Tl_Init:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 200


 564              	.LFB1272:
 320:Core/Src/app_entry.c ****   TL_MM_Config_t tl_mm_config;
 565              		.loc 1 320 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 32
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569 0000 10B5     		push	{r4, lr}
 570              	.LCFI8:
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 4, -8
 573              		.cfi_offset 14, -4
 574 0002 88B0     		sub	sp, sp, #32
 575              	.LCFI9:
 576              		.cfi_def_cfa_offset 40
 321:Core/Src/app_entry.c ****   SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
 577              		.loc 1 321 3 view .LVU122
 322:Core/Src/app_entry.c ****   /**< Reference table initialization */
 578              		.loc 1 322 3 view .LVU123
 324:Core/Src/app_entry.c **** 
 579              		.loc 1 324 3 view .LVU124
 580 0004 FFF7FEFF 		bl	TL_Init
 581              	.LVL32:
 327:Core/Src/app_entry.c ****   SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 582              		.loc 1 327 3 view .LVU125
 583 0008 0F4A     		ldr	r2, .L29
 584 000a 0021     		movs	r1, #0
 585 000c 4020     		movs	r0, #64
 586 000e FFF7FEFF 		bl	UTIL_SEQ_RegTask
 587              	.LVL33:
 328:Core/Src/app_entry.c ****   SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 588              		.loc 1 328 3 view .LVU126
 328:Core/Src/app_entry.c ****   SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 589              		.loc 1 328 33 is_stmt 0 view .LVU127
 590 0012 0E4C     		ldr	r4, .L29+4
 591 0014 0094     		str	r4, [sp]
 329:Core/Src/app_entry.c ****   shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 592              		.loc 1 329 3 is_stmt 1 view .LVU128
 329:Core/Src/app_entry.c ****   shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 593              		.loc 1 329 39 is_stmt 0 view .LVU129
 594 0016 0E4B     		ldr	r3, .L29+8
 595 0018 0193     		str	r3, [sp, #4]
 330:Core/Src/app_entry.c **** 
 596              		.loc 1 330 3 is_stmt 1 view .LVU130
 597 001a 6946     		mov	r1, sp
 598 001c 0D48     		ldr	r0, .L29+12
 599 001e FFF7FEFF 		bl	shci_init
 600              	.LVL34:
 333:Core/Src/app_entry.c ****   tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 601              		.loc 1 333 3 view .LVU131
 333:Core/Src/app_entry.c ****   tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 602              		.loc 1 333 36 is_stmt 0 view .LVU132
 603 0022 04F58673 		add	r3, r4, #268
 604 0026 0293     		str	r3, [sp, #8]
 334:Core/Src/app_entry.c ****   tl_mm_config.p_AsynchEvtPool = EvtPool;
 605              		.loc 1 334 3 is_stmt 1 view .LVU133
 334:Core/Src/app_entry.c ****   tl_mm_config.p_AsynchEvtPool = EvtPool;
 606              		.loc 1 334 39 is_stmt 0 view .LVU134
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 201


 607 0028 04F50673 		add	r3, r4, #536
 608 002c 0393     		str	r3, [sp, #12]
 335:Core/Src/app_entry.c ****   tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 609              		.loc 1 335 3 is_stmt 1 view .LVU135
 335:Core/Src/app_entry.c ****   tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 610              		.loc 1 335 32 is_stmt 0 view .LVU136
 611 002e 04F54974 		add	r4, r4, #804
 612 0032 0494     		str	r4, [sp, #16]
 336:Core/Src/app_entry.c ****   TL_MM_Init( &tl_mm_config );
 613              		.loc 1 336 3 is_stmt 1 view .LVU137
 336:Core/Src/app_entry.c ****   TL_MM_Init( &tl_mm_config );
 614              		.loc 1 336 34 is_stmt 0 view .LVU138
 615 0034 40F23C53 		movw	r3, #1340
 616 0038 0593     		str	r3, [sp, #20]
 337:Core/Src/app_entry.c **** 
 617              		.loc 1 337 3 is_stmt 1 view .LVU139
 618 003a 02A8     		add	r0, sp, #8
 619 003c FFF7FEFF 		bl	TL_MM_Init
 620              	.LVL35:
 339:Core/Src/app_entry.c **** 
 621              		.loc 1 339 3 view .LVU140
 622 0040 FFF7FEFF 		bl	TL_Enable
 623              	.LVL36:
 341:Core/Src/app_entry.c **** }
 624              		.loc 1 341 3 view .LVU141
 342:Core/Src/app_entry.c **** 
 625              		.loc 1 342 1 is_stmt 0 view .LVU142
 626 0044 08B0     		add	sp, sp, #32
 627              	.LCFI10:
 628              		.cfi_def_cfa_offset 8
 629              		@ sp needed
 630 0046 10BD     		pop	{r4, pc}
 631              	.L30:
 632              		.align	2
 633              	.L29:
 634 0048 00000000 		.word	shci_user_evt_proc
 635 004c 00000000 		.word	.LANCHOR0
 636 0050 00000000 		.word	APPE_SysStatusNot
 637 0054 00000000 		.word	APPE_SysUserEvtRx
 638              		.cfi_endproc
 639              	.LFE1272:
 641              		.section	.rodata.APPE_SysEvtError.str1.4,"aMS",%progbits,1
 642              		.align	2
 643              	.LC0:
 644 0000 436F7265 		.ascii	"Core/Src/app_entry.c\000"
 644      2F537263 
 644      2F617070 
 644      5F656E74 
 644      72792E63 
 645 0015 000000   		.align	2
 646              	.LC1:
 647 0018 0D0A205B 		.ascii	"\015\012 [%s][%s][%d] \000"
 647      25735D5B 
 647      25735D5B 
 647      25645D20 
 647      00
 648 0029 000000   		.align	2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 202


 649              	.LC2:
 650 002c 53484349 		.ascii	"SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \012\000"
 650      5F535542 
 650      5F455654 
 650      5F455252 
 650      4F525F4E 
 651 0056 0000     		.align	2
 652              	.LC3:
 653 0058 53484349 		.ascii	"SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT"
 653      5F535542 
 653      5F455654 
 653      5F455252 
 653      4F525F4E 
 654 008b 2000     		.ascii	" \000"
 655 008d 000000   		.align	2
 656              	.LC4:
 657 0090 53484349 		.ascii	"SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \000"
 657      5F535542 
 657      5F455654 
 657      5F455252 
 657      4F525F4E 
 658              		.section	.text.APPE_SysEvtError,"ax",%progbits
 659              		.align	1
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 663              		.fpu fpv4-sp-d16
 665              	APPE_SysEvtError:
 666              	.LVL37:
 667              	.LFB1275:
 421:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 668              		.loc 1 421 1 is_stmt 1 view -0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 421:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 672              		.loc 1 421 1 is_stmt 0 view .LVU144
 673 0000 10B5     		push	{r4, lr}
 674              	.LCFI11:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 4, -8
 677              		.cfi_offset 14, -4
 422:Core/Src/app_entry.c ****   SCHI_SystemErrCode_t *p_sys_error_code;
 678              		.loc 1 422 3 is_stmt 1 view .LVU145
 423:Core/Src/app_entry.c **** 
 679              		.loc 1 423 3 view .LVU146
 425:Core/Src/app_entry.c ****   p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 680              		.loc 1 425 3 view .LVU147
 425:Core/Src/app_entry.c ****   p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 681              		.loc 1 425 68 is_stmt 0 view .LVU148
 682 0002 4468     		ldr	r4, [r0, #4]
 683              	.LVL38:
 426:Core/Src/app_entry.c **** 
 684              		.loc 1 426 3 is_stmt 1 view .LVU149
 428:Core/Src/app_entry.c **** 
 685              		.loc 1 428 3 view .LVU150
 428:Core/Src/app_entry.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 203


 686              		.loc 1 428 3 view .LVU151
 687 0004 1548     		ldr	r0, .L35
 688              	.LVL39:
 428:Core/Src/app_entry.c **** 
 689              		.loc 1 428 3 is_stmt 0 view .LVU152
 690 0006 FFF7FEFF 		bl	DbgTraceGetFileName
 691              	.LVL40:
 692 000a 0146     		mov	r1, r0
 693 000c 4FF4D673 		mov	r3, #428
 694 0010 134A     		ldr	r2, .L35+4
 695 0012 1448     		ldr	r0, .L35+8
 696 0014 FFF7FEFF 		bl	printf
 697              	.LVL41:
 428:Core/Src/app_entry.c **** 
 698              		.loc 1 428 3 is_stmt 1 view .LVU153
 699 0018 617B     		ldrb	r1, [r4, #13]	@ zero_extendqisi2
 700 001a 1348     		ldr	r0, .L35+12
 701 001c FFF7FEFF 		bl	printf
 702              	.LVL42:
 428:Core/Src/app_entry.c **** 
 703              		.loc 1 428 3 view .LVU154
 428:Core/Src/app_entry.c **** 
 704              		.loc 1 428 80 view .LVU155
 430:Core/Src/app_entry.c ****   {
 705              		.loc 1 430 3 view .LVU156
 430:Core/Src/app_entry.c ****   {
 706              		.loc 1 430 8 is_stmt 0 view .LVU157
 707 0020 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 430:Core/Src/app_entry.c ****   {
 708              		.loc 1 430 6 view .LVU158
 709 0022 6BB9     		cbnz	r3, .L32
 433:Core/Src/app_entry.c ****   }
 710              		.loc 1 433 5 is_stmt 1 view .LVU159
 433:Core/Src/app_entry.c ****   }
 711              		.loc 1 433 5 view .LVU160
 712 0024 0D48     		ldr	r0, .L35
 713 0026 FFF7FEFF 		bl	DbgTraceGetFileName
 714              	.LVL43:
 715 002a 0146     		mov	r1, r0
 716 002c 40F2B113 		movw	r3, #433
 717 0030 0B4A     		ldr	r2, .L35+4
 718 0032 0C48     		ldr	r0, .L35+8
 719 0034 FFF7FEFF 		bl	printf
 720              	.LVL44:
 433:Core/Src/app_entry.c ****   }
 721              		.loc 1 433 5 view .LVU161
 722 0038 0C48     		ldr	r0, .L35+16
 723 003a FFF7FEFF 		bl	puts
 724              	.LVL45:
 433:Core/Src/app_entry.c ****   }
 725              		.loc 1 433 5 view .LVU162
 433:Core/Src/app_entry.c ****   }
 726              		.loc 1 433 74 view .LVU163
 727              	.L31:
 440:Core/Src/app_entry.c **** 
 728              		.loc 1 440 1 is_stmt 0 view .LVU164
 729 003e 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 204


 730              	.LVL46:
 731              	.L32:
 437:Core/Src/app_entry.c ****   }
 732              		.loc 1 437 5 is_stmt 1 view .LVU165
 437:Core/Src/app_entry.c ****   }
 733              		.loc 1 437 5 view .LVU166
 734 0040 0648     		ldr	r0, .L35
 735 0042 FFF7FEFF 		bl	DbgTraceGetFileName
 736              	.LVL47:
 737 0046 0146     		mov	r1, r0
 738 0048 40F2B513 		movw	r3, #437
 739 004c 044A     		ldr	r2, .L35+4
 740 004e 0548     		ldr	r0, .L35+8
 741 0050 FFF7FEFF 		bl	printf
 742              	.LVL48:
 437:Core/Src/app_entry.c ****   }
 743              		.loc 1 437 5 view .LVU167
 744 0054 0648     		ldr	r0, .L35+20
 745 0056 FFF7FEFF 		bl	puts
 746              	.LVL49:
 437:Core/Src/app_entry.c ****   }
 747              		.loc 1 437 5 view .LVU168
 437:Core/Src/app_entry.c ****   }
 748              		.loc 1 437 71 view .LVU169
 439:Core/Src/app_entry.c **** }
 749              		.loc 1 439 3 view .LVU170
 750 005a F0E7     		b	.L31
 751              	.L36:
 752              		.align	2
 753              	.L35:
 754 005c 00000000 		.word	.LC0
 755 0060 00000000 		.word	.LANCHOR1
 756 0064 18000000 		.word	.LC1
 757 0068 2C000000 		.word	.LC2
 758 006c 58000000 		.word	.LC3
 759 0070 90000000 		.word	.LC4
 760              		.cfi_endproc
 761              	.LFE1275:
 763              		.section	.rodata.APPE_SysEvtReadyProcessing.str1.4,"aMS",%progbits,1
 764              		.align	2
 765              	.LC5:
 766 0000 53484349 		.ascii	"SHCI_SUB_EVT_CODE_READY - WIRELESS_FW_RUNNING \000"
 766      5F535542 
 766      5F455654 
 766      5F434F44 
 766      455F5245 
 767 002f 00       		.align	2
 768              	.LC6:
 769 0030 4442474D 		.ascii	"DBGMCU_GetRevisionID= %lx \012\012\000"
 769      43555F47 
 769      65745265 
 769      76697369 
 769      6F6E4944 
 770 004d 000000   		.align	2
 771              	.LC7:
 772 0050 53484349 		.ascii	"SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \000"
 772      5F535542 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 205


 772      5F455654 
 772      5F434F44 
 772      455F5245 
 773 007a 0000     		.align	2
 774              	.LC8:
 775 007c 53484349 		.ascii	"SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \000"
 775      5F535542 
 775      5F455654 
 775      5F434F44 
 775      455F5245 
 776              		.section	.text.APPE_SysEvtReadyProcessing,"ax",%progbits
 777              		.align	1
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv4-sp-d16
 783              	APPE_SysEvtReadyProcessing:
 784              	.LVL50:
 785              	.LFB1276:
 443:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 786              		.loc 1 443 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 16
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 443:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 790              		.loc 1 443 1 is_stmt 0 view .LVU172
 791 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 792              	.LCFI12:
 793              		.cfi_def_cfa_offset 20
 794              		.cfi_offset 4, -20
 795              		.cfi_offset 5, -16
 796              		.cfi_offset 6, -12
 797              		.cfi_offset 7, -8
 798              		.cfi_offset 14, -4
 799 0002 85B0     		sub	sp, sp, #20
 800              	.LCFI13:
 801              		.cfi_def_cfa_offset 40
 444:Core/Src/app_entry.c ****   SHCI_C2_Ready_Evt_t *p_sys_ready_event;
 802              		.loc 1 444 3 is_stmt 1 view .LVU173
 445:Core/Src/app_entry.c **** 
 803              		.loc 1 445 3 view .LVU174
 447:Core/Src/app_entry.c ****   uint32_t RevisionID=0;
 804              		.loc 1 447 3 view .LVU175
 447:Core/Src/app_entry.c ****   uint32_t RevisionID=0;
 805              		.loc 1 447 30 is_stmt 0 view .LVU176
 806 0004 0023     		movs	r3, #0
 807 0006 0093     		str	r3, [sp]
 808 0008 0193     		str	r3, [sp, #4]
 809 000a 0293     		str	r3, [sp, #8]
 810 000c ADF80C30 		strh	r3, [sp, #12]	@ movhi
 448:Core/Src/app_entry.c **** 
 811              		.loc 1 448 3 is_stmt 1 view .LVU177
 812              	.LVL51:
 450:Core/Src/app_entry.c ****   p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 813              		.loc 1 450 3 view .LVU178
 450:Core/Src/app_entry.c ****   p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 814              		.loc 1 450 68 is_stmt 0 view .LVU179
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 206


 815 0010 4368     		ldr	r3, [r0, #4]
 816              	.LVL52:
 451:Core/Src/app_entry.c **** 
 817              		.loc 1 451 3 is_stmt 1 view .LVU180
 453:Core/Src/app_entry.c ****   {
 818              		.loc 1 453 3 view .LVU181
 453:Core/Src/app_entry.c ****   {
 819              		.loc 1 453 23 is_stmt 0 view .LVU182
 820 0012 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 821              	.LVL53:
 453:Core/Src/app_entry.c ****   {
 822              		.loc 1 453 5 view .LVU183
 823 0014 8BB1     		cbz	r3, .L42
 824 0016 0446     		mov	r4, r0
 490:Core/Src/app_entry.c ****   {
 825              		.loc 1 490 8 is_stmt 1 view .LVU184
 490:Core/Src/app_entry.c ****   {
 826              		.loc 1 490 11 is_stmt 0 view .LVU185
 827 0018 012B     		cmp	r3, #1
 828 001a 43D0     		beq	.L43
 503:Core/Src/app_entry.c ****   }
 829              		.loc 1 503 5 is_stmt 1 view .LVU186
 503:Core/Src/app_entry.c ****   }
 830              		.loc 1 503 5 view .LVU187
 831 001c 2948     		ldr	r0, .L44
 832              	.LVL54:
 503:Core/Src/app_entry.c ****   }
 833              		.loc 1 503 5 is_stmt 0 view .LVU188
 834 001e FFF7FEFF 		bl	DbgTraceGetFileName
 835              	.LVL55:
 503:Core/Src/app_entry.c ****   }
 836              		.loc 1 503 5 view .LVU189
 837 0022 0146     		mov	r1, r0
 838 0024 40F2F713 		movw	r3, #503
 839 0028 274A     		ldr	r2, .L44+4
 840 002a 2848     		ldr	r0, .L44+8
 841 002c FFF7FEFF 		bl	printf
 842              	.LVL56:
 503:Core/Src/app_entry.c ****   }
 843              		.loc 1 503 5 is_stmt 1 view .LVU190
 844 0030 2748     		ldr	r0, .L44+12
 845 0032 FFF7FEFF 		bl	puts
 846              	.LVL57:
 503:Core/Src/app_entry.c ****   }
 847              		.loc 1 503 5 view .LVU191
 503:Core/Src/app_entry.c ****   }
 848              		.loc 1 503 64 view .LVU192
 506:Core/Src/app_entry.c **** }
 849              		.loc 1 506 3 view .LVU193
 850              	.L37:
 507:Core/Src/app_entry.c **** 
 851              		.loc 1 507 1 is_stmt 0 view .LVU194
 852 0036 05B0     		add	sp, sp, #20
 853              	.LCFI14:
 854              		.cfi_remember_state
 855              		.cfi_def_cfa_offset 20
 856              		@ sp needed
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 207


 857 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 858              	.LVL58:
 859              	.L42:
 860              	.LCFI15:
 861              		.cfi_restore_state
 458:Core/Src/app_entry.c **** 
 862              		.loc 1 458 5 is_stmt 1 view .LVU195
 458:Core/Src/app_entry.c **** 
 863              		.loc 1 458 5 view .LVU196
 864 003a 224F     		ldr	r7, .L44
 865 003c 3846     		mov	r0, r7
 866              	.LVL59:
 458:Core/Src/app_entry.c **** 
 867              		.loc 1 458 5 is_stmt 0 view .LVU197
 868 003e FFF7FEFF 		bl	DbgTraceGetFileName
 869              	.LVL60:
 458:Core/Src/app_entry.c **** 
 870              		.loc 1 458 5 view .LVU198
 871 0042 0146     		mov	r1, r0
 872 0044 204E     		ldr	r6, .L44+4
 873 0046 214D     		ldr	r5, .L44+8
 874 0048 4FF4E573 		mov	r3, #458
 875 004c 3246     		mov	r2, r6
 876 004e 2846     		mov	r0, r5
 877 0050 FFF7FEFF 		bl	printf
 878              	.LVL61:
 458:Core/Src/app_entry.c **** 
 879              		.loc 1 458 5 is_stmt 1 view .LVU199
 880 0054 1F48     		ldr	r0, .L44+16
 881 0056 FFF7FEFF 		bl	puts
 882              	.LVL62:
 458:Core/Src/app_entry.c **** 
 883              		.loc 1 458 5 view .LVU200
 458:Core/Src/app_entry.c **** 
 884              		.loc 1 458 68 view .LVU201
 461:Core/Src/app_entry.c **** 
 885              		.loc 1 461 5 view .LVU202
 886 005a FFF7FEFF 		bl	APPD_EnableCPU2
 887              	.LVL63:
 464:Core/Src/app_entry.c ****     config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 888              		.loc 1 464 5 view .LVU203
 464:Core/Src/app_entry.c ****     config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 889              		.loc 1 464 33 is_stmt 0 view .LVU204
 890 005e 0D23     		movs	r3, #13
 891 0060 8DF80030 		strb	r3, [sp]
 465:Core/Src/app_entry.c ****       +  SHCI_C2_CONFIG_EVTMASK1_BIT1_BLE_NVM_RAM_UPDATE_ENABLE
 892              		.loc 1 465 5 is_stmt 1 view .LVU205
 465:Core/Src/app_entry.c ****       +  SHCI_C2_CONFIG_EVTMASK1_BIT1_BLE_NVM_RAM_UPDATE_ENABLE
 893              		.loc 1 465 27 is_stmt 0 view .LVU206
 894 0064 7F23     		movs	r3, #127
 895 0066 8DF80230 		strb	r3, [sp, #2]
 480:Core/Src/app_entry.c **** 
 896              		.loc 1 480 5 is_stmt 1 view .LVU207
 897              	.LBB76:
 898              	.LBI76:
 899              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 208


   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @file    stm32wbxx_ll_system.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to DBGCMU registers
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to SYSCFG registers
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to VREFBUF registers
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @endverbatim
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifndef STM32WBxx_LL_SYSTEM_H
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define STM32WBxx_LL_SYSTEM_H
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** extern "C" {
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #include "stm32wbxx.h"
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @addtogroup STM32WBxx_LL_Driver
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 209


  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC0_CAL_ADDR   ((uint8_t*) (0x1FFF75F0UL)) /*!<  Address of VREFBUF trimming value 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC0 in STM32WB datasheet */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC1_CAL_ADDR   ((uint8_t*) (0x1FFF7530UL)) /*!<  Address of VREFBUF trimming value 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC1 in STM32WB datasheet */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** * @{
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH                   0x00000000U                                        
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH             SYSCFG_MEMRMP_MEM_MODE_0                           
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                    (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(QUADSPI)
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI                 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6          SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7          SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8          SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9          SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1         SYSCFG_CFGR1_I2C1_FMP    /*!< Enable Fast Mode Plus
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3         SYSCFG_CFGR1_I2C3_FMP    /*!< Enable Fast Mode Plus
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA                    0U /*!< EXTI PORT A */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB                    1U /*!< EXTI PORT B */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC                    2U /*!< EXTI PORT C */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD                    3U /*!< EXTI PORT D */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE                    4U /*!< EXTI PORT E */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 210


 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH                    7U /*!< EXTI PORT H */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0                    (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITIO
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1                    (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITIO
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2                    (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITIO
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3                    (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITIO
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4                    (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITIO
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5                    (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITIO
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6                    (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITIO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7                    (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITIO
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8                    (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITIO
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9                    (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITIO
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10                   (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITIO
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11                   (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITIO
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12                   (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITIO
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13                   (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITIO
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14                   (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITIO
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15                   (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITIO
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC                  SYSCFG_CFGR2_ECCL       /*!< Enables and locks the 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD                  SYSCFG_CFGR2_PVDL       /*!< Enables and locks the 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with TIM1/16/17 Break
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               and also the PVDE and
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY         SYSCFG_CFGR2_SPL        /*!< Enables and locks the 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP               SYSCFG_CFGR2_CLL        /*!< Enables and locks the 
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0                SYSCFG_SWPR1_PAGE0       /*!< SRAM2A Write protecti
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1                SYSCFG_SWPR1_PAGE1       /*!< SRAM2A Write protecti
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2                SYSCFG_SWPR1_PAGE2       /*!< SRAM2A Write protecti
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3                SYSCFG_SWPR1_PAGE3       /*!< SRAM2A Write protecti
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4                SYSCFG_SWPR1_PAGE4       /*!< SRAM2A Write protecti
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5                SYSCFG_SWPR1_PAGE5       /*!< SRAM2A Write protecti
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6                SYSCFG_SWPR1_PAGE6       /*!< SRAM2A Write protecti
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7                SYSCFG_SWPR1_PAGE7       /*!< SRAM2A Write protecti
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8                SYSCFG_SWPR1_PAGE8       /*!< SRAM2A Write protecti
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9                SYSCFG_SWPR1_PAGE9       /*!< SRAM2A Write protecti
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 211


 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10               SYSCFG_SWPR1_PAGE10      /*!< SRAM2A Write protecti
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11               SYSCFG_SWPR1_PAGE11      /*!< SRAM2A Write protecti
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12               SYSCFG_SWPR1_PAGE12      /*!< SRAM2A Write protecti
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13               SYSCFG_SWPR1_PAGE13      /*!< SRAM2A Write protecti
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14               SYSCFG_SWPR1_PAGE14      /*!< SRAM2A Write protecti
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15               SYSCFG_SWPR1_PAGE15      /*!< SRAM2A Write protecti
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16               SYSCFG_SWPR1_PAGE16      /*!< SRAM2A Write protecti
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17               SYSCFG_SWPR1_PAGE17      /*!< SRAM2A Write protecti
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18               SYSCFG_SWPR1_PAGE18      /*!< SRAM2A Write protecti
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19               SYSCFG_SWPR1_PAGE19      /*!< SRAM2A Write protecti
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20               SYSCFG_SWPR1_PAGE20      /*!< SRAM2A Write protecti
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21               SYSCFG_SWPR1_PAGE21      /*!< SRAM2A Write protecti
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22               SYSCFG_SWPR1_PAGE22      /*!< SRAM2A Write protecti
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23               SYSCFG_SWPR1_PAGE23      /*!< SRAM2A Write protecti
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24               SYSCFG_SWPR1_PAGE24      /*!< SRAM2A Write protecti
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25               SYSCFG_SWPR1_PAGE25      /*!< SRAM2A Write protecti
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26               SYSCFG_SWPR1_PAGE26      /*!< SRAM2A Write protecti
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27               SYSCFG_SWPR1_PAGE27      /*!< SRAM2A Write protecti
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28               SYSCFG_SWPR1_PAGE28      /*!< SRAM2A Write protecti
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29               SYSCFG_SWPR1_PAGE29      /*!< SRAM2A Write protecti
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30               SYSCFG_SWPR1_PAGE30      /*!< SRAM2A Write protecti
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31               SYSCFG_SWPR1_PAGE31      /*!< SRAM2A Write protecti
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32               SYSCFG_SWPR2_PAGE32      /*!< SRAM2B Write protecti
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33               SYSCFG_SWPR2_PAGE33      /*!< SRAM2B Write protecti
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34               SYSCFG_SWPR2_PAGE34      /*!< SRAM2B Write protecti
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35               SYSCFG_SWPR2_PAGE35      /*!< SRAM2B Write protecti
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE36)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36               SYSCFG_SWPR2_PAGE36      /*!< SRAM2B Write protecti
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37               SYSCFG_SWPR2_PAGE37      /*!< SRAM2B Write protecti
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38               SYSCFG_SWPR2_PAGE38      /*!< SRAM2B Write protecti
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39               SYSCFG_SWPR2_PAGE39      /*!< SRAM2B Write protecti
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40               SYSCFG_SWPR2_PAGE40      /*!< SRAM2B Write protecti
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41               SYSCFG_SWPR2_PAGE41      /*!< SRAM2B Write protecti
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42               SYSCFG_SWPR2_PAGE42      /*!< SRAM2B Write protecti
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43               SYSCFG_SWPR2_PAGE43      /*!< SRAM2B Write protecti
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44               SYSCFG_SWPR2_PAGE44      /*!< SRAM2B Write protecti
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45               SYSCFG_SWPR2_PAGE45      /*!< SRAM2B Write protecti
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46               SYSCFG_SWPR2_PAGE46      /*!< SRAM2B Write protecti
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47               SYSCFG_SWPR2_PAGE47      /*!< SRAM2B Write protecti
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48               SYSCFG_SWPR2_PAGE48      /*!< SRAM2B Write protecti
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49               SYSCFG_SWPR2_PAGE49      /*!< SRAM2B Write protecti
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50               SYSCFG_SWPR2_PAGE50      /*!< SRAM2B Write protecti
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51               SYSCFG_SWPR2_PAGE51      /*!< SRAM2B Write protecti
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52               SYSCFG_SWPR2_PAGE52      /*!< SRAM2B Write protecti
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53               SYSCFG_SWPR2_PAGE53      /*!< SRAM2B Write protecti
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54               SYSCFG_SWPR2_PAGE54      /*!< SRAM2B Write protecti
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55               SYSCFG_SWPR2_PAGE55      /*!< SRAM2B Write protecti
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56               SYSCFG_SWPR2_PAGE56      /*!< SRAM2B Write protecti
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57               SYSCFG_SWPR2_PAGE57      /*!< SRAM2B Write protecti
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58               SYSCFG_SWPR2_PAGE58      /*!< SRAM2B Write protecti
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59               SYSCFG_SWPR2_PAGE59      /*!< SRAM2B Write protecti
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60               SYSCFG_SWPR2_PAGE60      /*!< SRAM2B Write protecti
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61               SYSCFG_SWPR2_PAGE61      /*!< SRAM2B Write protecti
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62               SYSCFG_SWPR2_PAGE62      /*!< SRAM2B Write protecti
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63               SYSCFG_SWPR2_PAGE63      /*!< SRAM2B Write protecti
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 212


 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM1                     SYSCFG_IMR1_TIM1IM     /*!< Enabling of interrupt f
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM16                    SYSCFG_IMR1_TIM16IM    /*!< Enabling of interrupt f
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM17                    SYSCFG_IMR1_TIM17IM    /*!< Enabling of interrupt f
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI5                    SYSCFG_IMR1_EXTI5IM    /*!< Enabling of interrupt f
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI6                    SYSCFG_IMR1_EXTI6IM    /*!< Enabling of interrupt f
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI7                    SYSCFG_IMR1_EXTI7IM    /*!< Enabling of interrupt f
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI8                    SYSCFG_IMR1_EXTI8IM    /*!< Enabling of interrupt f
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI9                    SYSCFG_IMR1_EXTI9IM    /*!< Enabling of interrupt f
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI10                   SYSCFG_IMR1_EXTI10IM   /*!< Enabling of interrupt f
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI11                   SYSCFG_IMR1_EXTI11IM   /*!< Enabling of interrupt f
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI12                   SYSCFG_IMR1_EXTI12IM   /*!< Enabling of interrupt f
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI13                   SYSCFG_IMR1_EXTI13IM   /*!< Enabling of interrupt f
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI14                   SYSCFG_IMR1_EXTI14IM   /*!< Enabling of interrupt f
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI15                   SYSCFG_IMR1_EXTI15IM   /*!< Enabling of interrupt f
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_IMR2_PVM1IM)
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM1                     SYSCFG_IMR2_PVM1IM     /*!< Enabling of interrupt f
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM3                     SYSCFG_IMR2_PVM3IM     /*!< Enabling of interrupt f
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVD                      SYSCFG_IMR2_PVDIM      /*!< Enabling of interrupt f
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS  SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                                       and LSE Clock
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCWKUP               SYSCFG_C2IMR1_RTCWKUPIM  /*!< Enabling of interrupt
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCALARM              SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RCC                   SYSCFG_C2IMR1_RCCIM      /*!< Enabling of interrupt
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_FLASH                 SYSCFG_C2IMR1_FLASHIM    /*!< Enabling of interrupt
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_PKA                   SYSCFG_C2IMR1_PKAIM      /*!< Enabling of interrupt
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RNG                   SYSCFG_C2IMR1_RNGIM      /*!< Enabling of interrupt
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_AES1                  SYSCFG_C2IMR1_AES1IM     /*!< Enabling of interrupt
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(COMP1)
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_COMP                  SYSCFG_C2IMR1_COMPIM     /*!< Enabling of interrupt
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_ADC                   SYSCFG_C2IMR1_ADCIM      /*!< Enabling of interrupt
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI0                 SYSCFG_C2IMR1_EXTI0IM    /*!< Enabling of interrupt
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI1                 SYSCFG_C2IMR1_EXTI1IM    /*!< Enabling of interrupt
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 213


 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI2                 SYSCFG_C2IMR1_EXTI2IM    /*!< Enabling of interrupt
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI3                 SYSCFG_C2IMR1_EXTI3IM    /*!< Enabling of interrupt
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI4                 SYSCFG_C2IMR1_EXTI4IM    /*!< Enabling of interrupt
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI5                 SYSCFG_C2IMR1_EXTI5IM    /*!< Enabling of interrupt
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI6                 SYSCFG_C2IMR1_EXTI6IM    /*!< Enabling of interrupt
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI7                 SYSCFG_C2IMR1_EXTI7IM    /*!< Enabling of interrupt
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI8                 SYSCFG_C2IMR1_EXTI8IM    /*!< Enabling of interrupt
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI9                 SYSCFG_C2IMR1_EXTI9IM    /*!< Enabling of interrupt
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI10                SYSCFG_C2IMR1_EXTI10IM   /*!< Enabling of interrupt
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI11                SYSCFG_C2IMR1_EXTI11IM   /*!< Enabling of interrupt
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI12                SYSCFG_C2IMR1_EXTI12IM   /*!< Enabling of interrupt
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI13                SYSCFG_C2IMR1_EXTI13IM   /*!< Enabling of interrupt
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI14                SYSCFG_C2IMR1_EXTI14IM   /*!< Enabling of interrupt
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI15                SYSCFG_C2IMR1_EXTI15IM   /*!< Enabling of interrupt
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH1               SYSCFG_C2IMR2_DMA1CH1IM  /*!< Enabling of interrupt
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH2               SYSCFG_C2IMR2_DMA1CH2IM  /*!< Enabling of interrupt
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH3               SYSCFG_C2IMR2_DMA1CH3IM  /*!< Enabling of interrupt
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH4               SYSCFG_C2IMR2_DMA1CH4IM  /*!< Enabling of interrupt
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH5               SYSCFG_C2IMR2_DMA1CH5IM  /*!< Enabling of interrupt
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH6               SYSCFG_C2IMR2_DMA1CH6IM  /*!< Enabling of interrupt
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH7               SYSCFG_C2IMR2_DMA1CH7IM  /*!< Enabling of interrupt
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(DMA2)
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH1               SYSCFG_C2IMR2_DMA2CH1IM  /*!< Enabling of interrupt
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH2               SYSCFG_C2IMR2_DMA2CH2IM  /*!< Enabling of interrupt
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH3               SYSCFG_C2IMR2_DMA2CH3IM  /*!< Enabling of interrupt
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH4               SYSCFG_C2IMR2_DMA2CH4IM  /*!< Enabling of interrupt
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH5               SYSCFG_C2IMR2_DMA2CH5IM  /*!< Enabling of interrupt
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH6               SYSCFG_C2IMR2_DMA2CH6IM  /*!< Enabling of interrupt
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH7               SYSCFG_C2IMR2_DMA2CH7IM  /*!< Enabling of interrupt
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMAMUX1               SYSCFG_C2IMR2_DMAMUX1IM  /*!< Enabling of interrupt
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_C2IMR2_PVM1IM)
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM1                  SYSCFG_C2IMR2_PVM1IM     /*!< Enabling of interrupt
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM3                  SYSCFG_C2IMR2_PVM3IM     /*!< Enabling of interrupt
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVD                   SYSCFG_C2IMR2_PVDIM      /*!< Enabling of interrupt
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_TSC                   SYSCFG_C2IMR2_TSCIM      /*!< Enabling of interrupt
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(LCD)
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_LCD                   SYSCFG_C2IMR2_LCDIM      /*!< Enabling of interrupt
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES1            SYSCFG_SIPCR_SAES1       /*!< Enabling the security
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES2            SYSCFG_SIPCR_SAES2       /*!< Enabling the security
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_PKA             SYSCFG_SIPCR_SPKA        /*!< Enabling the security
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_RNG             SYSCFG_SIPCR_SRNG        /*!< Enabling the security
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 214


 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP    DBGMCU_C2APB1FZR1_DBG_RTC_STOP    /*!< The clock of the 
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP   /*!< The independent w
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus ti
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus ti
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZR_DBG_TIM1_STOP   /*!< The counter clock of
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZR_DBG_TIM16_STOP  /*!< The counter clock of
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 215


 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZR_DBG_TIM17_STOP  /*!< The counter clock of
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP   DBGMCU_C2APB2FZR_DBG_TIM1_STOP   /*!< The counter clock 
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP  DBGMCU_C2APB2FZR_DBG_TIM16_STOP  /*!< The counter clock 
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP  DBGMCU_C2APB2FZR_DBG_TIM17_STOP  /*!< The counter clock 
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U     /*!< Voltage reference scale 0 (VREF_OUT
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state    */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states   */
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 216


 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 217


 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_CFGR1_ANASWVDD)
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Analog GPIO switch to control voltage selection
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_EnableAnalogGpioSwitch
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Analog GPIO switch to control voltage selection
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_DisableAnalogGpioSwitch
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void)
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 218


 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 219


 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 220


 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 221


 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 222


 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) &
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register.
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 223


 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL);
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         and will only be reset by a Hardware reset, including a reset after Standby.)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Firmware writing 0 has no effect.
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_DisableSRAMFetch
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD);
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if CPU2 SRAM fetch is enabled
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_IsEnabledSRAMFetch
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void)
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL);
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set connections to TIM1/16/17 Break inputs
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get connections to TIM1/16/17 Break inputs
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 224


 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR1 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_0_31
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 225


 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Legacy define */
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR1, SRAM2WRP);
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 226


1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00U);
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCAU);
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53U);
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_EnableIT\n
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_EnableIT\n
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_EnableIT\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_EnableIT
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR1, Interrupt);
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 227


1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  PVM1IM      LL_SYSCFG_GRP2_EnableIT\n
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVM3IM      LL_SYSCFG_GRP2_EnableIT\n
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVDIM       LL_SYSCFG_GRP2_EnableIT
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR2, Interrupt);
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_DisableIT\n
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_DisableIT\n
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_DisableIT\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_DisableIT
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR1, Interrupt);
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_DisableIT\n
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_DisableIT\n
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_DisableIT
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR2, Interrupt);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 228


1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_IsEnabledIT\n
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_IsEnabledIT
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_IsEnabledIT
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_EnableIT\n
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_EnableIT\n
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_EnableIT\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_EnableIT\n
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_EnableIT\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 229


1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_EnableIT
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR1, Interrupt);
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_EnableIT
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 230


1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR2, Interrupt);
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_DisableIT\n
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_DisableIT\n
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_DisableIT\n
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_DisableIT\n
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_DisableIT
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 231


1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR1, Interrupt);
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_DisableIT
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR2, Interrupt);
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_IsEnabledIT
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 232


1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 233


1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the access for security IP
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_EnableSecurityAccess\n
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_EnableSecurityAccess\n
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_EnableSecurityAccess\n
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_EnableSecurityAccess
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess)
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SIPCR, SecurityAccess);
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the access for security IP
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_DisableSecurityAccess\n
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_DisableSecurityAccess\n
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_DisableSecurityAccess\n
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_DisableSecurityAccess
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess)
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess);
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if access for security IP is enabled
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_IsEnabledSecurityAccess\n
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_IsEnabledSecurityAccess\n
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_IsEnabledSecurityAccess\n
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_IsEnabledSecurityAccess
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be one of the following values:
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 234


1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess)
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL);
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  DBGMCU is only accessible by Cortex M4
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        To access on DBGMCU, Cortex M0+ need to request to the Cortex M4
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        the action.
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device identifier
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   For STM32WBxxxx devices, the device ID is 0x495
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device revision identifier
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   This field indicates the revision of the device.
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 900              		.loc 7 1522 26 view .LVU208
 901              	.LBB77:
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 902              		.loc 7 1524 3 view .LVU209
 903              		.loc 7 1524 21 is_stmt 0 view .LVU210
 904 006a 1B4B     		ldr	r3, .L44+20
 905 006c 1C68     		ldr	r4, [r3]
 906              		.loc 7 1524 10 view .LVU211
 907 006e 240C     		lsrs	r4, r4, #16
 908              	.LVL64:
 909              		.loc 7 1524 10 view .LVU212
 910              	.LBE77:
 911              	.LBE76:
 482:Core/Src/app_entry.c **** 
 912              		.loc 1 482 5 is_stmt 1 view .LVU213
 482:Core/Src/app_entry.c **** 
 913              		.loc 1 482 5 view .LVU214
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 235


 914 0070 3846     		mov	r0, r7
 915 0072 FFF7FEFF 		bl	DbgTraceGetFileName
 916              	.LVL65:
 917 0076 0146     		mov	r1, r0
 918 0078 4FF4F173 		mov	r3, #482
 919 007c 3246     		mov	r2, r6
 920 007e 2846     		mov	r0, r5
 921 0080 FFF7FEFF 		bl	printf
 922              	.LVL66:
 482:Core/Src/app_entry.c **** 
 923              		.loc 1 482 5 view .LVU215
 924 0084 2146     		mov	r1, r4
 925 0086 1548     		ldr	r0, .L44+24
 926 0088 FFF7FEFF 		bl	printf
 927              	.LVL67:
 482:Core/Src/app_entry.c **** 
 928              		.loc 1 482 5 view .LVU216
 482:Core/Src/app_entry.c **** 
 929              		.loc 1 482 62 view .LVU217
 484:Core/Src/app_entry.c ****     (void)SHCI_C2_Config(&config_param);
 930              		.loc 1 484 5 view .LVU218
 484:Core/Src/app_entry.c ****     (void)SHCI_C2_Config(&config_param);
 931              		.loc 1 484 29 is_stmt 0 view .LVU219
 932 008c ADF80C40 		strh	r4, [sp, #12]	@ movhi
 485:Core/Src/app_entry.c **** 
 933              		.loc 1 485 5 is_stmt 1 view .LVU220
 485:Core/Src/app_entry.c **** 
 934              		.loc 1 485 11 is_stmt 0 view .LVU221
 935 0090 6846     		mov	r0, sp
 936 0092 FFF7FEFF 		bl	SHCI_C2_Config
 937              	.LVL68:
 487:Core/Src/app_entry.c ****     UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 938              		.loc 1 487 5 is_stmt 1 view .LVU222
 939 0096 FFF7FEFF 		bl	APP_BLE_Init
 940              	.LVL69:
 488:Core/Src/app_entry.c ****   }
 941              		.loc 1 488 5 view .LVU223
 942 009a 0021     		movs	r1, #0
 943 009c 0120     		movs	r0, #1
 944 009e FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 945              	.LVL70:
 946 00a2 C8E7     		b	.L37
 947              	.LVL71:
 948              	.L43:
 496:Core/Src/app_entry.c **** 
 949              		.loc 1 496 5 view .LVU224
 496:Core/Src/app_entry.c **** 
 950              		.loc 1 496 5 view .LVU225
 951 00a4 0748     		ldr	r0, .L44
 952              	.LVL72:
 496:Core/Src/app_entry.c **** 
 953              		.loc 1 496 5 is_stmt 0 view .LVU226
 954 00a6 FFF7FEFF 		bl	DbgTraceGetFileName
 955              	.LVL73:
 496:Core/Src/app_entry.c **** 
 956              		.loc 1 496 5 view .LVU227
 957 00aa 0146     		mov	r1, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 236


 958 00ac 4FF4F873 		mov	r3, #496
 959 00b0 054A     		ldr	r2, .L44+4
 960 00b2 0648     		ldr	r0, .L44+8
 961 00b4 FFF7FEFF 		bl	printf
 962              	.LVL74:
 496:Core/Src/app_entry.c **** 
 963              		.loc 1 496 5 is_stmt 1 view .LVU228
 964 00b8 0948     		ldr	r0, .L44+28
 965 00ba FFF7FEFF 		bl	puts
 966              	.LVL75:
 496:Core/Src/app_entry.c **** 
 967              		.loc 1 496 5 view .LVU229
 496:Core/Src/app_entry.c **** 
 968              		.loc 1 496 63 view .LVU230
 499:Core/Src/app_entry.c ****   }
 969              		.loc 1 499 5 view .LVU231
 499:Core/Src/app_entry.c ****   }
 970              		.loc 1 499 47 is_stmt 0 view .LVU232
 971 00be 0023     		movs	r3, #0
 972 00c0 2370     		strb	r3, [r4]
 973 00c2 B8E7     		b	.L37
 974              	.L45:
 975              		.align	2
 976              	.L44:
 977 00c4 00000000 		.word	.LC0
 978 00c8 00000000 		.word	.LANCHOR2
 979 00cc 18000000 		.word	.LC1
 980 00d0 7C000000 		.word	.LC8
 981 00d4 00000000 		.word	.LC5
 982 00d8 002004E0 		.word	-536600576
 983 00dc 30000000 		.word	.LC6
 984 00e0 50000000 		.word	.LC7
 985              		.cfi_endproc
 986              	.LFE1276:
 988              		.section	.rodata.APPE_SysUserEvtRx.str1.4,"aMS",%progbits,1
 989              		.align	2
 990              	.LC9:
 991 0000 57697265 		.ascii	"Wireless Firmware version %d.%d.%d\012\000"
 991      6C657373 
 991      20466972 
 991      6D776172 
 991      65207665 
 992              		.align	2
 993              	.LC10:
 994 0024 57697265 		.ascii	"Wireless Firmware build %d\012\000"
 994      6C657373 
 994      20466972 
 994      6D776172 
 994      65206275 
 995              		.align	2
 996              	.LC11:
 997 0040 46555320 		.ascii	"FUS version %d.%d.%d\012\012\000"
 997      76657273 
 997      696F6E20 
 997      25642E25 
 997      642E2564 
 998 0057 00       		.align	2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 237


 999              	.LC12:
 1000 0058 2D2D2042 		.ascii	"-- BLE NVM RAM HAS BEEN UPDATED BY CMO+ \000"
 1000      4C45204E 
 1000      564D2052 
 1000      414D2048 
 1000      41532042 
 1001 0081 000000   		.align	2
 1002              	.LC13:
 1003 0084 53484349 		.ascii	"SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %l"
 1003      5F535542 
 1003      5F455654 
 1003      5F424C45 
 1003      5F4E564D 
 1004 00b7 78202C20 		.ascii	"x , Size = %ld\012\000"
 1004      53697A65 
 1004      203D2025 
 1004      6C640A00 
 1005 00c7 00       		.align	2
 1006              	.LC14:
 1007 00c8 53484349 		.ascii	"SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\012"
 1007      5F535542 
 1007      5F455654 
 1007      5F4E564D 
 1007      5F535441 
 1008 00fb 00       		.ascii	"\000"
 1009              		.align	2
 1010              	.LC15:
 1011 00fc 53484349 		.ascii	"SHCI_SUB_EVT_NVM_END_WRITE\000"
 1011      5F535542 
 1011      5F455654 
 1011      5F4E564D 
 1011      5F454E44 
 1012 0117 00       		.align	2
 1013              	.LC16:
 1014 0118 53484349 		.ascii	"SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %l"
 1014      5F535542 
 1014      5F455654 
 1014      5F4E564D 
 1014      5F535441 
 1015 014b 640A00   		.ascii	"d\012\000"
 1016 014e 0000     		.align	2
 1017              	.LC17:
 1018 0150 53484349 		.ascii	"SHCI_SUB_EVT_NVM_END_ERASE\000"
 1018      5F535542 
 1018      5F455654 
 1018      5F4E564D 
 1018      5F454E44 
 1019              		.section	.text.APPE_SysUserEvtRx,"ax",%progbits
 1020              		.align	1
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv4-sp-d16
 1026              	APPE_SysUserEvtRx:
 1027              	.LVL76:
 1028              	.LFB1274:
 360:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 238


 1029              		.loc 1 360 1 is_stmt 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 16
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 360:Core/Src/app_entry.c ****   TL_AsynchEvt_t *p_sys_event;
 1033              		.loc 1 360 1 is_stmt 0 view .LVU234
 1034 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1035              	.LCFI16:
 1036              		.cfi_def_cfa_offset 24
 1037              		.cfi_offset 4, -24
 1038              		.cfi_offset 5, -20
 1039              		.cfi_offset 6, -16
 1040              		.cfi_offset 7, -12
 1041              		.cfi_offset 8, -8
 1042              		.cfi_offset 14, -4
 1043 0004 84B0     		sub	sp, sp, #16
 1044              	.LCFI17:
 1045              		.cfi_def_cfa_offset 40
 1046 0006 0446     		mov	r4, r0
 361:Core/Src/app_entry.c ****   WirelessFwInfo_t WirelessInfo;
 1047              		.loc 1 361 3 is_stmt 1 view .LVU235
 362:Core/Src/app_entry.c **** 
 1048              		.loc 1 362 3 view .LVU236
 364:Core/Src/app_entry.c **** 
 1049              		.loc 1 364 3 view .LVU237
 364:Core/Src/app_entry.c **** 
 1050              		.loc 1 364 68 is_stmt 0 view .LVU238
 1051 0008 D0F80480 		ldr	r8, [r0, #4]
 1052              	.LVL77:
 367:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.Versi
 1053              		.loc 1 367 3 is_stmt 1 view .LVU239
 1054 000c 6846     		mov	r0, sp
 1055              	.LVL78:
 367:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.Versi
 1056              		.loc 1 367 3 is_stmt 0 view .LVU240
 1057 000e FFF7FEFF 		bl	SHCI_GetWirelessFwInfo
 1058              	.LVL79:
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 1059              		.loc 1 368 3 is_stmt 1 view .LVU241
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 1060              		.loc 1 368 3 view .LVU242
 1061 0012 564F     		ldr	r7, .L57
 1062 0014 3846     		mov	r0, r7
 1063 0016 FFF7FEFF 		bl	DbgTraceGetFileName
 1064              	.LVL80:
 1065 001a 0146     		mov	r1, r0
 1066 001c 544E     		ldr	r6, .L57+4
 1067 001e 554D     		ldr	r5, .L57+8
 1068 0020 4FF4B873 		mov	r3, #368
 1069 0024 3246     		mov	r2, r6
 1070 0026 2846     		mov	r0, r5
 1071 0028 FFF7FEFF 		bl	printf
 1072              	.LVL81:
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 1073              		.loc 1 368 3 view .LVU243
 1074 002c 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 1075 0030 9DF80120 		ldrb	r2, [sp, #1]	@ zero_extendqisi2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 239


 1076 0034 9DF80010 		ldrb	r1, [sp]	@ zero_extendqisi2
 1077 0038 4F48     		ldr	r0, .L57+12
 1078 003a FFF7FEFF 		bl	printf
 1079              	.LVL82:
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 1080              		.loc 1 368 3 view .LVU244
 368:Core/Src/app_entry.c ****   APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 1081              		.loc 1 368 133 view .LVU245
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 1082              		.loc 1 369 3 view .LVU246
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 1083              		.loc 1 369 3 view .LVU247
 1084 003e 3846     		mov	r0, r7
 1085 0040 FFF7FEFF 		bl	DbgTraceGetFileName
 1086              	.LVL83:
 1087 0044 0146     		mov	r1, r0
 1088 0046 40F27113 		movw	r3, #369
 1089 004a 3246     		mov	r2, r6
 1090 004c 2846     		mov	r0, r5
 1091 004e FFF7FEFF 		bl	printf
 1092              	.LVL84:
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 1093              		.loc 1 369 3 view .LVU248
 1094 0052 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 1095 0056 4948     		ldr	r0, .L57+16
 1096 0058 FFF7FEFF 		bl	printf
 1097              	.LVL85:
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 1098              		.loc 1 369 3 view .LVU249
 369:Core/Src/app_entry.c ****   APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMino
 1099              		.loc 1 369 79 view .LVU250
 370:Core/Src/app_entry.c **** 
 1100              		.loc 1 370 3 view .LVU251
 370:Core/Src/app_entry.c **** 
 1101              		.loc 1 370 3 view .LVU252
 1102 005c 3846     		mov	r0, r7
 1103 005e FFF7FEFF 		bl	DbgTraceGetFileName
 1104              	.LVL86:
 1105 0062 0146     		mov	r1, r0
 1106 0064 4FF4B973 		mov	r3, #370
 1107 0068 3246     		mov	r2, r6
 1108 006a 2846     		mov	r0, r5
 1109 006c FFF7FEFF 		bl	printf
 1110              	.LVL87:
 370:Core/Src/app_entry.c **** 
 1111              		.loc 1 370 3 view .LVU253
 1112 0070 9DF80C30 		ldrb	r3, [sp, #12]	@ zero_extendqisi2
 1113 0074 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 1114 0078 9DF80A10 		ldrb	r1, [sp, #10]	@ zero_extendqisi2
 1115 007c 4048     		ldr	r0, .L57+20
 1116 007e FFF7FEFF 		bl	printf
 1117              	.LVL88:
 370:Core/Src/app_entry.c **** 
 1118              		.loc 1 370 3 view .LVU254
 370:Core/Src/app_entry.c **** 
 1119              		.loc 1 370 130 view .LVU255
 372:Core/Src/app_entry.c ****   {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 240


 1120              		.loc 1 372 3 view .LVU256
 372:Core/Src/app_entry.c ****   {
 1121              		.loc 1 372 21 is_stmt 0 view .LVU257
 1122 0082 B8F80B30 		ldrh	r3, [r8, #11]	@ unaligned
 1123 0086 A3F51243 		sub	r3, r3, #37376
 1124 008a 072B     		cmp	r3, #7
 1125 008c 08D8     		bhi	.L46
 1126 008e DFE803F0 		tbb	[pc, r3]
 1127              	.L49:
 1128 0092 04       		.byte	(.L55-.L49)/2
 1129 0093 0A       		.byte	(.L54-.L49)/2
 1130 0094 0E       		.byte	(.L53-.L49)/2
 1131 0095 07       		.byte	(.L46-.L49)/2
 1132 0096 30       		.byte	(.L52-.L49)/2
 1133 0097 40       		.byte	(.L51-.L49)/2
 1134 0098 4E       		.byte	(.L50-.L49)/2
 1135 0099 5E       		.byte	(.L48-.L49)/2
 1136              		.p2align 1
 1137              	.L55:
 375:Core/Src/app_entry.c ****     break;
 1138              		.loc 1 375 5 is_stmt 1 view .LVU258
 1139 009a 2046     		mov	r0, r4
 1140 009c FFF7FEFF 		bl	APPE_SysEvtReadyProcessing
 1141              	.LVL89:
 376:Core/Src/app_entry.c **** 
 1142              		.loc 1 376 5 view .LVU259
 1143              	.L46:
 412:Core/Src/app_entry.c **** 
 1144              		.loc 1 412 1 is_stmt 0 view .LVU260
 1145 00a0 04B0     		add	sp, sp, #16
 1146              	.LCFI18:
 1147              		.cfi_remember_state
 1148              		.cfi_def_cfa_offset 24
 1149              		@ sp needed
 1150 00a2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1151              	.LVL90:
 1152              	.L54:
 1153              	.LCFI19:
 1154              		.cfi_restore_state
 379:Core/Src/app_entry.c ****     break;
 1155              		.loc 1 379 5 is_stmt 1 view .LVU261
 1156 00a6 2046     		mov	r0, r4
 1157 00a8 FFF7FEFF 		bl	APPE_SysEvtError
 1158              	.LVL91:
 380:Core/Src/app_entry.c **** 
 1159              		.loc 1 380 5 view .LVU262
 1160 00ac F8E7     		b	.L46
 1161              	.L53:
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1162              		.loc 1 383 5 view .LVU263
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1163              		.loc 1 383 5 view .LVU264
 1164 00ae 2F4E     		ldr	r6, .L57
 1165 00b0 3046     		mov	r0, r6
 1166 00b2 FFF7FEFF 		bl	DbgTraceGetFileName
 1167              	.LVL92:
 1168 00b6 0146     		mov	r1, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 241


 1169 00b8 2D4D     		ldr	r5, .L57+4
 1170 00ba 2E4C     		ldr	r4, .L57+8
 1171              	.LVL93:
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1172              		.loc 1 383 5 is_stmt 0 view .LVU265
 1173 00bc 40F27F13 		movw	r3, #383
 1174 00c0 2A46     		mov	r2, r5
 1175 00c2 2046     		mov	r0, r4
 1176 00c4 FFF7FEFF 		bl	printf
 1177              	.LVL94:
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1178              		.loc 1 383 5 is_stmt 1 view .LVU266
 1179 00c8 2E48     		ldr	r0, .L57+24
 1180 00ca FFF7FEFF 		bl	puts
 1181              	.LVL95:
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1182              		.loc 1 383 5 view .LVU267
 383:Core/Src/app_entry.c ****     APP_DBG_MSG("SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE : StartAddress = %lx , Size = %ld\n",
 1183              		.loc 1 383 62 view .LVU268
 384:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 1184              		.loc 1 384 5 view .LVU269
 384:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 1185              		.loc 1 384 5 view .LVU270
 1186 00ce 3046     		mov	r0, r6
 1187 00d0 FFF7FEFF 		bl	DbgTraceGetFileName
 1188              	.LVL96:
 1189 00d4 0146     		mov	r1, r0
 1190 00d6 4FF4C073 		mov	r3, #384
 1191 00da 2A46     		mov	r2, r5
 1192 00dc 2046     		mov	r0, r4
 1193 00de FFF7FEFF 		bl	printf
 1194              	.LVL97:
 384:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 1195              		.loc 1 384 5 view .LVU271
 1196 00e2 D8F81120 		ldr	r2, [r8, #17]	@ unaligned
 1197 00e6 D8F80D10 		ldr	r1, [r8, #13]	@ unaligned
 1198 00ea 2748     		ldr	r0, .L57+28
 1199 00ec FFF7FEFF 		bl	printf
 1200              	.LVL98:
 384:Core/Src/app_entry.c ****         ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 1201              		.loc 1 384 5 view .LVU272
 386:Core/Src/app_entry.c ****     break;
 1202              		.loc 1 386 70 view .LVU273
 387:Core/Src/app_entry.c **** 
 1203              		.loc 1 387 5 view .LVU274
 1204 00f0 D6E7     		b	.L46
 1205              	.LVL99:
 1206              	.L52:
 390:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 1207              		.loc 1 390 5 view .LVU275
 390:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 1208              		.loc 1 390 5 view .LVU276
 1209 00f2 1E48     		ldr	r0, .L57
 1210 00f4 FFF7FEFF 		bl	DbgTraceGetFileName
 1211              	.LVL100:
 1212 00f8 0146     		mov	r1, r0
 1213 00fa 4FF4C373 		mov	r3, #390
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 242


 1214 00fe 1C4A     		ldr	r2, .L57+4
 1215 0100 1C48     		ldr	r0, .L57+8
 1216 0102 FFF7FEFF 		bl	printf
 1217              	.LVL101:
 390:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 1218              		.loc 1 390 5 view .LVU277
 1219 0106 D8F80D10 		ldr	r1, [r8, #13]	@ unaligned
 1220 010a 2048     		ldr	r0, .L57+32
 1221 010c FFF7FEFF 		bl	printf
 1222              	.LVL102:
 390:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 1223              		.loc 1 390 5 view .LVU278
 391:Core/Src/app_entry.c ****     break;
 1224              		.loc 1 391 85 view .LVU279
 392:Core/Src/app_entry.c **** 
 1225              		.loc 1 392 5 view .LVU280
 1226 0110 C6E7     		b	.L46
 1227              	.L51:
 395:Core/Src/app_entry.c ****     break;
 1228              		.loc 1 395 5 view .LVU281
 395:Core/Src/app_entry.c ****     break;
 1229              		.loc 1 395 5 view .LVU282
 1230 0112 1648     		ldr	r0, .L57
 1231 0114 FFF7FEFF 		bl	DbgTraceGetFileName
 1232              	.LVL103:
 1233 0118 0146     		mov	r1, r0
 1234 011a 40F28B13 		movw	r3, #395
 1235 011e 144A     		ldr	r2, .L57+4
 1236 0120 1448     		ldr	r0, .L57+8
 1237 0122 FFF7FEFF 		bl	printf
 1238              	.LVL104:
 395:Core/Src/app_entry.c ****     break;
 1239              		.loc 1 395 5 view .LVU283
 1240 0126 1A48     		ldr	r0, .L57+36
 1241 0128 FFF7FEFF 		bl	puts
 1242              	.LVL105:
 395:Core/Src/app_entry.c ****     break;
 1243              		.loc 1 395 5 view .LVU284
 395:Core/Src/app_entry.c ****     break;
 1244              		.loc 1 395 48 view .LVU285
 396:Core/Src/app_entry.c **** 
 1245              		.loc 1 396 5 view .LVU286
 1246 012c B8E7     		b	.L46
 1247              	.L50:
 399:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 1248              		.loc 1 399 5 view .LVU287
 399:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 1249              		.loc 1 399 5 view .LVU288
 1250 012e 0F48     		ldr	r0, .L57
 1251 0130 FFF7FEFF 		bl	DbgTraceGetFileName
 1252              	.LVL106:
 1253 0134 0146     		mov	r1, r0
 1254 0136 40F28F13 		movw	r3, #399
 1255 013a 0D4A     		ldr	r2, .L57+4
 1256 013c 0D48     		ldr	r0, .L57+8
 1257 013e FFF7FEFF 		bl	printf
 1258              	.LVL107:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 243


 399:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 1259              		.loc 1 399 5 view .LVU289
 1260 0142 D8F80D10 		ldr	r1, [r8, #13]	@ unaligned
 1261 0146 1348     		ldr	r0, .L57+40
 1262 0148 FFF7FEFF 		bl	printf
 1263              	.LVL108:
 399:Core/Src/app_entry.c ****                 ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 1264              		.loc 1 399 5 view .LVU290
 400:Core/Src/app_entry.c ****     break;
 1265              		.loc 1 400 87 view .LVU291
 401:Core/Src/app_entry.c **** 
 1266              		.loc 1 401 5 view .LVU292
 1267 014c A8E7     		b	.L46
 1268              	.L48:
 404:Core/Src/app_entry.c ****     break;
 1269              		.loc 1 404 5 view .LVU293
 404:Core/Src/app_entry.c ****     break;
 1270              		.loc 1 404 5 view .LVU294
 1271 014e 0748     		ldr	r0, .L57
 1272 0150 FFF7FEFF 		bl	DbgTraceGetFileName
 1273              	.LVL109:
 1274 0154 0146     		mov	r1, r0
 1275 0156 4FF4CA73 		mov	r3, #404
 1276 015a 054A     		ldr	r2, .L57+4
 1277 015c 0548     		ldr	r0, .L57+8
 1278 015e FFF7FEFF 		bl	printf
 1279              	.LVL110:
 404:Core/Src/app_entry.c ****     break;
 1280              		.loc 1 404 5 view .LVU295
 1281 0162 0D48     		ldr	r0, .L57+44
 1282 0164 FFF7FEFF 		bl	puts
 1283              	.LVL111:
 404:Core/Src/app_entry.c ****     break;
 1284              		.loc 1 404 5 view .LVU296
 404:Core/Src/app_entry.c ****     break;
 1285              		.loc 1 404 48 view .LVU297
 405:Core/Src/app_entry.c **** 
 1286              		.loc 1 405 5 view .LVU298
 411:Core/Src/app_entry.c **** }
 1287              		.loc 1 411 3 view .LVU299
 1288 0168 9AE7     		b	.L46
 1289              	.L58:
 1290 016a 00BF     		.align	2
 1291              	.L57:
 1292 016c 00000000 		.word	.LC0
 1293 0170 00000000 		.word	.LANCHOR3
 1294 0174 18000000 		.word	.LC1
 1295 0178 00000000 		.word	.LC9
 1296 017c 24000000 		.word	.LC10
 1297 0180 40000000 		.word	.LC11
 1298 0184 58000000 		.word	.LC12
 1299 0188 84000000 		.word	.LC13
 1300 018c C8000000 		.word	.LC14
 1301 0190 FC000000 		.word	.LC15
 1302 0194 18010000 		.word	.LC16
 1303 0198 50010000 		.word	.LC17
 1304              		.cfi_endproc
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 244


 1305              	.LFE1274:
 1307              		.section	.text.MX_APPE_Config,"ax",%progbits
 1308              		.align	1
 1309              		.global	MX_APPE_Config
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1313              		.fpu fpv4-sp-d16
 1315              	MX_APPE_Config:
 1316              	.LFB1261:
  92:Core/Src/app_entry.c ****   /**
 1317              		.loc 1 92 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321 0000 08B5     		push	{r3, lr}
 1322              	.LCFI20:
 1323              		.cfi_def_cfa_offset 8
 1324              		.cfi_offset 3, -8
 1325              		.cfi_offset 14, -4
  97:Core/Src/app_entry.c **** 
 1326              		.loc 1 97 3 view .LVU301
  97:Core/Src/app_entry.c **** 
 1327              		.loc 1 97 3 view .LVU302
  97:Core/Src/app_entry.c **** 
 1328              		.loc 1 97 3 view .LVU303
  97:Core/Src/app_entry.c **** 
 1329              		.loc 1 97 3 view .LVU304
 1330 0002 044B     		ldr	r3, .L61
 1331 0004 4FF40042 		mov	r2, #32768
 1332 0008 1A61     		str	r2, [r3, #16]
  97:Core/Src/app_entry.c **** 
 1333              		.loc 1 97 3 view .LVU305
 103:Core/Src/app_entry.c **** 
 1334              		.loc 1 103 3 view .LVU306
 1335 000a FFF7FEFF 		bl	Reset_Device
 1336              	.LVL112:
 106:Core/Src/app_entry.c **** 
 1337              		.loc 1 106 3 view .LVU307
 1338 000e FFF7FEFF 		bl	Config_HSE
 1339              	.LVL113:
 108:Core/Src/app_entry.c **** }
 1340              		.loc 1 108 3 view .LVU308
 109:Core/Src/app_entry.c **** 
 1341              		.loc 1 109 1 is_stmt 0 view .LVU309
 1342 0012 08BD     		pop	{r3, pc}
 1343              	.L62:
 1344              		.align	2
 1345              	.L61:
 1346 0014 00400058 		.word	1476411392
 1347              		.cfi_endproc
 1348              	.LFE1261:
 1350              		.section	.text.Init_Smps,"ax",%progbits
 1351              		.align	1
 1352              		.global	Init_Smps
 1353              		.syntax unified
 1354              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 245


 1355              		.thumb_func
 1356              		.fpu fpv4-sp-d16
 1358              	Init_Smps:
 1359              	.LFB1263:
 146:Core/Src/app_entry.c **** #if (CFG_USE_SMPS != 0)
 1360              		.loc 1 146 1 is_stmt 1 view -0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 0
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364              		@ link register save eliminated.
 160:Core/Src/app_entry.c **** }
 1365              		.loc 1 160 3 view .LVU311
 161:Core/Src/app_entry.c **** 
 1366              		.loc 1 161 1 is_stmt 0 view .LVU312
 1367 0000 7047     		bx	lr
 1368              		.cfi_endproc
 1369              	.LFE1263:
 1371              		.section	.text.Init_Exti,"ax",%progbits
 1372              		.align	1
 1373              		.global	Init_Exti
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1377              		.fpu fpv4-sp-d16
 1379              	Init_Exti:
 1380              	.LFB1264:
 164:Core/Src/app_entry.c ****   /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
 1381              		.loc 1 164 1 is_stmt 1 view -0
 1382              		.cfi_startproc
 1383              		@ args = 0, pretend = 0, frame = 0
 1384              		@ frame_needed = 0, uses_anonymous_args = 0
 1385              		@ link register save eliminated.
 166:Core/Src/app_entry.c **** 
 1386              		.loc 1 166 3 view .LVU314
 1387              	.LVL114:
 1388              	.LBB78:
 1389              	.LBI78:
 1390              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @file    stm32wbxx_ll_exti.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 246


  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifndef STM32WBxx_LL_EXTI_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define STM32WBxx_LL_EXTI_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (EXTI)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** typedef struct
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 247


  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 248


 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_21 | LL_EXTI_LINE_22 | LL_EXTI_LINE_23 | \
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | LL_EXTI_LINE_28 | \
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB15xx)
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_22 | LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | \
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_22 | \
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_29 | LL_EXTI_LINE_30) /*!< A
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_41                EXTI_IMR2_IM41          /*!< Extended line 41 */
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_42                EXTI_IMR2_IM42          /*!< Extended line 42 */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_43                EXTI_IMR2_IM43          /*!< Extended line 43 */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_44                EXTI_IMR2_IM44          /*!< Extended line 44 */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_45                EXTI_IMR2_IM45          /*!< Extended line 45 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB50xx) || defined (STM32WB35xx
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_46                EXTI_IMR2_IM46          /*!< Extended line 46 */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_48                EXTI_IMR2_IM48          /*!< Extended line 48 */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_43 | \
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_44 | LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | \
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_48)                    /*!< All Extended line 
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB50xx) || defined (STM32WB35xx) || defined (STM32WB30xx)
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 249


 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | LL_EXTI_LINE_48)  /*!< 
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_48)  /*!< All Extended line 
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 250


 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Write a value in EXTI register
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be written
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Read a value in EXTI register
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be read
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval Register value
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****  * @{
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****  */
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 251


 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR1, ExtiLine);
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_EnableIT_0_31
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 252


 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR1, ExtiLine);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 1391              		.loc 8 391 22 view .LVU315
 1392              	.LBB79:
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 1393              		.loc 8 393 3 view .LVU316
 1394 0000 024B     		ldr	r3, .L65
 1395 0002 D3F89020 		ldr	r2, [r3, #144]
 1396 0006 C3F89020 		str	r2, [r3, #144]
 1397              	.LVL115:
 1398              		.loc 8 393 3 is_stmt 0 view .LVU317
 1399              	.LBE79:
 1400              	.LBE78:
 168:Core/Src/app_entry.c **** }
 1401              		.loc 1 168 3 is_stmt 1 view .LVU318
 169:Core/Src/app_entry.c **** 
 1402              		.loc 1 169 1 is_stmt 0 view .LVU319
 1403 000a 7047     		bx	lr
 1404              	.L66:
 1405              		.align	2
 1406              	.L65:
 1407 000c 00080058 		.word	1476397056
 1408              		.cfi_endproc
 1409              	.LFE1264:
 1411              		.section	.text.System_Init,"ax",%progbits
 1412              		.align	1
 1413              		.syntax unified
 1414              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 253


 1415              		.thumb_func
 1416              		.fpu fpv4-sp-d16
 1418              	System_Init:
 1419              	.LFB1269:
 266:Core/Src/app_entry.c ****   Init_Smps( );
 1420              		.loc 1 266 1 is_stmt 1 view -0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 1424 0000 08B5     		push	{r3, lr}
 1425              	.LCFI21:
 1426              		.cfi_def_cfa_offset 8
 1427              		.cfi_offset 3, -8
 1428              		.cfi_offset 14, -4
 267:Core/Src/app_entry.c **** 
 1429              		.loc 1 267 3 view .LVU321
 269:Core/Src/app_entry.c **** 
 1430              		.loc 1 269 3 view .LVU322
 1431 0002 FFF7FEFF 		bl	Init_Exti
 1432              	.LVL116:
 271:Core/Src/app_entry.c **** 
 1433              		.loc 1 271 3 view .LVU323
 1434 0006 FFF7FEFF 		bl	Init_Rtc
 1435              	.LVL117:
 273:Core/Src/app_entry.c **** }
 1436              		.loc 1 273 3 view .LVU324
 274:Core/Src/app_entry.c **** 
 1437              		.loc 1 274 1 is_stmt 0 view .LVU325
 1438 000a 08BD     		pop	{r3, pc}
 1439              		.cfi_endproc
 1440              	.LFE1269:
 1442              		.section	.text.MX_APPE_Init,"ax",%progbits
 1443              		.align	1
 1444              		.global	MX_APPE_Init
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1448              		.fpu fpv4-sp-d16
 1450              	MX_APPE_Init:
 1451              	.LFB1262:
 112:Core/Src/app_entry.c ****   System_Init( );       /**< System initialization */
 1452              		.loc 1 112 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456 0000 08B5     		push	{r3, lr}
 1457              	.LCFI22:
 1458              		.cfi_def_cfa_offset 8
 1459              		.cfi_offset 3, -8
 1460              		.cfi_offset 14, -4
 113:Core/Src/app_entry.c **** 
 1461              		.loc 1 113 3 view .LVU327
 1462 0002 FFF7FEFF 		bl	System_Init
 1463              	.LVL118:
 115:Core/Src/app_entry.c **** 
 1464              		.loc 1 115 3 view .LVU328
 1465 0006 FFF7FEFF 		bl	SystemPower_Config
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 254


 1466              	.LVL119:
 117:Core/Src/app_entry.c **** 
 1467              		.loc 1 117 3 view .LVU329
 1468 000a 0849     		ldr	r1, .L71
 1469 000c 0020     		movs	r0, #0
 1470 000e FFF7FEFF 		bl	HW_TS_Init
 1471              	.LVL120:
 120:Core/Src/app_entry.c ****   
 1472              		.loc 1 120 3 view .LVU330
 1473 0012 FFF7FEFF 		bl	APPD_Init
 1474              	.LVL121:
 126:Core/Src/app_entry.c **** 
 1475              		.loc 1 126 3 view .LVU331
 1476 0016 0121     		movs	r1, #1
 1477 0018 0846     		mov	r0, r1
 1478 001a FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 1479              	.LVL122:
 128:Core/Src/app_entry.c **** 
 1480              		.loc 1 128 3 view .LVU332
 1481 001e FFF7FEFF 		bl	Led_Init
 1482              	.LVL123:
 130:Core/Src/app_entry.c **** /* USER CODE END APPE_Init_1 */
 1483              		.loc 1 130 3 view .LVU333
 1484 0022 FFF7FEFF 		bl	Button_Init
 1485              	.LVL124:
 132:Core/Src/app_entry.c **** 
 1486              		.loc 1 132 3 view .LVU334
 1487 0026 FFF7FEFF 		bl	appe_Tl_Init
 1488              	.LVL125:
 142:Core/Src/app_entry.c **** }
 1489              		.loc 1 142 4 view .LVU335
 143:Core/Src/app_entry.c **** 
 1490              		.loc 1 143 1 is_stmt 0 view .LVU336
 1491 002a 08BD     		pop	{r3, pc}
 1492              	.L72:
 1493              		.align	2
 1494              	.L71:
 1495 002c 00000000 		.word	hrtc
 1496              		.cfi_endproc
 1497              	.LFE1262:
 1499              		.section	.text.HAL_Delay,"ax",%progbits
 1500              		.align	1
 1501              		.global	HAL_Delay
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1505              		.fpu fpv4-sp-d16
 1507              	HAL_Delay:
 1508              	.LVL126:
 1509              	.LFB1279:
 541:Core/Src/app_entry.c **** /* USER CODE END FD_LOCAL_FUNCTIONS */
 542:Core/Src/app_entry.c **** 
 543:Core/Src/app_entry.c **** /*************************************************************
 544:Core/Src/app_entry.c ****  *
 545:Core/Src/app_entry.c ****  * WRAP FUNCTIONS
 546:Core/Src/app_entry.c ****  *
 547:Core/Src/app_entry.c ****  *************************************************************/
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 255


 548:Core/Src/app_entry.c **** void HAL_Delay(uint32_t Delay)
 549:Core/Src/app_entry.c **** {
 1510              		.loc 1 549 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              		.loc 1 549 1 is_stmt 0 view .LVU338
 1515 0000 38B5     		push	{r3, r4, r5, lr}
 1516              	.LCFI23:
 1517              		.cfi_def_cfa_offset 16
 1518              		.cfi_offset 3, -16
 1519              		.cfi_offset 4, -12
 1520              		.cfi_offset 5, -8
 1521              		.cfi_offset 14, -4
 1522 0002 0446     		mov	r4, r0
 550:Core/Src/app_entry.c ****   uint32_t tickstart = HAL_GetTick();
 1523              		.loc 1 550 3 is_stmt 1 view .LVU339
 1524              		.loc 1 550 24 is_stmt 0 view .LVU340
 1525 0004 FFF7FEFF 		bl	HAL_GetTick
 1526              	.LVL127:
 1527              		.loc 1 550 24 view .LVU341
 1528 0008 0546     		mov	r5, r0
 1529              	.LVL128:
 551:Core/Src/app_entry.c ****   uint32_t wait = Delay;
 1530              		.loc 1 551 3 is_stmt 1 view .LVU342
 552:Core/Src/app_entry.c **** 
 553:Core/Src/app_entry.c ****   /* Add a freq to guarantee minimum wait */
 554:Core/Src/app_entry.c ****   if (wait < HAL_MAX_DELAY)
 1531              		.loc 1 554 3 view .LVU343
 1532              		.loc 1 554 6 is_stmt 0 view .LVU344
 1533 000a B4F1FF3F 		cmp	r4, #-1
 1534 000e 0BD1     		bne	.L78
 1535              	.LVL129:
 1536              	.L75:
 555:Core/Src/app_entry.c ****   {
 556:Core/Src/app_entry.c ****     wait += HAL_GetTickFreq();
 557:Core/Src/app_entry.c ****   }
 558:Core/Src/app_entry.c **** 
 559:Core/Src/app_entry.c ****   while ((HAL_GetTick() - tickstart) < wait)
 1537              		.loc 1 559 9 is_stmt 1 view .LVU345
 1538              		.loc 1 559 11 is_stmt 0 view .LVU346
 1539 0010 FFF7FEFF 		bl	HAL_GetTick
 1540              	.LVL130:
 1541              		.loc 1 559 25 view .LVU347
 1542 0014 401B     		subs	r0, r0, r5
 1543              		.loc 1 559 9 view .LVU348
 1544 0016 A042     		cmp	r0, r4
 1545 0018 0AD2     		bcs	.L79
 560:Core/Src/app_entry.c ****   {
 561:Core/Src/app_entry.c ****     /************************************************************************************
 562:Core/Src/app_entry.c ****      * ENTER SLEEP MODE
 563:Core/Src/app_entry.c ****      ***********************************************************************************/
 564:Core/Src/app_entry.c ****     LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 1546              		.loc 1 564 5 is_stmt 1 view .LVU349
 1547              	.LBB80:
 1548              	.LBI80:
 1549              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 256


   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @file    stm32wbxx_ll_cortex.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****       (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****           functions
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   @endverbatim
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   ******************************************************************************
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #ifndef STM32WBxx_LL_CORTEX_H
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define STM32WBxx_LL_CORTEX_H
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #ifdef __cplusplus
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** extern "C" {
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #endif
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #include "stm32wbxx.h"
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @addtogroup STM32WBxx_LL_Driver
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 257


  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #if __MPU_PRESENT
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 258


 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 259


 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 260


 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0U
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval None
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   {
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   }
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   else
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   {
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   }
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Get the SysTick clock source
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval Returned value can be one of the following values:
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Enable SysTick exception request
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval None
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_EnableIT(void)
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Disable SysTick exception request
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval None
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_DisableIT(void)
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 261


 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Checks if the SYSTICK interrupt is enabled or disabled.
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_IsEnabledIT
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void)
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   return ((READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL :
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** }
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @}
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @{
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** 
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** /**
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @brief  Processor uses sleep as its low power mode
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   * @retval None
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   */
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** __STATIC_INLINE void LL_LPM_EnableSleep(void)
 1550              		.loc 9 311 22 view .LVU350
 1551              	.LBB81:
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h **** {
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 1552              		.loc 9 314 3 view .LVU351
 1553 001a 064A     		ldr	r2, .L80
 1554 001c 1369     		ldr	r3, [r2, #16]
 1555 001e 23F00403 		bic	r3, r3, #4
 1556 0022 1361     		str	r3, [r2, #16]
 1557              	.LBE81:
 1558              	.LBE80:
 565:Core/Src/app_entry.c **** 
 566:Core/Src/app_entry.c ****     /**
 567:Core/Src/app_entry.c ****      * This option is used to ensure that store operations are completed
 568:Core/Src/app_entry.c ****      */
 569:Core/Src/app_entry.c ****   #if defined ( __CC_ARM)
 570:Core/Src/app_entry.c ****     __force_stores();
 571:Core/Src/app_entry.c ****   #endif
 572:Core/Src/app_entry.c **** 
 573:Core/Src/app_entry.c ****     __WFI( );
 1559              		.loc 1 573 5 view .LVU352
 1560              		.syntax unified
 1561              	@ 573 "Core/Src/app_entry.c" 1
 1562 0024 30BF     		wfi
 1563              	@ 0 "" 2
 1564              		.thumb
 1565              		.syntax unified
 1566 0026 F3E7     		b	.L75
 1567              	.LVL131:
 1568              	.L78:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 262


 556:Core/Src/app_entry.c ****   }
 1569              		.loc 1 556 5 view .LVU353
 556:Core/Src/app_entry.c ****   }
 1570              		.loc 1 556 13 is_stmt 0 view .LVU354
 1571 0028 FFF7FEFF 		bl	HAL_GetTickFreq
 1572              	.LVL132:
 556:Core/Src/app_entry.c ****   }
 1573              		.loc 1 556 10 view .LVU355
 1574 002c 0444     		add	r4, r4, r0
 1575              	.LVL133:
 556:Core/Src/app_entry.c ****   }
 1576              		.loc 1 556 10 view .LVU356
 1577 002e EFE7     		b	.L75
 1578              	.L79:
 574:Core/Src/app_entry.c ****   }
 575:Core/Src/app_entry.c **** }
 1579              		.loc 1 575 1 view .LVU357
 1580 0030 38BD     		pop	{r3, r4, r5, pc}
 1581              	.LVL134:
 1582              	.L81:
 1583              		.loc 1 575 1 view .LVU358
 1584 0032 00BF     		.align	2
 1585              	.L80:
 1586 0034 00ED00E0 		.word	-536810240
 1587              		.cfi_endproc
 1588              	.LFE1279:
 1590              		.section	.text.MX_APPE_Process,"ax",%progbits
 1591              		.align	1
 1592              		.global	MX_APPE_Process
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1596              		.fpu fpv4-sp-d16
 1598              	MX_APPE_Process:
 1599              	.LFB1280:
 576:Core/Src/app_entry.c **** 
 577:Core/Src/app_entry.c **** void MX_APPE_Process(void)
 578:Core/Src/app_entry.c **** {
 1600              		.loc 1 578 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604 0000 08B5     		push	{r3, lr}
 1605              	.LCFI24:
 1606              		.cfi_def_cfa_offset 8
 1607              		.cfi_offset 3, -8
 1608              		.cfi_offset 14, -4
 579:Core/Src/app_entry.c ****   /* USER CODE BEGIN MX_APPE_Process_1 */
 580:Core/Src/app_entry.c **** 
 581:Core/Src/app_entry.c ****   /* USER CODE END MX_APPE_Process_1 */
 582:Core/Src/app_entry.c ****   UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 1609              		.loc 1 582 3 view .LVU360
 1610 0002 4FF0FF30 		mov	r0, #-1
 1611 0006 FFF7FEFF 		bl	UTIL_SEQ_Run
 1612              	.LVL135:
 583:Core/Src/app_entry.c ****   /* USER CODE BEGIN MX_APPE_Process_2 */
 584:Core/Src/app_entry.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 263


 585:Core/Src/app_entry.c ****   /* USER CODE END MX_APPE_Process_2 */
 586:Core/Src/app_entry.c **** }
 1613              		.loc 1 586 1 is_stmt 0 view .LVU361
 1614 000a 08BD     		pop	{r3, pc}
 1615              		.cfi_endproc
 1616              	.LFE1280:
 1618              		.section	.text.UTIL_SEQ_Idle,"ax",%progbits
 1619              		.align	1
 1620              		.global	UTIL_SEQ_Idle
 1621              		.syntax unified
 1622              		.thumb
 1623              		.thumb_func
 1624              		.fpu fpv4-sp-d16
 1626              	UTIL_SEQ_Idle:
 1627              	.LFB1281:
 587:Core/Src/app_entry.c **** 
 588:Core/Src/app_entry.c **** void UTIL_SEQ_Idle( void )
 589:Core/Src/app_entry.c **** {
 1628              		.loc 1 589 1 is_stmt 1 view -0
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 0
 1631              		@ frame_needed = 0, uses_anonymous_args = 0
 1632              		@ link register save eliminated.
 590:Core/Src/app_entry.c **** #if ( CFG_LPM_SUPPORTED == 1)
 591:Core/Src/app_entry.c ****   UTIL_LPM_EnterLowPower( );
 592:Core/Src/app_entry.c **** #endif
 593:Core/Src/app_entry.c ****   return;
 1633              		.loc 1 593 3 view .LVU363
 594:Core/Src/app_entry.c **** }
 1634              		.loc 1 594 1 is_stmt 0 view .LVU364
 1635 0000 7047     		bx	lr
 1636              		.cfi_endproc
 1637              	.LFE1281:
 1639              		.section	.text.UTIL_SEQ_EvtIdle,"ax",%progbits
 1640              		.align	1
 1641              		.global	UTIL_SEQ_EvtIdle
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1645              		.fpu fpv4-sp-d16
 1647              	UTIL_SEQ_EvtIdle:
 1648              	.LVL136:
 1649              	.LFB1282:
 595:Core/Src/app_entry.c **** 
 596:Core/Src/app_entry.c **** /**
 597:Core/Src/app_entry.c ****   * @brief  This function is called by the scheduler each time an event
 598:Core/Src/app_entry.c ****   *         is pending.
 599:Core/Src/app_entry.c ****   *
 600:Core/Src/app_entry.c ****   * @param  evt_waited_bm : Event pending.
 601:Core/Src/app_entry.c ****   * @retval None
 602:Core/Src/app_entry.c ****   */
 603:Core/Src/app_entry.c **** void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
 604:Core/Src/app_entry.c **** {
 1650              		.loc 1 604 1 is_stmt 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 264


 1654              		.loc 1 604 1 is_stmt 0 view .LVU366
 1655 0000 08B5     		push	{r3, lr}
 1656              	.LCFI25:
 1657              		.cfi_def_cfa_offset 8
 1658              		.cfi_offset 3, -8
 1659              		.cfi_offset 14, -4
 605:Core/Src/app_entry.c ****   UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 1660              		.loc 1 605 3 is_stmt 1 view .LVU367
 1661 0002 4FF0FF30 		mov	r0, #-1
 1662              	.LVL137:
 1663              		.loc 1 605 3 is_stmt 0 view .LVU368
 1664 0006 FFF7FEFF 		bl	UTIL_SEQ_Run
 1665              	.LVL138:
 606:Core/Src/app_entry.c **** 
 607:Core/Src/app_entry.c ****   return;
 1666              		.loc 1 607 3 is_stmt 1 view .LVU369
 608:Core/Src/app_entry.c **** }
 1667              		.loc 1 608 1 is_stmt 0 view .LVU370
 1668 000a 08BD     		pop	{r3, pc}
 1669              		.cfi_endproc
 1670              	.LFE1282:
 1672              		.section	.text.shci_notify_asynch_evt,"ax",%progbits
 1673              		.align	1
 1674              		.global	shci_notify_asynch_evt
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	shci_notify_asynch_evt:
 1681              	.LVL139:
 1682              	.LFB1283:
 609:Core/Src/app_entry.c **** 
 610:Core/Src/app_entry.c **** void shci_notify_asynch_evt(void* pdata)
 611:Core/Src/app_entry.c **** {
 1683              		.loc 1 611 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		.loc 1 611 1 is_stmt 0 view .LVU372
 1688 0000 08B5     		push	{r3, lr}
 1689              	.LCFI26:
 1690              		.cfi_def_cfa_offset 8
 1691              		.cfi_offset 3, -8
 1692              		.cfi_offset 14, -4
 612:Core/Src/app_entry.c ****   UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1693              		.loc 1 612 3 is_stmt 1 view .LVU373
 1694 0002 0021     		movs	r1, #0
 1695 0004 4020     		movs	r0, #64
 1696              	.LVL140:
 1697              		.loc 1 612 3 is_stmt 0 view .LVU374
 1698 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 1699              	.LVL141:
 613:Core/Src/app_entry.c ****   return;
 1700              		.loc 1 613 3 is_stmt 1 view .LVU375
 614:Core/Src/app_entry.c **** }
 1701              		.loc 1 614 1 is_stmt 0 view .LVU376
 1702 000a 08BD     		pop	{r3, pc}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 265


 1703              		.cfi_endproc
 1704              	.LFE1283:
 1706              		.section	.text.shci_cmd_resp_release,"ax",%progbits
 1707              		.align	1
 1708              		.global	shci_cmd_resp_release
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1712              		.fpu fpv4-sp-d16
 1714              	shci_cmd_resp_release:
 1715              	.LVL142:
 1716              	.LFB1284:
 615:Core/Src/app_entry.c **** 
 616:Core/Src/app_entry.c **** void shci_cmd_resp_release(uint32_t flag)
 617:Core/Src/app_entry.c **** {
 1717              		.loc 1 617 1 is_stmt 1 view -0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721              		.loc 1 617 1 is_stmt 0 view .LVU378
 1722 0000 08B5     		push	{r3, lr}
 1723              	.LCFI27:
 1724              		.cfi_def_cfa_offset 8
 1725              		.cfi_offset 3, -8
 1726              		.cfi_offset 14, -4
 618:Core/Src/app_entry.c ****   UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 1727              		.loc 1 618 3 is_stmt 1 view .LVU379
 1728 0002 0220     		movs	r0, #2
 1729              	.LVL143:
 1730              		.loc 1 618 3 is_stmt 0 view .LVU380
 1731 0004 FFF7FEFF 		bl	UTIL_SEQ_SetEvt
 1732              	.LVL144:
 619:Core/Src/app_entry.c ****   return;
 1733              		.loc 1 619 3 is_stmt 1 view .LVU381
 620:Core/Src/app_entry.c **** }
 1734              		.loc 1 620 1 is_stmt 0 view .LVU382
 1735 0008 08BD     		pop	{r3, pc}
 1736              		.cfi_endproc
 1737              	.LFE1284:
 1739              		.section	.text.shci_cmd_resp_wait,"ax",%progbits
 1740              		.align	1
 1741              		.global	shci_cmd_resp_wait
 1742              		.syntax unified
 1743              		.thumb
 1744              		.thumb_func
 1745              		.fpu fpv4-sp-d16
 1747              	shci_cmd_resp_wait:
 1748              	.LVL145:
 1749              	.LFB1285:
 621:Core/Src/app_entry.c **** 
 622:Core/Src/app_entry.c **** void shci_cmd_resp_wait(uint32_t timeout)
 623:Core/Src/app_entry.c **** {
 1750              		.loc 1 623 1 is_stmt 1 view -0
 1751              		.cfi_startproc
 1752              		@ args = 0, pretend = 0, frame = 0
 1753              		@ frame_needed = 0, uses_anonymous_args = 0
 1754              		.loc 1 623 1 is_stmt 0 view .LVU384
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 266


 1755 0000 08B5     		push	{r3, lr}
 1756              	.LCFI28:
 1757              		.cfi_def_cfa_offset 8
 1758              		.cfi_offset 3, -8
 1759              		.cfi_offset 14, -4
 624:Core/Src/app_entry.c ****   UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 1760              		.loc 1 624 3 is_stmt 1 view .LVU385
 1761 0002 0220     		movs	r0, #2
 1762              	.LVL146:
 1763              		.loc 1 624 3 is_stmt 0 view .LVU386
 1764 0004 FFF7FEFF 		bl	UTIL_SEQ_WaitEvt
 1765              	.LVL147:
 625:Core/Src/app_entry.c ****   return;
 1766              		.loc 1 625 3 is_stmt 1 view .LVU387
 626:Core/Src/app_entry.c **** }
 1767              		.loc 1 626 1 is_stmt 0 view .LVU388
 1768 0008 08BD     		pop	{r3, pc}
 1769              		.cfi_endproc
 1770              	.LFE1285:
 1772              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1773              		.align	1
 1774              		.global	HAL_GPIO_EXTI_Callback
 1775              		.syntax unified
 1776              		.thumb
 1777              		.thumb_func
 1778              		.fpu fpv4-sp-d16
 1780              	HAL_GPIO_EXTI_Callback:
 1781              	.LVL148:
 1782              	.LFB1286:
 627:Core/Src/app_entry.c **** 
 628:Core/Src/app_entry.c **** /* USER CODE BEGIN FD_WRAP_FUNCTIONS */
 629:Core/Src/app_entry.c **** void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
 630:Core/Src/app_entry.c **** {
 1783              		.loc 1 630 1 is_stmt 1 view -0
 1784              		.cfi_startproc
 1785              		@ args = 0, pretend = 0, frame = 0
 1786              		@ frame_needed = 0, uses_anonymous_args = 0
 1787              		.loc 1 630 1 is_stmt 0 view .LVU390
 1788 0000 08B5     		push	{r3, lr}
 1789              	.LCFI29:
 1790              		.cfi_def_cfa_offset 8
 1791              		.cfi_offset 3, -8
 1792              		.cfi_offset 14, -4
 631:Core/Src/app_entry.c ****   switch (GPIO_Pin)
 1793              		.loc 1 631 3 is_stmt 1 view .LVU391
 1794 0002 0228     		cmp	r0, #2
 1795 0004 0AD0     		beq	.L94
 1796 0006 1028     		cmp	r0, #16
 1797 0008 02D0     		beq	.L95
 1798 000a 0128     		cmp	r0, #1
 1799 000c 03D0     		beq	.L99
 1800              	.LVL149:
 1801              	.L93:
 632:Core/Src/app_entry.c ****   {
 633:Core/Src/app_entry.c ****     case BUTTON_SW1_PIN:
 634:Core/Src/app_entry.c ****      APP_BLE_Key_Button1_Action();
 635:Core/Src/app_entry.c ****       break; 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 267


 636:Core/Src/app_entry.c **** 
 637:Core/Src/app_entry.c ****     case BUTTON_SW2_PIN:
 638:Core/Src/app_entry.c ****       APP_BLE_Key_Button2_Action();
 639:Core/Src/app_entry.c ****       break; 
 640:Core/Src/app_entry.c **** 
 641:Core/Src/app_entry.c ****     case BUTTON_SW3_PIN:
 642:Core/Src/app_entry.c ****       APP_BLE_Key_Button3_Action();
 643:Core/Src/app_entry.c ****       break;
 644:Core/Src/app_entry.c **** 
 645:Core/Src/app_entry.c ****     default:
 646:Core/Src/app_entry.c ****       break;
 647:Core/Src/app_entry.c **** 
 648:Core/Src/app_entry.c ****   }
 649:Core/Src/app_entry.c ****   return;
 650:Core/Src/app_entry.c **** }
 1802              		.loc 1 650 1 is_stmt 0 view .LVU392
 1803 000e 08BD     		pop	{r3, pc}
 1804              	.LVL150:
 1805              	.L95:
 634:Core/Src/app_entry.c ****       break; 
 1806              		.loc 1 634 6 is_stmt 1 view .LVU393
 1807 0010 FFF7FEFF 		bl	APP_BLE_Key_Button1_Action
 1808              	.LVL151:
 635:Core/Src/app_entry.c **** 
 1809              		.loc 1 635 7 view .LVU394
 1810 0014 FBE7     		b	.L93
 1811              	.LVL152:
 1812              	.L99:
 638:Core/Src/app_entry.c ****       break; 
 1813              		.loc 1 638 7 view .LVU395
 1814 0016 FFF7FEFF 		bl	APP_BLE_Key_Button2_Action
 1815              	.LVL153:
 639:Core/Src/app_entry.c **** 
 1816              		.loc 1 639 7 view .LVU396
 1817 001a F8E7     		b	.L93
 1818              	.LVL154:
 1819              	.L94:
 642:Core/Src/app_entry.c ****       break;
 1820              		.loc 1 642 7 view .LVU397
 1821 001c FFF7FEFF 		bl	APP_BLE_Key_Button3_Action
 1822              	.LVL155:
 643:Core/Src/app_entry.c **** 
 1823              		.loc 1 643 7 view .LVU398
 649:Core/Src/app_entry.c **** }
 1824              		.loc 1 649 3 view .LVU399
 1825 0020 F5E7     		b	.L93
 1826              		.cfi_endproc
 1827              	.LFE1286:
 1829              		.section	.rodata.__FUNCTION__.18763,"a"
 1830              		.align	2
 1831              		.set	.LANCHOR3,. + 0
 1834              	__FUNCTION__.18763:
 1835 0000 41505045 		.ascii	"APPE_SysUserEvtRx\000"
 1835      5F537973 
 1835      55736572 
 1835      45767452 
 1835      7800
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 268


 1836              		.section	.rodata.__FUNCTION__.18778,"a"
 1837              		.align	2
 1838              		.set	.LANCHOR1,. + 0
 1841              	__FUNCTION__.18778:
 1842 0000 41505045 		.ascii	"APPE_SysEvtError\000"
 1842      5F537973 
 1842      45767445 
 1842      72726F72 
 1842      00
 1843              		.section	.rodata.__FUNCTION__.18786,"a"
 1844              		.align	2
 1845              		.set	.LANCHOR2,. + 0
 1848              	__FUNCTION__.18786:
 1849 0000 41505045 		.ascii	"APPE_SysEvtReadyProcessing\000"
 1849      5F537973 
 1849      45767452 
 1849      65616479 
 1849      50726F63 
 1850              		.section	MB_MEM2,"aw"
 1851              		.align	2
 1852              		.set	.LANCHOR0,. + 0
 1855              	SystemCmdBuffer:
 1856 0000 00000000 		.space	267
 1856      00000000 
 1856      00000000 
 1856      00000000 
 1856      00000000 
 1857 010b 00       		.space	1
 1860              	BleSpareEvtBuffer:
 1861 010c 00000000 		.space	266
 1861      00000000 
 1861      00000000 
 1861      00000000 
 1861      00000000 
 1862 0216 0000     		.space	2
 1865              	SystemSpareEvtBuffer:
 1866 0218 00000000 		.space	266
 1866      00000000 
 1866      00000000 
 1866      00000000 
 1866      00000000 
 1867 0322 0000     		.space	2
 1870              	EvtPool:
 1871 0324 00000000 		.space	1340
 1871      00000000 
 1871      00000000 
 1871      00000000 
 1871      00000000 
 1872              		.text
 1873              	.Letext0:
 1874              		.file 10 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_d
 1875              		.file 11 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdin
 1876              		.file 12 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h
 1877              		.file 13 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types
 1878              		.file 14 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/incl
 1879              		.file 15 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.
 1880              		.file 16 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 269


 1881              		.file 17 "Drivers/CMSIS/Include/core_cm4.h"
 1882              		.file 18 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 1883              		.file 19 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 1884              		.file 20 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 1885              		.file 21 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 1886              		.file 22 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h"
 1887              		.file 23 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 1888              		.file 24 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 1889              		.file 25 "Drivers/BSP/P-NUCLEO-WB55.Nucleo/stm32wbxx_nucleo.h"
 1890              		.file 26 "Core/Inc/hw_if.h"
 1891              		.file 27 "Core/Inc/app_conf.h"
 1892              		.file 28 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 1893              		.file 29 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h"
 1894              		.file 30 "Utilities/sequencer/stm32_seq.h"
 1895              		.file 31 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h"
 1896              		.file 32 "Utilities/lpm/tiny_lpm/stm32_lpm.h"
 1897              		.file 33 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h"
 1898              		.file 34 "Middlewares/ST/STM32_WPAN/utilities/otp.h"
 1899              		.file 35 "STM32_WPAN/App/app_ble.h"
 1900              		.file 36 "Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h"
 1901              		.file 37 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdio.h"
 1902              		.file 38 "Core/Inc/app_debug.h"
 1903              		.file 39 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h"
 1904              		.file 40 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h"
 1905              		.file 41 "<built-in>"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 270


DEFINED SYMBOLS
                            *ABS*:0000000000000000 app_entry.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:18     .text.Reset_IPCC:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:25     .text.Reset_IPCC:0000000000000000 Reset_IPCC
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:148    .text.Reset_IPCC:0000000000000044 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:153    .text.Init_Rtc:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:159    .text.Init_Rtc:0000000000000000 Init_Rtc
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:215    .text.Init_Rtc:0000000000000018 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:220    .text.APPE_SysStatusNot:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:226    .text.APPE_SysStatusNot:0000000000000000 APPE_SysStatusNot
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:242    .text.Reset_BackupDomain:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:248    .text.Reset_BackupDomain:0000000000000000 Reset_BackupDomain
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:324    .text.Reset_Device:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:330    .text.Reset_Device:0000000000000000 Reset_Device
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:354    .text.Config_HSE:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:360    .text.Config_HSE:0000000000000000 Config_HSE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:408    .text.Config_HSE:0000000000000028 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:413    .text.SystemPower_Config:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:419    .text.SystemPower_Config:0000000000000000 SystemPower_Config
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:473    .text.SystemPower_Config:000000000000002c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:478    .text.Led_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:484    .text.Led_Init:0000000000000000 Led_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:518    .text.Button_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:524    .text.Button_Init:0000000000000000 Button_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:557    .text.appe_Tl_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:563    .text.appe_Tl_Init:0000000000000000 appe_Tl_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:634    .text.appe_Tl_Init:0000000000000048 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1026   .text.APPE_SysUserEvtRx:0000000000000000 APPE_SysUserEvtRx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:642    .rodata.APPE_SysEvtError.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:659    .text.APPE_SysEvtError:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:665    .text.APPE_SysEvtError:0000000000000000 APPE_SysEvtError
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:754    .text.APPE_SysEvtError:000000000000005c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:764    .rodata.APPE_SysEvtReadyProcessing.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:777    .text.APPE_SysEvtReadyProcessing:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:783    .text.APPE_SysEvtReadyProcessing:0000000000000000 APPE_SysEvtReadyProcessing
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:977    .text.APPE_SysEvtReadyProcessing:00000000000000c4 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:989    .rodata.APPE_SysUserEvtRx.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1020   .text.APPE_SysUserEvtRx:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1128   .text.APPE_SysUserEvtRx:0000000000000092 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1136   .text.APPE_SysUserEvtRx:000000000000009a $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1292   .text.APPE_SysUserEvtRx:000000000000016c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1308   .text.MX_APPE_Config:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1315   .text.MX_APPE_Config:0000000000000000 MX_APPE_Config
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1346   .text.MX_APPE_Config:0000000000000014 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1351   .text.Init_Smps:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1358   .text.Init_Smps:0000000000000000 Init_Smps
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1372   .text.Init_Exti:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1379   .text.Init_Exti:0000000000000000 Init_Exti
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1407   .text.Init_Exti:000000000000000c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1412   .text.System_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1418   .text.System_Init:0000000000000000 System_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1443   .text.MX_APPE_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1450   .text.MX_APPE_Init:0000000000000000 MX_APPE_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1495   .text.MX_APPE_Init:000000000000002c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1500   .text.HAL_Delay:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1507   .text.HAL_Delay:0000000000000000 HAL_Delay
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1586   .text.HAL_Delay:0000000000000034 $d
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 271


/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1591   .text.MX_APPE_Process:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1598   .text.MX_APPE_Process:0000000000000000 MX_APPE_Process
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1619   .text.UTIL_SEQ_Idle:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1626   .text.UTIL_SEQ_Idle:0000000000000000 UTIL_SEQ_Idle
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1640   .text.UTIL_SEQ_EvtIdle:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1647   .text.UTIL_SEQ_EvtIdle:0000000000000000 UTIL_SEQ_EvtIdle
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1673   .text.shci_notify_asynch_evt:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1680   .text.shci_notify_asynch_evt:0000000000000000 shci_notify_asynch_evt
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1707   .text.shci_cmd_resp_release:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1714   .text.shci_cmd_resp_release:0000000000000000 shci_cmd_resp_release
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1740   .text.shci_cmd_resp_wait:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1747   .text.shci_cmd_resp_wait:0000000000000000 shci_cmd_resp_wait
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1773   .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1780   .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1830   .rodata.__FUNCTION__.18763:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1834   .rodata.__FUNCTION__.18763:0000000000000000 __FUNCTION__.18763
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1837   .rodata.__FUNCTION__.18778:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1841   .rodata.__FUNCTION__.18778:0000000000000000 __FUNCTION__.18778
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1844   .rodata.__FUNCTION__.18786:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1848   .rodata.__FUNCTION__.18786:0000000000000000 __FUNCTION__.18786
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1851   MB_MEM2:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1855   MB_MEM2:0000000000000000 SystemCmdBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1860   MB_MEM2:000000000000010c BleSpareEvtBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1865   MB_MEM2:0000000000000218 SystemSpareEvtBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s:1870   MB_MEM2:0000000000000324 EvtPool

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
OTP_Read
UTIL_LPM_Init
HAL_PWREx_EnableVddUSB
BSP_LED_Init
BSP_LED_On
BSP_PB_Init
TL_Init
UTIL_SEQ_RegTask
shci_init
TL_MM_Init
TL_Enable
shci_user_evt_proc
DbgTraceGetFileName
printf
puts
APPD_EnableCPU2
SHCI_C2_Config
APP_BLE_Init
UTIL_LPM_SetOffMode
SHCI_GetWirelessFwInfo
HW_TS_Init
APPD_Init
hrtc
HAL_GetTick
HAL_GetTickFreq
UTIL_SEQ_Run
UTIL_SEQ_SetTask
UTIL_SEQ_SetEvt
UTIL_SEQ_WaitEvt
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccY3PP5W.s 			page 272


APP_BLE_Key_Button1_Action
APP_BLE_Key_Button2_Action
APP_BLE_Key_Button3_Action
