
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-init backannotation_inn.tcl 
Date:		Sun Feb  6 17:03:22 2022
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_31852_localhost.localdomain_isa16_2021_2022_6ZF9ZQ.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "backannotation_inn.tcl" ...
Suppress "**WARN ..." messages.
Loading view definition file from ./riscv_lite.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.04min, real=0.17min, mem=26.2M, fe_cpu=0.43min, fe_real=2.18min, fe_mem=513.3M) ***
*** Netlist is unique.
Loading preference file ./riscv_lite.enc.dat/gui.pref.tcl ...
Delete all existing relative floorplan constraints.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
source ./riscv_lite.enc.dat/riscv_lite_power_constraints.tcl
'set_default_switching_activity' finished successfully.
Extraction called for design 'riscv_lite' of instances=23195 and nets=7917 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design riscv_lite.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_31852_localhost.localdomain_isa16_2021_2022_6ZF9ZQ/riscv_lite_31852_o0rU6y.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 752.2M)
Extracted 10.0012% (CPU Time= 0:00:00.3  MEM= 810.2M)
Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 811.2M)
Extracted 30.0016% (CPU Time= 0:00:00.4  MEM= 812.2M)
Extracted 40.0018% (CPU Time= 0:00:00.5  MEM= 813.2M)
Extracted 50.002% (CPU Time= 0:00:00.6  MEM= 814.2M)
Extracted 60.0012% (CPU Time= 0:00:00.8  MEM= 816.2M)
Extracted 70.0014% (CPU Time= 0:00:00.9  MEM= 817.2M)
Extracted 80.0016% (CPU Time= 0:00:01.1  MEM= 818.2M)
Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 819.2M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 826.2M)
Number of Extracted Resistors     : 152328
Number of Extracted Ground Cap.   : 159961
Number of Extracted Coupling Cap. : 247968
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 810.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:10.0  MEM: 810.188M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 810.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 810.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:01.5  MEM= 810.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 810.2M)
'set_default_switching_activity' finished successfully.
'read_activity_file' finished successfully.

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: riscv_lite
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=810.188)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 9140
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7917,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1057.32 CPU=0:00:06.6 REAL=0:00:29.0)
End delay calculation (fullDC). (MEM=959.945 CPU=0:00:07.5 REAL=0:00:33.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 959.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 959.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=967.992)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 9140. 
Total number of fetched objects 9140
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7917,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=935.988 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=935.988 CPU=0:00:00.3 REAL=0:00:01.0)
Load RC corner of view MyAnView

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=699.39MB/699.39MB)

Begin Processing Timing Window Data for Power Calculation

MY_CLK(280.899MHz) CK: assigning clock MY_CLK to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=701.27MB/701.27MB)

Parsing VCD file ../vcd/pro_version/riscv_lite_inn.vcd

Starting Reading VCD variables
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT)
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 10%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 20%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 30%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 40%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 50%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 60%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 70%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 80%
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT): 90%

Finished Reading VCD variables
2022-Feb-06 17:06:50 (2022-Feb-06 16:06:50 GMT)
** WARN:  (VOLTUS_POWR-1784): Existing clock frequency 280.899MHz is being overwritten with 250MHz on clock rooted on net
'clk'
from VCD file. If intent is to calculate static power using original clock frequency, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

   With this vcd command,  261107 value changes and 1.203e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
../vcd/pro_version/riscv_lite_inn.vcd
  Names in file that matched to design   : 7862/7883
  Annotation coverage for this file      : 7862/7862 = 100%

  21 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 7862/7862 = 100%
  Percent of VCD annotated nets with zero toggles: 4144/7862 = 52.7092%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=721.84MB/721.84MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT)
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 10%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 20%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 30%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 40%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 50%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 60%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 70%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 80%
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT): 90%

Finished Levelizing
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT)

Starting Activity Propagation
2022-Feb-06 17:06:52 (2022-Feb-06 16:06:52 GMT)

Finished Activity Propagation
2022-Feb-06 17:06:56 (2022-Feb-06 16:06:56 GMT)

Activity annotation summary:
        Primary Inputs : 66/66 = 100%
          Flop outputs : 1489/1489 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 7862/7862 = 100%

Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:05, mem(process/total)=722.03MB/722.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Feb-06 17:06:56 (2022-Feb-06 16:06:56 GMT)
 ... Calculating switching power
2022-Feb-06 17:06:57 (2022-Feb-06 16:06:57 GMT): 10%
2022-Feb-06 17:06:57 (2022-Feb-06 16:06:57 GMT): 20%
2022-Feb-06 17:06:57 (2022-Feb-06 16:06:57 GMT): 30%
2022-Feb-06 17:06:58 (2022-Feb-06 16:06:58 GMT): 40%
2022-Feb-06 17:06:58 (2022-Feb-06 16:06:58 GMT): 50%
 ... Calculating internal and leakage power
2022-Feb-06 17:07:01 (2022-Feb-06 16:07:01 GMT): 60%
2022-Feb-06 17:07:05 (2022-Feb-06 16:07:05 GMT): 70%
2022-Feb-06 17:07:07 (2022-Feb-06 16:07:07 GMT): 80%
2022-Feb-06 17:07:11 (2022-Feb-06 16:07:11 GMT): 90%

Finished Calculating power
2022-Feb-06 17:07:14 (2022-Feb-06 16:07:14 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:17, mem(process/total)=722.40MB/722.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=722.40MB/722.40MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:24, mem(process/total)=722.45MB/722.45MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.02149265 	   70.7961%
Total Switching Power:       0.93855993 	   21.9912%
Total Leakage Power:         0.30782788 	    7.2127%
Total Power:                 4.26788043
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total)=722.73MB/722.73MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:05,
mem(process/total)=722.74MB/722.74MB)

Output file is .//riscv_lite.rpt
Load RC corner of view MyAnView
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.02149265 	   70.7961%
Total Switching Power:       0.93855993 	   21.9912%
Total Leakage Power:         0.30782788 	    7.2127%
Total Power:                 4.26788043
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:03,
mem(process/total)=722.98MB/722.98MB)


Output file is powerReports/pro_version/riscv_lite

*** Memory Usage v#1 (Current mem = 874.488M, initial mem = 179.684M) ***
*** Message Summary: 24 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:51.2, real=0:04:02, mem=874.5M) ---

