if {![file exists "D:/RTL_FPGA/VERILOG/aula18_clah/sim_carry_look_ahead/sim_carry_look_ahead.mpf"]} { 
	project new "D:/RTL_FPGA/VERILOG/aula18_clah/sim_carry_look_ahead" sim_carry_look_ahead
	project addfile "D:/RTL_FPGA/VERILOG/aula18_clah/somador_carry_look_ahead_param.v"
	project addfile "D:/RTL_FPGA/VERILOG/aula18_clah/carry_look_ahead_adder_tf.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/RTL_FPGA/VERILOG/aula18_clah  -work work  "D:/RTL_FPGA/VERILOG/aula18_clah/somador_carry_look_ahead_param.v"
	vlog  +incdir+D:/RTL_FPGA/VERILOG/aula18_clah  -work work  "D:/RTL_FPGA/VERILOG/aula18_clah/carry_look_ahead_adder_tf.v"
} else {
	project open "D:/RTL_FPGA/VERILOG/aula18_clah/sim_carry_look_ahead/sim_carry_look_ahead"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  carry_look_ahead_adder_tb
view wave
add wave /*
run 1000ns
