Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b84f4f6d687e4f41bc78eb9c1cc7dbfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AD4030_FSM_tb_behav xil_defaultlib.AD4030_FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
