<stg><name>insertChecksum</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:20 %specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln363"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:21 %ic_wordCount_V_load = load i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="ic_wordCount_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
entry:22 %streamSource_V_1_load = load i1 %streamSource_V_1

]]></Node>
<StgValue><ssdm name="streamSource_V_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:23 %switch_ln372 = switch i16 %ic_wordCount_V_load, void, i16 0, void, i16 2, void

]]></Node>
<StgValue><ssdm name="switch_ln372"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln135 = br i1 %streamSource_V_1_load, void %V.i3156.case.0.i, void %V.i3156.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
V.i3156.case.0.i:0 %tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
V.i3156.case.0.i:1 %br_ln135 = br void %V.i3156.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
V.i3156.case.1.i:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
V.i3156.case.1.i:1 %br_ln135 = br void %V.i3156.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i3156.exit.i:0 %empty = phi i1 %tmp_3_i, void %V.i3156.case.0.i, i1 %tmp_2_i, void %V.i3156.case.1.i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i3156.exit.i:1 %br_ln389 = br i1 %empty, void %V.i3156.exit._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln135 = br i1 %streamSource_V_1_load, void %V.i2858.case.0.i, void %V.i2858.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i2858.case.0.i:0 %tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
V.i2858.case.0.i:1 %br_ln135 = br void %V.i2858.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i2858.case.1.i:0 %tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
V.i2858.case.1.i:1 %br_ln135 = br void %V.i2858.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i2858.exit.i:0 %empty_38 = phi i1 %tmp_5_i, void %V.i2858.case.0.i, i1 %tmp_4_i, void %V.i2858.case.1.i

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i2858.exit.i:1 %br_ln389 = br i1 %empty_38, void %V.i3156.exit._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln144 = br i1 %streamSource_V_1_load, void %V.i2858.case.011.i, void %V.i2858.case.112.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i2858.case.011.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i2858.case.011.i:1 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
V.i2858.case.011.i:2 %br_ln144 = br void %V.i2858.exit10.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i2858.case.112.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i2858.case.112.i:1 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
V.i2858.case.112.i:2 %br_ln144 = br void %V.i2858.exit10.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i2858.exit10.i:8 %store_ln885 = store i16 3, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
V.i3156.exit._crit_edge.i:0 %br_ln396 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:1 %tmp_i_37 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln379 = or i1 %tmp_i, i1 %tmp_i_37

]]></Node>
<StgValue><ssdm name="or_ln379"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln379 = br i1 %or_ln379, void %.loopexit137.i, void

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %xor_ln318 = xor i1 %tmp_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln380 = store i1 %xor_ln318, i1 %streamSource_V_1

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln144 = br i1 %tmp_i, void %V.i.i4567.case.1.i, void %V.i.i4567.case.0.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i.i4567.case.1.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
V.i.i4567.case.1.i:1 %br_ln144 = br void %V.i.i4567.exit.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i.i4567.case.0.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
V.i.i4567.case.0.i:1 %br_ln144 = br void %V.i.i4567.exit.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i.i4567.exit.i:2 %store_ln885 = store i16 1, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.loopexit137.i:0 %br_ln387 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln135 = br i1 %streamSource_V_1_load, void %V.i871.case.0.i, void %V.i871.case.1.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
V.i871.case.0.i:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
V.i871.case.0.i:1 %br_ln135 = br void %V.i871.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
V.i871.case.1.i:0 %tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
V.i871.case.1.i:1 %br_ln135 = br void %V.i871.exit.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i871.exit.i:0 %empty_39 = phi i1 %tmp_1_i, void %V.i871.case.0.i, i1 %tmp_9_i, void %V.i871.case.1.i

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i871.exit.i:1 %br_ln398 = br i1 %empty_39, void %V.i871.exit._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln144 = br i1 %streamSource_V_1_load, void %V.i871.case.018.i, void %V.i871.case.119.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i871.case.018.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
V.i871.case.018.i:1 %br_ln144 = br void %V.i871.exit17.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
V.i871.case.119.i:0 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams

]]></Node>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
V.i871.case.119.i:1 %br_ln144 = br void %V.i871.exit17.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
V.i871.exit17.i:0 %p_09 = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1, void %V.i871.case.018.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1, void %V.i871.case.119.i

]]></Node>
<StgValue><ssdm name="p_09"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
V.i871.exit17.i:1 %inputWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_09, i32 72

]]></Node>
<StgValue><ssdm name="inputWord_last_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i871.exit17.i:3 %add_ln885 = add i16 %ic_wordCount_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
V.i871.exit17.i:4 %select_ln401 = select i1 %inputWord_last_V, i16 0, i16 %add_ln885

]]></Node>
<StgValue><ssdm name="select_ln401"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i871.exit17.i:5 %store_ln402 = store i16 %select_ln401, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
V.i871.exit._crit_edge.i:0 %br_ln406 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
V.i2858.exit10.i:0 %phi_ln144 = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2, void %V.i2858.case.011.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2, void %V.i2858.case.112.i

]]></Node>
<StgValue><ssdm name="phi_ln144"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i2858.exit10.i:1 %tmp_11 = phi i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read, void %V.i2858.case.011.i, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read, void %V.i2858.case.112.i

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="128">
<![CDATA[
V.i2858.exit10.i:2 %p_Val2_s = trunc i128 %phi_ln144

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
V.i2858.exit10.i:3 %p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %tmp_11, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
V.i2858.exit10.i:4 %tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %phi_ln144, i32 64, i32 72

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="73" op_0_bw="73" op_1_bw="9" op_2_bw="64">
<![CDATA[
V.i2858.exit10.i:5 %tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp_1, i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="73">
<![CDATA[
V.i2858.exit10.i:6 %zext_ln173 = zext i73 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
V.i2858.exit10.i:7 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="empty" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
V.i2858.exit10.i:9 %br_ln395 = br void %V.i3156.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
V.i.i4567.exit.i:0 %tmp = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read, void %V.i.i4567.case.0.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read, void %V.i.i4567.case.1.i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
V.i.i4567.exit.i:1 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %tmp

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
V.i.i4567.exit.i:3 %br_ln384 = br void %.loopexit137.i

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
V.i871.exit17.i:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %p_09

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
V.i871.exit17.i:6 %br_ln405 = br void %V.i871.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
insertChecksum.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
