

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 20:43:15 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+---------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|  C Type |
+------------------------+-----+-----+---------+--------------+---------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_AWADDR   |  in |    5|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_ARADDR   |  in |    5|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | pointer |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | pointer |
+------------------------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (localFull_load)
	3  / (!localFull_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (localFull_load) | (localFull_load_1)
	3  / (!localFull_load & !localFull_load_1)
6 --> 
	8  / (localEmpty_load)
	7  / (!localEmpty_load)
7 --> 
	8  / true
8 --> 
	9  / (localEmpty_load) | (localEmpty_load_1)
	7  / (!localEmpty_load & !localEmpty_load_1)
9 --> 
	11  / (localFull_load_2)
	10  / (!localFull_load_2)
10 --> 
	11  / true
11 --> 
	12  / (!localFull_load_2 & !localFull_load_3)
	13  / (localFull_load_2) | (localFull_load_3)
12 --> 
	10  / true
13 --> 
	17  / (localEmpty_load_2)
	14  / (!localEmpty_load_2)
14 --> 
	15  / true
15 --> 
	16  / (!localEmpty_load_3)
	17  / (localEmpty_load_3)
16 --> 
	14  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.52ns
ST_1: localFull [1/1] 0.00ns
:9  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:10  %localEmpty = alloca i1, align 1

ST_1: full_read [1/1] 0.00ns
:24  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_21 [1/1] 1.52ns
:25  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.57ns
ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_2: stg_23 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_2: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_2: stg_25 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_2: stg_26 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_2: stg_27 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !27

ST_2: stg_28 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !31

ST_2: stg_29 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !35

ST_2: stg_30 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_2: stg_31 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_36 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_39 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_40 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: tmp_4 [1/1] 0.00ns
:21  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

ST_2: stg_42 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 [1/1] 0.00ns
:23  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: localFull_load [1/1] 0.00ns
:26  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_45 [1/1] 0.00ns
:27  br i1 %localFull_load, label %.preheader, label %.preheader93

ST_2: stg_46 [1/1] 0.00ns
.preheader93:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_47 [1/1] 0.00ns
.preheader93:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_48 [1/1] 1.57ns
.preheader93:2  br label %2


 <State 3>: 0.00ns
ST_3: stg_49 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: full_read_1 [1/1] 0.00ns
:4  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_3: stg_51 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_1)


 <State 4>: 1.52ns
ST_4: localFull_1 [1/1] 0.00ns
:7  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_53 [1/1] 1.52ns
:8  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 5>: 2.44ns
ST_5: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %1 ], [ 1, %.preheader93 ]

ST_5: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ %tmp, %1 ], [ 0, %.preheader93 ]

ST_5: stg_56 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_5: stg_57 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_5: localFull_load_1 [1/1] 0.00ns
:9  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_5: i [1/1] 2.44ns
:10  %i = add nsw i32 %i_reg2mem, 1

ST_5: stg_60 [1/1] 0.00ns
:11  br i1 %localFull_load_1, label %.preheader, label %1

ST_5: stg_61 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_5: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_5: stg_63 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_5: stg_64 [1/1] 0.00ns
:3  br label %2

ST_5: last [1/1] 0.00ns
.preheader:0  %last = alloca i32, align 4

ST_5: stg_66 [1/1] 1.57ns
.preheader:1  store i32 0, i32* %last, align 4

ST_5: stg_67 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_68 [1/1] 0.00ns
.preheader:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: localEmpty_1 [1/1] 0.00ns
.preheader:5  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_5: stg_70 [1/1] 1.52ns
.preheader:6  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 6>: 1.57ns
ST_6: last_load [1/1] 0.00ns
.preheader:2  %last_load = load i32* %last, align 4

ST_6: localEmpty_load [1/1] 0.00ns
.preheader:7  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_6: stg_73 [1/1] 1.30ns
.preheader:8  br i1 %localEmpty_load, label %.loopexit91, label %3

ST_6: stg_74 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: stg_75 [1/1] 1.57ns
:1  br label %5


 <State 7>: 2.52ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %3 ], [ %i_1_reg2mem, %4 ]

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_3 [1/1] 2.52ns
:6  %tmp_3 = icmp eq i32 %tmp_2, %op2_assign_reg2mem

ST_7: localEmpty_2 [1/1] 0.00ns
:10  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_82 [1/1] 1.52ns
:11  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 8>: 2.67ns
ST_8: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ true, %3 ], [ %result_1_s, %4 ]

ST_8: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %3 ], [ %i_s, %4 ]

ST_8: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_3, %result_1_reg2mem

ST_8: priorityIn_V_read_1 [1/1] 0.00ns
:8  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_8: stg_87 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_1)

ST_8: localEmpty_load_1 [1/1] 0.00ns
:12  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_8: i_s [1/1] 2.44ns
:13  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_8: stg_90 [1/1] 1.30ns
:14  br i1 %localEmpty_load_1, label %.loopexit91, label %4

ST_8: stg_91 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_8: stg_92 [1/1] 0.00ns
:1  br label %5

ST_8: stg_93 [1/1] 0.00ns
.loopexit91:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_94 [1/1] 0.00ns
.loopexit91:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: localFull_2 [1/1] 0.00ns
.loopexit91:3  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_8: stg_96 [1/1] 1.52ns
.loopexit91:4  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 9>: 1.57ns
ST_9: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit91:0  %result_1_reg2mem_1 = phi i1 [ true, %.preheader ], [ %result_1_s, %5 ]

ST_9: localFull_load_2 [1/1] 0.00ns
.loopexit91:5  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_9: stg_99 [1/1] 0.00ns
.loopexit91:6  br i1 %localFull_load_2, label %.loopexit90, label %6

ST_9: stg_100 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_9: stg_101 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_9: stg_102 [1/1] 1.57ns
:2  br label %8


 <State 10>: 1.52ns
ST_10: stg_103 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: localFull_3 [1/1] 0.00ns
:4  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_10: stg_105 [1/1] 1.52ns
:5  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 11>: 2.44ns
ST_11: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %6 ], [ %i_1, %7 ]

ST_11: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ 5, %6 ], [ %tmp_1, %7 ]

ST_11: stg_108 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_11: localFull_load_3 [1/1] 0.00ns
:6  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_11: i_1 [1/1] 2.44ns
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_11: stg_111 [1/1] 0.00ns
:8  br i1 %localFull_load_3, label %.loopexit90, label %7

ST_11: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_11: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_11: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: stg_115 [1/1] 0.00ns
.loopexit90:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_116 [1/1] 0.00ns
.loopexit90:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_11: localEmpty_3 [1/1] 0.00ns
.loopexit90:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_11: stg_118 [1/1] 1.52ns
.loopexit90:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 12>: 2.39ns
ST_12: stg_119 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_12: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_12: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_12: stg_122 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_12: stg_123 [1/1] 0.00ns
:6  br label %8


 <State 13>: 6.55ns
ST_13: localEmpty_load_2 [1/1] 0.00ns
.loopexit90:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_13: stg_125 [1/1] 1.30ns
.loopexit90:5  br i1 %localEmpty_load_2, label %.loopexit92, label %9

ST_13: stg_126 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_13: priorityIn_V_read_2 [1/1] 0.00ns
:1  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: tmp_1_cast [1/1] 0.00ns
:2  %tmp_1_cast = zext i4 %priorityIn_V_read_2 to i32

ST_13: ult [1/1] 2.52ns
:3  %ult = icmp ult i32 %tmp_1_cast, %last_load

ST_13: rev1 [1/1] 1.37ns
:4  %rev1 = xor i1 %ult, true

ST_13: p_result_s [1/1] 1.37ns
:5  %p_result_s = and i1 %rev1, %result_1_reg2mem_1

ST_13: stg_132 [1/1] 1.30ns
:6  br label %11


 <State 14>: 1.52ns
ST_14: stg_133 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: priorityIn_V_read_3 [1/1] 0.00ns
:2  %priorityIn_V_read_3 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: stg_135 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_3)

ST_14: localEmpty_4 [1/1] 0.00ns
:6  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_14: stg_137 [1/1] 1.52ns
:7  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 15>: 1.57ns
ST_15: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %p_result_s, %9 ], [ %p_result_1, %10 ]

ST_15: priorityIn_V_read_4 [1/1] 0.00ns
:4  %priorityIn_V_read_4 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_15: last_1 [1/1] 0.00ns
:5  %last_1 = zext i4 %priorityIn_V_read_4 to i32

ST_15: localEmpty_load_3 [1/1] 0.00ns
:8  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_15: stg_142 [1/1] 0.00ns
:9  br i1 %localEmpty_load_3, label %.loopexit, label %10

ST_15: stg_143 [1/1] 1.57ns
.loopexit:0  store i32 %last_1, i32* %last, align 4

ST_15: stg_144 [1/1] 1.30ns
.loopexit:1  br label %.loopexit92


 <State 16>: 4.62ns
ST_16: stg_145 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_16: priorityIn_V_read_5 [1/1] 0.00ns
:1  %priorityIn_V_read_5 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_16: ult1 [1/1] 1.88ns
:2  %ult1 = icmp ult i4 %priorityIn_V_read_5, %priorityIn_V_read_4

ST_16: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult1, true

ST_16: p_result_1 [1/1] 1.37ns
:4  %p_result_1 = and i1 %rev, %p_result_3_reg2mem

ST_16: stg_150 [1/1] 0.00ns
:5  br label %11


 <State 17>: 0.00ns
ST_17: result_3_reg2mem [1/1] 0.00ns
.loopexit92:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit90 ], [ %p_result_3_reg2mem, %.loopexit ]

ST_17: stg_152 [1/1] 0.00ns
.loopexit92:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: stg_153 [1/1] 0.00ns
.loopexit92:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_17: empty_3 [1/1] 0.00ns
.loopexit92:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_17: empty_4 [1/1] 0.00ns
.loopexit92:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_4)

ST_17: stg_156 [1/1] 0.00ns
.loopexit92:5  ret i1 %result_3_reg2mem



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
