# RTL-level datapath of a 5-stage pipelined RISC-V processor.
RTL-level datapath of a 5-stage pipelined processor illustrating stage partitioning, pipeline registers, control signal propagation, ALU execution, memory access, and branch resolution.

<img width="986" height="530" alt="IoHIM" src="https://github.com/user-attachments/assets/44865e82-820d-49ca-b211-7d2bf525d1f9" />

<img width="1245" height="739" alt="pipelineimg" src="https://github.com/user-attachments/assets/4830a462-bb2e-42ef-82a3-c532599ef532" />

# Simulation on ModelSim
<img width="1890" height="788" alt="image" src="https://github.com/user-attachments/assets/4d4c63fe-31f0-4bb9-b74d-1d5f87392a24" />

# Quartus Synthesis Results
<img width="1223" height="784" alt="image" src="https://github.com/user-attachments/assets/8206efe9-233e-4529-ad9d-0f28e09b6d07" />

# Timing Analysis Results (OpenLane Flow)
<img width="1364" height="380" alt="image" src="https://github.com/user-attachments/assets/5b0c12b0-0893-40b7-b26c-7021a27a1b20" />
