\hypertarget{struct_t_p_i___type}{}\section{T\+P\+I\+\_\+\+Type Struct Reference}
\label{struct_t_p_i___type}\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a1aa8bba158b6ac122676301f17a362d9}{S\+S\+P\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}{C\+S\+P\+SR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_aa57754b8f88bb376d184aaf6fe74f391}\label{struct_t_p_i___type_aa57754b8f88bb376d184aaf6fe74f391}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}{A\+C\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a4d91e8d0f8791a2d137be359e6ca669f}\label{struct_t_p_i___type_a4d91e8d0f8791a2d137be359e6ca669f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}{S\+P\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_ad34dc93fd7d41ef2c3365292cc8a178d}\label{struct_t_p_i___type_ad34dc93fd7d41ef2c3365292cc8a178d}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}{F\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}{F\+F\+CR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}{F\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a650f89ad335eff97db39beae568590a3}\label{struct_t_p_i___type_a650f89ad335eff97db39beae568590a3}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}759\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}{T\+R\+I\+G\+G\+ER}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}{F\+I\+F\+O0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a1defe18fe95571e383d754b13d3f6c51}\label{struct_t_p_i___type_a1defe18fe95571e383d754b13d3f6c51}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}{I\+T\+A\+T\+B\+C\+T\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}{F\+I\+F\+O1}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}{I\+T\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_ae024db200dd6038b38de69abd513f40c}\label{struct_t_p_i___type_ae024db200dd6038b38de69abd513f40c}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}{C\+L\+A\+I\+M\+S\+ET}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}{C\+L\+A\+I\+M\+C\+LR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a49f51f1c090eb2cda74363bbfc3b385b}\label{struct_t_p_i___type_a49f51f1c090eb2cda74363bbfc3b385b}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}{D\+E\+V\+ID}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}{D\+E\+V\+T\+Y\+PE}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}\label{struct_t_p_i___type_a49a770cf0b7ec970f919f8ac22634fff}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!A\+C\+PR@{A\+C\+PR}}
\index{A\+C\+PR@{A\+C\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+PR}{ACPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}\label{struct_t_p_i___type_a1f74caab7b0a7afa848c63ce8ebc6a6f}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}}
\index{C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+C\+LR}{CLAIMCLR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \mbox{\Hypertarget{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}\label{struct_t_p_i___type_a974d17c9a0b0b1b894e9707d158b0fbe}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}}
\index{C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+S\+ET}{CLAIMSET}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set \mbox{\Hypertarget{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}\label{struct_t_p_i___type_abf4a378b17278d98d2a5f9315fce7a5e}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+S\+P\+SR@{C\+S\+P\+SR}}
\index{C\+S\+P\+SR@{C\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+S\+P\+SR}{CSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}\label{struct_t_p_i___type_aaed316dacef669454fa035e04ee90eca}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+ID@{D\+E\+V\+ID}}
\index{D\+E\+V\+ID@{D\+E\+V\+ID}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+ID}{DEVID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \mbox{\Hypertarget{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}\label{struct_t_p_i___type_a81f643aff0e4bed2638a618e2b1fd3bb}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}}
\index{D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+T\+Y\+PE}{DEVTYPE}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE \mbox{\Hypertarget{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}\label{struct_t_p_i___type_afe3ca1410c32188d26be24c4ee9e180c}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+CR@{F\+F\+CR}}
\index{F\+F\+CR@{F\+F\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+CR}{FFCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}\label{struct_t_p_i___type_a2a049b49e9da6772d38166397ce8fc70}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+SR@{F\+F\+SR}}
\index{F\+F\+SR@{F\+F\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+SR}{FFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}\label{struct_t_p_i___type_ace73d78eff029b698e11cd5cf3efaf94}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O0@{F\+I\+F\+O0}}
\index{F\+I\+F\+O0@{F\+I\+F\+O0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O0}{FIFO0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}\label{struct_t_p_i___type_abad7737b3d46cc6d4813d37171d29745}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O1@{F\+I\+F\+O1}}
\index{F\+I\+F\+O1@{F\+I\+F\+O1}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O1}{FIFO1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}\label{struct_t_p_i___type_a36370b2b0879b7b497f6dd854ba02873}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+S\+CR@{F\+S\+CR}}
\index{F\+S\+CR@{F\+S\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+S\+CR}{FSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}\label{struct_t_p_i___type_a9954c088735caa505adc113f6c64d812}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R0}{ITATBCTR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \mbox{\Hypertarget{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}\label{struct_t_p_i___type_a97fb8816ad001f4910de095aa17d9db5}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R2}{ITATBCTR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}\label{struct_t_p_i___type_ae6b7f224b1c19c636148f991cc8db611}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}}
\index{I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+C\+T\+RL}{ITCTRL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}\label{struct_t_p_i___type_ae9673e1acb75a46ed9852fd7a557cb7d}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+P\+PR@{S\+P\+PR}}
\index{S\+P\+PR@{S\+P\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+P\+PR}{SPPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{struct_t_p_i___type_a1aa8bba158b6ac122676301f17a362d9}\label{struct_t_p_i___type_a1aa8bba158b6ac122676301f17a362d9}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+S\+P\+SR@{S\+S\+P\+SR}}
\index{S\+S\+P\+SR@{S\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+S\+P\+SR}{SSPSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}\label{struct_t_p_i___type_a5590387d8f44b477fd69951a737b0d7e}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}}
\index{T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+R\+I\+G\+G\+ER}{TRIGGER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
