{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596246974304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596246974304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 22:56:14 2020 " "Processing started: Fri Jul 31 22:56:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596246974304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246974304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_operations -c simple_operations " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_operations -c simple_operations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246974304 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1596246974570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981580 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246981580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "../ieee_proposed/fixed_float_types_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246981581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_operations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_operations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_operations-bhv " "Found design unit 1: simple_operations-bhv" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981583 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_operations " "Found entity 1: simple_operations" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246981583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_components " "Found design unit 1: uart_components" {  } { { "../rna_library/uart_components.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/rna_library/uart_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246981585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_operations " "Elaborating entity \"simple_operations\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596246981620 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596246981621 "|simple_operations"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596246981621 "|simple_operations"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596246981621 "|simple_operations"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "uart_rx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981653 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596246981653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver\"" {  } { { "simple_operations.vhd" "receiver" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596246981654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "uart_tx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981662 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596246981662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "simple_operations.vhd" "transmitter" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596246981663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-bhv " "Found design unit 1: fifo-bhv" {  } { { "fifo.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981672 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596246981672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596246981672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_rx " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_rx\"" {  } { { "simple_operations.vhd" "fifo_rx" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596246981673 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fifo:fifo_rx\|r_fifo_data " "RAM logic \"fifo:fifo_rx\|r_fifo_data\" is uninferred due to inappropriate RAM size" {  } { { "fifo.vhd" "r_fifo_data" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1596246981895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fifo:fifo_tx\|r_fifo_data " "RAM logic \"fifo:fifo_tx\|r_fifo_data\" is uninferred due to inappropriate RAM size" {  } { { "fifo.vhd" "r_fifo_data" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1596246981895 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1596246981895 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1596246981896 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1596246981896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_full GND " "Pin \"o_fifo_rx_full\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[0\] GND " "Pin \"o_fifo_rx_rd_data\[0\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[1\] GND " "Pin \"o_fifo_rx_rd_data\[1\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[2\] GND " "Pin \"o_fifo_rx_rd_data\[2\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[3\] GND " "Pin \"o_fifo_rx_rd_data\[3\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[4\] GND " "Pin \"o_fifo_rx_rd_data\[4\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[5\] GND " "Pin \"o_fifo_rx_rd_data\[5\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[6\] GND " "Pin \"o_fifo_rx_rd_data\[6\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_rd_data\[7\] GND " "Pin \"o_fifo_rx_rd_data\[7\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_rd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_rx_empty VCC " "Pin \"o_fifo_rx_empty\" is stuck at VCC" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_rx_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[0\] GND " "Pin \"o_fifo_tx_rd_data\[0\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[1\] GND " "Pin \"o_fifo_tx_rd_data\[1\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[2\] GND " "Pin \"o_fifo_tx_rd_data\[2\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[3\] GND " "Pin \"o_fifo_tx_rd_data\[3\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[4\] GND " "Pin \"o_fifo_tx_rd_data\[4\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[5\] GND " "Pin \"o_fifo_tx_rd_data\[5\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[6\] GND " "Pin \"o_fifo_tx_rd_data\[6\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo_tx_rd_data\[7\] GND " "Pin \"o_fifo_tx_rd_data\[7\]\" is stuck at GND" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596246982153 "|simple_operations|o_fifo_tx_rd_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596246982153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596246982210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596246982509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596246982639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596246982639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_en " "No output dependent on input pin \"i_fifo_rx_wr_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[0\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[1\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[2\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[3\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[4\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[5\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[6\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[7\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_rd_en " "No output dependent on input pin \"i_fifo_rx_rd_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_rx_rd_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_en " "No output dependent on input pin \"i_fifo_tx_wr_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[0\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[1\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[2\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[3\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[4\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[5\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[6\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[7\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_rd_en " "No output dependent on input pin \"i_fifo_tx_rd_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_fifo_tx_rd_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_dv " "No output dependent on input pin \"i_tx_dv\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|i_tx_dv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[0\] " "No output dependent on input pin \"tx_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[1\] " "No output dependent on input pin \"tx_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[2\] " "No output dependent on input pin \"tx_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[3\] " "No output dependent on input pin \"tx_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[4\] " "No output dependent on input pin \"tx_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[5\] " "No output dependent on input pin \"tx_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[6\] " "No output dependent on input pin \"tx_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[7\] " "No output dependent on input pin \"tx_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596246982709 "|simple_operations|tx_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1596246982709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596246982710 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596246982710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596246982710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596246982710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596246982746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 22:56:22 2020 " "Processing ended: Fri Jul 31 22:56:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596246982746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596246982746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596246982746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596246982746 ""}
