
ALU_design.v
CLKDIV_MUX.v
CLK_DIV.v
CLK_GATE.v
DATA_SYNC.v
PULSE_GEN.v
RegisterFile.v
RST_SYNC.v
SYSTEM_TOP.v
SYSTEM_TOP_TB.v
SYS_CONTROL.v
UART_TOP.v
ASYNC_FIFO_TOP.v
BIT_SYNC.v
FIFO_MEM.v
FIFO_RD.v
FIFO_WR.v
data_sampling.v
deserializer.v
edge_bit_counter.v
parity_check.v
RX_FSM.sv
sourcefile
start_check.v
stop_check.v
UART_RX_TOP.v
MUX_UART.v
Parity_calc.v
serializer.v
UART_FSM.sv
UART_FSM.v
UART_TX.v
UART_TX_TB.v



