#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 18 13:47:22 2021
# Process ID: 12300
# Current directory: D:/moshushiyan/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7932 D:\moshushiyan\lab4\lab4.xpr
# Log file: D:/moshushiyan/lab4/vivado.log
# Journal file: D:/moshushiyan/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 692.203 ; gain = 82.066
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DIS
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2490] overwriting previous definition of module FD [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1126.832 ; gain = 171.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DIS' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:23]
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v:23]
	Parameter N bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FD' (1#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v:23]
	Parameter W bound to: 2 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode2' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v:43]
INFO: [Synth 8-6155] done synthesizing module 'decode2' (3#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v:43]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (4#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode7' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v:24]
INFO: [Synth 8-226] default block is never used [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v:29]
INFO: [Synth 8-6155] done synthesizing module 'decode7' (5#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DIS' (6#1) [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:23]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[3]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[2]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[1]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.820 ; gain = 216.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.820 ; gain = 216.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1171.820 ; gain = 216.480
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/moshushiyan/lab4/lab4.srcs/constrs_1/new/DISS.xdc]
Finished Parsing XDC File [D:/moshushiyan/lab4/lab4.srcs/constrs_1/new/DISS.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.832 ; gain = 395.492
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1350.832 ; gain = 617.457
