{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FITTER_EFFORT FAST FIT AUTO FIT " "Assignment FITTER_EFFORT changed value from FAST FIT to AUTO FIT." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1513178019479 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1513178019479 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FITTER_EFFORT FAST FIT AUTO FIT " "Assignment FITTER_EFFORT changed value from FAST FIT to AUTO FIT." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1513178019497 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1513178019497 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FITTER_EFFORT FAST FIT AUTO FIT " "Assignment FITTER_EFFORT changed value from FAST FIT to AUTO FIT." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1513178019515 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1513178019515 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1513178019520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513178026929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513178026929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 13:13:46 2017 " "Processing started: Wed Dec 13 13:13:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513178026929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513178026929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513178026929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513178026980 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1513178026981 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1513178026981 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Aggressive Routability Optimizations Always " "Mode behavior is affected by advanced setting Fitter Aggressive Routability Optimizations (default for this mode is Always)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1513178028097 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1513178028097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513178028217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513178028774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513178030440 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1513178030441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513178031489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150993 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150995 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150997 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150999 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 151001 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513178031797 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513178031843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513178065688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513178069969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1256 -1080 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150987 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencyDivider:inst16\|ClkOut  " "Automatically promoted node frequencyDivider:inst16\|ClkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60801 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 117716 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst15\|Decoder0~9  " "Automatically promoted node outputController:inst15\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~0 " "Destination node finalOutput:inst18\|BCD:converter\|ones~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112497 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~1 " "Destination node finalOutput:inst18\|BCD:converter\|ones~1" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112498 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~2 " "Destination node finalOutput:inst18\|BCD:converter\|ones~2" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112499 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~4 " "Destination node finalOutput:inst18\|BCD:converter\|ones~4" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112504 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[26\]~4 " "Destination node outputController:inst15\|binary\[26\]~4" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112511 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|billions~0 " "Destination node finalOutput:inst18\|BCD:converter\|billions~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112516 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[25\]~5 " "Destination node outputController:inst15\|binary\[25\]~5" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[24\]~6 " "Destination node outputController:inst15\|binary\[24\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112531 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[23\]~7 " "Destination node outputController:inst15\|binary\[23\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112546 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[22\]~8 " "Destination node outputController:inst15\|binary\[22\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112560 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513178075048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112429 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 133860 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513178076239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178076523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178077321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178077670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178078140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513178078710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513178080586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513178080878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513178080878 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513178081111 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513178081112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513178116981 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:26 " "Fitter preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513178117208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513178121295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:36 " "Fitter placement preparation operations ending: elapsed time is 00:02:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178276894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513178277367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:34 " "Fitter placement operations ending: elapsed time is 00:10:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513178911446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179046859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513179046859 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179603584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "5572 " "Routing phase ended with 5572 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "92 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 12 { 0 ""} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "high " "The likelihood of this design fitting with aggressive routability optimizations is high" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513179686037 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513179686037 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION_NO_ROUTE" "" "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." {  } {  } 0 16618 "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179686154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "/home/morales/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513179688001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:49 " "Fitter routing operations ending: elapsed time is 00:12:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179688008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:17 " "Fitter placement preparation operations ending: elapsed time is 00:02:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179828654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513179829056 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:38:04 " "Fitter placement operations ending: elapsed time is 00:38:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513182113260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "88 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513182235310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513182235310 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513182877448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "4744 " "Routing phase ended with 4744 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513183318673 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513183318673 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION_NO_ROUTE" "" "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." {  } {  } 0 16618 "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513183318787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "/home/morales/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1513183320710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513183320710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513183320710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:20:01 " "Fitter routing operations ending: elapsed time is 00:20:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513183320726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513183324575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:13 " "Fitter placement preparation operations ending: elapsed time is 00:02:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513183457655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513183458056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513173163651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513173163653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:52:43 2017 " "Processing started: Wed Dec 13 11:52:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513173163653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173163653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173163653 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Aggressive Routability Optimizations Always " "Mode behavior is affected by advanced setting Fitter Aggressive Routability Optimizations (default for this mode is Always)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1513173164294 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173164294 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513173164421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_source_selector " "Found entity 1: instruction_source_selector" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 harddrive " "Found entity 1: harddrive" {  } { { "../harddrive/harddrive.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "../Output/finalOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file resetMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetMultiplexer " "Found entity 1: resetMultiplexer" {  } { { "resetMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "../Output/sevenSegmentsDisplay.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputController.v 1 1 " "Found 1 design units, including 1 entities, in source file outputController.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputController " "Found entity 1: outputController" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "../Output/Output.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file clockMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockMultiplexer " "Found entity 1: clockMultiplexer" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripleMux " "Found entity 1: tripleMux" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qFlipflop " "Found entity 1: qFlipflop" {  } { { "../galetronCPU/qFlipflop.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../galetronCPU/multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleInstructionsRam " "Found entity 1: simpleInstructionsRam" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../Extender/Extender.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRAM " "Found entity 1: dataRAM" {  } { { "../dataRAM/dataRAM.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataOutput " "Found entity 1: dataOutput" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_multiplexer " "Found entity 1: instructions_multiplexer" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513173177987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputController outputController:inst15 " "Elaborating entity \"outputController\" for hierarchy \"outputController:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 600 720 960 712 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178031 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binary outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"binary\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178042 "|CPU|outputController:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negLED outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"negLED\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178042 "|CPU|outputController:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataOutput dataOutput:inst7 " "Elaborating entity \"dataOutput\" for hierarchy \"dataOutput:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 320 1240 1488 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock dataOutput.v(8) " "Verilog HDL or VHDL warning at dataOutput.v(8): object \"firstClock\" assigned a value but never read" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IO_RAMOutput dataOutput.v(13) " "Verilog HDL Always Construct warning at dataOutput.v(13): inferring latch(es) for variable \"IO_RAMOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[0\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[0\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[1\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[1\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[2\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[2\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[3\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[3\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[4\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[4\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[5\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[5\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[6\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[6\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[7\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[7\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[8\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[8\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[9\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[9\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[10\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[10\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[11\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[11\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[12\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[12\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[13\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[13\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[14\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[14\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[15\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[15\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[16\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[16\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[17\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[17\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[18\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[18\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[19\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[19\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[20\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[20\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[21\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[21\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[22\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[22\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[23\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[23\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[24\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[24\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[25\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[25\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[26\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[26\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[27\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[27\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[28\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[28\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[29\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[29\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[30\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[30\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[31\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[31\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst25 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst25\"" {  } { { "CPU.bdf" "inst25" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 512 144 408 880 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(366) " "Verilog HDL Always Construct warning at controlUnit.v(366): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178061 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(387) " "Verilog HDL Always Construct warning at controlUnit.v(387): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(408) " "Verilog HDL Always Construct warning at controlUnit.v(408): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(660) " "Verilog HDL Always Construct warning at controlUnit.v(660): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 660 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_write_i_ram controlUnit.v(18) " "Verilog HDL Always Construct warning at controlUnit.v(18): inferring latch(es) for variable \"flag_write_i_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selector_address controlUnit.v(16) " "Output port \"selector_address\" at controlUnit.v(16) has no driver" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_write_i_ram controlUnit.v(18) " "Inferred latch for \"flag_write_i_ram\" at controlUnit.v(18)" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 424 -560 -288 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_multiplexer instructions_multiplexer:inst22 " "Elaborating entity \"instructions_multiplexer\" for hierarchy \"instructions_multiplexer:inst22\"" {  } { { "CPU.bdf" "inst22" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -120 208 448 -8 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_source_selector instruction_source_selector:inst19 " "Elaborating entity \"instruction_source_selector\" for hierarchy \"instruction_source_selector:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -216 128 552 -136 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockMultiplexer clockMultiplexer:inst13 " "Elaborating entity \"clockMultiplexer\" for hierarchy \"clockMultiplexer:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 632 -352 -176 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:inst16 " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 656 -1000 -856 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 frequencyDivider.v(29) " "Verilog HDL assignment warning at frequencyDivider.v(29): truncated value with size 32 to match size of target (13)" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178086 "|CPU|frequencyDivider:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst5 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 744 -752 -584 856 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178087 "|CPU|DeBounce:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:inst11 " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -136 -272 -48 -56 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178088 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios\[36\] 0 BIOS.v(6) " "Net \"bios\[36\]\" at BIOS.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513173178101 "|CPU|BIOS:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst12 " "Elaborating entity \"PC\" for hierarchy \"PC:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 128 -560 -320 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.v(12) " "Verilog HDL assignment warning at PC.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178334 "|CPU|PC:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qFlipflop qFlipflop:inst3 " "Elaborating entity \"qFlipflop\" for hierarchy \"qFlipflop:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 232 928 1056 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178338 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(9) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(9) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(9) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(9) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(9) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(9) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(9) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(9) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(9) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(9) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(9) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(9) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(9) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(9) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(9) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(9) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(9) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(9) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(9) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(9) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(9) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(9) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(9) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(9) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(9) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(9) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(9) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(9) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(9) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(9) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(9) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(9) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178342 "|CPU|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst2 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 152 80 320 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:writeDataSelectorMux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:writeDataSelectorMux\"" {  } { { "CPU.bdf" "writeDataSelectorMux" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 280 -192 32 392 "writeDataSelectorMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripleMux tripleMux:inst8 " "Elaborating entity \"tripleMux\" for hierarchy \"tripleMux:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 464 880 1120 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178375 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tripleMux.v(7) " "Verilog HDL Case Statement warning at tripleMux.v(7): incomplete case statement has no default case item" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tripleMuxOutput tripleMux.v(7) " "Verilog HDL Always Construct warning at tripleMux.v(7): inferring latch(es) for variable \"tripleMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[0\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[0\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[1\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[1\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[2\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[2\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[3\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[3\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[4\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[4\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[5\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[5\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[6\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[6\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[7\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[7\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[8\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[8\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[9\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[9\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[10\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[10\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[11\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[11\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[12\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[12\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[13\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[13\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[14\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[14\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[15\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[15\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[16\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[16\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[17\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[17\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[18\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[18\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[19\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[19\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[20\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[20\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[21\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[21\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[22\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[22\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[23\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[23\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[24\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[24\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[25\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[25\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[26\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[26\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[27\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[27\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[28\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[28\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[29\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[29\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[30\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[30\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[31\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[31\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRAM dataRAM:inst6 " "Elaborating entity \"dataRAM\" for hierarchy \"dataRAM:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 136 1240 1480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harddrive harddrive:inst14 " "Elaborating entity \"harddrive\" for hierarchy \"harddrive:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 864 1144 1408 1008 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178404 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "HD " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"HD\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1513173184702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetMultiplexer resetMultiplexer:inst20 " "Elaborating entity \"resetMultiplexer\" for hierarchy \"resetMultiplexer:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 256 -832 -632 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleInstructionsRam simpleInstructionsRam:inst23 " "Elaborating entity \"simpleInstructionsRam\" for hierarchy \"simpleInstructionsRam:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -40 -320 -32 104 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalOutput finalOutput:inst18 " "Elaborating entity \"finalOutput\" for hierarchy \"finalOutput:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 616 1144 1352 792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD finalOutput:inst18\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"finalOutput:inst18\|BCD:converter\"" {  } { { "../Output/finalOutput.v" "converter" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(37) " "Verilog HDL assignment warning at BCD.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186675 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(35) " "Verilog HDL assignment warning at BCD.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186675 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(33) " "Verilog HDL assignment warning at BCD.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(31) " "Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(29) " "Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay finalOutput:inst18\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"finalOutput:inst18\|sevenSegmentsDisplay:displayA\"" {  } { { "../Output/finalOutput.v" "displayA" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186677 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|clock " "Found clock multiplexer clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|clockMultiplexer:inst13|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[26\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux5 " "Found clock multiplexer BIOS:inst11\|Mux5" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[27\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[27\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux4 " "Found clock multiplexer BIOS:inst11\|Mux4" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[28\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[28\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux3 " "Found clock multiplexer BIOS:inst11\|Mux3" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[29\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[29\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux2 " "Found clock multiplexer BIOS:inst11\|Mux2" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[30\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[30\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux1 " "Found clock multiplexer BIOS:inst11\|Mux1" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[31\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux0 " "Found clock multiplexer BIOS:inst11\|Mux0" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1513173216150 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred RAM node \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1513173271942 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataRAM:inst6\|RAM " "RAM logic \"dataRAM:inst6\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../dataRAM/dataRAM.v" "RAM" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513173271943 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513173271943 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|WideOr0~0 " "Found clock multiplexer clockMultiplexer:inst13\|WideOr0~0" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|clockMultiplexer:inst13|WideOr0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~0 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~1 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~2 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~2" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~3 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~3" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~4 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~4" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~5 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~5" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1513173347666 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 872 " "Parameter NUMWORDS_A set to 872" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 872 " "Parameter NUMWORDS_B set to 872" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513173377571 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513173377571 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "../ALU/ALU.v" "Mult0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Div0\"" {  } { { "../ALU/ALU.v" "Div0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Mod0\"" {  } { { "../ALU/ALU.v" "Mod0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513173377583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Elaborated megafunction instantiation \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Instantiated megafunction \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 872 " "Parameter \"NUMWORDS_A\" = \"872\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 872 " "Parameter \"NUMWORDS_B\" = \"872\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jc1 " "Found entity 1: altsyncram_6jc1" {  } { { "db/altsyncram_6jc1.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_6jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Div0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Mod0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173379237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173379237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379278 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173381156 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173381156 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513173381156 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513173381156 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1513173401883 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1513173401883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[31\] " "Latch dataOutput:inst7\|IO_RAMOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402446 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[6\] " "Latch ALU:inst\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[7\] " "Latch ALU:inst\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[4\] " "Latch ALU:inst\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[5\] " "Latch ALU:inst\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[3\] " "Latch ALU:inst\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[0\] " "Latch ALU:inst\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[2\] " "Latch ALU:inst\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[1\] " "Latch ALU:inst\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[8\] " "Latch ALU:inst\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[9\] " "Latch ALU:inst\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[14\] " "Latch ALU:inst\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[15\] " "Latch ALU:inst\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:inst25\|flag_write_i_ram " "Latch controlUnit:inst25\|flag_write_i_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402449 ""}  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[29\] " "Latch dataOutput:inst7\|IO_RAMOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402449 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[28\] " "Latch dataOutput:inst7\|IO_RAMOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[27\] " "Latch dataOutput:inst7\|IO_RAMOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[26\] " "Latch dataOutput:inst7\|IO_RAMOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[25\] " "Latch dataOutput:inst7\|IO_RAMOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[24\] " "Latch dataOutput:inst7\|IO_RAMOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[23\] " "Latch dataOutput:inst7\|IO_RAMOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[22\] " "Latch dataOutput:inst7\|IO_RAMOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[21\] " "Latch dataOutput:inst7\|IO_RAMOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[20\] " "Latch dataOutput:inst7\|IO_RAMOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[19\] " "Latch dataOutput:inst7\|IO_RAMOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[18\] " "Latch dataOutput:inst7\|IO_RAMOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[17\] " "Latch dataOutput:inst7\|IO_RAMOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[16\] " "Latch dataOutput:inst7\|IO_RAMOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[15\] " "Latch dataOutput:inst7\|IO_RAMOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[14\] " "Latch dataOutput:inst7\|IO_RAMOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[13\] " "Latch dataOutput:inst7\|IO_RAMOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[12\] " "Latch dataOutput:inst7\|IO_RAMOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[11\] " "Latch dataOutput:inst7\|IO_RAMOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[10\] " "Latch dataOutput:inst7\|IO_RAMOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[9\] " "Latch dataOutput:inst7\|IO_RAMOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[8\] " "Latch dataOutput:inst7\|IO_RAMOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[7\] " "Latch dataOutput:inst7\|IO_RAMOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[6\] " "Latch dataOutput:inst7\|IO_RAMOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[5\] " "Latch dataOutput:inst7\|IO_RAMOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[4\] " "Latch dataOutput:inst7\|IO_RAMOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[3\] " "Latch dataOutput:inst7\|IO_RAMOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[2\] " "Latch dataOutput:inst7\|IO_RAMOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[1\] " "Latch dataOutput:inst7\|IO_RAMOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[0\] " "Latch dataOutput:inst7\|IO_RAMOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[30\] " "Latch dataOutput:inst7\|IO_RAMOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[17\] " "Latch ALU:inst\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[16\] " "Latch ALU:inst\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[18\] " "Latch ALU:inst\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[19\] " "Latch ALU:inst\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[20\] " "Latch ALU:inst\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[10\] " "Latch ALU:inst\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[11\] " "Latch ALU:inst\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[12\] " "Latch ALU:inst\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[13\] " "Latch ALU:inst\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[27\] " "Latch tripleMux:inst8\|tripleMuxOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[21\] " "Latch ALU:inst\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[22\] " "Latch ALU:inst\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[23\] " "Latch ALU:inst\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[24\] " "Latch ALU:inst\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[25\] " "Latch ALU:inst\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[26\] " "Latch ALU:inst\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[27\] " "Latch ALU:inst\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[28\] " "Latch ALU:inst\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[29\] " "Latch ALU:inst\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[30\] " "Latch ALU:inst\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[31\] " "Latch ALU:inst\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[28\] " "Latch tripleMux:inst8\|tripleMuxOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[29\] " "Latch tripleMux:inst8\|tripleMuxOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[30\] " "Latch tripleMux:inst8\|tripleMuxOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[31\] " "Latch tripleMux:inst8\|tripleMuxOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[26\] " "Latch tripleMux:inst8\|tripleMuxOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[6\] " "Latch tripleMux:inst8\|tripleMuxOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[5\] " "Latch tripleMux:inst8\|tripleMuxOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[4\] " "Latch tripleMux:inst8\|tripleMuxOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[3\] " "Latch tripleMux:inst8\|tripleMuxOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[2\] " "Latch tripleMux:inst8\|tripleMuxOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[1\] " "Latch tripleMux:inst8\|tripleMuxOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[0\] " "Latch tripleMux:inst8\|tripleMuxOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[14\] " "Latch tripleMux:inst8\|tripleMuxOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[15\] " "Latch tripleMux:inst8\|tripleMuxOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[16\] " "Latch tripleMux:inst8\|tripleMuxOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[17\] " "Latch tripleMux:inst8\|tripleMuxOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[18\] " "Latch tripleMux:inst8\|tripleMuxOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[19\] " "Latch tripleMux:inst8\|tripleMuxOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[20\] " "Latch tripleMux:inst8\|tripleMuxOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[21\] " "Latch tripleMux:inst8\|tripleMuxOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[10\] " "Latch tripleMux:inst8\|tripleMuxOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[11\] " "Latch tripleMux:inst8\|tripleMuxOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[12\] " "Latch tripleMux:inst8\|tripleMuxOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[13\] " "Latch tripleMux:inst8\|tripleMuxOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[7\] " "Latch tripleMux:inst8\|tripleMuxOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[8\] " "Latch tripleMux:inst8\|tripleMuxOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[9\] " "Latch tripleMux:inst8\|tripleMuxOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[22\] " "Latch tripleMux:inst8\|tripleMuxOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[23\] " "Latch tripleMux:inst8\|tripleMuxOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[24\] " "Latch tripleMux:inst8\|tripleMuxOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[25\] " "Latch tripleMux:inst8\|tripleMuxOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[22\] GND " "Pin \"offLEDS\[22\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[21\] GND " "Pin \"offLEDS\[21\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[20\] GND " "Pin \"offLEDS\[20\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[19\] GND " "Pin \"offLEDS\[19\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[18\] GND " "Pin \"offLEDS\[18\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[17\] GND " "Pin \"offLEDS\[17\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[16\] GND " "Pin \"offLEDS\[16\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[15\] GND " "Pin \"offLEDS\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[14\] GND " "Pin \"offLEDS\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[13\] GND " "Pin \"offLEDS\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[12\] GND " "Pin \"offLEDS\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[11\] GND " "Pin \"offLEDS\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[10\] GND " "Pin \"offLEDS\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[9\] GND " "Pin \"offLEDS\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[8\] GND " "Pin \"offLEDS\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[7\] GND " "Pin \"offLEDS\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[6\] GND " "Pin \"offLEDS\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[5\] GND " "Pin \"offLEDS\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[4\] GND " "Pin \"offLEDS\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[3\] GND " "Pin \"offLEDS\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[2\] GND " "Pin \"offLEDS\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[1\] GND " "Pin \"offLEDS\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[0\] GND " "Pin \"offLEDS\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513173460852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513173473652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513173659961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173659961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123924 " "Implemented 123924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123752 " "Implemented 123752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513173670223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513173670223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2249 " "Peak virtual memory: 2249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 12:01:10 2017 " "Processing ended: Wed Dec 13 12:01:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:27 " "Elapsed time: 00:08:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:40 " "Total CPU time (on all processors): 00:08:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173670403 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Aggressive Routability Optimizations Always " "Mode behavior is affected by advanced setting Fitter Aggressive Routability Optimizations (default for this mode is Always)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1513178028097 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1513178028097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513178028217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513178028774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513178030440 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1513178030441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513178031489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150993 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150995 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150997 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150999 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 151001 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513178031797 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513178031843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513178065688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513178069969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1256 -1080 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150987 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencyDivider:inst16\|ClkOut  " "Automatically promoted node frequencyDivider:inst16\|ClkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60801 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 117716 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst15\|Decoder0~9  " "Automatically promoted node outputController:inst15\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~0 " "Destination node finalOutput:inst18\|BCD:converter\|ones~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112497 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~1 " "Destination node finalOutput:inst18\|BCD:converter\|ones~1" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112498 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~2 " "Destination node finalOutput:inst18\|BCD:converter\|ones~2" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112499 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~4 " "Destination node finalOutput:inst18\|BCD:converter\|ones~4" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112504 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[26\]~4 " "Destination node outputController:inst15\|binary\[26\]~4" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112511 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|billions~0 " "Destination node finalOutput:inst18\|BCD:converter\|billions~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112516 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[25\]~5 " "Destination node outputController:inst15\|binary\[25\]~5" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[24\]~6 " "Destination node outputController:inst15\|binary\[24\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112531 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[23\]~7 " "Destination node outputController:inst15\|binary\[23\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112546 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[22\]~8 " "Destination node outputController:inst15\|binary\[22\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112560 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513178075048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112429 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 133860 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513178076239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178076523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178077321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178077670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178078140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513178078710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513178080586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513178080878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513178080878 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513178081111 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513178081112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513178116981 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:26 " "Fitter preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513178117208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513178121295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:36 " "Fitter placement preparation operations ending: elapsed time is 00:02:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178276894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513178277367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:34 " "Fitter placement operations ending: elapsed time is 00:10:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513178911446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179046859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513179046859 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179603584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "5572 " "Routing phase ended with 5572 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "92 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 12 { 0 ""} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "high " "The likelihood of this design fitting with aggressive routability optimizations is high" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513179686037 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513179686037 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION_NO_ROUTE" "" "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." {  } {  } 0 16618 "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179686154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "/home/morales/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513179688001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:49 " "Fitter routing operations ending: elapsed time is 00:12:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179688008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:17 " "Fitter placement preparation operations ending: elapsed time is 00:02:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179828654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513179829056 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:38:04 " "Fitter placement operations ending: elapsed time is 00:38:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513182113260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "88 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513182235310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513182235310 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513182877448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "4744 " "Routing phase ended with 4744 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513183318673 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513183318673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 1 " "Placement optimizations have been running for 1 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "Fitter" 0 -1 1513187091458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 2 " "Placement optimizations have been running for 2 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "Fitter" 0 -1 1513190668634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513173163651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513173163653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:52:43 2017 " "Processing started: Wed Dec 13 11:52:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513173163653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173163653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173163653 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Aggressive Routability Optimizations Always " "Mode behavior is affected by advanced setting Fitter Aggressive Routability Optimizations (default for this mode is Always)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1513173164294 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173164294 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513173164421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_source_selector " "Found entity 1: instruction_source_selector" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 harddrive " "Found entity 1: harddrive" {  } { { "../harddrive/harddrive.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "../Output/finalOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file resetMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetMultiplexer " "Found entity 1: resetMultiplexer" {  } { { "resetMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "../Output/sevenSegmentsDisplay.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputController.v 1 1 " "Found 1 design units, including 1 entities, in source file outputController.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputController " "Found entity 1: outputController" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "../Output/Output.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file clockMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockMultiplexer " "Found entity 1: clockMultiplexer" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripleMux " "Found entity 1: tripleMux" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qFlipflop " "Found entity 1: qFlipflop" {  } { { "../galetronCPU/qFlipflop.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../galetronCPU/multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleInstructionsRam " "Found entity 1: simpleInstructionsRam" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../Extender/Extender.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRAM " "Found entity 1: dataRAM" {  } { { "../dataRAM/dataRAM.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataOutput " "Found entity 1: dataOutput" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_multiplexer " "Found entity 1: instructions_multiplexer" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173177822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173177822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513173177987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputController outputController:inst15 " "Elaborating entity \"outputController\" for hierarchy \"outputController:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 600 720 960 712 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178031 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binary outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"binary\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178042 "|CPU|outputController:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negLED outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"negLED\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178042 "|CPU|outputController:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataOutput dataOutput:inst7 " "Elaborating entity \"dataOutput\" for hierarchy \"dataOutput:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 320 1240 1488 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock dataOutput.v(8) " "Verilog HDL or VHDL warning at dataOutput.v(8): object \"firstClock\" assigned a value but never read" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IO_RAMOutput dataOutput.v(13) " "Verilog HDL Always Construct warning at dataOutput.v(13): inferring latch(es) for variable \"IO_RAMOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[0\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[0\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[1\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[1\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[2\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[2\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[3\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[3\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[4\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[4\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[5\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[5\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[6\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[6\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[7\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[7\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[8\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[8\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[9\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[9\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[10\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[10\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[11\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[11\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[12\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[12\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[13\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[13\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[14\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[14\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[15\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[15\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[16\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[16\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[17\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[17\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[18\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[18\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[19\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[19\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[20\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[20\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[21\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[21\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[22\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[22\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[23\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[23\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[24\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[24\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178051 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[25\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[25\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[26\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[26\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[27\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[27\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[28\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[28\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[29\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[29\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[30\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[30\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[31\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[31\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 "|CPU|dataOutput:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst25 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst25\"" {  } { { "CPU.bdf" "inst25" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 512 144 408 880 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178052 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(366) " "Verilog HDL Always Construct warning at controlUnit.v(366): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178061 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(387) " "Verilog HDL Always Construct warning at controlUnit.v(387): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(408) " "Verilog HDL Always Construct warning at controlUnit.v(408): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(660) " "Verilog HDL Always Construct warning at controlUnit.v(660): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 660 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_write_i_ram controlUnit.v(18) " "Verilog HDL Always Construct warning at controlUnit.v(18): inferring latch(es) for variable \"flag_write_i_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selector_address controlUnit.v(16) " "Output port \"selector_address\" at controlUnit.v(16) has no driver" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_write_i_ram controlUnit.v(18) " "Inferred latch for \"flag_write_i_ram\" at controlUnit.v(18)" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178062 "|CPU|controlUnit:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 424 -560 -288 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_multiplexer instructions_multiplexer:inst22 " "Elaborating entity \"instructions_multiplexer\" for hierarchy \"instructions_multiplexer:inst22\"" {  } { { "CPU.bdf" "inst22" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -120 208 448 -8 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_source_selector instruction_source_selector:inst19 " "Elaborating entity \"instruction_source_selector\" for hierarchy \"instruction_source_selector:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -216 128 552 -136 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockMultiplexer clockMultiplexer:inst13 " "Elaborating entity \"clockMultiplexer\" for hierarchy \"clockMultiplexer:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 632 -352 -176 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:inst16 " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 656 -1000 -856 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 frequencyDivider.v(29) " "Verilog HDL assignment warning at frequencyDivider.v(29): truncated value with size 32 to match size of target (13)" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178086 "|CPU|frequencyDivider:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst5 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 744 -752 -584 856 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178087 "|CPU|DeBounce:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:inst11 " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -136 -272 -48 -56 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178088 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios\[36\] 0 BIOS.v(6) " "Net \"bios\[36\]\" at BIOS.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1513173178101 "|CPU|BIOS:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst12 " "Elaborating entity \"PC\" for hierarchy \"PC:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 128 -560 -320 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.v(12) " "Verilog HDL assignment warning at PC.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173178334 "|CPU|PC:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qFlipflop qFlipflop:inst3 " "Elaborating entity \"qFlipflop\" for hierarchy \"qFlipflop:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 232 928 1056 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178338 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(9) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(9) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(9) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(9) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(9) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(9) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(9) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(9) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(9) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(9) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(9) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(9) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(9) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(9) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(9) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(9) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(9) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(9) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(9) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(9) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(9) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(9) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(9) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(9) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(9) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(9) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(9) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(9) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(9) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(9) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(9) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(9) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178342 "|CPU|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst2 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 152 80 320 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:writeDataSelectorMux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:writeDataSelectorMux\"" {  } { { "CPU.bdf" "writeDataSelectorMux" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 280 -192 32 392 "writeDataSelectorMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripleMux tripleMux:inst8 " "Elaborating entity \"tripleMux\" for hierarchy \"tripleMux:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 464 880 1120 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178375 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tripleMux.v(7) " "Verilog HDL Case Statement warning at tripleMux.v(7): incomplete case statement has no default case item" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tripleMuxOutput tripleMux.v(7) " "Verilog HDL Always Construct warning at tripleMux.v(7): inferring latch(es) for variable \"tripleMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[0\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[0\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[1\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[1\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[2\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[2\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[3\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[3\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[4\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[4\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[5\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[5\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[6\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[6\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[7\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[7\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[8\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[8\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[9\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[9\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[10\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[10\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[11\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[11\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[12\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[12\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[13\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[13\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[14\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[14\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[15\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[15\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[16\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[16\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[17\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[17\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178387 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[18\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[18\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[19\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[19\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[20\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[20\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[21\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[21\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[22\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[22\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[23\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[23\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[24\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[24\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[25\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[25\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[26\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[26\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[27\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[27\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[28\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[28\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[29\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[29\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[30\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[30\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[31\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[31\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173178388 "|CPU|tripleMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRAM dataRAM:inst6 " "Elaborating entity \"dataRAM\" for hierarchy \"dataRAM:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 136 1240 1480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "harddrive harddrive:inst14 " "Elaborating entity \"harddrive\" for hierarchy \"harddrive:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 864 1144 1408 1008 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173178404 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "HD " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"HD\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1513173184702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetMultiplexer resetMultiplexer:inst20 " "Elaborating entity \"resetMultiplexer\" for hierarchy \"resetMultiplexer:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 256 -832 -632 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleInstructionsRam simpleInstructionsRam:inst23 " "Elaborating entity \"simpleInstructionsRam\" for hierarchy \"simpleInstructionsRam:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { -40 -320 -32 104 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalOutput finalOutput:inst18 " "Elaborating entity \"finalOutput\" for hierarchy \"finalOutput:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 616 1144 1352 792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD finalOutput:inst18\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"finalOutput:inst18\|BCD:converter\"" {  } { { "../Output/finalOutput.v" "converter" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(37) " "Verilog HDL assignment warning at BCD.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186675 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(35) " "Verilog HDL assignment warning at BCD.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186675 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(33) " "Verilog HDL assignment warning at BCD.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(31) " "Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(29) " "Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513173186676 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay finalOutput:inst18\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"finalOutput:inst18\|sevenSegmentsDisplay:displayA\"" {  } { { "../Output/finalOutput.v" "displayA" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173186677 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|clock " "Found clock multiplexer clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|clockMultiplexer:inst13|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[26\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux5 " "Found clock multiplexer BIOS:inst11\|Mux5" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[27\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[27\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux4 " "Found clock multiplexer BIOS:inst11\|Mux4" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[28\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[28\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux3 " "Found clock multiplexer BIOS:inst11\|Mux3" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[29\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[29\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux2 " "Found clock multiplexer BIOS:inst11\|Mux2" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[30\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[30\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux1 " "Found clock multiplexer BIOS:inst11\|Mux1" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "instructions_multiplexer:inst22\|instruction\[31\] " "Found clock multiplexer instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|instructions_multiplexer:inst22|instruction[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BIOS:inst11\|Mux0 " "Found clock multiplexer BIOS:inst11\|Mux0" {  } { { "../BIOS.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v" 50 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173216150 "|CPU|BIOS:inst11|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1513173216150 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred RAM node \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1513173271942 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataRAM:inst6\|RAM " "RAM logic \"dataRAM:inst6\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../dataRAM/dataRAM.v" "RAM" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513173271943 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513173271943 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|WideOr0~0 " "Found clock multiplexer clockMultiplexer:inst13\|WideOr0~0" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|clockMultiplexer:inst13|WideOr0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~0 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~1 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~2 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~2" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~3 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~3" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~4 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~4" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst23\|instructionsRAM~5 " "Found clock multiplexer simpleInstructionsRam:inst23\|instructionsRAM~5" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1513173347666 "|CPU|simpleInstructionsRam:inst23|instructionsRAM~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1513173347666 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simpleInstructionsRam:inst23\|instructionsRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simpleInstructionsRam:inst23\|instructionsRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 872 " "Parameter NUMWORDS_A set to 872" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 872 " "Parameter NUMWORDS_B set to 872" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1513173377571 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1513173377571 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513173377571 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "../ALU/ALU.v" "Mult0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Div0\"" {  } { { "../ALU/ALU.v" "Div0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Mod0\"" {  } { { "../ALU/ALU.v" "Mod0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173377583 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513173377583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Elaborated megafunction instantiation \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0 " "Instantiated megafunction \"simpleInstructionsRam:inst23\|altsyncram:instructionsRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 872 " "Parameter \"NUMWORDS_A\" = \"872\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 872 " "Parameter \"NUMWORDS_B\" = \"872\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jc1 " "Found entity 1: altsyncram_6jc1" {  } { { "db/altsyncram_6jc1.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_6jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378776 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Div0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173378946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173378946 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173378946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173378997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173378997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Mod0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173379237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513173379237 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513173379237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513173379278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173379278 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173381156 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513173381156 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513173381156 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513173381156 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1513173401883 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1513173401883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[31\] " "Latch dataOutput:inst7\|IO_RAMOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402446 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[6\] " "Latch ALU:inst\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[7\] " "Latch ALU:inst\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[4\] " "Latch ALU:inst\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[5\] " "Latch ALU:inst\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[3\] " "Latch ALU:inst\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[0\] " "Latch ALU:inst\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[2\] " "Latch ALU:inst\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[1\] " "Latch ALU:inst\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[8\] " "Latch ALU:inst\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402447 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[9\] " "Latch ALU:inst\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[14\] " "Latch ALU:inst\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[15\] " "Latch ALU:inst\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402448 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:inst25\|flag_write_i_ram " "Latch controlUnit:inst25\|flag_write_i_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[26\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402449 ""}  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[29\] " "Latch dataOutput:inst7\|IO_RAMOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402449 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[28\] " "Latch dataOutput:inst7\|IO_RAMOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[27\] " "Latch dataOutput:inst7\|IO_RAMOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[26\] " "Latch dataOutput:inst7\|IO_RAMOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[25\] " "Latch dataOutput:inst7\|IO_RAMOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[24\] " "Latch dataOutput:inst7\|IO_RAMOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[23\] " "Latch dataOutput:inst7\|IO_RAMOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[22\] " "Latch dataOutput:inst7\|IO_RAMOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[21\] " "Latch dataOutput:inst7\|IO_RAMOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[20\] " "Latch dataOutput:inst7\|IO_RAMOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[19\] " "Latch dataOutput:inst7\|IO_RAMOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[18\] " "Latch dataOutput:inst7\|IO_RAMOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[17\] " "Latch dataOutput:inst7\|IO_RAMOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402450 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[16\] " "Latch dataOutput:inst7\|IO_RAMOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[15\] " "Latch dataOutput:inst7\|IO_RAMOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[14\] " "Latch dataOutput:inst7\|IO_RAMOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[13\] " "Latch dataOutput:inst7\|IO_RAMOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[12\] " "Latch dataOutput:inst7\|IO_RAMOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[11\] " "Latch dataOutput:inst7\|IO_RAMOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[10\] " "Latch dataOutput:inst7\|IO_RAMOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[9\] " "Latch dataOutput:inst7\|IO_RAMOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[8\] " "Latch dataOutput:inst7\|IO_RAMOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[7\] " "Latch dataOutput:inst7\|IO_RAMOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[6\] " "Latch dataOutput:inst7\|IO_RAMOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402451 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[5\] " "Latch dataOutput:inst7\|IO_RAMOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[4\] " "Latch dataOutput:inst7\|IO_RAMOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[3\] " "Latch dataOutput:inst7\|IO_RAMOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[2\] " "Latch dataOutput:inst7\|IO_RAMOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[1\] " "Latch dataOutput:inst7\|IO_RAMOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[0\] " "Latch dataOutput:inst7\|IO_RAMOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[30\] " "Latch dataOutput:inst7\|IO_RAMOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[17\] " "Latch ALU:inst\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[16\] " "Latch ALU:inst\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[18\] " "Latch ALU:inst\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[19\] " "Latch ALU:inst\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402452 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[20\] " "Latch ALU:inst\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[10\] " "Latch ALU:inst\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[11\] " "Latch ALU:inst\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[12\] " "Latch ALU:inst\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[13\] " "Latch ALU:inst\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[27\] " "Latch tripleMux:inst8\|tripleMuxOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[21\] " "Latch ALU:inst\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402453 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[22\] " "Latch ALU:inst\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[23\] " "Latch ALU:inst\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[24\] " "Latch ALU:inst\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[25\] " "Latch ALU:inst\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[26\] " "Latch ALU:inst\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[27\] " "Latch ALU:inst\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[28\] " "Latch ALU:inst\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[29\] " "Latch ALU:inst\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[30\] " "Latch ALU:inst\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[31\] " "Latch ALU:inst\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_source_selector:inst19\|CONTROL_STATE " "Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19\|CONTROL_STATE" {  } { { "../instruction_source_selector.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[28\] " "Latch tripleMux:inst8\|tripleMuxOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[29\] " "Latch tripleMux:inst8\|tripleMuxOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[30\] " "Latch tripleMux:inst8\|tripleMuxOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402454 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[31\] " "Latch tripleMux:inst8\|tripleMuxOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[26\] " "Latch tripleMux:inst8\|tripleMuxOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[6\] " "Latch tripleMux:inst8\|tripleMuxOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[5\] " "Latch tripleMux:inst8\|tripleMuxOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[4\] " "Latch tripleMux:inst8\|tripleMuxOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[3\] " "Latch tripleMux:inst8\|tripleMuxOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[2\] " "Latch tripleMux:inst8\|tripleMuxOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[1\] " "Latch tripleMux:inst8\|tripleMuxOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[0\] " "Latch tripleMux:inst8\|tripleMuxOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[14\] " "Latch tripleMux:inst8\|tripleMuxOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[15\] " "Latch tripleMux:inst8\|tripleMuxOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[16\] " "Latch tripleMux:inst8\|tripleMuxOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402455 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[17\] " "Latch tripleMux:inst8\|tripleMuxOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[18\] " "Latch tripleMux:inst8\|tripleMuxOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[19\] " "Latch tripleMux:inst8\|tripleMuxOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[20\] " "Latch tripleMux:inst8\|tripleMuxOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[21\] " "Latch tripleMux:inst8\|tripleMuxOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[10\] " "Latch tripleMux:inst8\|tripleMuxOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[11\] " "Latch tripleMux:inst8\|tripleMuxOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[12\] " "Latch tripleMux:inst8\|tripleMuxOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[13\] " "Latch tripleMux:inst8\|tripleMuxOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[7\] " "Latch tripleMux:inst8\|tripleMuxOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[8\] " "Latch tripleMux:inst8\|tripleMuxOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402456 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[9\] " "Latch tripleMux:inst8\|tripleMuxOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[22\] " "Latch tripleMux:inst8\|tripleMuxOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[23\] " "Latch tripleMux:inst8\|tripleMuxOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[24\] " "Latch tripleMux:inst8\|tripleMuxOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[25\] " "Latch tripleMux:inst8\|tripleMuxOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructions_multiplexer:inst22\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22\|instruction\[31\]" {  } { { "../instructions_multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513173402457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513173402457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[22\] GND " "Pin \"offLEDS\[22\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[21\] GND " "Pin \"offLEDS\[21\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[20\] GND " "Pin \"offLEDS\[20\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[19\] GND " "Pin \"offLEDS\[19\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[18\] GND " "Pin \"offLEDS\[18\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[17\] GND " "Pin \"offLEDS\[17\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[16\] GND " "Pin \"offLEDS\[16\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[15\] GND " "Pin \"offLEDS\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[14\] GND " "Pin \"offLEDS\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[13\] GND " "Pin \"offLEDS\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[12\] GND " "Pin \"offLEDS\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[11\] GND " "Pin \"offLEDS\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[10\] GND " "Pin \"offLEDS\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[9\] GND " "Pin \"offLEDS\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[8\] GND " "Pin \"offLEDS\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[7\] GND " "Pin \"offLEDS\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[6\] GND " "Pin \"offLEDS\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[5\] GND " "Pin \"offLEDS\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[4\] GND " "Pin \"offLEDS\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[3\] GND " "Pin \"offLEDS\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[2\] GND " "Pin \"offLEDS\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[1\] GND " "Pin \"offLEDS\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[0\] GND " "Pin \"offLEDS\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513173460852 "|CPU|offLEDS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513173460852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513173473652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513173659961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513173659961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123924 " "Implemented 123924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123752 " "Implemented 123752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513173670223 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1513173670223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513173670223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2249 " "Peak virtual memory: 2249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 12:01:10 2017 " "Processing ended: Wed Dec 13 12:01:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:27 " "Elapsed time: 00:08:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:40 " "Total CPU time (on all processors): 00:08:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513173670403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513173670403 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Aggressive Routability Optimizations Always " "Mode behavior is affected by advanced setting Fitter Aggressive Routability Optimizations (default for this mode is Always)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1513178028097 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1513178028097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1513178028217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513178028774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513178028844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1513178030413 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513178030440 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1513178030441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513178031489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513178031489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150993 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150995 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150997 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150999 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morales/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 151001 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513178031797 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513178031797 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513178031843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513178065688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 134 " "No exact pin location assignment(s) for 32 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513178069969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node machineClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 680 -1256 -1080 696 "machineClock" "" } } } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 150987 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockMultiplexer:inst13\|clock  " "Automatically promoted node clockMultiplexer:inst13\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencyDivider:inst16\|ClkOut  " "Automatically promoted node frequencyDivider:inst16\|ClkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockMultiplexer:inst13\|clock " "Destination node clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60804 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 60801 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst\|Mux32~0  " "Automatically promoted node ALU:inst\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075047 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 117716 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outputController:inst15\|Decoder0~9  " "Automatically promoted node outputController:inst15\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~0 " "Destination node finalOutput:inst18\|BCD:converter\|ones~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112497 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~1 " "Destination node finalOutput:inst18\|BCD:converter\|ones~1" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112498 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~2 " "Destination node finalOutput:inst18\|BCD:converter\|ones~2" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112499 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|ones~4 " "Destination node finalOutput:inst18\|BCD:converter\|ones~4" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112504 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[26\]~4 " "Destination node outputController:inst15\|binary\[26\]~4" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112511 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalOutput:inst18\|BCD:converter\|billions~0 " "Destination node finalOutput:inst18\|BCD:converter\|billions~0" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112516 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[25\]~5 " "Destination node outputController:inst15\|binary\[25\]~5" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[24\]~6 " "Destination node outputController:inst15\|binary\[24\]~6" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112531 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[23\]~7 " "Destination node outputController:inst15\|binary\[23\]~7" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112546 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputController:inst15\|binary\[22\]~8 " "Destination node outputController:inst15\|binary\[22\]~8" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112560 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513178075048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513178075048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 112429 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tripleMux:inst8\|Mux32~0  " "Automatically promoted node tripleMux:inst8\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513178075048 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 0 { 0 ""} 0 133860 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513178075048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513178076239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178076523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513178077321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178077670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513178078140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513178078710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513178080586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513178080878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513178080878 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513178081111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513178081111 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513178081112 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513178081112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetCPU " "Node \"resetCPU\" is assigned to location or region, but does not exist in design" {  } { { "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/morales/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetCPU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1513178116981 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:26 " "Fitter preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178116981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513178117208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513178121295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:36 " "Fitter placement preparation operations ending: elapsed time is 00:02:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178276894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513178277367 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:34 " "Fitter placement operations ending: elapsed time is 00:10:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513178911012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513178911446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179046859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513179046859 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179603584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "5572 " "Routing phase ended with 5572 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "92 X81_Y49 X91_Y60 " "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X81_Y49 to location X91_Y60"} { { 12 { 0 ""} 81 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513179686037 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "high " "The likelihood of this design fitting with aggressive routability optimizations is high" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513179686037 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513179686037 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION_NO_ROUTE" "" "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." {  } {  } 0 16618 "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513179686154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "/home/morales/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513179688001 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513179688001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:49 " "Fitter routing operations ending: elapsed time is 00:12:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179688008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513179691848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:17 " "Fitter placement preparation operations ending: elapsed time is 00:02:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513179828654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513179829056 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:38:04 " "Fitter placement operations ending: elapsed time is 00:38:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513182112830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513182113260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "53 " "Router estimated average interconnect usage is 53% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "88 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 88% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513182235310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513182235310 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1513182877448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "4744 " "Routing phase ended with 4744 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "94 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 94% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513183318673 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1513183318673 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1513183318673 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Fitter" 0 -1 1513191301947 ""}
