parent	,	V_41
ENOMEM	,	V_44
dev_get_drvdata	,	F_13
dma_addr_t	,	T_3
__iomem	,	T_2
writel_relaxed	,	F_4
dev_info	,	F_18
used	,	V_38
csdev	,	V_36
TMC_MODE	,	V_9
trigger_cntr	,	V_24
tmc_drvdata	,	V_1
coresight_device	,	V_35
mode	,	V_33
tmc_enable_etr_sink	,	F_20
tmc_read_prepare_etr	,	F_22
len	,	V_32
dev	,	V_40
u32	,	T_1
axictl	,	V_3
TMC_RWP	,	V_28
CS_MODE_DISABLED	,	V_49
config_type	,	V_51
val	,	V_27
ret	,	V_37
tmc_etr_dump_hw	,	F_8
TMC_FFCR_EN_TI	,	V_19
TMC_MODE_CIRCULAR_BUFFER	,	V_8
spinlock	,	V_42
CS_UNLOCK	,	F_2
TMC_CONFIG_TYPE_ETR	,	V_52
tmc_disable_etr_sink	,	F_21
TMC_RSZ	,	V_7
tmc_etr_disable_hw	,	F_9
TMC_FFCR_EN_FMT	,	V_18
spin_unlock_irqrestore	,	F_15
tmc_wait_for_tmcready	,	F_3
readl_relaxed	,	F_5
size	,	V_5
spin_lock_irqsave	,	F_14
paddr	,	V_15
TMC_FFCR	,	V_23
tmc_enable_etr_sink_perf	,	F_19
GFP_KERNEL	,	V_43
tmc_disable_hw	,	F_11
TMC_AXICTL_PROT_CTL_B0	,	V_13
TMC_DBAHI	,	V_17
TMC_AXICTL_PROT_CTL_B1	,	V_14
tmc_enable_etr_sink_sysfs	,	F_12
flags	,	V_39
rwp	,	V_26
vaddr	,	V_4
CS_MODE_PERF	,	V_50
TMC_AXICTL	,	V_10
TMC_FFCR_FON_TRIG_EVT	,	V_21
dma_alloc_coherent	,	F_16
WARN_ON_ONCE	,	F_23
out	,	V_47
tmc_read_unprepare_etr	,	F_24
EBUSY	,	V_46
TMC_FFCR_FON_FLIN	,	V_20
tmc_enable_hw	,	F_6
CS_LOCK	,	F_7
TMC_FFCR_TRIGON_TRIGIN	,	V_22
"TMC-ETR disabled\n"	,	L_2
TMC_DBALO	,	V_16
CS_MODE_SYSFS	,	V_34
tmc_etr_enable_hw	,	F_1
TMC_AXICTL_SCT_GAT_MODE	,	V_12
TMC_AXICTL_WR_BURST_16	,	V_11
reading	,	V_45
"TMC-ETR enabled\n"	,	L_1
TMC_STS_FULL	,	V_30
TMC_STS	,	V_29
EINVAL	,	V_48
buf	,	V_31
drvdata	,	V_2
TMC_TRG	,	V_25
dma_free_coherent	,	F_17
base	,	V_6
tmc_flush_and_stop	,	F_10
