# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 0.000256 1024 310 2200 43008 8.15309 3.52493 128.121 104.615 244.584 244.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 3.2e-05 2048 70 2990 544768 100.148 55.9638 4071.52 1674.97 5902.77 5902.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 3.2e-05 2048 122 1100 436224 133.495 56.1663 1196.05 1675.72 3061.61 3061.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 620 0.000128 4096 145 2220 103936 38.5307 28.3382 1112.59 838.015 2017.58 2017.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 0.000128 1024 205 610 123904 13.4026 6.82714 90.9334 208.901 320.233 320.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.001024 512 120 350 18880 0.367648 2.89222 18.3858 21.6863 21.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 6.4e-05 2048 170 1430 161792 78.9955 28.3032 562.119 835.042 1504.65 1504.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 6.4e-05 1024 240 690 245760 29.7863 13.4843 207.677 417.672 668.8 668.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.000128 4096 70 1760 33792 81.7568 28.3075 301.859 835.089 1247.17 1247.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1760 6.4e-05 2048 330 710 282112 43.4637 28.2932 853.999 837.647 1763.54 1763.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 0.000256 1024 310 2200 42624 8.10499 3.50208 150.999 103.895 266.671 266.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 3.2e-05 2048 70 2990 543744 100.408 56.2678 4720.35 1676.65 6553.85 6553.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 3.2e-05 2048 122 1100 435456 133.758 56.1705 1355.76 1678.07 3223.95 3224.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 620 0.000128 4096 145 2220 103968 38.5881 28.3978 1262.12 838.628 2167.84 2167.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 0.000128 1024 205 610 124416 13.377 6.84435 104.394 212.263 337.055 337.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.001024 512 120 350 18864 0.364864 3.48365 18.1426 22.0337 22.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 6.4e-05 2048 170 1430 161280 79.2323 28.3505 639.265 848.124 1595.16 1595.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 6.4e-05 1024 240 690 244224 30.0665 13.5025 235.547 438.645 717.952 718.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 280 0.000128 4096 70 1760 33408 82.1101 28.3841 339.06 835.586 1285.31 1285.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1760 6.4e-05 2048 330 710 282240 43.4532 28.3562 559.305 838.346 1469.59 1469.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 0.000256 1024 310 2200 42240 8.05101 3.48058 155.89 103.306 270.893 271.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 3.2e-05 2048 70 2990 544000 100.186 56.115 4920.73 1675.67 6752.87 6753.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 3.2e-05 2048 122 1100 435200 133.635 56.0378 1419.97 1675.69 3285.52 3285.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 620 0.000128 4096 145 2220 104000 38.5313 28.3746 1320.18 838.323 2225.51 2225.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 0.000128 1024 205 610 124160 13.4684 6.84381 108.939 209.695 339.115 339.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.001024 512 120 350 18800 0.363232 3.63117 18.3102 22.3457 22.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 6.4e-05 2048 170 1430 161280 79.3684 28.3639 670.118 841.843 1619.88 1620.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 6.4e-05 1024 240 690 245760 29.9622 13.5104 248.97 419.238 711.861 712.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 280 0.000128 4096 70 1760 33280 82.2202 28.3736 353.504 838.348 1302.61 1302.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1760 6.4e-05 2048 330 710 282240 43.3569 28.3939 584.537 838.078 1494.5 1494.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 0.000256 1024 310 2200 41472 8.10736 3.48141 142.781 103.398 257.933 258.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 3.2e-05 2048 70 2990 543744 99.8119 55.9575 4592.21 1674.29 6422.43 6422.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 3.2e-05 2048 122 1100 433152 133.5 55.9157 1317.17 1674.12 3180.91 3181.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 620 0.000128 4096 145 2220 103680 38.4372 28.3324 1225.33 837.644 2129.86 2129.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 0.000128 1024 205 610 122880 13.3876 6.82573 100.748 208.487 329.629 329.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.001024 512 120 350 18816 0.36336 3.36394 18.1573 21.9263 21.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 6.4e-05 2048 170 1430 159744 78.9506 28.2972 618.535 833.283 1571.43 1571.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 6.4e-05 1024 240 690 242688 29.9028 13.4447 228.692 418.835 691.068 691.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 280 0.000128 4096 70 1760 32256 81.864 28.3101 318.853 833.485 1262.68 1262.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1760 6.4e-05 2048 330 710 281856 43.2388 28.2747 544.712 837.322 1453.68 1453.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 0.000256 1024 310 2200 41600 8.13818 3.49184 145.256 103.297 260.352 260.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 3.2e-05 2048 70 2990 544000 100.331 56.1588 4638.61 1673.4 6468.67 6468.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 3.2e-05 2048 122 1100 435200 133.609 56.1079 1338.34 1673.41 3201.66 3201.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 620 0.000128 4096 145 2220 104000 38.7074 28.4222 1242.8 837.272 2147.31 2147.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 0.000128 1024 205 610 123200 13.4527 6.84928 102.18 208.354 331.013 331.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.001024 512 120 350 18800 0.362112 3.43245 18.1392 21.9758 22.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 6.4e-05 2048 170 1430 160000 79.2976 28.289 628.112 832.746 1568.63 1568.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 6.4e-05 1024 240 690 243200 30.0149 13.4862 231.765 417.808 693.265 693.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 280 0.000128 4096 70 1760 32000 82.4018 28.3904 320.153 845.542 1276.65 1276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1760 6.4e-05 2048 330 710 281600 43.5322 28.3876 549.067 836.89 1466.39 1466.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 0.000256 1024 310 2200 41216 8.17466 3.48582 149.029 103.674 264.537 264.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 3.2e-05 2048 70 2990 542976 100.133 56.0861 4746.49 1672.74 6575.62 6575.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 3.2e-05 2048 122 1100 433664 133.591 56.0213 1367.43 1672.77 3230.01 3230.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 620 0.000128 4096 145 2220 103488 38.5134 28.3548 1264.89 836.993 2168.87 2168.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 0.000128 1024 205 610 123648 13.464 6.83622 105.352 209.356 335.18 335.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.001024 512 120 350 18816 0.362656 3.55312 19.2825 23.2413 23.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 6.4e-05 2048 170 1430 161280 79.2128 28.3551 648.602 836.746 1593.11 1593.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 6.4e-05 1024 240 690 243712 30.1357 13.5436 239.031 418.587 701.486 701.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 280 0.000128 4096 70 1760 34048 81.8497 28.3611 349.341 840.009 1299.73 1299.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1760 6.4e-05 2048 330 710 281344 43.3527 28.4271 564.789 836.605 1473.51 1473.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 0.000256 1024 310 2200 42240 8.08237 3.48531 152.236 103.358 267.33 267.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 3.2e-05 2048 70 2990 543360 100.33 56.0906 4781.65 1674.02 6612.27 6612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 3.2e-05 2048 122 1100 433920 133.307 56.0099 1376.04 1670.61 3236.16 3236.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 620 0.000128 4096 145 2220 103680 38.6195 28.3814 1276.94 837.701 2181.75 2181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 0.000128 1024 205 610 122880 13.4978 6.84646 104.6 212.665 337.781 337.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.001024 512 120 350 18720 0.36256 3.552 18.1874 22.1457 22.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 6.4e-05 2048 170 1430 161280 79.2695 28.5733 651.871 834.817 1594.72 1594.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 6.4e-05 1024 240 690 245760 29.8531 13.5146 242.268 417.51 703.339 703.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 280 0.000128 4096 70 1760 32640 82.1916 28.3834 336.902 835.016 1282.66 1282.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1760 6.4e-05 2048 330 710 281280 43.5403 28.3815 567.664 839.518 1479.24 1479.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 0.000256 1024 310 2200 43008 8.16534 3.52883 150.137 104.807 266.801 266.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 3.2e-05 2048 70 2990 544768 99.9139 56.1132 4632.01 1676.8 6465 6465.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 3.2e-05 2048 122 1100 434176 133.186 55.8817 1330 1671.44 3190.71 3190.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 620 0.000128 4096 145 2220 103424 38.4205 28.3238 1232.02 836.371 2135.24 2135.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 0.000128 1024 205 610 122880 13.4727 6.83008 101.601 209.195 331.267 331.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.001024 512 120 350 18816 0.364192 3.44883 18.2813 22.1357 22.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 6.4e-05 2048 170 1430 159744 79.3529 28.2522 624.944 836.031 1568.77 1568.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 6.4e-05 1024 240 690 245760 30.1301 13.4856 234.343 418.159 696.307 696.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 280 0.000128 4096 70 1760 32768 82.0188 28.3362 326.092 836.542 1273.15 1273.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1760 6.4e-05 2048 330 710 281600 43.3761 28.4037 549.822 838.703 1460.44 1460.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 0.000256 1024 310 2200 39936 8.25328 3.48365 143.017 103.44 258.357 258.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 3.2e-05 2048 70 2990 543744 99.8692 55.9149 4663.88 1673 6492.82 6492.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 3.2e-05 2048 122 1100 430080 133.088 55.7212 1328.11 1666.2 3183.32 3183.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 620 0.000128 4096 145 2220 103680 38.4621 28.327 1246.81 837.453 2151.16 2151.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 0.000128 1024 205 610 119808 13.4134 6.80141 100.091 210.987 331.47 331.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.001024 512 120 350 18624 0.363872 3.43386 18.9754 22.8148 22.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 6.4e-05 2048 170 1430 153600 79.248 27.9611 604.574 824.624 1536.59 1536.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 6.4e-05 1024 240 690 239616 29.7525 13.3207 229.654 412.462 685.379 685.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 280 0.000128 4096 70 1760 30720 81.6525 28.2274 308.781 825.011 1243.83 1243.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1760 6.4e-05 2048 330 710 281088 43.3801 28.274 552.518 839.002 1463.31 1463.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 0.000256 1024 310 2200 41600 8.14707 3.49184 158.819 103.54 274.165 274.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 3.2e-05 2048 70 2990 544000 100.169 56.1786 5018.33 1675.43 6850.27 6850.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 3.2e-05 2048 122 1100 428800 133.757 55.8205 1411.76 1666.84 3268.38 3268.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 620 0.000128 4096 145 2220 104000 38.6108 28.3851 1328.65 838.699 2234.45 2234.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 0.000128 1024 205 610 121600 13.3119 6.82394 108.159 206.564 335.029 335.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.001024 512 120 350 18600 0.360896 3.68502 18.8168 22.9056 22.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 6.4e-05 2048 170 1430 153600 79.5002 27.99 644.467 825.322 1577.47 1577.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 6.4e-05 1024 240 690 236800 30.1723 13.3489 242.334 412.795 698.839 698.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 280 0.000128 4096 70 1760 28800 82.7241 28.2747 309.454 825.74 1246.35 1246.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1760 6.4e-05 2048 330 710 281600 43.4728 28.5368 592.031 838.135 1502.31 1502.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 0.000256 1024 310 2200 40960 8.33277 3.5287 174.644 104.918 291.587 291.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 3.2e-05 2048 70 2990 540672 100.01 55.8408 5782.78 1670.64 7609.44 7609.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 3.2e-05 2048 122 1100 434176 132.939 55.8497 1676.7 1670.75 3536.43 3536.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 620 0.000128 4096 145 2220 103424 38.4454 28.3197 1551.6 837.61 2456.08 2456.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 0.000128 1024 205 610 122880 13.4805 6.83078 128.514 209.244 358.242 358.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.001024 512 120 350 18688 0.364544 4.36192 18.0818 22.8498 22.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 6.4e-05 2048 170 1430 155648 80.0028 28.2521 768.283 835.891 1712.62 1712.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 6.4e-05 1024 240 690 245760 29.7886 13.5739 297.275 420.119 760.943 761.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 280 0.000128 4096 70 1760 32768 82.1468 28.3272 410.083 836.624 1357.34 1357.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1760 6.4e-05 2048 330 710 280576 43.2934 28.2991 691.641 835.929 1599.3 1599.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 0.000256 1024 310 2205 43008 8.14544 3.52502 131.99 104.688 248.513 248.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 3.2e-05 2048 70 3000 544256 100.32 55.9777 4042.37 1676.95 5875.79 5875.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 590 3.2e-05 2048 122 1095 434176 134.47 56.1202 2229.92 1676.71 4097.42 4097.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 620 0.000128 4096 145 2220 104064 38.5809 28.3464 2066.93 841.714 2975.68 2975.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 970 0.000128 1024 205 615 123904 13.4893 6.83389 108.532 209.774 338.786 338.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 0.001024 512 120 360 18880 0.367392 3.06733 19.3002 22.7764 22.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 560 6.4e-05 2048 170 1425 159744 79.6099 28.4019 618.807 838.654 1565.67 1565.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1030 6.4e-05 1024 240 690 248832 29.6226 13.504 227.329 419.41 690.054 690.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.000128 4096 70 1770 34304 82.0195 28.3484 560.865 838.777 1510.17 1510.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1760 6.4e-05 2048 330 720 281856 43.5913 28.2931 956.089 838.648 1866.76 1866.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 0.000256 1024 310 2205 43520 8.16352 3.5448 132.488 104.939 249.301 249.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 3.2e-05 2048 70 3000 544640 100.58 56.1429 4091.18 1675.05 5923.12 5923.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 3.2e-05 2048 122 1095 433920 134.496 56.233 1468.44 1675.06 3334.43 3334.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 620 0.000128 4096 145 2220 104000 38.6752 28.4159 1096.32 837.873 2001.39 2001.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 0.000128 1024 205 615 123520 13.5534 6.86656 102.493 209.581 332.654 332.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.001024 512 120 360 18880 0.366752 3.09658 17.8043 21.3117 21.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 6.4e-05 2048 170 1425 160000 79.8735 28.3695 557.314 837.821 1503.58 1503.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 6.4e-05 1024 240 690 249600 29.609 13.5484 221.975 419.062 684.384 684.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.000128 4096 70 1770 33920 82.3474 28.3935 569.044 837.805 1517.76 1517.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1760 6.4e-05 2048 330 720 281600 43.7489 28.4041 1025.52 837.663 1935.48 1935.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 0.000256 1024 310 2205 43008 8.11792 3.51424 131.451 104.377 247.628 247.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 3.2e-05 2048 70 3000 543744 100.521 56.0665 4057.36 1676.2 5890.32 5890.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 3.2e-05 2048 122 1095 433152 133.96 55.9851 1311.32 1675.65 3177.12 3177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 620 0.000128 4096 145 2220 103872 38.5342 28.3627 1090.18 838.469 1995.66 1995.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 0.000128 1024 205 615 123648 13.466 6.8369 89.8026 209.473 319.756 319.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.001024 512 120 360 18864 0.364544 3.05565 18.5121 21.9751 22.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 6.4e-05 2048 170 1425 159744 79.6129 28.3083 545.147 837.34 1490.6 1490.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 6.4e-05 1024 240 690 248832 29.526 13.6909 206.319 418.829 668.555 668.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.000128 4096 70 1770 33792 82.0525 28.3444 297.298 837.378 1245.24 1245.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1760 6.4e-05 2048 330 720 281472 43.5717 28.3706 979.237 838.308 1889.62 1889.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 0.000256 1024 310 2205 43008 8.19203 3.54003 134.506 104.881 251.291 251.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 3.2e-05 2048 70 3000 543872 100.722 56.0977 4159.97 1676.26 5993.22 5993.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 3.2e-05 2048 122 1095 433664 134.031 56.0906 1193.09 1675.44 3058.85 3059.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 620 0.000128 4096 145 2220 103936 38.6365 28.3933 1115.85 838.509 2021.5 2021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 0.000128 1024 205 615 123648 13.5136 6.84762 92.2992 209.439 322.282 322.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.001024 512 120 360 18872 0.364544 3.1273 18.3823 21.9166 21.9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 6.4e-05 2048 170 1425 159488 79.8145 28.3279 557.554 837.185 1503.07 1503.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 6.4e-05 1024 240 690 249088 29.5858 13.6151 212.008 418.806 674.204 674.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.000128 4096 70 1770 34048 82.164 28.3914 307.325 837.235 1255.28 1255.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1760 6.4e-05 2048 330 720 281792 43.6147 28.3769 892.325 840.624 1805.08 1805.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 0.000256 1024 310 2205 43008 8.15482 3.52813 133.544 104.733 250.135 250.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 3.2e-05 2048 70 3000 543744 100.305 55.9534 4200.68 1676.81 6033.92 6034.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 3.2e-05 2048 122 1095 434176 133.953 55.978 1224.1 1676.84 3091.07 3091.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 620 0.000128 4096 145 2220 103936 38.5216 28.3524 1140.06 850.402 2057.45 2057.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 0.000128 1024 205 615 122880 13.4802 6.83363 94.4082 209.133 324.032 324.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.001024 512 120 360 18816 0.366528 3.07405 18.2427 21.7269 21.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 6.4e-05 2048 170 1425 157696 79.658 28.267 563.424 836.163 1507.71 1507.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 6.4e-05 1024 240 690 247808 29.5331 13.4836 215.355 418.199 676.76 676.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.000128 4096 70 1770 33792 81.694 28.314 311.467 836.007 1257.65 1257.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1760 6.4e-05 2048 330 720 281600 43.4019 28.2895 516.77 838.566 1427.17 1427.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 0.000256 1024 310 2205 42624 8.10026 3.49843 154.334 103.808 269.908 270.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 3.2e-05 2048 70 3000 543744 100.344 56.2033 4817.48 1674.95 6649.15 6649.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 3.2e-05 2048 122 1095 433152 134.11 56.1863 1374.06 1674.97 3239.53 3239.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 620 0.000128 4096 145 2220 103968 38.6035 28.3875 1284.5 837.943 2189.54 2189.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 0.000128 1024 205 615 123264 13.4608 6.8439 107.226 208.823 336.522 336.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.001024 512 120 360 18792 0.363264 3.6881 17.052 21.1449 21.2047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 6.4e-05 2048 170 1425 158976 79.6555 28.3849 644.645 834.716 1587.59 1587.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 6.4e-05 1024 240 690 246528 29.7613 13.6786 242.71 417.469 703.807 703.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 280 0.000128 4096 70 1770 33408 82.0812 28.4067 347.812 842.905 1301.37 1301.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1760 6.4e-05 2048 330 720 281664 43.4869 28.3341 580.672 837.789 1490.41 1490.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 0.000256 1024 310 2205 42240 8.06314 3.48038 148.477 103.374 263.561 263.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 3.2e-05 2048 70 3000 544000 100.07 56.0744 4710.23 1676.81 6543.36 6543.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 3.2e-05 2048 122 1095 432640 134.011 56.0497 1341.43 1677.96 3209.66 3209.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 620 0.000128 4096 145 2220 104000 38.4954 28.386 1253.6 839.002 2159.59 2159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 0.000128 1024 205 615 122880 13.5558 6.84288 104.496 209.837 334.911 335.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.001024 512 120 360 18800 0.36272 3.57376 18.2158 22.1948 22.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 6.4e-05 2048 170 1425 158720 79.7112 28.3141 628.596 838.76 1575.58 1575.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 6.4e-05 1024 240 690 248320 29.6675 13.5148 239.467 419.52 702.359 702.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 280 0.000128 4096 70 1770 33280 82.219 28.3771 337.67 838.833 1287.27 1287.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1760 6.4e-05 2048 330 720 281600 43.3923 28.478 566.052 838.662 1476.72 1476.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 0.000256 1024 310 2205 41472 8.11037 3.4816 156.321 103.292 271.371 271.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 3.2e-05 2048 70 3000 542208 99.9529 55.9206 4997.34 1672.38 6825.76 6825.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 3.2e-05 2048 122 1095 433152 133.296 55.9555 1431.19 1672.39 3293.03 3293.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 620 0.000128 4096 145 2220 103680 38.3972 28.3279 1328.57 836.762 2232.17 2232.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 0.000128 1024 205 615 122880 13.3851 6.82733 111.415 208.271 340.079 340.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.001024 512 120 360 18816 0.364096 3.83731 19.0419 23.2852 23.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 6.4e-05 2048 170 1425 156672 79.4091 28.1806 661.309 835.78 1604.87 1605.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 6.4e-05 1024 240 690 245760 29.5279 13.4408 252.742 416.441 712.344 712.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 280 0.000128 4096 70 1770 32256 81.8212 28.2825 349.507 832.559 1292.34 1292.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1760 6.4e-05 2048 330 720 281088 43.3218 28.4344 603.726 836.503 1512.12 1512.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 0.000256 1024 310 2205 41600 8.14058 3.49184 157.469 103.403 272.675 272.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 3.2e-05 2048 70 3000 544000 100.208 56.185 4965.26 1675.18 6797 6797.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 3.2e-05 2048 122 1095 432000 134.277 56.1128 1415.26 1675.26 3281.11 3281.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 620 0.000128 4096 145 2220 103600 38.6786 28.4095 1319.75 851.28 2238.23 2238.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 0.000128 1024 205 615 121600 13.5765 6.8487 109.273 208.579 338.456 338.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.001024 512 120 360 18800 0.364736 3.81264 17.9947 22.2159 22.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 6.4e-05 2048 170 1425 156800 79.827 28.292 657.114 846.704 1612.12 1612.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 6.4e-05 1024 240 690 246400 29.6287 13.4902 251.478 427.477 722.265 722.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 280 0.000128 4096 70 1770 32000 82.3387 28.3934 344.224 846.868 1301.99 1302.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1760 6.4e-05 2048 330 720 280800 43.634 28.4069 598.28 851.134 1526 1526.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 0.000256 1024 310 2205 41216 8.17859 3.49146 155.344 103.652 270.83 270.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 3.2e-05 2048 70 3000 542976 100.047 55.9938 5001.95 1672.51 6830.66 6830.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 3.2e-05 2048 122 1095 433664 133.398 56.0069 1433.47 1672.69 3295.76 3295.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 620 0.000128 4096 145 2220 103488 38.4849 28.3831 1332.06 836.899 2235.93 2236.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 0.000128 1024 205 615 123648 13.457 6.83984 111.971 209.319 341.759 341.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.001024 512 120 360 18816 0.362784 3.84614 18.0812 22.3335 22.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 6.4e-05 2048 170 1425 157696 79.8015 28.3307 666.399 836.636 1611.36 1611.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 6.4e-05 1024 240 690 247296 29.7194 13.6231 254.234 418.437 716.197 716.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 280 0.000128 4096 70 1770 34048 81.8117 28.357 368.769 836.872 1315.97 1316.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1760 6.4e-05 2048 330 720 281344 43.3613 28.4793 604.238 836.436 1512.64 1512.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 0.000256 1024 310 2205 42240 8.09514 3.4873 157.435 103.342 272.532 272.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 3.2e-05 2048 70 3000 543360 100.248 56.1029 4921.58 1673.78 6751.88 6752.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 3.2e-05 2048 122 1095 430080 133.923 56.0516 1397.23 1668.64 3256.04 3256.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 620 0.000128 4096 145 2220 103680 38.5872 28.3781 1315.24 837.548 2219.85 2219.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 0.000128 1024 205 615 122880 13.4839 6.84835 109.114 208.854 338.474 338.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.001024 512 120 360 18720 0.361952 3.76662 17.9454 22.1164 22.1728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 6.4e-05 2048 170 1425 157440 79.8634 28.3767 653.128 836.012 1597.56 1597.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 6.4e-05 1024 240 690 245760 29.8258 13.512 248.301 417.597 709.416 709.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 280 0.000128 4096 70 1770 32640 82.1873 28.3725 348.653 834.879 1294.25 1294.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1760 6.4e-05 2048 330 720 281280 43.4929 28.4122 594.288 837.259 1503.59 1503.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 0.000256 1024 310 2205 43008 8.15946 3.53056 152.551 104.728 269.136 269.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 3.2e-05 2048 70 3000 542720 100.225 56.1411 4709.88 1675.75 6542.16 6542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 3.2e-05 2048 122 1095 430080 133.989 55.9458 1339.24 1670.07 3199.44 3199.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 620 0.000128 4096 145 2220 103424 38.3871 28.3199 1256.09 839.109 2162.02 2162.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 0.000128 1024 205 615 122880 13.4794 6.83024 104.935 209.101 334.521 334.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.001024 512 120 360 18688 0.363488 3.59834 19.0799 23.0857 23.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 6.4e-05 2048 170 1425 155648 80.0087 28.3303 618.87 835.296 1562.69 1562.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 6.4e-05 1024 240 690 245760 29.7905 13.4861 237.916 417.924 699.298 699.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 280 0.000128 4096 70 1770 32768 82.0127 28.3259 335.125 835.638 1281.26 1281.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1760 6.4e-05 2048 330 720 281600 43.3764 28.4612 570.253 838.011 1480.24 1480.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 0.000256 1024 310 2205 39936 8.24758 3.48458 161.03 103.457 276.384 276.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 3.2e-05 2048 70 3000 540672 100.352 55.9434 5453.02 1673.21 7282.69 7282.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 3.2e-05 2048 122 1095 430080 132.884 55.7015 1556.88 1664.99 3410.64 3410.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 620 0.000128 4096 145 2220 103680 38.4267 28.3331 1458.71 842.374 2367.95 2368.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 0.000128 1024 205 615 119808 13.4081 6.79594 119.424 206.412 346.217 346.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.001024 512 120 360 18624 0.361888 4.23245 17.7762 22.4124 22.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 6.4e-05 2048 170 1425 153600 79.2924 27.9321 711.991 824.724 1644.13 1644.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 6.4e-05 1024 240 690 239616 29.7464 13.3157 271.203 412.57 727.022 727.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 280 0.000128 4096 70 1770 30720 81.6424 28.2221 365.612 825.129 1300.77 1300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1760 6.4e-05 2048 330 720 281088 43.3628 28.2726 663.18 836.948 1572.23 1572.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 0.000256 1024 310 2205 41600 8.14966 3.48973 171.235 103.527 286.564 286.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 3.2e-05 2048 70 3000 544000 100.109 56.0599 5538.29 1675.22 7369.85 7370
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 3.2e-05 2048 122 1095 428800 133.675 55.8572 1556.07 1666.73 3412.53 3412.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 620 0.000128 4096 145 2220 103200 38.6322 28.3934 1461.34 845.515 2373.99 2374.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 0.000128 1024 205 615 118400 13.5783 6.81504 118.237 206.537 345.342 345.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.001024 512 120 360 18600 0.363648 4.24208 18.8242 23.4725 23.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 6.4e-05 2048 170 1425 153600 79.4718 27.9471 711.317 825.26 1644.19 1644.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 6.4e-05 1024 240 690 243200 29.4562 13.3543 274.891 412.706 730.602 730.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 280 0.000128 4096 70 1770 28800 82.6946 28.2726 344.484 825.687 1281.31 1281.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1760 6.4e-05 2048 330 720 280000 43.6357 28.402 662.877 838.004 1573.05 1573.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 0.000256 1024 310 2205 40960 8.3217 3.5328 154.292 104.988 271.301 271.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 3.2e-05 2048 70 3000 540672 100.001 55.9759 5001.14 1672.02 6829.3 6829.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 3.2e-05 2048 122 1095 425984 134.922 55.9657 1415.36 1673.3 3279.74 3279.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 620 0.000128 4096 145 2220 103424 38.4373 28.3177 1340.55 837.173 2244.59 2244.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 0.000128 1024 205 615 122880 13.4883 6.82688 112.154 209.384 342.033 342.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.001024 512 120 360 18432 0.361248 3.85277 17.9323 22.19 22.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 6.4e-05 2048 170 1425 155648 79.9865 28.3188 660.338 836.478 1605.31 1605.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 6.4e-05 1024 240 690 245760 29.7933 14.0084 253.981 418.431 716.397 716.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 280 0.000128 4096 70 1770 32768 82.1334 28.3173 357.696 839.325 1307.64 1307.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1760 6.4e-05 2048 330 720 280576 43.3092 28.2672 607.232 836.321 1515.26 1515.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 0.000256 1024 310 2200 43008 8.14358 3.52541 123.515 104.686 240.038 240.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 3.2e-05 2048 70 3000 544768 100.162 56.0031 3830.5 1676.69 5663.53 5663.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 3.2e-05 2048 122 1100 436224 133.52 56.1191 1397.46 1676.7 3264 3264.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 620 0.000128 4096 145 2220 103808 38.6051 28.34 1992.79 838.724 2898.56 2898.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 970 0.000128 1024 205 620 124416 13.4353 6.83398 103.615 209.774 333.818 333.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.001024 512 120 360 18880 0.368736 2.9184 19.2429 22.5743 22.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 560 6.4e-05 2048 170 1440 158720 79.7312 28.3001 591.511 838.7 1538.43 1538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 6.4e-05 1024 240 700 244736 30.0427 13.4949 206.467 419.524 669.721 669.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 280 0.000128 4096 70 1760 32768 82.5713 28.3347 521.432 838.577 1471.08 1471.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1760 6.4e-05 2048 330 720 281088 43.5201 28.4679 948 840.987 1861.11 1861.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 0.000256 1024 310 2200 42880 8.22589 3.54291 137.335 105.04 254.313 254.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 3.2e-05 2048 70 3000 544640 100.439 56.1623 4308.17 1676.7 6141.65 6141.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 3.2e-05 2048 122 1100 435200 134.244 56.1157 1404.65 1676.72 3271.92 3272.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 620 0.000128 4096 145 2220 103840 38.637 28.3912 1151.47 838.684 2057.29 2057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 0.000128 1024 205 620 124800 13.4442 6.84442 109.163 209.79 339.42 339.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.001024 512 120 360 18880 0.36576 3.27114 17.6689 21.3467 21.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 6.4e-05 2048 170 1440 158720 79.8673 28.3543 587.295 838.6 1534.3 1534.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 6.4e-05 1024 240 700 244480 30.1701 14.0329 218.102 419.458 681.964 682.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 280 0.000128 4096 70 1760 32640 82.8568 28.3919 556.778 838.601 1506.79 1506.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1760 6.4e-05 2048 330 720 281280 43.7326 28.3581 1031.59 838.615 1942.42 1942.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 0.000256 1024 310 2200 42240 8.17392 3.51843 128.085 104.28 244.222 244.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 3.2e-05 2048 70 3000 544512 100.154 56.0953 4012.09 1674.68 5843.19 5843.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 3.2e-05 2048 122 1100 434688 133.639 56.0026 1293.85 1672.63 3156.32 3156.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 620 0.000128 4096 145 2220 103680 38.5085 28.3607 1065.39 841.02 1973.38 1973.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 0.000128 1024 205 620 124416 13.4002 6.83901 89.9396 209.282 319.642 319.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.001024 512 120 360 18864 0.363136 3.02739 19.3456 22.7799 22.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 6.4e-05 2048 170 1440 158208 79.7835 28.3539 539.601 836.608 1484.54 1484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 6.4e-05 1024 240 700 244224 30.0756 13.5107 203.308 418.533 665.621 665.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 280 0.000128 4096 70 1760 32256 82.5515 28.3546 278.633 838.754 1228.46 1228.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1760 6.4e-05 2048 330 720 281088 43.5269 28.3304 804.761 837.494 1714.25 1714.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 0.000256 1024 310 2200 43008 8.19766 3.53437 132.709 104.889 249.495 249.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 3.2e-05 2048 70 3000 543872 100.613 56.194 4056.82 1676.4 5890.2 5890.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 3.2e-05 2048 122 1100 433664 133.85 56.054 1177.27 1675.31 3042.69 3042.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 620 0.000128 4096 145 2220 103712 38.6499 28.3782 1090.08 838.599 1995.82 1995.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 0.000128 1024 205 620 124544 13.4211 6.8439 92.0524 209.464 321.959 322.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.001024 512 120 360 18872 0.36464 3.10966 18.3083 21.8257 21.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 6.4e-05 2048 170 1440 157696 80.0103 28.362 544.867 837.177 1490.61 1490.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 6.4e-05 1024 240 700 243712 30.2088 13.5223 206.421 418.768 669.11 669.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 280 0.000128 4096 70 1760 32256 82.7882 28.3924 285.735 837.341 1234.42 1234.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1760 6.4e-05 2048 330 720 280896 43.7036 28.3791 857.992 838.356 1768.57 1768.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 0.000256 1024 310 2200 43008 8.15606 3.52749 130.878 104.682 247.417 247.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 3.2e-05 2048 70 3000 544768 100.044 56.066 4071.6 1675.39 5903.27 5903.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 3.2e-05 2048 122 1100 436224 133.322 55.9735 1199.11 1675.41 3064.01 3064.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 620 0.000128 4096 145 2220 103680 38.5036 28.3382 1101.34 838.161 2006.45 2006.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 0.000128 1024 205 620 123904 13.3817 6.83584 92.9849 208.955 322.333 322.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.001024 512 120 360 18816 0.365856 2.98291 18.2129 21.6049 21.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 6.4e-05 2048 170 1440 157696 79.6425 28.264 553.176 835.265 1496.54 1496.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 6.4e-05 1024 240 700 243712 30.0103 13.4886 208.609 419.071 671.368 671.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 280 0.000128 4096 70 1760 31744 82.5123 28.33 283.639 835.319 1229.96 1230.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1760 6.4e-05 2048 330 720 281088 43.4274 28.3618 501.579 837.838 1411.34 1411.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 0.000256 1024 310 2200 41472 8.18931 3.50022 156.817 103.895 272.567 272.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 3.2e-05 2048 70 3000 543744 100.221 56.1275 5047.38 1676.31 6880.21 6880.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 3.2e-05 2048 122 1100 435456 133.456 56.1628 1459.28 1676.33 3325.43 3325.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 620 0.000128 4096 145 2220 103680 38.5625 28.3815 1340.45 843.886 2251.39 2251.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 0.000128 1024 205 620 123264 13.4553 6.84826 113.029 209 342.506 342.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.001024 512 120 360 18792 0.361248 3.87501 17.9756 22.2563 22.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 6.4e-05 2048 170 1440 156672 79.9646 28.3456 673.368 835.377 1617.24 1617.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 6.4e-05 1024 240 700 241920 30.2371 13.6068 254.51 417.899 716.437 716.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 280 0.000128 4096 70 1760 31104 82.8765 28.3714 338.803 835.465 1285.68 1285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1760 6.4e-05 2048 330 720 281088 43.5624 28.3911 608.71 838.365 1519.16 1519.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 0.000256 1024 310 2200 39168 8.18541 3.45293 111.088 102.342 225.231 225.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 3.2e-05 2048 70 3000 543744 100.037 56.1672 3509.39 1674.89 5340.66 5340.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 3.2e-05 2048 122 1100 433152 133.039 55.8592 1009.95 1669.98 2869.01 2869.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 620 0.000128 4096 145 2220 103680 38.4724 28.3719 931.331 838.189 1836.47 1836.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 0.000128 1024 205 620 122112 13.3504 6.81901 78.3731 207.342 306.059 306.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.001024 512 120 360 18720 0.363008 2.73802 16.7965 19.9421 19.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 6.4e-05 2048 170 1440 152064 79.9527 27.99 454.605 833.505 1396.24 1396.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 6.4e-05 1024 240 700 239616 30.0267 13.3837 175.991 414.39 633.977 634.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 280 0.000128 4096 70 1760 29952 82.4512 28.3118 227.474 828.838 1167.23 1167.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1760 6.4e-05 2048 330 720 281088 43.4417 28.3237 909.865 837.71 1819.48 1819.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 0.000256 1024 310 2200 40960 8.1545 3.48173 150.508 103.306 265.617 265.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 3.2e-05 2048 70 3000 544000 100.079 56.0825 4882.24 1675.64 6714.22 6714.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 3.2e-05 2048 122 1100 435200 133.454 56.0436 1409.34 1675.68 3274.72 3274.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 620 0.000128 4096 145 2220 103680 38.4948 28.375 1297.42 838.333 2202.73 2202.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 0.000128 1024 205 620 124160 13.4437 6.84099 109.461 209.694 339.62 339.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.001024 512 120 360 18800 0.364544 3.724 17.0347 21.1667 21.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 6.4e-05 2048 170 1440 158720 79.6615 28.3592 659.096 838.158 1605.47 1605.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 6.4e-05 1024 240 700 243200 30.245 13.6191 246.738 419.316 710.109 710.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 280 0.000128 4096 70 1760 32000 82.6907 28.3895 335.808 838.245 1285.31 1285.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1760 6.4e-05 2048 330 720 280960 43.471 28.3014 585.022 838.007 1494.94 1495.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 0.000256 1024 310 2200 40960 8.15574 3.48365 111.136 103.464 226.402 226.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 3.2e-05 2048 70 3000 542720 100.032 55.9985 3390.16 1676.71 5223.07 5223.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 3.2e-05 2048 122 1100 435200 133.178 55.9906 981.772 1677.51 2848.66 2848.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 620 0.000128 4096 145 2220 103040 38.3424 28.313 898.719 835.744 1801.22 1801.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 0.000128 1024 205 620 120320 13.3415 6.80259 74.8771 210.159 305.355 305.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.001024 512 120 360 18720 0.36416 2.62077 18.8773 21.9046 21.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 6.4e-05 2048 170 1440 158720 79.55 28.3583 459.011 838.767 1405.88 1406.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 6.4e-05 1024 240 700 240640 30.504 13.5 170.664 419.523 634.373 634.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 280 0.000128 4096 70 1760 28160 82.539 28.2129 207.077 825.358 1143.35 1143.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1760 6.4e-05 2048 330 720 280320 43.4112 28.3937 407.515 840.415 1319.87 1319.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 0.000256 1024 310 2200 41472 8.11798 3.48288 146.278 103.398 261.445 261.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 3.2e-05 2048 70 3000 543744 99.7478 55.9134 4579.3 1674.34 6409.47 6409.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 3.2e-05 2048 122 1100 433152 133.414 55.9848 1313.77 1674.14 3177.51 3177.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 620 0.000128 4096 145 2220 103296 38.4123 28.3358 1212.68 837.612 2117.15 2117.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 0.000128 1024 205 620 122880 13.3891 6.82598 101.421 208.485 330.302 330.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.001024 512 120 360 18816 0.364704 3.45702 18.0011 21.8661 21.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 6.4e-05 2048 170 1440 156672 79.4146 28.2358 608.611 833.298 1549.75 1549.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 6.4e-05 1024 240 700 242688 29.895 13.446 230.283 418.982 692.796 692.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 280 0.000128 4096 70 1760 30720 82.5346 28.2911 302.575 833.475 1247.04 1247.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1760 6.4e-05 2048 330 720 280320 43.3833 28.2771 547.098 837.38 1456.28 1456.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 0.000256 1024 310 2200 39936 8.24496 3.48483 103.728 103.527 219.149 219.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 3.2e-05 2048 70 3000 543744 99.7953 55.9822 3267.07 1674.39 5097.4 5097.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 3.2e-05 2048 122 1100 430080 132.911 55.6384 929.378 1666.15 2784.27 2784.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 620 0.000128 4096 145 2220 102912 38.4881 28.3282 858.695 838.353 1763.97 1764.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 0.000128 1024 205 620 119808 13.4157 6.80221 71.4246 206.557 298.388 298.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.001024 512 120 360 18624 0.363584 2.50906 17.8422 20.7585 20.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 6.4e-05 2048 170 1440 153600 79.2203 28.0084 425.662 825.27 1358.35 1358.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 6.4e-05 1024 240 700 239616 29.7514 13.511 162.522 412.687 618.654 618.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 280 0.000128 4096 70 1760 27648 82.6998 28.2255 195.336 825.683 1132.11 1132.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1760 6.4e-05 2048 330 720 279552 43.4864 28.3855 389.755 839.567 1301.33 1301.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 0.000256 1024 310 2200 41600 8.14323 3.49123 150.274 103.403 265.484 265.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 3.2e-05 2048 70 3000 544000 100.142 56.1748 4769.08 1675.14 6600.71 6600.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 3.2e-05 2048 122 1100 435200 133.422 56.0997 1378.62 1678.43 3246.78 3246.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 620 0.000128 4096 145 2220 103600 38.7171 28.4094 1265.61 838.227 2171.07 2171.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 0.000128 1024 205 620 123200 13.4401 6.85114 106.653 208.576 335.699 335.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.001024 512 120 360 18800 0.364512 3.64749 17.9999 22.0548 22.1104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 6.4e-05 2048 170 1440 156800 79.8182 28.2541 637.907 833.676 1579.84 1580.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 6.4e-05 1024 240 700 240000 30.4015 13.4799 238.369 417.035 699.469 699.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 280 0.000128 4096 70 1760 30400 83.1351 28.3813 314.067 833.779 1259.53 1259.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1760 6.4e-05 2048 330 720 280800 43.6037 28.3366 574.387 840.129 1486.59 1486.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 0.000256 1024 310 2200 41600 8.14634 3.49389 111.048 103.469 226.329 226.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 3.2e-05 2048 70 3000 544000 100.098 56.1012 3348.4 1674.29 5179.06 5179.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 3.2e-05 2048 122 1100 428800 133.674 55.8998 953.679 1665.72 2809.17 2809.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 620 0.000128 4096 145 2220 103200 38.6403 28.3955 886.643 838.129 1791.92 1792.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 0.000128 1024 205 620 121600 13.3156 6.81632 74.816 206.42 301.547 301.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.001024 512 120 360 18600 0.364544 2.59133 17.7653 20.7648 20.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 6.4e-05 2048 170 1440 153600 79.4322 28.1313 439.439 824.642 1371.84 1371.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 6.4e-05 1024 240 700 236800 30.1736 13.353 166.239 412.501 622.458 622.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 280 0.000128 4096 70 1760 28800 82.7264 28.2852 209.502 825.161 1145.84 1145.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1760 6.4e-05 2048 330 720 280000 43.6205 28.3474 402.635 837.492 1312.23 1312.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 0.000256 1024 310 2200 41216 8.17133 3.49149 181.993 103.763 297.583 297.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 3.2e-05 2048 70 3000 542976 99.9965 55.9858 6041.48 1674.15 7871.78 7871.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 3.2e-05 2048 122 1100 433664 133.374 56.1605 1745.1 1676.29 3611.12 3611.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 620 0.000128 4096 145 2220 103488 38.4625 28.3587 1607.22 837.771 2511.92 2512.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 0.000128 1024 205 620 123648 13.459 6.86554 136.35 209.54 366.388 366.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.001024 512 120 360 18816 0.363776 4.68992 18.0932 23.1882 23.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 6.4e-05 2048 170 1440 157696 79.7652 28.3175 815.331 837.51 1761.11 1761.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 6.4e-05 1024 240 700 243712 30.127 13.5111 308.93 418.828 771.584 771.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 280 0.000128 4096 70 1760 32256 82.525 28.3633 423.47 840.145 1374.67 1374.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1760 6.4e-05 2048 330 720 280448 43.4417 28.3894 729.211 837.483 1638.66 1638.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 0.000256 1024 310 2200 39424 8.06499 3.4129 120.956 101.426 234.029 234.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 3.2e-05 2048 70 3000 541184 100.05 56.0091 3929.85 1673.06 5759.13 5759.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 3.2e-05 2048 122 1100 430080 134.18 55.9285 1132.8 1673.07 2996.18 2996.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 620 0.000128 4096 145 2220 103040 38.4323 28.3179 1053.16 837.709 1957.73 1957.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 0.000128 1024 205 620 121856 13.3162 6.8137 88.5236 207.122 315.949 316.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.001024 512 120 360 18592 0.363744 3.06826 16.7608 20.2357 20.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 6.4e-05 2048 170 1440 150528 80.1258 27.9459 507.766 832.113 1448.14 1448.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 6.4e-05 1024 240 700 236544 30.2609 13.4055 197.569 413.816 655.237 655.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 280 0.000128 4096 70 1760 28672 82.6511 28.2469 244.729 828.049 1183.84 1183.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1760 6.4e-05 2048 330 720 279552 43.4476 28.287 474.42 836.914 1383.2 1383.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 0.000256 1024 310 2200 40320 8.23462 3.48621 173.563 103.43 288.882 289.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 3.2e-05 2048 70 3000 543360 100.211 56.1039 5796.99 1675.22 7628.7 7628.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 3.2e-05 2048 122 1100 430080 133.871 56.0149 1660.76 1670.08 3520.93 3521.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 620 0.000128 4096 145 2220 103680 38.56 28.395 1549.44 838.391 2454.9 2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 0.000128 1024 205 620 122880 13.4956 6.84851 129.634 209.034 359.192 359.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.001024 512 120 360 18720 0.364224 4.49302 19.0097 23.9093 23.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 6.4e-05 2048 170 1440 157440 79.8277 28.3236 780.761 835.479 1724.58 1724.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 6.4e-05 1024 240 700 241920 30.2959 13.512 294.439 417.806 756.234 756.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 280 0.000128 4096 70 1760 30720 83.0944 28.3708 386.416 835.78 1333.82 1333.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1760 6.4e-05 2048 330 720 280320 43.5931 28.3525 697.817 838.026 1607.92 1608.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 0.000256 1024 310 2200 38400 8.38093 3.4857 116.811 103.502 232.345 232.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 3.2e-05 2048 70 3000 541440 99.795 55.9217 3907.18 1668.99 5732.06 5732.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 3.2e-05 2048 122 1100 430080 133.746 55.981 1124.25 1669.02 2983.18 2983.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 620 0.000128 4096 145 2220 102720 38.4553 28.3546 1040.22 837.286 1944.43 1944.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 0.000128 1024 205 620 119040 13.4892 6.80733 85.8252 206.454 312.749 312.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.001024 512 120 360 18480 0.361632 3.06 17.7109 21.1745 21.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 6.4e-05 2048 170 1440 153600 79.2911 27.9371 515.803 824.804 1448.02 1448.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 6.4e-05 1024 240 700 238080 29.9616 13.3333 196.032 412.469 651.974 652.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 280 0.000128 4096 70 1760 26880 83.06 28.2482 228.802 825.252 1165.53 1165.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1760 6.4e-05 2048 330 720 278400 43.5297 28.3219 470.05 834.888 1376.92 1377.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 0.000256 1024 310 2200 43008 8.15059 3.53075 178.513 104.71 295.076 295.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 3.2e-05 2048 70 3000 544768 99.8172 56.0436 5648.77 1675.44 7480.25 7480.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 3.2e-05 2048 122 1100 434176 133.002 55.9352 1628.14 1669.85 3487.13 3487.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 620 0.000128 4096 145 2220 102912 38.4312 28.3309 1496.73 835.563 2399.16 2399.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 0.000128 1024 205 620 122880 13.4598 6.83008 126.094 209.004 355.567 355.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.001024 512 120 360 18688 0.364544 4.36086 19.057 23.8261 23.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 6.4e-05 2048 170 1440 155648 79.9922 28.3417 750.119 835.344 1693.99 1694.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 6.4e-05 1024 240 700 241664 30.2328 13.9294 283.801 417.849 746.007 746.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 280 0.000128 4096 70 1760 30720 82.8387 28.322 374.75 835.486 1321.57 1321.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1760 6.4e-05 2048 330 720 280576 43.4443 28.3547 680.753 837.852 1590.54 1590.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 0.000256 1024 310 2200 40960 8.32749 3.52896 121.452 104.919 238.392 238.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 3.2e-05 2048 70 3000 540672 100.012 55.9946 3758.58 1670.64 5585.4 5585.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 3.2e-05 2048 122 1100 434176 132.993 55.8464 1092.59 1670.66 2952.29 2952.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 620 0.000128 4096 145 2220 102400 38.5037 28.3241 1000.87 836.762 1904.57 1904.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 0.000128 1024 205 620 122880 13.5 6.8296 85.1491 209.244 314.902 315.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.001024 512 120 360 18432 0.360896 2.9673 17.977 21.3478 21.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 6.4e-05 2048 170 1440 155648 79.9774 28.3016 503.784 835.877 1448.13 1448.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 6.4e-05 1024 240 700 237568 30.7666 13.4839 188.291 422.745 655.47 655.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 280 0.000128 4096 70 1760 28672 83.422 28.326 237.471 836.445 1185.83 1185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1760 6.4e-05 2048 330 720 278528 48.2745 28.3326 453.126 835.736 1365.6 1365.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 0.000256 1024 310 2200 39936 8.23933 3.48186 148.728 103.443 264.055 264.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 3.2e-05 2048 70 3000 543744 99.7968 55.9919 4941.82 1673.01 6770.79 6770.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 3.2e-05 2048 122 1100 430080 132.895 55.6304 1409.62 1666.64 3264.98 3265.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 620 0.000128 4096 145 2220 102912 38.4793 28.3362 1311.31 837.524 2215.75 2215.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 0.000128 1024 205 620 119808 13.4068 6.79936 107.099 206.385 333.86 333.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.001024 512 120 360 18624 0.360448 3.76403 17.7748 21.942 21.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 6.4e-05 2048 170 1440 153600 79.2315 27.9328 647.037 824.683 1579.07 1579.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 6.4e-05 1024 240 700 239616 29.7592 13.3155 245.528 412.412 701.203 701.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 280 0.000128 4096 70 1760 27648 82.71 28.2296 295.586 825.191 1231.88 1232.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1760 6.4e-05 2048 330 720 279552 43.5144 28.3935 592.297 836.976 1501.31 1501.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 0.000256 1024 310 2200 36864 8.08157 3.36691 104.393 99.5783 215.586 215.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 3.2e-05 2048 70 3000 540672 99.3361 55.6704 3438.3 1665.27 5258.74 5258.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 3.2e-05 2048 122 1100 417792 133.745 55.1348 961.611 1648.79 2799.48 2799.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 620 0.000128 4096 145 2220 101376 38.5178 28.3095 899.49 834.365 1800.79 1800.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 0.000128 1024 205 620 116736 13.68 6.80755 74.4378 206.642 301.741 301.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.001024 512 120 360 18432 0.362048 2.62349 18.8307 21.8612 21.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 6.4e-05 2048 170 1440 147456 80.441 27.919 436.188 825.123 1369.86 1370.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 6.4e-05 1024 240 700 233472 30.5405 13.3243 169.571 412.663 626.289 626.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 280 0.000128 4096 70 1760 24576 83.9156 28.2276 183.649 826.034 1121.99 1122.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1760 6.4e-05 2048 330 720 276480 43.5225 28.2836 410.777 833.232 1315.95 1316.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 0.000256 1024 310 2200 41600 8.15075 3.4936 161.045 103.536 276.394 276.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 3.2e-05 2048 70 3000 544000 100.112 56.0731 5097.65 1675.42 6929.43 6929.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 3.2e-05 2048 122 1100 428800 133.669 55.8346 1450.48 1668.02 3308.21 3308.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 620 0.000128 4096 145 2220 103200 38.6344 28.4044 1347.36 838.683 2253.19 2253.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 0.000128 1024 205 620 121600 13.3121 6.88723 113.225 206.572 340.175 340.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.001024 512 120 360 18600 0.363136 3.93235 16.7203 21.0596 21.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 6.4e-05 2048 170 1440 153600 79.4785 27.9473 668.062 825.304 1600.99 1601.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 6.4e-05 1024 240 700 236800 30.1764 13.3487 252.547 412.813 709.074 709.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 280 0.000128 4096 70 1760 28800 82.7084 28.2651 319.673 825.751 1256.56 1256.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1760 6.4e-05 2048 330 720 280000 43.6255 28.4146 613.015 838.054 1523.24 1523.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 0.000256 1024 310 2200 38400 8.39088 3.49229 114.133 103.736 229.916 230.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 3.2e-05 2048 70 3000 537600 100.009 55.8285 3660.43 1666.22 5482.65 5482.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 3.2e-05 2048 122 1100 422400 132.697 55.0875 1017.93 1649.09 2855 2855.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 620 0.000128 4096 145 2220 102400 38.4275 28.3451 950.815 834.895 1852.58 1852.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 0.000128 1024 205 620 121600 13.2948 6.80419 81.0171 206.688 307.979 308.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.001024 512 120 360 18400 0.362496 2.89053 17.7669 21.0629 21.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 6.4e-05 2048 170 1440 153600 79.3215 27.9172 475.701 825.173 1408.3 1408.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 6.4e-05 1024 240 700 230400 30.9266 13.8046 174.113 412.752 631.792 631.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 280 0.000128 4096 70 1760 25600 83.5695 28.2563 201.911 826.234 1140.13 1140.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1760 6.4e-05 2048 330 720 278400 43.4074 28.2461 435.425 833.721 1340.93 1341.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 0.000256 1024 310 2208 42496 8.19152 3.52666 123.047 104.698 239.635 239.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 3.2e-05 2048 70 3000 544768 100.055 56.1029 3778.02 1676.87 5611.22 5611.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 3.2e-05 2048 122 1104 432128 134.485 56.0128 1367.46 1676.89 3235.05 3235.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 620 0.000128 4096 145 2232 103680 38.542 28.3312 1939.58 838.731 2845.3 2845.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 970 0.000128 1024 205 624 123904 13.473 7.0065 103.672 210.012 334.321 334.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.001024 512 120 360 18880 0.368 2.89216 19.2311 22.5341 22.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 560 6.4e-05 2048 170 1440 158720 79.6999 28.2948 579.646 838.701 1526.54 1526.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 6.4e-05 1024 240 696 246784 29.8291 13.4922 205.27 419.57 668.355 668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 280 0.000128 4096 70 1776 33280 82.2108 28.3341 498.779 838.651 1448.14 1448.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1760 6.4e-05 2048 330 720 282880 43.3597 28.3185 905.511 840.765 1818.1 1818.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 0.000256 1024 310 2208 42880 8.22467 3.54541 130.197 105.053 247.191 247.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 3.2e-05 2048 70 3000 544640 100.308 56.1467 3998.48 1676.91 5832.02 5832.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 3.2e-05 2048 122 1104 432640 134.718 56.1435 1294.87 1676.94 3162.88 3163.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 620 0.000128 4096 145 2232 103680 38.6668 28.3876 1072.2 838.797 1978.17 1978.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 0.000128 1024 205 624 123520 13.5603 6.84442 101.24 209.806 331.628 331.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.001024 512 120 360 18880 0.368064 3.06176 19.1304 22.6042 22.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 6.4e-05 2048 170 1440 158720 79.8968 28.3836 544.636 838.699 1491.81 1491.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 6.4e-05 1024 240 696 245760 29.9938 13.5262 202.777 420.816 667.315 667.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 280 0.000128 4096 70 1776 33280 82.5326 28.4078 509.042 838.773 1458.92 1459.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1760 6.4e-05 2048 330 720 282880 43.5752 28.416 904.148 838.71 1814.98 1815.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 0.000256 1024 310 2208 42240 8.17789 3.51507 127.101 104.285 243.252 243.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 3.2e-05 2048 70 3000 544512 100.089 56.2647 3939.02 1674.79 5770.34 5770.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 3.2e-05 2048 122 1104 431616 134.175 56.0712 1138.59 1672.76 3001.79 3001.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 620 0.000128 4096 145 2232 103680 38.4948 28.3642 1053.82 837.85 1958.64 1958.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 0.000128 1024 205 624 123648 13.4642 6.84032 89.635 209.298 319.418 319.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.001024 512 120 360 18864 0.364544 3.00573 18.2969 21.7084 21.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 6.4e-05 2048 170 1440 158208 79.7348 28.3479 526.807 836.646 1471.73 1471.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 6.4e-05 1024 240 696 245760 29.8796 14.4794 201.223 418.467 664.242 664.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 280 0.000128 4096 70 1776 33024 82.166 28.3673 283.885 836.664 1231.25 1231.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1760 6.4e-05 2048 330 720 282624 43.3411 28.3218 820.382 837.603 1729.78 1729.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 0.000256 1024 310 2208 41472 8.11251 3.48064 88.4457 103.314 203.523 203.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 3.2e-05 2048 70 3000 543744 99.7508 55.9888 2535.19 1672.68 4363.77 4363.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 3.2e-05 2048 122 1104 430080 134.394 55.9577 932.9 1672.7 2796.15 2796.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 620 0.000128 4096 145 2232 103296 38.4456 28.3341 676.38 837.05 1580.31 1580.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 0.000128 1024 205 624 122880 13.4076 6.84998 74.0033 208.306 302.721 302.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.001024 512 120 360 18816 0.364896 2.01437 18.7272 21.1496 21.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 6.4e-05 2048 170 1440 156672 79.4124 28.2972 347.952 832.559 1288.41 1288.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 6.4e-05 1024 240 696 242688 29.9021 13.4393 128.376 416.328 588.246 588.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 280 0.000128 4096 70 1776 32256 81.9764 28.2829 503.763 832.706 1446.89 1447.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1760 6.4e-05 2048 330 720 281856 43.4256 28.2644 916.337 836.689 1824.85 1824.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 0.000256 1024 310 2208 43008 8.19795 3.53437 145.193 104.824 261.911 262.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 3.2e-05 2048 70 3000 544768 100.156 56.0973 4549.17 1675.27 6380.86 6381.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 3.2e-05 2048 122 1104 430080 134.738 56.0553 1322.34 1672.89 3186.33 3186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 620 0.000128 4096 145 2232 103712 38.6233 28.3914 1228.73 853.63 2149.48 2149.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 0.000128 1024 205 624 123648 13.488 6.84438 103.223 209.312 333.04 333.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.001024 512 120 360 18872 0.362496 3.50992 18.0868 22.0033 22.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 6.4e-05 2048 170 1440 157696 80.0004 28.3967 608.484 850.417 1567.49 1567.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 6.4e-05 1024 240 696 245504 29.9845 13.5228 231.851 418.511 694.058 694.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 280 0.000128 4096 70 1776 32256 82.7844 28.3769 323.236 836.766 1271.33 1271.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1760 6.4e-05 2048 330 720 282688 43.3703 28.3874 553.22 837.865 1462.98 1463.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 0.000256 1024 310 2208 41216 8.18144 3.48794 96.6966 103.671 212.206 212.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 3.2e-05 2048 70 3000 542976 99.9722 55.9963 2871.9 1672.73 4700.76 4700.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 3.2e-05 2048 122 1104 430080 134.482 55.9979 1077.57 1672.75 2941 2941.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 620 0.000128 4096 145 2232 103488 38.4799 28.3556 776.348 836.88 1680.17 1680.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 0.000128 1024 205 624 123648 13.4692 6.8441 66.5075 209.359 296.353 296.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.001024 512 120 360 18816 0.365888 2.27123 18.084 20.763 20.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 6.4e-05 2048 170 1440 157696 79.8123 28.321 386.193 836.614 1331.13 1331.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 6.4e-05 1024 240 696 243712 30.1167 13.5097 145.819 423.361 612.996 613.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 280 0.000128 4096 70 1776 32256 82.502 28.3656 205.039 836.92 1152.98 1153.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1760 6.4e-05 2048 330 720 282240 43.2935 28.3773 1098.26 836.582 2006.65 2006.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 0.000256 1024 310 2208 41984 8.22515 3.52461 136.09 104.646 252.651 252.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 3.2e-05 2048 70 3000 544768 99.9276 55.9937 4366.37 1675.36 6197.82 6197.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 3.2e-05 2048 122 1104 432128 134.129 56.2893 1288.35 1675.39 3154.35 3154.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 620 0.000128 4096 145 2232 103680 38.5059 28.3451 1187.88 838.124 2092.97 2093.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 0.000128 1024 205 624 122880 13.462 6.8303 99.2983 208.956 328.722 328.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.001024 512 120 360 18816 0.364768 3.25325 18.1104 21.7715 21.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 6.4e-05 2048 170 1440 157696 79.557 28.3177 591.842 835.419 1535.34 1535.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 6.4e-05 1024 240 696 245760 29.7539 13.4819 225.681 417.763 686.87 687.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 280 0.000128 4096 70 1776 32768 81.9576 28.3075 317.734 835.28 1263.44 1263.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1760 6.4e-05 2048 330 720 282624 43.2303 28.3448 537.212 837.86 1446.78 1446.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 0.000256 1024 310 2208 40960 8.33341 3.52426 93.3529 104.828 210.204 210.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 3.2e-05 2048 70 3000 544768 99.8667 56.0422 2865.18 1677.24 4698.5 4698.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 3.2e-05 2048 122 1104 430080 133.958 55.8899 852.436 1671.66 2714.15 2714.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 620 0.000128 4096 145 2232 102912 38.4225 28.332 782.221 838.396 1687.48 1687.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 0.000128 1024 205 624 122880 13.4706 6.83549 67.2322 209.243 296.955 297.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.001024 512 120 360 18688 0.362496 2.14646 18.0201 20.5722 20.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 6.4e-05 2048 170 1440 155648 79.9669 28.3955 385.053 836.161 1329.77 1329.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 6.4e-05 1024 240 696 245760 29.7518 13.6543 149.511 418.304 611.415 611.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 280 0.000128 4096 70 1776 32768 81.9955 28.3433 212.574 840.288 1163.36 1163.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1760 6.4e-05 2048 330 720 282624 43.311 28.3055 852.391 838.826 1762.97 1763.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 0.000256 1024 310 2208 41472 8.19571 3.49875 152.331 103.81 268.003 268.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 3.2e-05 2048 70 3000 543744 100.204 56.2721 4841.28 1674.95 6672.87 6673.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 3.2e-05 2048 122 1104 430848 134.79 56.0822 1396.1 1674.99 3262.16 3262.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 620 0.000128 4096 145 2232 103680 38.5448 28.3911 1294.61 842.697 2204.35 2204.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 0.000128 1024 205 624 123264 13.4596 6.84534 109.771 208.821 339.081 339.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.001024 512 120 360 18792 0.363584 3.69462 17.9683 22.0686 22.1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 6.4e-05 2048 170 1440 156672 79.9898 28.3692 643.225 834.695 1586.48 1586.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 6.4e-05 1024 240 696 244224 29.996 13.5049 245.302 417.576 706.573 706.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 280 0.000128 4096 70 1776 32256 82.4316 28.3962 340.433 834.775 1286.2 1286.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1760 6.4e-05 2048 330 720 282240 43.4101 28.3725 580.355 837.649 1489.92 1490.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 0.000256 1024 310 2208 39168 8.20163 3.45386 108.266 102.43 222.523 222.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 3.2e-05 2048 70 3000 543744 100.01 56.0804 3386.72 1676.31 5219.29 5219.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 3.2e-05 2048 122 1104 428544 134.079 55.9535 969.267 1671.55 2831.04 2831.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 620 0.000128 4096 145 2232 103680 38.5075 28.3873 905.254 841.196 1813.46 1813.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 0.000128 1024 205 624 122112 13.3555 6.81984 76.6596 207.516 304.526 304.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.001024 512 120 360 18720 0.363424 2.62426 17.8565 20.8878 20.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 6.4e-05 2048 170 1440 152064 79.9792 28.0207 435.179 833.93 1377.3 1377.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 6.4e-05 1024 240 696 239616 30.0173 13.3857 168.611 414.731 626.934 627.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 280 0.000128 4096 70 1776 29952 82.4591 28.3178 221.205 829.553 1161.7 1161.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1760 6.4e-05 2048 330 720 282240 43.2752 28.3159 404.573 838.429 1314.73 1314.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 0.000256 1024 310 2208 40960 8.15491 3.48774 143.543 104.283 259.636 259.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 3.2e-05 2048 70 3000 544000 100.052 56.0678 4605.13 1691.5 6452.91 6453.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 3.2e-05 2048 122 1104 432640 133.919 56.2175 1330.62 1691.62 3212.57 3212.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 620 0.000128 4096 145 2232 103680 38.4849 28.3914 1230.85 850.145 2147.97 2148.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 0.000128 1024 205 624 122880 13.5436 6.83846 103.721 211.679 335.962 336.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.001024 512 120 360 18800 0.364544 3.49594 18.2128 22.1151 22.1696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 6.4e-05 2048 170 1440 158720 79.6661 28.3136 618.43 846.023 1572.61 1572.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 6.4e-05 1024 240 696 245760 29.9579 13.5073 234.437 423.153 701.241 701.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 280 0.000128 4096 70 1776 33280 82.1298 28.3742 332.474 847.359 1290.5 1290.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1760 6.4e-05 2048 330 720 282880 43.2074 28.3114 549.556 845.978 1467.18 1467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 0.000256 1024 310 2208 40960 8.15866 3.48448 107.236 103.4 222.441 222.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 3.2e-05 2048 70 3000 542720 100.084 56.105 3276.6 1675.65 5108.6 5108.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 3.2e-05 2048 122 1104 430080 134.269 55.9972 945.211 1675.66 2811.33 2811.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 620 0.000128 4096 145 2232 103040 38.3331 28.3028 872.073 835.201 1774.02 1774.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 0.000128 1024 205 624 120320 13.3582 6.80035 73.7467 206.34 300.42 300.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.001024 512 120 360 18720 0.36352 2.54192 18.9321 21.8796 21.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 6.4e-05 2048 170 1440 158720 79.5088 28.3484 442.714 838.271 1389.03 1389.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 6.4e-05 1024 240 696 245760 29.9142 13.5631 167.95 423.934 635.548 635.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 280 0.000128 4096 70 1776 30720 81.5586 28.2199 221.279 824.825 1156.05 1156.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1760 6.4e-05 2048 330 720 282880 43.1581 28.3567 393.925 838.177 1303.74 1303.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 0.000256 1024 310 2208 41472 8.10659 3.4792 179.988 103.308 295.047 295.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 3.2e-05 2048 70 3000 543744 99.6601 56.0312 5864.15 1672.7 7692.71 7692.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 3.2e-05 2048 122 1104 430080 134.152 55.9725 1691.31 1672.84 3554.48 3554.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 620 0.000128 4096 145 2232 103296 38.4011 28.33 1560.77 854.454 2482.06 2482.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 0.000128 1024 205 624 122880 13.3688 6.82803 133.218 208.312 361.902 362.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.001024 512 120 360 18816 0.36432 4.55203 17.996 22.9531 23.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 6.4e-05 2048 170 1440 156672 79.3885 28.2399 781.572 832.67 1722.06 1722.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 6.4e-05 1024 240 696 242688 29.8912 13.441 296.948 416.383 756.852 757.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 280 0.000128 4096 70 1776 32256 81.8549 28.287 413.226 832.908 1356.44 1356.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1760 6.4e-05 2048 330 720 281856 43.2075 28.287 704.073 836.723 1612.44 1612.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 0.000256 1024 310 2208 39936 8.25091 3.4857 117.163 103.444 232.505 232.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 3.2e-05 2048 70 3000 543744 99.7542 55.962 3753.68 1672.99 5582.56 5582.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 3.2e-05 2048 122 1104 423936 134.55 55.678 1069.39 1665.7 2925.52 2925.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 620 0.000128 4096 145 2232 102912 38.4829 28.3461 1005.06 853.314 1925.31 1925.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 0.000128 1024 205 624 119808 13.42 6.88534 84.2648 206.385 311.13 311.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.001024 512 120 360 18624 0.361536 2.95155 17.7705 21.1248 21.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 6.4e-05 2048 170 1440 153600 79.27 27.9171 490.297 842.432 1440.11 1440.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 6.4e-05 1024 240 696 239616 29.7568 13.5328 189.877 417.6 650.957 651.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 280 0.000128 4096 70 1776 30720 81.667 28.2225 252.107 838.781 1200.94 1201.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1760 6.4e-05 2048 330 720 281088 43.382 28.3145 450.21 836.901 1358.94 1359.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 0.000256 1024 310 2208 41600 8.13546 3.49702 177.675 103.408 292.88 293.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 3.2e-05 2048 70 3000 544000 100.15 56.0958 5765.65 1675.18 7597.25 7597.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 3.2e-05 2048 122 1104 432000 134.243 56.1646 1669.87 1677.57 3538.04 3538.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 620 0.000128 4096 145 2232 103600 38.6863 28.413 1547.22 838.268 2452.7 2452.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 0.000128 1024 205 624 121600 13.563 6.8567 129.782 210.713 361.086 361.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.001024 512 120 360 18800 0.36288 4.47584 19.0483 23.9313 23.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 6.4e-05 2048 170 1440 156800 79.8061 28.2445 769.36 833.715 1711.31 1711.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 6.4e-05 1024 240 696 243200 29.9809 13.5536 293.452 416.927 754.104 754.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 280 0.000128 4096 70 1776 32000 82.3533 28.389 403.571 850.937 1365.43 1365.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1760 6.4e-05 2048 330 720 282400 43.4297 28.4303 694.03 837.977 1604 1604.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 0.000256 1024 310 2208 41600 8.14918 3.48979 125.87 103.454 241.125 241.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 3.2e-05 2048 70 3000 544000 100.081 56.1971 3907.37 1673.98 5737.79 5737.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 3.2e-05 2048 122 1104 428800 133.636 55.8786 1124.14 1665.47 2979.33 2979.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 620 0.000128 4096 145 2232 103200 38.6418 28.3956 1045.62 837.964 1950.73 1950.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 0.000128 1024 205 624 118400 13.5842 6.81574 86.1988 206.394 313.166 313.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.001024 512 120 360 18600 0.363456 3.05152 17.8175 21.2749 21.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 6.4e-05 2048 170 1440 153600 79.4918 28.0513 510.425 824.614 1442.77 1442.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 6.4e-05 1024 240 696 236800 30.179 13.3448 193.372 416.143 653.224 653.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 280 0.000128 4096 70 1776 28800 82.6944 28.2823 245.996 825.017 1182.15 1182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1760 6.4e-05 2048 330 720 281600 43.454 28.5143 468.641 837.343 1378.09 1378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 0.000256 1024 310 2208 41216 8.17734 3.49373 171.862 103.751 287.451 287.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 3.2e-05 2048 70 3000 542976 99.9799 56.0128 5656.13 1674 7486.3 7486.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 3.2e-05 2048 122 1104 430080 134.362 56.0109 1633.14 1674.11 3497.82 3497.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 620 0.000128 4096 145 2232 103488 38.4794 28.3688 1514.14 837.624 2418.72 2418.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 0.000128 1024 205 624 123648 13.4685 7.6865 129.36 210.847 361.732 361.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.001024 512 120 360 18816 0.364544 4.42934 18.0932 22.9271 22.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 6.4e-05 2048 170 1440 157696 79.7976 28.3031 760.681 839.442 1708.4 1708.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 6.4e-05 1024 240 696 243712 30.1154 13.5083 286.929 418.849 749.585 749.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 280 0.000128 4096 70 1776 32256 82.5299 28.3621 399.217 837.678 1347.95 1348.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1760 6.4e-05 2048 330 720 282240 43.2282 28.3156 680.748 837.269 1589.69 1589.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 0.000256 1024 310 2208 39424 8.07363 3.41622 116.078 101.44 229.173 229.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 3.2e-05 2048 70 3000 541184 100.076 55.9401 3720.09 1673.3 5549.57 5549.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 3.2e-05 2048 122 1104 430080 134.179 56.0166 1078.56 1673.3 2942.26 2942.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 620 0.000128 4096 145 2232 103040 38.4123 28.3259 996.28 841.014 1904.14 1904.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 0.000128 1024 205 624 121856 13.3214 6.85632 84.515 207.139 312.012 312.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.001024 512 120 360 18592 0.361248 2.93654 17.8175 21.1575 21.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 6.4e-05 2048 170 1440 150528 80.147 27.9191 478.971 827.548 1414.77 1414.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 6.4e-05 1024 240 696 236544 30.2419 13.5946 185.672 413.886 643.582 643.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 280 0.000128 4096 70 1776 28672 82.6263 28.2465 235.646 830.302 1176.99 1177.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1760 6.4e-05 2048 330 720 281344 43.3179 28.3463 448.302 837.012 1357.11 1357.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 0.000256 1024 310 2208 40320 8.23293 3.48861 163.333 103.419 278.644 278.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 3.2e-05 2048 70 3000 543360 100.201 56.1077 5475.92 1675 7307.39 7307.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 3.2e-05 2048 122 1104 430080 133.856 55.9572 1581.89 1670.01 3441.91 3442.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 620 0.000128 4096 145 2232 103200 38.593 28.3779 1458.12 842.275 2367.47 2367.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 0.000128 1024 205 624 122880 13.4916 6.84442 124.566 209.002 354.079 354.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.001024 512 120 360 18720 0.362304 4.24282 17.9541 22.6011 22.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 6.4e-05 2048 170 1440 157440 79.8019 28.4203 734.595 835.349 1678.36 1678.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 6.4e-05 1024 240 696 241920 30.2595 13.5046 277.668 420.066 741.681 741.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 280 0.000128 4096 70 1776 32640 82.1261 28.3668 391.413 835.586 1337.65 1337.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1760 6.4e-05 2048 330 720 282240 43.3397 28.3484 660.636 837.806 1570.26 1570.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 0.000256 1024 310 2208 38400 8.37584 3.48874 110.218 103.488 225.74 225.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 3.2e-05 2048 70 3000 541440 99.8404 56.0681 3519.51 1668.73 5344.31 5344.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 3.2e-05 2048 122 1104 430080 133.665 55.9821 1020.25 1669.91 2880.01 2880.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 620 0.000128 4096 145 2232 102720 38.4742 28.3452 935.873 835.413 1838.22 1838.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 0.000128 1024 205 624 119040 13.4884 6.80742 78.557 206.411 305.441 305.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.001024 512 120 360 18480 0.36144 2.70746 17.7095 20.8211 20.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 6.4e-05 2048 170 1440 153600 79.2979 28.0988 462.774 828.5 1398.87 1399.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 6.4e-05 1024 240 696 238080 29.9482 13.3381 176.734 412.396 632.609 632.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 280 0.000128 4096 70 1776 30720 81.7481 28.2509 239.258 825.103 1174.52 1174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1760 6.4e-05 2048 330 720 280320 43.3032 28.383 423.282 834.746 1329.85 1329.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 0.000256 1024 310 2208 40960 8.31658 3.52659 159.635 104.825 276.468 276.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 3.2e-05 2048 70 3000 544768 99.8128 56.0452 5250.45 1677.13 7083.6 7083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 3.2e-05 2048 122 1104 430080 133.947 56.0742 1511.54 1671.64 3373.41 3373.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 620 0.000128 4096 145 2232 102912 38.4077 28.3288 1392.63 836.56 2296.04 2296.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 0.000128 1024 205 624 122880 13.4776 6.82915 119.209 209.241 348.941 349.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.001024 512 120 360 18688 0.363872 4.07498 18.0178 22.4973 22.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 6.4e-05 2048 170 1440 155648 79.998 28.2644 694.404 836.251 1639.11 1639.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 6.4e-05 1024 240 696 245760 29.7712 13.6146 269.353 418.194 731.117 731.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 280 0.000128 4096 70 1776 32768 82.0107 28.3384 376.436 836.498 1323.45 1323.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1760 6.4e-05 2048 330 720 282624 43.2396 28.4384 631.7 838.982 1542.5 1542.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 0.000256 1024 310 2208 40960 8.33274 3.53075 114.044 104.9 230.975 231.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 3.2e-05 2048 70 3000 540672 100.018 56.0594 3515.22 1670.39 5341.85 5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 3.2e-05 2048 122 1104 425984 134.933 55.8694 1010.62 1670.4 2872.02 2872.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 620 0.000128 4096 145 2232 102400 38.5058 28.3354 938.453 839.929 1845.33 1845.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 0.000128 1024 205 624 122880 13.4889 6.83091 81.0831 209.213 310.79 310.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.001024 512 120 360 18432 0.361088 2.7095 17.9221 21.0357 21.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 6.4e-05 2048 170 1440 155648 79.9867 28.323 468.992 835.902 1413.39 1413.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 6.4e-05 1024 240 696 245760 29.7654 13.4902 181.897 417.978 643.322 643.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 280 0.000128 4096 70 1776 32768 82.1887 28.3279 254.874 838.322 1203.88 1204.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1760 6.4e-05 2048 330 720 280576 43.2823 28.2583 423.764 835.671 1331.12 1331.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 0.000256 1024 310 2200 42496 8.17347 3.52531 136.67 104.585 253.123 253.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 3.2e-05 2048 70 3000 544768 99.9389 55.9919 4278.38 1675.03 6109.51 6109.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 3.2e-05 2048 122 1100 431104 134.939 55.9806 1520.95 1676.41 3388.48 3388.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 620 0.000128 4096 145 2225 103680 38.5237 28.328 2222.03 837.823 3126.82 3126.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 970 0.000128 1024 205 625 122880 13.5258 6.83213 116.143 209.57 346.231 346.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.001024 512 120 350 18912 0.366592 3.1785 17.8701 21.4587 21.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 560 6.4e-05 2048 170 1425 157696 79.8129 28.2749 652.573 837.782 1598.64 1598.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 6.4e-05 1024 240 700 244736 30.0355 13.5612 233.779 419.045 696.614 696.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.000128 4096 70 1775 33792 81.8887 28.3471 579.035 837.813 1527.25 1527.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1760 6.4e-05 2048 330 725 281856 43.4667 28.3496 1008.81 837.829 1918.6 1918.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 0.000256 1024 310 2200 42880 8.22304 3.53994 124.872 104.952 241.759 241.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 3.2e-05 2048 70 3000 544640 100.434 56.0893 3847.24 1675.28 5679.21 5679.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 3.2e-05 2048 122 1100 431360 135.082 56.1068 1233.88 1675.3 3100.58 3100.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 620 0.000128 4096 145 2225 103680 38.6671 28.3813 1027.54 837.987 1932.69 1932.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 0.000128 1024 205 625 122880 13.5985 6.84378 95.5816 209.611 325.813 325.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.001024 512 120 350 18880 0.366304 2.84672 19.0378 22.2957 22.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 6.4e-05 2048 170 1425 157440 80.1455 28.3921 517.938 837.803 1464.48 1464.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 6.4e-05 1024 240 700 244480 30.1743 13.6634 197.15 419.316 660.507 660.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.000128 4096 70 1775 33920 82.5677 28.3853 500.84 837.909 1449.87 1450
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1760 6.4e-05 2048 330 725 281920 43.7732 28.3832 884.473 837.774 1794.54 1794.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 0.000256 1024 310 2200 40960 8.16317 3.48198 84.3902 103.366 199.566 199.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 3.2e-05 2048 70 3000 544000 100.16 56.1538 2479.41 1676.66 4312.55 4312.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 3.2e-05 2048 122 1100 430080 135.094 56.0737 1044.53 1676.74 2912.64 2912.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 620 0.000128 4096 145 2225 103680 38.6476 28.375 1917.69 838.787 2823.61 2823.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 970 0.000128 1024 205 625 122880 13.5745 6.84 79.4483 209.821 309.841 309.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.001024 512 120 350 18800 0.36864 1.91898 19.4477 21.7762 21.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 560 6.4e-05 2048 170 1425 156160 80.454 28.333 425.992 843.162 1378.13 1378.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 6.4e-05 1024 240 700 243200 30.2846 13.5148 143.522 419.471 606.979 607.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 280 0.000128 4096 70 1775 33280 82.4055 28.3732 479.154 838.762 1428.86 1428.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1760 6.4e-05 2048 330 725 281600 43.6767 28.4609 879.513 838.522 1790.31 1790.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 0.000256 1024 310 2200 42240 8.18506 3.51859 131.184 104.281 247.344 247.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 3.2e-05 2048 70 3000 544512 100.092 56.2611 4092.25 1674.81 5923.59 5923.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 3.2e-05 2048 122 1100 430080 134.546 55.9768 1169.46 1672.62 3032.8 3032.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 620 0.000128 4096 145 2225 103680 38.5022 28.3541 1092.2 837.767 1996.93 1997.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 0.000128 1024 205 625 122880 13.5185 6.84026 92.2596 209.276 322.078 322.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.001024 512 120 350 18864 0.363104 3.01875 19.2742 22.7008 22.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 6.4e-05 2048 170 1425 156672 80.0231 28.6147 541.077 836.579 1486.49 1486.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 6.4e-05 1024 240 700 244224 30.0634 13.5156 208.76 418.439 670.967 671.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.000128 4096 70 1775 33024 82.1576 28.357 293.711 836.582 1240.98 1241.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1760 6.4e-05 2048 330 725 281856 43.4779 28.3006 826.73 837.465 1736.11 1736.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 0.000256 1024 310 2200 41472 8.11645 3.47766 90.6904 103.315 205.766 205.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 3.2e-05 2048 70 3000 543744 99.76 56.1521 2637.97 1672.7 4466.76 4466.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 3.2e-05 2048 122 1100 430080 134.501 55.9339 946.352 1672.72 2809.71 2809.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 620 0.000128 4096 145 2225 103296 38.427 28.3177 700.105 836.817 1603.78 1603.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 0.000128 1024 205 625 121344 13.5205 6.82067 73.1514 208.314 301.982 302.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.001024 512 120 350 18816 0.366592 2.04323 18.6684 21.1197 21.1797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 6.4e-05 2048 170 1425 153600 80.0228 28.222 354.332 832.474 1295.25 1295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 6.4e-05 1024 240 700 242688 29.9088 13.4389 134.616 416.393 594.566 594.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 280 0.000128 4096 70 1775 32256 81.9871 28.2747 497.705 832.784 1440.92 1441.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1760 6.4e-05 2048 330 725 281088 43.518 28.3365 922.821 836.65 1831.46 1831.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 0.000256 1024 310 2200 43008 8.1911 3.54035 141.769 104.806 258.478 258.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 3.2e-05 2048 70 3000 544768 100.14 56.1157 4391.53 1675.01 6222.97 6223.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 3.2e-05 2048 122 1100 430080 134.699 56.0554 1258.36 1672.62 3121.93 3122.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 620 0.000128 4096 145 2225 103712 38.6354 28.3873 1176.17 837.906 2081.22 2081.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 0.000128 1024 205 625 122752 13.5579 6.84851 98.7843 209.285 328.646 328.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.001024 512 120 350 18872 0.362496 3.26691 18.0739 21.7478 21.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 6.4e-05 2048 170 1425 155904 80.3985 28.3186 578.373 836.598 1523.87 1524.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 6.4e-05 1024 240 700 243712 30.1866 13.527 222.835 418.557 685.289 685.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 280 0.000128 4096 70 1775 33152 82.2467 28.3791 318.646 839.927 1269.36 1269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1760 6.4e-05 2048 330 725 281792 43.5044 28.3382 538.224 837.834 1448.04 1448.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 0.000256 1024 310 2200 41216 8.18928 3.49203 93.4494 103.758 209.055 209.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 3.2e-05 2048 70 3000 542976 99.9961 56.0415 2759.68 1674.16 4590.04 4590.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 3.2e-05 2048 122 1100 430080 134.503 56.0457 1026.58 1674.17 2891.52 2891.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 620 0.000128 4096 145 2225 103488 38.4694 28.3525 746.562 837.607 1651.1 1651.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 0.000128 1024 205 625 121856 13.5982 6.85405 62.5616 209.535 292.707 292.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.001024 512 120 350 18816 0.363808 2.1023 18.0814 20.5899 20.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 6.4e-05 2048 170 1425 154112 80.6189 28.3116 364.124 837.335 1310.58 1310.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 6.4e-05 1024 240 700 243712 30.1214 13.5167 143.021 418.821 605.671 605.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 280 0.000128 4096 70 1775 32256 82.5207 28.3525 199.087 837.623 1147.74 1147.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1760 6.4e-05 2048 330 725 281344 43.4537 28.2993 995.911 837.307 1905.11 1905.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 0.000256 1024 310 2200 41984 8.22666 3.5231 139.397 104.646 255.963 256.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 3.2e-05 2048 70 3000 544768 99.9153 56.023 4537.03 1675.62 6368.75 6368.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 3.2e-05 2048 122 1100 430080 134.611 56.0679 1307.88 1677.22 3175.98 3176.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 620 0.000128 4096 145 2225 103680 38.4989 28.3374 1215.88 838.2 2121.02 2121.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 0.000128 1024 205 625 121856 13.5265 6.83069 101.962 213.238 335.736 335.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.001024 512 120 350 18880 0.364544 3.30918 18.127 21.8424 21.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 6.4e-05 2048 170 1425 155648 79.9758 28.2969 601.429 835.252 1545.14 1545.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 6.4e-05 1024 240 700 243712 29.9977 13.4807 233.665 417.847 695.173 695.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.000128 4096 70 1775 32768 81.916 28.3181 324.867 835.303 1270.56 1270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1760 6.4e-05 2048 330 725 281600 43.3564 28.4221 556.357 839.975 1468.24 1468.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 0.000256 1024 310 2200 40960 8.31818 3.52582 94.8083 104.816 211.636 211.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 3.2e-05 2048 70 3000 544768 99.8024 56.2492 2972.59 1676.94 4805.75 4805.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 3.2e-05 2048 122 1100 425984 134.91 55.8872 863.666 1671.46 2726.11 2726.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 620 0.000128 4096 145 2225 102912 38.4462 28.3262 803.411 838.398 1708.69 1708.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 0.000128 1024 205 625 120832 13.6387 6.83363 67.6732 209.216 297.537 297.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.001024 512 120 350 18816 0.364544 2.18093 19.1414 21.7321 21.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 6.4e-05 2048 170 1425 155648 79.989 28.2736 398.434 836.004 1342.89 1343.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 6.4e-05 1024 240 700 241664 30.2486 13.5954 153.861 418.368 616.257 616.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 280 0.000128 4096 70 1775 32768 82.0291 28.3302 218.548 836.347 1165.42 1165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1760 6.4e-05 2048 330 725 281600 43.4368 28.3342 833.476 838.717 1744.1 1744.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 0.000256 1024 310 2200 41472 8.19581 3.50003 153.155 103.894 268.908 269.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 3.2e-05 2048 70 3000 543744 100.29 56.1087 4843.17 1676.36 6676.1 6676.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 3.2e-05 2048 122 1100 430848 134.837 56.0825 1381.95 1678.24 3251.32 3251.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 620 0.000128 4096 145 2225 103680 38.5756 28.3878 1286.32 838.666 2192.06 2192.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 0.000128 1024 205 625 122112 13.5485 6.84237 108.37 209.056 337.995 338.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.001024 512 120 350 18864 0.364544 3.60186 18.0549 22.0637 22.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 6.4e-05 2048 170 1425 154368 80.4278 28.3716 631.056 835.4 1575.45 1575.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 6.4e-05 1024 240 700 244224 29.9861 13.6765 247.414 417.853 709.118 709.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 280 0.000128 4096 70 1775 32256 82.4302 28.373 338.441 835.483 1284.9 1285.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1760 6.4e-05 2048 330 725 281664 43.4693 28.3382 586.73 840.83 1499.5 1499.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 0.000256 1024 310 2200 39168 8.1983 3.45101 108.564 102.438 222.818 222.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 3.2e-05 2048 70 3000 543744 100.011 56.0965 3469.64 1676.48 5302.39 5302.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 3.2e-05 2048 122 1100 428544 134.161 56.0297 983.736 1670.56 2844.68 2844.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 620 0.000128 4096 145 2225 103680 38.4808 28.4089 921.013 838.984 1826.99 1827.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 0.000128 1024 205 625 119808 13.5219 6.81984 76.6426 207.535 304.691 304.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.001024 512 120 350 18720 0.36272 2.60662 17.8487 20.8589 20.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 6.4e-05 2048 170 1425 152064 79.9523 27.9962 445.372 829.262 1382.77 1382.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 6.4e-05 1024 240 700 239616 30.0171 13.3822 174.277 417.322 635.19 635.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 280 0.000128 4096 70 1775 29952 82.465 28.3173 226.232 829.638 1166.82 1166.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1760 6.4e-05 2048 330 725 281088 43.3737 28.4416 419.573 838.512 1330.03 1330.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 0.000256 1024 310 2200 40960 8.15866 3.48387 147.258 103.371 262.437 262.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 3.2e-05 2048 70 3000 544000 100.07 56.2826 4705.34 1676.71 6538.57 6538.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 3.2e-05 2048 122 1100 430080 134.59 56.0552 1342.04 1676.71 3209.59 3209.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 620 0.000128 4096 145 2225 103680 38.5035 28.3668 1252.62 838.919 2158.52 2158.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 0.000128 1024 205 625 122880 13.5332 6.84358 106.054 209.82 336.424 336.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.001024 512 120 350 18800 0.362496 3.51382 18.0886 22.0091 22.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 6.4e-05 2048 170 1425 156160 80.2427 28.3423 623.586 838.694 1571.05 1571.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 6.4e-05 1024 240 700 243200 30.2478 13.5194 240.11 430.883 714.949 715.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 280 0.000128 4096 70 1775 33280 82.1787 28.3708 340.064 841.479 1297.07 1297.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1760 6.4e-05 2048 330 725 281600 43.3905 28.3628 570.382 842.877 1485.15 1485.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 0.000256 1024 310 2200 40960 8.16182 3.48365 107.377 103.399 222.587 222.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 3.2e-05 2048 70 3000 542720 100.083 56.0845 3292.27 1675.62 5124.22 5124.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 3.2e-05 2048 122 1100 430080 134.379 56.0881 942.354 1675.63 2808.65 2808.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 620 0.000128 4096 145 2225 103040 38.3137 28.2998 871.919 835.177 1773.82 1773.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 0.000128 1024 205 625 120320 13.3564 6.80531 73.6417 206.34 300.314 300.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.001024 512 120 350 18720 0.363584 2.52928 17.8672 20.8048 20.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 6.4e-05 2048 170 1425 153600 80.6823 28.3339 429.47 838.135 1376.82 1376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 6.4e-05 1024 240 700 240640 30.4988 13.4982 167.45 419.222 630.858 631.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 280 0.000128 4096 70 1775 30720 81.5258 28.2151 220.788 824.809 1155.5 1155.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1760 6.4e-05 2048 330 725 281600 43.28 28.3214 399.246 838.103 1309.08 1309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 0.000256 1024 310 2200 41472 8.11155 3.47882 175.129 103.31 290.197 290.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 3.2e-05 2048 70 3000 543744 99.6581 55.941 5699.17 1672.68 7527.61 7527.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 3.2e-05 2048 122 1100 430080 134.142 55.9159 1631.29 1672.89 3494.42 3494.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 620 0.000128 4096 145 2225 103296 38.4021 28.3221 1515.2 836.937 2418.97 2419.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 0.000128 1024 205 625 121344 13.4915 6.82701 127.761 208.306 356.556 356.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.001024 512 120 350 18816 0.364128 4.30653 19.075 23.7868 23.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 6.4e-05 2048 170 1425 153600 79.9408 28.1814 742.922 832.568 1683.8 1683.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 6.4e-05 1024 240 700 242688 29.8779 13.4372 291.67 416.506 751.672 751.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 280 0.000128 4096 70 1775 32256 81.7931 28.2819 401.183 832.694 1344.11 1344.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1760 6.4e-05 2048 330 725 281088 43.3146 28.289 692.713 836.623 1601.07 1601.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 0.000256 1024 310 2200 39936 8.25142 3.48547 118.281 103.451 233.634 233.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 3.2e-05 2048 70 3000 543744 99.7294 56.0681 3824.55 1673.22 5653.73 5653.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 3.2e-05 2048 122 1100 423936 134.517 55.6342 1080.15 1666 2936.5 2936.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 620 0.000128 4096 145 2225 102912 38.4749 28.33 1015.81 837.576 1920.29 1920.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 0.000128 1024 205 625 119808 13.4107 6.79626 85.1576 206.419 311.956 312.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.001024 512 120 350 18624 0.363136 2.84931 17.7664 21.0218 21.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 6.4e-05 2048 170 1425 147456 80.366 27.9159 479.469 829.894 1417.83 1417.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 6.4e-05 1024 240 700 239616 29.764 13.3195 194.7 412.46 650.424 650.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 280 0.000128 4096 70 1775 30720 81.6148 28.2246 255.793 825.247 1191.03 1191.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1760 6.4e-05 2048 330 725 281088 43.3392 28.3687 465.718 836.949 1374.5 1374.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 0.000256 1024 310 2200 41600 8.13411 3.49174 176.235 103.315 291.343 291.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 3.2e-05 2048 70 3000 544000 100.145 56.1085 5712.65 1673.73 7542.79 7542.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 3.2e-05 2048 122 1100 428800 134.958 56.1103 1630.53 1674.05 3495.84 3495.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 620 0.000128 4096 145 2225 103600 38.6962 28.414 1530.64 837.454 2435.3 2435.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 0.000128 1024 205 625 121600 13.5649 6.84851 128.422 208.395 357.4 357.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.001024 512 120 350 18800 0.363936 4.33392 17.9792 22.7195 22.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 6.4e-05 2048 170 1425 153600 80.3293 28.2647 745.678 834.854 1689.31 1689.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 6.4e-05 1024 240 700 243200 29.9895 13.4985 293.741 416.557 753.965 754.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 280 0.000128 4096 70 1775 32000 82.2988 28.3809 398.212 833.27 1342.32 1342.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1760 6.4e-05 2048 330 725 281600 43.5026 28.366 694.915 837.13 1604.05 1604.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 0.000256 1024 310 2200 41600 8.15402 3.49104 123.855 103.448 239.118 239.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 3.2e-05 2048 70 3000 544000 100.128 56.1076 3823.57 1673.99 5653.98 5654.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 3.2e-05 2048 122 1100 422400 135.389 55.8513 1075.27 1665.43 2932.14 2932.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 620 0.000128 4096 145 2225 103200 38.6313 28.3957 1024.66 838.155 1929.95 1930.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 0.000128 1024 205 625 118400 13.5811 6.81574 84.1407 206.395 311.107 311.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.001024 512 120 350 18600 0.362496 2.9656 17.7541 21.1263 21.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 6.4e-05 2048 170 1425 147200 80.6579 28.0602 479.836 824.618 1413.36 1413.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 6.4e-05 1024 240 700 236800 30.1757 13.3509 191.505 412.418 647.641 647.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 280 0.000128 4096 70 1775 28800 82.672 28.278 243.111 825.143 1179.36 1179.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1760 6.4e-05 2048 330 725 281600 43.4437 28.3402 466.324 837.345 1375.58 1375.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 0.000256 1024 310 2200 41216 8.18074 3.49206 169.411 103.648 284.896 285.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 3.2e-05 2048 70 3000 542976 99.9608 56.0024 5534.2 1672.34 7362.67 7362.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 3.2e-05 2048 122 1100 430080 134.361 55.9866 1587.43 1672.34 3450.3 3450.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 620 0.000128 4096 145 2225 103488 38.4823 28.369 1473.15 836.802 2376.91 2377.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 0.000128 1024 205 625 121856 13.5902 6.83894 124.371 209.31 354.284 354.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.001024 512 120 350 18816 0.363072 4.18544 18.0682 22.6591 22.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 6.4e-05 2048 170 1425 154112 80.6344 28.4242 726.127 836.612 1671.98 1672.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 6.4e-05 1024 240 700 243712 30.1138 13.5107 285.503 418.388 747.695 747.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 280 0.000128 4096 70 1775 32256 82.5005 28.372 389.153 836.777 1336.96 1337.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1760 6.4e-05 2048 330 725 281344 43.3693 28.3978 674.392 836.447 1582.74 1582.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 0.000256 1024 310 2200 39424 8.06506 3.41571 114.229 101.509 227.385 227.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 3.2e-05 2048 70 3000 541184 100.067 55.9883 3610.66 1674.46 5441.34 5441.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 3.2e-05 2048 122 1100 430080 134.18 55.9738 1038.4 1675.68 2904.42 2904.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 620 0.000128 4096 145 2225 103040 38.4332 28.3476 960.394 838.315 1865.59 1865.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 0.000128 1024 205 625 118272 13.5993 6.8207 79.3078 212.136 312.037 312.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.001024 512 120 350 18592 0.364544 2.78125 17.813 21.0008 21.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 6.4e-05 2048 170 1425 150528 80.1621 28.031 465.059 828.144 1401.58 1401.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 6.4e-05 1024 240 700 236544 30.262 13.3523 181.533 414.259 639.597 639.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 280 0.000128 4096 70 1775 28672 82.6297 28.2585 228.221 828.605 1167.87 1168.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1760 6.4e-05 2048 330 725 281344 43.3018 28.2936 441.816 839.636 1353.18 1353.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 0.000256 1024 310 2200 40320 8.23267 3.48694 159.348 103.444 274.68 274.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 3.2e-05 2048 70 3000 543360 100.221 56.0558 5355 1675.37 7186.81 7186.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 3.2e-05 2048 122 1100 426240 134.956 55.9903 1522.22 1670.24 3383.61 3383.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 620 0.000128 4096 145 2225 103200 38.5976 28.382 1420.79 838.362 2326.25 2326.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 0.000128 1024 205 625 120960 13.6416 6.84442 119.324 209.051 349.043 349.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.001024 512 120 350 18720 0.361568 4.06733 18.9972 23.4698 23.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 6.4e-05 2048 170 1425 153600 80.6948 28.3519 700.021 835.627 1644.89 1645.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 6.4e-05 1024 240 700 241920 30.2786 13.5064 274.376 417.909 736.26 736.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 280 0.000128 4096 70 1775 32640 82.1593 28.3765 380.324 835.759 1326.79 1326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1760 6.4e-05 2048 330 725 281280 43.5068 28.446 652.163 840.318 1564.57 1564.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 0.000256 1024 310 2200 38400 8.37405 3.49168 110.474 103.501 226.014 226.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 3.2e-05 2048 70 3000 541440 99.8958 55.9882 3540.47 1668.98 5365.51 5365.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 3.2e-05 2048 122 1100 422400 135.775 55.896 1001.04 1668.98 2861.89 2862.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 620 0.000128 4096 145 2225 102720 38.46 28.3546 943.375 835.535 1845.83 1845.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 0.000128 1024 205 625 119040 13.4894 7.1352 78.7324 206.442 305.976 306.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.001024 512 120 350 18480 0.360224 2.65907 17.6943 20.7567 20.8136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 6.4e-05 2048 170 1425 145920 80.7302 28.1299 441.295 824.736 1375.09 1375.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 6.4e-05 1024 240 700 238080 29.9658 13.3354 179.38 412.464 635.33 635.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 280 0.000128 4096 70 1775 30720 81.738 28.25 238.527 825.254 1173.93 1174.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1760 6.4e-05 2048 330 725 280320 43.2901 28.3898 430.58 834.898 1337.29 1337.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 0.000256 1024 310 2200 40960 8.32106 3.52845 157.667 104.743 274.427 274.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 3.2e-05 2048 70 3000 544768 99.823 55.9862 5125.37 1675.8 6957.14 6957.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 3.2e-05 2048 122 1100 425984 134.919 55.8776 1451.01 1670.32 3312.33 3312.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 620 0.000128 4096 145 2225 102912 38.4108 28.3248 1356.55 840.055 2263.44 2263.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 0.000128 1024 205 625 120832 13.6317 6.82787 113.986 209.077 343.695 343.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.001024 512 120 350 18816 0.363008 3.92659 18.0818 22.4154 22.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 6.4e-05 2048 170 1425 155648 79.9852 28.3276 677.513 835.55 1621.56 1621.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 6.4e-05 1024 240 700 241664 30.2355 14.2322 261.261 417.991 723.911 724.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 280 0.000128 4096 70 1775 32768 82.0123 28.3218 365.777 835.836 1312.11 1312.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1760 6.4e-05 2048 330 725 281600 43.36 28.3161 623.877 838.201 1533.89 1534.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 0.000256 1024 310 2200 40960 8.32378 3.52666 115.324 104.998 232.341 232.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 3.2e-05 2048 70 3000 540672 100.043 55.9227 3600.67 1671.99 5428.8 5428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 3.2e-05 2048 122 1100 425984 134.889 55.9353 1028.08 1672.96 2892.05 2892.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 620 0.000128 4096 145 2225 102400 38.4974 28.314 963.439 853.667 1884.03 1884.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 0.000128 1024 205 625 118784 13.8161 6.83229 79.7894 209.404 310.015 310.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.001024 512 120 350 18688 0.363104 2.81722 18.0861 21.3095 21.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 6.4e-05 2048 170 1425 155648 80.0011 28.2515 479.949 850.282 1438.67 1438.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 6.4e-05 1024 240 700 237568 30.7823 13.4827 183.242 418.378 646.07 646.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 280 0.000128 4096 70 1775 32768 82.108 28.3197 259.504 837.229 1207.32 1207.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1760 6.4e-05 2048 330 725 280576 43.2783 28.2516 439.532 836.418 1347.61 1347.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 0.000256 1024 310 2208 43008 8.13862 3.52701 123.572 104.602 240.006 240.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 3.2e-05 2048 70 3008 545280 100.015 56.0988 3763.05 1675.46 5594.79 5594.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 3.2e-05 2048 122 1120 431104 135.067 56.6863 1338.79 1675.33 3206.07 3206.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 620 0.000128 4096 145 2240 103168 38.5471 28.3267 1677.91 837.95 2582.84 2582.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 970 0.000128 1024 205 608 121856 13.6372 6.83034 97.0388 209.602 327.271 327.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.001024 512 120 352 18912 0.370368 2.82829 19.2833 22.5255 22.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 560 6.4e-05 2048 170 1440 154624 80.7133 28.2954 551.135 846.184 1506.52 1506.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 6.4e-05 1024 240 704 244736 30.0483 13.5003 201.88 423.147 668.766 668.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 280 0.000128 4096 70 1760 30720 83.1176 28.3689 442.015 847.443 1401.11 1401.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1760 6.4e-05 2048 330 736 281344 43.6129 28.2886 850.908 837.963 1760.91 1761.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 0.000256 1024 310 2208 43008 8.15651 3.52461 86.7632 104.663 203.271 203.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 3.2e-05 2048 70 3008 544768 99.9513 56.0123 2416.12 1675.63 4247.89 4248.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 590 3.2e-05 2048 122 1120 430080 135.753 55.9882 1988.76 1675.64 3856.34 3856.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 620 0.000128 4096 145 2240 103168 38.6575 28.3326 1866.56 838.257 2771.92 2772.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 970 0.000128 1024 205 608 120832 13.6453 7.35811 73.7597 208.987 303.912 304.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 0.001024 512 120 352 18880 0.366976 1.86006 19.1161 21.3871 21.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 560 6.4e-05 2048 170 1440 153600 80.7794 28.2443 455.286 835.365 1409.1 1409.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 6.4e-05 1024 240 704 243712 30.0373 13.4893 148.624 430.645 622.987 623.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 280 0.000128 4096 70 1760 29696 83.4055 28.3126 438.312 835.432 1385.63 1385.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1760 6.4e-05 2048 330 736 281088 43.6803 28.3238 849.642 850.396 1772.18 1772.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 0.000256 1024 310 2208 42880 8.23152 3.54701 126.43 105.055 243.429 243.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 3.2e-05 2048 70 3008 545280 100.195 56.1919 3841.59 1677.11 5675.27 5675.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 3.2e-05 2048 122 1120 431360 135.02 56.2717 1258.52 1677.76 3127.77 3127.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 620 0.000128 4096 145 2240 103040 38.6949 28.3955 1027.75 838.785 1933.73 1933.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 0.000128 1024 205 608 121600 13.7043 6.84637 83.4165 209.806 313.951 314.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.001024 512 120 352 18880 0.369952 2.85984 17.3346 20.6072 20.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 6.4e-05 2048 170 1440 154880 80.811 28.374 510.452 838.622 1467.21 1467.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 6.4e-05 1024 240 704 244480 30.1804 13.5265 196.867 431.288 672.064 672.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 280 0.000128 4096 70 1760 30720 83.4044 28.39 456.007 838.727 1406.7 1406.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1760 6.4e-05 2048 330 736 281280 43.8294 28.3464 891.75 847.584 1811.66 1811.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 0.000256 1024 310 2208 40960 8.16918 3.48118 85.7859 103.391 200.996 201.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 3.2e-05 2048 70 3008 545280 99.8558 56.3399 2472.36 1677.03 4305.75 4305.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 3.2e-05 2048 122 1120 430080 135.042 56.0671 1068.42 1677.05 2936.77 2936.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 620 0.000128 4096 145 2240 103040 38.532 28.3817 662.299 838.99 1568.3 1568.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 0.000128 1024 205 608 121600 13.6776 6.8599 67.3133 209.863 297.873 297.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.001024 512 120 352 18800 0.365664 1.91104 18.7001 21.0198 21.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 560 6.4e-05 2048 170 1440 153600 80.8619 28.3441 333.883 838.727 1282 1282.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 6.4e-05 1024 240 704 243200 30.2644 13.51 141.834 419.754 605.548 605.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 280 0.000128 4096 70 1760 30720 83.2728 28.3689 445.304 838.933 1396.04 1396.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1760 6.4e-05 2048 330 736 280960 43.6783 28.3201 886.034 838.821 1796.99 1797.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 0.000256 1024 310 2208 42240 8.18134 3.51424 135.296 104.275 251.429 251.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 3.2e-05 2048 70 3008 544512 99.9621 56.0739 4157.86 1674.66 5988.73 5988.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 3.2e-05 2048 122 1120 430080 134.536 56.0534 1212.6 1672.63 3076.03 3076.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 620 0.000128 4096 145 2240 103104 38.5248 28.359 1110.76 837.688 2015.44 2015.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 0.000128 1024 205 608 121344 13.6326 6.84237 89.8756 209.273 319.799 319.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.001024 512 120 352 18864 0.366176 3.12899 18.2292 21.7671 21.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 6.4e-05 2048 170 1440 153600 80.758 28.3042 543.93 836.586 1489.77 1489.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 6.4e-05 1024 240 704 244224 30.0457 13.5492 212.46 418.431 674.669 674.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 280 0.000128 4096 70 1760 29952 83.2604 28.3438 271.136 836.572 1219.48 1219.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1760 6.4e-05 2048 330 736 281088 43.453 28.356 874.641 837.537 1784.12 1784.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 0.000256 1024 310 2208 41472 8.11776 3.4775 91.7581 103.31 206.832 206.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 3.2e-05 2048 70 3008 543744 99.7232 56.0538 2656.38 1672.85 4485.17 4485.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 3.2e-05 2048 122 1120 430080 134.324 55.9136 991.345 1673.44 2855.23 2855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 620 0.000128 4096 145 2240 102912 38.4287 28.3258 707.176 837.036 1611.07 1611.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 0.000128 1024 205 608 119808 13.6211 6.84378 58.0284 208.387 287.037 287.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.001024 512 120 352 18816 0.366592 2.04829 16.9678 19.4234 19.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 6.4e-05 2048 170 1440 150528 80.6227 28.1702 342.209 832.472 1283.67 1283.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 6.4e-05 1024 240 704 242688 29.881 13.441 137.41 416.39 597.307 597.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 280 0.000128 4096 70 1760 29184 83.0524 28.2785 482.941 832.725 1427.16 1427.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1760 6.4e-05 2048 330 736 280320 43.4673 28.2911 960.893 836.574 1869.36 1869.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 0.000256 1024 310 2208 43008 8.19072 3.53539 133.04 104.782 249.71 249.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 3.2e-05 2048 70 3008 544768 100.202 56.1183 4085.59 1674.62 5916.69 5916.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 3.2e-05 2048 122 1120 430080 134.724 56.0485 1193.53 1672.23 3056.73 3056.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 620 0.000128 4096 145 2240 103040 38.6343 28.3871 1091.5 837.806 1996.43 1996.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 0.000128 1024 205 608 120960 13.7048 6.84026 88.7927 209.239 318.748 318.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.001024 512 120 352 18872 0.364288 3.07344 18.1959 21.6756 21.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 6.4e-05 2048 170 1440 154112 80.8451 28.4573 536.206 836.409 1482.12 1482.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 6.4e-05 1024 240 704 243712 30.1827 13.5247 209.403 420.579 673.887 674.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 280 0.000128 4096 70 1760 30464 83.3365 28.3886 270.864 836.416 1219.17 1219.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1760 6.4e-05 2048 330 736 281344 43.541 28.414 502.393 837.447 1411.93 1412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 0.000256 1024 310 2208 41216 8.18314 3.49162 89.48 103.692 205.018 205.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 3.2e-05 2048 70 3008 542976 100.057 56.14 2606.41 1673.01 4435.79 4435.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 3.2e-05 2048 122 1120 430080 134.392 56.1272 772.039 1673.86 2636.61 2636.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 620 0.000128 4096 145 2240 102592 38.5431 28.3628 701.521 837.029 1605.57 1605.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 0.000128 1024 205 608 120064 13.7641 6.83216 56.9651 209.397 287.14 287.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.001024 512 120 352 18816 0.364768 2.0312 18.1105 20.5502 20.6087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 6.4e-05 2048 170 1440 154112 80.69 28.3145 344.666 836.754 1290.61 1290.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 6.4e-05 1024 240 704 243712 30.1297 13.5188 134.941 418.54 597.326 597.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 280 0.000128 4096 70 1760 30464 83.1148 28.3561 176.746 837.043 1125.42 1125.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1760 6.4e-05 2048 330 736 280448 43.5136 28.3268 775.08 836.795 1683.85 1683.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 0.000256 1024 310 2208 43008 8.21837 3.54954 79.6223 104.956 196.514 196.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 3.2e-05 2048 70 3008 542976 100.172 56.1476 2139.78 1672.9 3969.17 3969.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 3.2e-05 2048 122 1120 430080 134.735 56.1756 854.788 1673.54 2719.44 2719.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 620 0.000128 4096 145 2240 102816 38.6297 28.3892 585.116 841.207 1493.45 1493.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 0.000128 1024 205 608 120960 13.7161 6.85418 47.8687 209.433 278.031 278.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.001024 512 120 352 18648 0.364096 1.62816 17.9975 20.0324 20.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 6.4e-05 2048 170 1440 150528 81.5021 28.3564 288.828 840.186 1239.07 1239.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 6.4e-05 1024 240 704 241920 30.4196 13.5524 111.03 418.563 573.776 573.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 280 0.000128 4096 70 1760 29568 83.7411 28.3876 437.523 837.226 1387.04 1387.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1760 6.4e-05 2048 330 736 280896 43.7264 28.344 929.025 836.837 1838.08 1838.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 0.000256 1024 310 2208 43008 8.1473 3.52461 131.872 104.721 248.428 248.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 3.2e-05 2048 70 3008 544768 99.9989 56.1213 4111.49 1676.59 5944.38 5944.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 3.2e-05 2048 122 1120 430080 134.638 55.9629 1220.3 1676.62 3087.72 3087.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 620 0.000128 4096 145 2240 103168 38.5109 28.3357 1117.01 838.713 2022.68 2022.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 0.000128 1024 205 608 120832 13.6261 6.82678 90.3884 209.113 320.126 320.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.001024 512 120 352 18880 0.363936 3.0191 18.2116 21.6376 21.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 6.4e-05 2048 170 1440 153600 80.5201 28.2669 541.936 835.845 1486.76 1486.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 6.4e-05 1024 240 704 243712 30.0124 13.4902 212.868 418.068 674.619 674.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 280 0.000128 4096 70 1760 29696 83.1184 28.3159 270.477 837.826 1219.9 1220.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1760 6.4e-05 2048 330 736 281088 43.3943 28.3221 511.315 838.466 1421.63 1421.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 0.000256 1024 310 2208 43008 8.15638 3.5271 92.346 104.734 208.929 209.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 3.2e-05 2048 70 3008 544768 99.8239 56.0845 2736.02 1675.56 4567.66 4567.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 3.2e-05 2048 122 1120 425984 134.931 55.9917 816.519 1670.09 2677.73 2677.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 620 0.000128 4096 145 2240 102400 38.442 28.3295 748.568 837.258 1652.7 1652.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 0.000128 1024 205 608 120832 13.6428 6.82928 61.382 209.041 291.067 291.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.001024 512 120 352 18816 0.368128 1.99005 18.1344 20.5358 20.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 6.4e-05 2048 170 1440 151552 80.8132 28.2954 358.429 847.194 1322.83 1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 6.4e-05 1024 240 704 241664 30.2339 13.6477 141.996 422.918 608.983 609.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 280 0.000128 4096 70 1760 28672 83.3934 28.3307 177.175 835.649 1124.71 1124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1760 6.4e-05 2048 330 736 280576 43.4521 28.3423 345.742 838.037 1255.71 1255.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 0.000256 1024 310 2208 39936 8.26294 3.4855 76.2369 103.454 191.61 191.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 3.2e-05 2048 70 3008 543744 99.8097 55.947 2273.05 1673.19 4102.16 4102.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 3.2e-05 2048 122 1120 423936 134.535 55.6549 677.962 1665.57 2533.92 2534.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 620 0.000128 4096 145 2240 102912 38.4695 28.3193 625.627 837.45 1529.97 1530.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 0.000128 1024 205 608 116736 13.6623 6.79763 49.5553 206.407 276.596 276.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.001024 512 120 352 18624 0.362816 1.65853 16.7153 18.7795 18.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 6.4e-05 2048 170 1440 147456 80.3889 28.1153 293.108 824.595 1226.39 1226.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 6.4e-05 1024 240 704 239616 29.7697 13.319 118.226 412.441 573.942 574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 280 0.000128 4096 70 1760 27648 82.7182 28.2235 144.712 825.112 1080.93 1081.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1760 6.4e-05 2048 330 736 279552 43.6498 28.3272 704.103 841.448 1617.67 1617.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 0.000256 1024 310 2208 41472 8.18179 3.5017 179.99 103.88 295.718 295.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 3.2e-05 2048 70 3008 544896 100.035 56.1096 5890.95 1676.12 7723.38 7723.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 3.2e-05 2048 122 1120 430848 134.736 56.0725 1717.52 1676.22 3584.76 3584.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 620 0.000128 4096 145 2240 103104 38.5905 28.395 1567.58 838.635 2473.3 2473.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 0.000128 1024 205 608 120960 13.6515 6.84275 128.153 208.968 357.783 357.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.001024 512 120 352 18864 0.362656 4.43808 18.0129 22.8575 22.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 6.4e-05 2048 170 1440 152064 80.9307 28.3402 763.921 837.291 1710.67 1710.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 6.4e-05 1024 240 704 241920 30.2668 13.6007 299.64 417.744 761.433 761.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 280 0.000128 4096 70 1760 29952 83.1732 28.379 383.94 835.551 1331.21 1331.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1760 6.4e-05 2048 330 736 281088 43.5426 28.3382 718.913 840.727 1631.65 1631.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 0.000256 1024 310 2208 39168 8.18886 3.45437 115.745 102.42 229.975 230.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 3.2e-05 2048 70 3008 543744 100.009 56.0701 3727.22 1676.12 5559.59 5559.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 3.2e-05 2048 122 1120 428544 134.094 55.907 1081.21 1669.95 2941.36 2941.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 620 0.000128 4096 145 2240 103104 38.5302 28.3856 1005.77 855.272 1928.06 1928.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 0.000128 1024 205 608 119808 13.5304 6.81981 81.1329 207.496 309.156 309.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.001024 512 120 352 18720 0.36272 2.94227 17.8464 21.1948 21.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 6.4e-05 2048 170 1440 147456 80.8532 28.0084 466.493 829.245 1404.79 1404.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 6.4e-05 1024 240 704 239616 30.0268 13.3789 188.8 414.702 647.096 647.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 280 0.000128 4096 70 1760 27648 83.1468 28.3142 224.664 831.693 1167.98 1168.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1760 6.4e-05 2048 330 736 281088 43.3941 28.3771 452.153 838.329 1362.38 1362.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 0.000256 1024 310 2208 38016 8.31866 3.46112 97.7223 102.516 212.183 212.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 3.2e-05 2048 70 3008 542592 99.8333 56.0673 3066.61 1670.15 4892.83 4892.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 3.2e-05 2048 122 1120 428544 134.303 55.9862 889.938 1671.93 2752.35 2752.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 620 0.000128 4096 145 2240 101952 38.6232 28.3899 810.165 836.06 1713.34 1713.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 0.000128 1024 205 608 120960 13.6711 6.83952 68.6354 209.142 298.459 298.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.001024 512 120 352 18576 0.361184 2.37965 16.9353 19.7192 19.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 6.4e-05 2048 170 1440 152064 80.9658 28.3556 398.963 847.641 1356.11 1356.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 6.4e-05 1024 240 704 241920 30.2697 13.9407 158.317 417.828 620.544 620.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 280 0.000128 4096 70 1760 27648 84.0303 28.3902 185.199 836.108 1133.89 1134.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1760 6.4e-05 2048 330 736 279936 43.5633 28.3221 1064.82 835.496 1972.34 1972.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 0.000256 1024 310 2208 40960 8.15866 3.48346 168.729 103.391 283.927 284.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 3.2e-05 2048 70 3008 545280 99.7536 56.0615 5508.3 1677.01 7341.29 7341.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 3.2e-05 2048 122 1120 430080 134.533 56.2341 1602.35 1677.03 3470.35 3470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 620 0.000128 4096 145 2240 103040 38.5178 28.3807 1474.17 842.453 2383.62 2383.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 0.000128 1024 205 608 121600 13.6534 6.84189 120.033 209.862 350.559 350.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.001024 512 120 352 18800 0.364544 4.19866 18.092 22.6978 22.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 6.4e-05 2048 170 1440 153600 80.8058 28.3085 720.358 838.893 1668.55 1668.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 6.4e-05 1024 240 704 243200 30.2144 13.5156 282.196 423.417 749.53 749.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 280 0.000128 4096 70 1760 30720 83.0641 28.3689 368.551 838.928 1319.07 1319.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1760 6.4e-05 2048 330 736 280960 43.4479 28.3423 671.62 838.697 1582.24 1582.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 0.000256 1024 310 2208 40960 8.15974 3.48195 120.173 103.493 235.469 235.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 3.2e-05 2048 70 3008 545280 99.5499 56.062 3694.35 1677.24 5527.37 5527.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 3.2e-05 2048 122 1120 430080 134.331 56.0115 1074.07 1678.27 2942.87 2943.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 620 0.000128 4096 145 2240 102400 38.3645 28.3091 984.879 836.074 1887.73 1887.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 0.000128 1024 205 608 117760 13.5549 6.79834 78.4735 206.534 305.535 305.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.001024 512 120 352 18720 0.36256 2.84205 17.8226 21.0707 21.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 6.4e-05 2048 170 1440 153600 80.6938 28.414 484.886 839.04 1433.22 1433.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 6.4e-05 1024 240 704 240640 30.4909 13.5165 186.764 419.645 650.602 650.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 280 0.000128 4096 70 1760 28160 82.5025 28.2235 227.863 825.615 1164.37 1164.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1760 6.4e-05 2048 330 736 280320 57.3706 28.3292 450.418 838.908 1375.16 1375.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 0.000256 1024 310 2208 38400 8.37437 3.49034 96.3852 103.605 212.023 212.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 3.2e-05 2048 70 3008 541440 99.7981 56.0332 3073.01 1670.56 4899.56 4899.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 3.2e-05 2048 122 1120 422400 135.775 55.9348 884.158 1671.25 2747.32 2747.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 620 0.000128 4096 145 2240 101760 38.5059 28.3509 822.458 836.401 1725.82 1725.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 0.000128 1024 205 608 119040 13.495 6.80435 66.5797 206.64 293.694 293.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.001024 512 120 352 18480 0.361952 2.36922 18.7638 21.5375 21.5923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 6.4e-05 2048 170 1440 145920 80.7361 27.9002 385.831 825.49 1320.15 1320.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 6.4e-05 1024 240 704 238080 29.9534 13.3325 155.405 412.854 611.729 611.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 280 0.000128 4096 70 1760 26880 83.078 28.2547 183.354 826.034 1120.88 1121.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1760 6.4e-05 2048 330 736 278400 43.5246 28.5818 374.117 835.732 1282.09 1282.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 1024 310 2208 41472 8.10762 3.47744 159.806 103.387 274.944 275.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 3.2e-05 2048 70 3008 543744 99.6634 55.9956 5218.82 1673.91 7048.55 7048.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 3.2e-05 2048 122 1120 430080 134.186 55.8968 1521.76 1677.42 3389.47 3389.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 620 0.000128 4096 145 2240 102912 38.4413 28.3285 1388.34 837.587 2292.81 2292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 0.000128 1024 205 608 119808 13.6246 6.82394 112.586 208.46 341.674 341.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.001024 512 120 352 18816 0.364224 3.93626 19.0478 23.3917 23.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 6.4e-05 2048 170 1440 150528 80.6235 28.3134 670.996 833.238 1613.36 1613.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 6.4e-05 1024 240 704 242688 29.8795 13.4447 268.145 416.687 728.344 728.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 280 0.000128 4096 70 1760 29184 82.9693 28.2831 332.01 833.492 1276.92 1277.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1760 6.4e-05 2048 330 736 280320 43.352 28.3806 636.998 839.51 1548.38 1548.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 0.000256 1024 310 2208 39936 8.24598 3.48707 110.025 103.518 225.438 225.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 3.2e-05 2048 70 3008 543744 99.7673 55.9212 3391.7 1674.19 5221.75 5221.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 3.2e-05 2048 122 1120 423936 134.563 55.6325 973.304 1665.96 2829.66 2829.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 620 0.000128 4096 145 2240 102912 38.4785 28.3397 903.584 840.741 1811.24 1811.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 0.000128 1024 205 608 116736 13.6654 6.80134 72.2448 206.528 299.415 299.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.001024 512 120 352 18624 0.362496 2.58442 17.8415 20.8326 20.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 6.4e-05 2048 170 1440 147456 80.3526 27.9163 425.789 825.211 1359.46 1359.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 6.4e-05 1024 240 704 239616 29.7477 13.3212 172.071 412.911 628.237 628.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 280 0.000128 4096 70 1760 27648 82.6948 28.2399 205.036 825.691 1141.82 1141.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1760 6.4e-05 2048 330 736 279552 43.4932 28.3016 409.738 837.445 1319.11 1319.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 0.000256 1024 310 2208 36864 8.06154 3.35917 93.068 99.4487 204.107 204.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 3.2e-05 2048 70 3008 539136 99.9689 55.8743 2911.05 1669.16 4736.21 4736.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 3.2e-05 2048 122 1120 423936 133.183 55.4333 845.509 1656.81 2691.13 2691.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 620 0.000128 4096 145 2240 102528 38.3979 28.3202 781.533 837.558 1685.92 1686.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 0.000128 1024 205 608 115200 13.5593 6.77258 61.4745 204.447 286.43 286.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.001024 512 120 352 18432 0.360448 2.2816 17.5658 20.2512 20.3097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 6.4e-05 2048 170 1440 138240 81.4645 27.7279 348.337 816.643 1274.36 1274.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 6.4e-05 1024 240 704 230400 30.3368 13.2518 143.703 408.356 595.834 595.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 280 0.000128 4096 70 1760 23040 83.3494 28.1972 149.312 817.306 1078.32 1078.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1760 6.4e-05 2048 330 736 278784 43.3497 28.3033 357.253 835.042 1264.08 1264.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 0.000256 1024 310 2208 41600 8.13318 3.49222 160.626 103.42 275.832 275.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 3.2e-05 2048 70 3008 544000 100.138 56.1148 5117.29 1675.36 6949.08 6949.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 3.2e-05 2048 122 1120 428800 135.007 56.1341 1487.84 1677.35 3356.52 3356.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 620 0.000128 4096 145 2240 102800 38.7522 28.4158 1366.23 838.328 2271.84 2271.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 0.000128 1024 205 608 120000 13.7171 6.84211 110.635 208.606 339.972 340.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.001024 512 120 352 18800 0.363968 3.9143 17.9908 22.3121 22.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 6.4e-05 2048 170 1440 150400 81.0741 28.2549 658.212 852.74 1620.47 1620.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 6.4e-05 1024 240 704 243200 37.2888 13.5024 263.372 422.261 736.611 736.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 280 0.000128 4096 70 1760 28800 83.5852 28.3814 321.537 837.892 1271.56 1271.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1760 6.4e-05 2048 330 736 280800 43.604 28.3529 625.254 840.301 1537.64 1537.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 0.000256 1024 310 2208 41600 8.14528 3.49171 115.805 103.447 231.053 231.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 3.2e-05 2048 70 3008 544000 100.108 56.286 3579.66 1673.93 5410.16 5410.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 3.2e-05 2048 122 1120 422400 135.343 55.8554 1022.13 1665.35 2878.88 2879.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 620 0.000128 4096 145 2240 102400 38.698 28.3933 957.698 840.413 1865.31 1865.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 0.000128 1024 205 608 118400 13.5944 6.81126 76.9894 206.375 303.945 304.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.001024 512 120 352 18600 0.36144 2.77955 16.7038 19.8882 19.9461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 6.4e-05 2048 170 1440 147200 80.6526 27.9899 447.368 824.572 1380.78 1380.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 6.4e-05 1024 240 704 236800 30.1661 13.3505 178.657 412.423 634.786 634.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 280 0.000128 4096 70 1760 25600 83.6237 28.2726 199.821 828.04 1139.92 1140.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1760 6.4e-05 2048 330 736 280000 43.5963 28.3322 433.016 837.305 1342.39 1342.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 0.000256 1024 310 2208 38400 8.40787 3.50208 96.4365 103.656 212.172 212.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 3.2e-05 2048 70 3008 542400 100.565 56.1213 2948.26 1675.68 4780.79 4780.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 3.2e-05 2048 122 1120 422400 136.743 56.1603 848.618 1675.52 2717.24 2717.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 620 0.000128 4096 145 2240 100800 38.6916 28.3538 778.967 832.669 1678.78 1678.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 0.000128 1024 205 608 115200 13.8382 6.81869 62.4549 206.734 290.024 290.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.001024 512 120 352 18600 0.36416 2.3967 17.834 20.6376 20.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 6.4e-05 2048 170 1440 144000 81.4915 28.0177 365.478 825.477 1300.65 1300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 6.4e-05 1024 240 704 240000 29.8496 13.3623 151.168 412.841 607.41 607.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 280 0.000128 4096 70 1760 24000 84.4453 28.2931 156.468 826.184 1095.55 1095.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1760 6.4e-05 2048 330 736 280800 43.6179 28.4582 362.491 838.222 1272.92 1273.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 0.000256 1024 310 2208 41216 8.1833 3.49136 154.107 103.763 269.71 269.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 3.2e-05 2048 70 3008 542976 99.9837 56.0229 5012.83 1674.19 6843.19 6843.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 3.2e-05 2048 122 1120 430080 134.396 55.9824 1466.33 1674.21 3331.12 3331.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 620 0.000128 4096 145 2240 102592 38.5149 28.3791 1338.5 837.706 2243.2 2243.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 0.000128 1024 205 608 120064 13.7444 6.83411 107.869 209.541 338.166 338.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.001024 512 120 352 18816 0.364544 3.83536 18.0877 22.3283 22.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 6.4e-05 2048 170 1440 154112 80.6356 28.422 662.036 840.711 1611.99 1612.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 6.4e-05 1024 240 704 243712 30.1132 14.4259 258.146 418.831 721.705 721.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 280 0.000128 4096 70 1760 30464 83.0787 28.3709 333.508 837.71 1282.83 1282.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1760 6.4e-05 2048 330 736 280448 43.4436 28.3074 613.67 837.371 1522.93 1523.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 0.000256 1024 310 2208 39424 8.07219 3.41696 109.859 102.396 223.911 224.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 3.2e-05 2048 70 3008 541184 100.084 56.004 3485.02 1689.13 5330.41 5330.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 3.2e-05 2048 122 1120 430080 134.219 55.9247 1021.55 1689.14 2901.04 2901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 620 0.000128 4096 145 2240 102144 38.5335 28.3382 929.044 845.55 1841.58 1841.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 0.000128 1024 205 608 118272 13.6047 6.81779 74.9455 209.1 304.64 304.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.001024 512 120 352 18592 0.363968 2.68259 17.9311 21.0185 21.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 6.4e-05 2048 170 1440 150528 80.1156 27.9426 447.372 835.318 1390.93 1391.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 6.4e-05 1024 240 704 236544 30.2509 13.353 174.123 417.757 635.674 635.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 280 0.000128 4096 70 1760 28672 82.6634 28.2511 218.616 835.864 1165.56 1165.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1760 6.4e-05 2048 330 736 279552 43.4619 28.3791 423.69 844.979 1340.65 1340.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 0.000256 1024 310 2208 37632 8.23386 3.42157 92.6197 101.57 206.011 206.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 3.2e-05 2048 70 3008 542976 100.015 56.0599 2854.72 1673.35 4684.32 4684.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 3.2e-05 2048 122 1120 430080 134.427 56.1346 835.551 1673.37 2699.69 2699.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 620 0.000128 4096 145 2240 102144 38.5905 28.3717 760.146 840.342 1667.55 1667.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 0.000128 1024 205 608 118272 13.9181 6.84026 62.2316 209.664 292.831 292.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.001024 512 120 352 18480 0.364192 2.15802 18.0917 20.6554 20.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 6.4e-05 2048 170 1440 150528 81.3436 28.3856 369.227 837.342 1316.49 1316.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 6.4e-05 1024 240 704 236544 30.9737 13.5107 144.378 418.766 607.812 607.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 280 0.000128 4096 70 1760 26880 84.286 28.3689 169.348 841.494 1123.66 1123.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1760 6.4e-05 2048 330 736 279552 43.5006 28.3276 348.596 837.209 1257.77 1257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 0.000256 1024 310 2208 40320 8.23046 3.48499 151.507 103.36 266.755 266.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 3.2e-05 2048 70 3008 543360 100.217 56.2045 4902.43 1674.28 6733.31 6733.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 3.2e-05 2048 122 1120 426240 134.934 55.9289 1420.17 1668.94 3280.18 3280.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 620 0.000128 4096 145 2240 102720 38.6365 28.3902 1320.44 837.68 2225.26 2225.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 0.000128 1024 205 608 120960 13.6323 6.84282 105.718 208.885 335.26 335.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.001024 512 120 352 18720 0.36256 3.75018 17.9376 22.092 22.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 6.4e-05 2048 170 1440 153600 80.7032 28.3185 646.053 834.854 1590.12 1590.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 6.4e-05 1024 240 704 241920 30.2873 13.5145 248.747 417.585 710.326 710.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 280 0.000128 4096 70 1760 28800 83.5592 28.3634 311.2 837.392 1260.68 1260.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1760 6.4e-05 2048 330 736 280320 43.5842 28.3733 599.797 837.339 1509.23 1509.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 0.000256 1024 310 2208 38400 8.38182 3.48979 107.853 103.603 223.498 223.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 3.2e-05 2048 70 3008 541440 99.8323 56.0906 3483.23 1670.55 5309.87 5310.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 3.2e-05 2048 122 1120 422400 135.829 56.029 1002.64 1670.56 2865.26 2865.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 620 0.000128 4096 145 2240 101760 38.5284 28.359 924.227 836.408 1827.63 1827.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 0.000128 1024 205 608 119040 13.5116 6.80883 75.3744 206.638 302.513 302.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.001024 512 120 352 18480 0.360448 2.6793 17.7153 20.7965 20.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 6.4e-05 2048 170 1440 145920 80.7356 27.9463 436.654 825.751 1371.28 1371.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 6.4e-05 1024 240 704 238080 29.9638 13.3738 176.534 412.847 632.912 633.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 280 0.000128 4096 70 1760 26880 83.0655 28.2561 207.798 826.023 1145.3 1145.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1760 6.4e-05 2048 330 736 278400 43.5345 28.2983 423.959 835.669 1331.59 1331.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 0.000256 1024 310 2208 34560 8.43754 3.40816 87.6985 101.102 200.819 200.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 3.2e-05 2048 70 3008 541440 100.052 56.0125 2887.29 1669.56 4713.08 4713.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 3.2e-05 2048 122 1120 426240 135.014 55.9475 840.268 1669.59 2701.01 2701.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 620 0.000128 4096 145 2240 102240 38.6726 28.3888 775.757 836.377 1679.3 1679.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 0.000128 1024 205 608 120960 13.7013 6.84067 64.4587 209.211 294.391 294.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.001024 512 120 352 18360 0.36128 2.32858 17.9978 20.7319 20.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 6.4e-05 2048 170 1440 149760 81.3729 28.3433 372.108 835.47 1317.49 1317.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 6.4e-05 1024 240 704 241920 30.308 13.5188 148.633 417.844 610.489 610.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 280 0.000128 4096 70 1760 28800 83.67 28.3955 183.907 836.337 1132.47 1132.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1760 6.4e-05 2048 330 736 279360 43.5431 28.3791 352.417 835.395 1259.86 1259.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 0.000256 1024 310 2208 43008 8.14819 3.52714 158.731 104.74 275.318 275.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 3.2e-05 2048 70 3008 544768 99.8053 56.1018 4932.53 1675.74 6764.34 6764.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 3.2e-05 2048 122 1120 425984 134.888 55.8981 1424.31 1670.28 3285.57 3285.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 620 0.000128 4096 145 2240 102400 38.4261 28.331 1306.29 835.899 2209.05 2209.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 0.000128 1024 205 608 120832 13.6404 6.8305 107.173 209.068 336.89 337.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.001024 512 120 352 18816 0.364544 3.70448 18.0837 22.1944 22.2511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 6.4e-05 2048 170 1440 151552 80.8701 28.2526 638.866 835.517 1583.7 1583.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 6.4e-05 1024 240 704 241664 30.2547 13.7278 251.396 417.875 713.447 713.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 280 0.000128 4096 70 1760 28672 83.3729 28.3259 308.175 837.949 1257.99 1258.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1760 6.4e-05 2048 330 736 280576 43.4296 28.3013 601.273 838.3 1511.44 1511.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 0.000256 1024 310 2208 40960 8.33626 3.5287 112.47 104.996 229.495 229.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 3.2e-05 2048 70 3008 540672 100.067 55.8428 3316.63 1671.97 5144.67 5144.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 3.2e-05 2048 122 1120 425984 134.927 55.9707 964.474 1672 2827.57 2827.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 620 0.000128 4096 145 2240 102400 38.4915 28.3145 884.798 837.195 1788.9 1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 0.000128 1024 205 608 118784 13.8214 6.83082 71.7634 209.411 301.999 302.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.001024 512 120 352 18688 0.362496 2.51328 19.1476 22.0692 22.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 6.4e-05 2048 170 1440 147456 81.8674 28.2626 419.334 836.449 1366.1 1366.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 6.4e-05 1024 240 704 237568 30.7792 13.4899 167.58 422.751 634.784 634.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 280 0.000128 4096 70 1760 28672 83.3917 28.3242 210.275 837.116 1159.26 1159.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1760 6.4e-05 2048 330 736 278528 43.449 28.2869 402.832 836.423 1311.12 1311.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 0.000256 1024 310 2208 36864 8.08896 3.36403 93.221 99.5735 204.409 204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 3.2e-05 2048 70 3008 540672 99.2777 55.7486 3004.81 1665.25 4825.25 4825.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 3.2e-05 2048 122 1120 417792 133.711 55.1055 858.755 1649.01 2696.78 2696.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 620 0.000128 4096 145 2240 101376 38.4916 28.3177 806.064 834.332 1707.31 1707.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 0.000128 1024 205 608 116736 13.6794 6.7983 63.7907 206.643 291.08 291.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.001024 512 120 352 18432 0.363712 2.25091 18.7228 21.3794 21.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 6.4e-05 2048 170 1440 147456 80.3964 27.8942 382.8 825.082 1316.36 1316.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 6.4e-05 1024 240 704 233472 30.5605 13.3212 149.013 414.322 607.402 607.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 280 0.000128 4096 70 1760 24576 83.8921 28.2358 166.678 826.047 1105.02 1105.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1760 6.4e-05 2048 330 736 276480 43.5107 28.1812 365.718 833.299 1270.84 1270.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 0.000256 1024 310 2200 42496 8.17978 3.52461 124.931 104.602 241.398 241.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 3.2e-05 2048 70 3000 543744 100.156 55.9969 3817.59 1675.32 5649.23 5649.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 3.2e-05 2048 122 1120 427008 135.897 56.0203 1355.49 1675.34 3222.95 3223.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 620 0.000128 4096 145 2240 103040 38.4671 28.3304 1032.27 837.97 1937.13 1937.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 0.000128 1024 205 640 122880 13.5449 6.85773 104.818 209.603 334.981 335.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.001024 512 120 360 18880 0.36864 2.99837 19.3471 22.758 22.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 560 6.4e-05 2048 170 1440 154624 80.4768 28.319 511.708 842.247 1462.94 1463.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 6.4e-05 1024 240 720 237568 30.8602 13.4993 205.211 419.105 668.86 669.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 280 0.000128 4096 70 1760 29696 83.4059 28.3345 440.845 837.961 1390.71 1390.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1760 6.4e-05 2048 330 720 280064 43.6683 28.5553 869.467 837.973 1779.8 1779.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 0.000256 1024 310 2200 41984 8.22733 3.5287 86.1966 104.73 202.852 202.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 3.2e-05 2048 70 3000 543744 100.159 56.0686 2452.09 1676.77 4285.25 4285.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 3.2e-05 2048 122 1120 425984 136.739 56.1109 1995.6 1677.68 3866.32 3866.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 620 0.000128 4096 145 2240 102912 38.643 28.3709 1916.41 838.848 2822.38 2822.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 970 0.000128 1024 205 640 121856 13.6418 6.82675 80.5005 209.13 310.264 310.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 0.001024 512 120 360 18816 0.370528 1.96246 19.1966 21.5722 21.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 560 6.4e-05 2048 170 1440 153600 80.6612 28.475 412.296 835.83 1357.44 1357.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1030 6.4e-05 1024 240 720 235520 31.0244 13.4823 151.715 418.084 614.487 614.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 280 0.000128 4096 70 1760 28672 83.5575 28.33 434.052 835.994 1382.09 1382.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1760 6.4e-05 2048 330 720 280064 43.7637 28.2993 867.356 838.61 1778.17 1778.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 0.000256 1024 310 2200 42880 8.22381 3.54659 139.519 104.924 256.379 256.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 3.2e-05 2048 70 3000 544000 100.233 56.1162 4323.19 1674.89 6154.59 6154.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 3.2e-05 2048 122 1120 427520 135.793 56.3653 1400.07 1674.92 3267.35 3267.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 620 0.000128 4096 145 2240 103040 38.654 28.3765 1163.25 837.781 2068.16 2068.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 0.000128 1024 205 640 122880 13.5819 6.8423 100.26 209.553 330.412 330.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.001024 512 120 360 18880 0.364544 3.34451 18.2502 22.0017 22.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 6.4e-05 2048 170 1440 154880 80.7311 28.4198 571.18 842.005 1522.52 1522.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 6.4e-05 1024 240 720 236800 31.0714 13.523 219.459 418.959 683.194 683.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 280 0.000128 4096 70 1760 29440 83.718 28.3834 491.653 837.83 1441.74 1441.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1760 6.4e-05 2048 330 720 280000 43.8275 28.4133 993.588 837.733 1903.69 1903.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 0.000256 1024 310 2200 40960 8.15827 3.48378 93.4627 103.309 208.584 208.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 3.2e-05 2048 70 3000 544000 100.09 56.3813 2751.6 1675.68 4589.69 4589.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 3.2e-05 2048 122 1120 427520 135.581 56.0407 1157.58 1675.7 3025.1 3025.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 620 0.000128 4096 145 2240 103040 38.508 28.373 738.32 850.354 1655.67 1655.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 0.000128 1024 205 640 122880 13.5557 6.86285 80.4422 209.701 310.719 310.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.001024 512 120 360 18800 0.365152 2.21184 18.6502 21.269 21.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 6.4e-05 2048 170 1440 153600 80.8243 28.3018 372.366 838.176 1319.85 1320.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 6.4e-05 1024 240 720 235520 31.1654 14.2947 139.536 419.334 604.514 604.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 280 0.000128 4096 70 1760 29440 83.58 28.385 483.08 838.26 1433.47 1433.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1760 6.4e-05 2048 330 720 279680 43.7278 28.3615 981.53 838.167 1891.92 1892.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 0.000256 1024 310 2200 40320 8.24573 3.48854 79.3895 103.426 194.724 194.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 3.2e-05 2048 70 3000 543360 100.279 56.2381 2250.41 1675.22 4082.31 4082.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 3.2e-05 2048 122 1120 422400 136.463 55.9931 1035.02 1670.09 2897.77 2897.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 620 0.000128 4096 145 2240 102720 38.6896 28.3819 1950.42 840.238 2857.84 2857.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 970 0.000128 1024 205 640 120960 13.6634 6.84032 79.8337 209.033 309.525 309.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.001024 512 120 360 18720 0.364992 1.82275 18.7413 20.9747 21.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 560 6.4e-05 2048 170 1440 153600 80.8107 28.3316 404.029 837.33 1350.7 1350.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 6.4e-05 1024 240 720 234240 31.2189 13.5114 133.203 426.738 604.853 605.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 280 0.000128 4096 70 1760 28800 83.7021 28.3643 467.595 847.457 1427.28 1427.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1760 6.4e-05 2048 330 720 279360 43.8659 28.3362 982.575 837.959 1892.89 1893.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 0.000256 1024 310 2200 42240 8.17965 3.51642 128.92 104.377 245.157 245.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 3.2e-05 2048 70 3000 543744 100.181 56.1562 3996.18 1676.25 5828.93 5829.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 3.2e-05 2048 122 1120 425472 135.658 56.0087 1151.27 1674.22 3017.36 3017.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 620 0.000128 4096 145 2240 102912 38.5372 28.3662 1064.7 838.512 1970.22 1970.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 0.000128 1024 205 640 122880 13.5052 6.84442 92.5872 209.472 322.578 322.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.001024 512 120 360 18864 0.363904 3.06675 18.2002 21.675 21.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 6.4e-05 2048 170 1440 153600 92.5083 28.3116 523.737 837.374 1482.13 1482.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 6.4e-05 1024 240 720 236544 30.9652 13.5107 201.967 418.823 665.452 665.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 280 0.000128 4096 70 1760 29184 83.4751 28.345 253.087 837.442 1202.51 1202.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1760 6.4e-05 2048 330 720 279936 43.6244 28.3371 778.563 838.373 1689.03 1689.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 0.000256 1024 310 2200 41472 8.11562 3.4784 89.7315 103.411 204.904 205.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 3.2e-05 2048 70 3000 542208 99.8756 55.9329 2598.36 1674.34 4428.67 4428.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 3.2e-05 2048 122 1120 423936 135.899 55.9618 921.987 1674.38 2788.43 2788.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 620 0.000128 4096 145 2240 102528 38.4568 28.3217 692.056 837.633 1596.58 1596.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 0.000128 1024 205 640 121344 13.5056 6.84237 60.1212 208.517 289.137 289.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.001024 512 120 360 18816 0.364544 2.01466 18.0081 20.4324 20.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 6.4e-05 2048 170 1440 150528 80.6161 28.1272 336.666 833.264 1278.86 1279.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 6.4e-05 1024 240 720 233472 30.9747 13.4389 131.41 416.792 592.804 592.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 280 0.000128 4096 70 1760 27648 83.3709 28.2781 158.762 837.208 1107.78 1107.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1760 6.4e-05 2048 330 720 279552 43.655 28.3522 809.786 837.389 1719.32 1719.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 0.000256 1024 310 2200 39168 8.3751 3.45514 73.206 102.322 187.526 187.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 3.2e-05 2048 70 3000 543744 100.038 56.0993 2149.88 1674.51 3980.7 3980.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 3.2e-05 2048 122 1120 423936 135.659 55.9762 812.515 1668.41 2672.76 2672.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 620 0.000128 4096 145 2240 102528 38.5545 28.3726 572.617 839.259 1478.91 1479.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 0.000128 1024 205 640 119808 13.557 6.84032 64.6037 207.298 292.458 292.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.001024 512 120 360 18720 0.362592 1.73798 18.3634 20.5089 20.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 6.4e-05 2048 170 1440 147456 80.897 28.0736 282.029 828.283 1219.47 1219.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 6.4e-05 1024 240 720 230400 31.1044 13.4664 108.196 414.301 567.272 567.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 280 0.000128 4096 70 1760 27648 83.4018 28.3111 388.311 828.652 1328.85 1328.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1760 6.4e-05 2048 330 720 279936 43.7755 28.4255 877.322 837.639 1787.3 1787.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 0.000256 1024 310 2200 42112 8.25536 3.53754 173.237 104.806 289.998 290.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 3.2e-05 2048 70 3000 543872 100.291 56.118 5706.59 1675.17 7538.34 7538.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 3.2e-05 2048 122 1120 426496 135.361 56.0476 1661.65 1674.47 3527.72 3527.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 620 0.000128 4096 145 2240 103040 38.623 28.3874 1521.52 837.993 2426.63 2426.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 0.000128 1024 205 640 122752 13.5468 6.84237 134.586 209.292 364.442 364.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.001024 512 120 360 18872 0.363008 4.36186 18.0844 22.8533 22.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 6.4e-05 2048 170 1440 154112 80.8219 28.361 754.531 854.422 1718.32 1718.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 6.4e-05 1024 240 720 236544 31.0201 13.5259 295.092 423.207 763.035 763.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 280 0.000128 4096 70 1760 29568 83.5908 28.3892 365.748 853.047 1330.94 1331.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1760 6.4e-05 2048 330 720 280000 43.6568 28.3441 707.798 837.791 1617.72 1617.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 0.000256 1024 310 2200 41216 8.17805 3.49069 113.538 103.775 229.151 229.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 3.2e-05 2048 70 3000 542976 99.9347 56.0614 3578.61 1674.36 5409.14 5409.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 3.2e-05 2048 122 1120 426496 135.112 56.1336 1039.64 1674.37 2905.45 2905.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 620 0.000128 4096 145 2240 102592 38.5147 28.366 952.992 837.806 1857.78 1857.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 0.000128 1024 205 640 121856 13.5954 6.83424 83.0589 209.566 313.228 313.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.001024 512 120 360 18816 0.364576 2.84819 17.0439 20.3006 20.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 6.4e-05 2048 170 1440 154112 80.6337 28.3441 472.945 837.601 1419.72 1419.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 6.4e-05 1024 240 720 236544 30.9637 13.5112 183.557 418.869 647.088 647.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 280 0.000128 4096 70 1760 28672 83.6389 28.3546 223.384 837.723 1173.26 1173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1760 6.4e-05 2048 330 720 279552 43.5832 28.3215 1057.99 837.417 1967.45 1967.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 0.000256 1024 310 2200 40320 8.40979 3.54346 95.621 104.929 212.672 212.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 3.2e-05 2048 70 3000 542976 100.125 56.1051 2914.75 1672.5 4743.65 4743.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 3.2e-05 2048 122 1120 424704 135.85 56.1191 1141.11 1672.52 3005.8 3005.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 620 0.000128 4096 145 2240 102816 38.6153 28.3812 780.379 837.186 1684.66 1684.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 0.000128 1024 205 640 120960 13.7233 6.8609 68.1515 209.386 298.273 298.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.001024 512 120 360 18648 0.363872 2.28733 18.004 20.6963 20.7538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 6.4e-05 2048 170 1440 150528 81.4916 28.4017 378.155 836.703 1324.94 1325.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 6.4e-05 1024 240 720 236544 31.0252 13.527 150.427 418.456 613.623 613.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 280 0.000128 4096 70 1760 29568 83.5828 28.3883 189.226 837.042 1138.4 1138.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1760 6.4e-05 2048 330 720 279552 43.7239 28.3625 1070.6 836.56 1979.38 1979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 0.000256 1024 310 2200 41984 8.21738 3.52419 163.583 104.638 280.128 280.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 3.2e-05 2048 70 3000 543744 100.025 56.0375 5293.88 1675.26 7125.37 7125.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 3.2e-05 2048 122 1120 425984 135.554 55.9596 1536.41 1675.28 3403.41 3403.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 620 0.000128 4096 145 2240 102912 38.4963 28.3484 1411.66 838.163 2316.78 2316.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 0.000128 1024 205 640 121856 13.5213 6.8624 123.487 208.937 352.983 353.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.001024 512 120 360 18816 0.36272 4.02637 18.0506 22.4824 22.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 6.4e-05 2048 170 1440 153600 80.5165 28.3015 697.738 837.79 1644.53 1644.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 6.4e-05 1024 240 720 235520 30.9672 13.97 273.124 417.77 736.016 736.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 280 0.000128 4096 70 1760 28672 83.3388 28.3075 329.035 835.254 1276.1 1276.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1760 6.4e-05 2048 330 720 280064 43.5103 28.2911 651.878 837.799 1561.61 1561.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 0.000256 1024 310 2200 40960 8.32234 3.5287 106.483 104.705 223.201 223.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 3.2e-05 2048 70 3000 542720 100.104 56.0979 3345.12 1675.14 5176.62 5176.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 3.2e-05 2048 122 1120 421888 135.86 55.935 976.898 1669.67 2838.55 2838.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 620 0.000128 4096 145 2240 102400 38.4695 28.3204 901.411 835.409 1803.71 1803.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 0.000128 1024 205 640 120832 13.631 6.82787 78.1786 208.989 307.796 307.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.001024 512 120 360 18688 0.362496 2.59654 18.0028 21.0027 21.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 6.4e-05 2048 170 1440 151552 80.8291 28.2515 438.727 835.227 1383.22 1383.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 6.4e-05 1024 240 720 233472 31.2087 13.4848 171.365 417.709 633.954 634.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 280 0.000128 4096 70 1760 28672 83.3549 28.3116 211.935 835.646 1159.41 1159.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1760 6.4e-05 2048 330 720 279552 43.5114 28.2849 416.452 837.895 1326.27 1326.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 0.000256 1024 310 2200 39936 8.24496 3.48384 87.3525 103.527 202.769 202.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 3.2e-05 2048 70 3000 540672 100.318 56.1518 2713.9 1674.45 4544.99 4545.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 3.2e-05 2048 122 1120 417792 135.975 55.643 781.273 1666.75 2639.83 2639.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 620 0.000128 4096 145 2240 102144 38.5193 28.3282 728.687 838.31 1633.95 1634.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 0.000128 1024 205 640 119808 13.4217 6.80259 63.0133 206.554 289.964 290.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.001024 512 120 360 18624 0.363968 2.06061 17.7815 20.249 20.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 6.4e-05 2048 170 1440 147456 80.3448 27.9122 348.033 825.282 1281.76 1281.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 6.4e-05 1024 240 720 227328 31.2203 13.3201 135.811 412.746 593.283 593.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 280 0.000128 4096 70 1760 24576 83.6855 28.2279 148.818 825.672 1086.57 1086.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1760 6.4e-05 2048 330 720 279552 43.5251 28.3196 969.608 837.503 1879.09 1879.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 0.000256 1024 310 2200 41472 8.19322 3.50237 165.79 103.807 281.455 281.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 3.2e-05 2048 70 3000 543744 100.248 56.0967 5452.34 1674.97 7283.82 7283.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 3.2e-05 2048 122 1120 426240 135.832 56.1565 1572.56 1674.99 3439.74 3439.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 620 0.000128 4096 145 2240 102816 38.6083 28.3928 1443 838.032 2348.14 2348.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 0.000128 1024 205 640 122112 13.5463 6.8399 126.358 208.828 355.744 355.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.001024 512 120 360 18792 0.362496 4.22912 17.967 22.6014 22.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 6.4e-05 2048 170 1440 152064 80.9546 28.3452 708.597 836.914 1655 1655.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 6.4e-05 1024 240 720 235008 31.0677 13.5004 276.692 417.573 739.021 739.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 280 0.000128 4096 70 1760 28800 83.5573 28.3678 340.334 834.798 1287.22 1287.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1760 6.4e-05 2048 330 720 279936 43.6188 28.3402 665.772 837.663 1575.53 1575.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 0.000256 1024 310 2200 39168 8.19587 3.45613 111.144 102.347 225.313 225.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 3.2e-05 2048 70 3000 543744 99.968 56.0671 3531.5 1674.91 5362.62 5362.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 3.2e-05 2048 122 1120 423936 135.321 55.9373 1015.26 1668.76 2875.48 2875.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 620 0.000128 4096 145 2240 102528 38.5817 28.3873 935.466 838.219 1840.76 1840.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 0.000128 1024 205 640 119808 13.5329 6.81984 80.6194 207.344 308.492 308.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.001024 512 120 360 18720 0.362496 2.79875 17.9018 21.107 21.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 6.4e-05 2048 170 1440 147456 80.9056 28.097 446.576 828.596 1384.37 1384.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 6.4e-05 1024 240 720 230400 31.0947 13.3839 175.89 414.395 634.957 635.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 280 0.000128 4096 70 1760 27648 83.1818 28.3072 213.27 828.942 1153.87 1154.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1760 6.4e-05 2048 330 720 279936 43.4967 28.3215 431.98 844.49 1353.69 1353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 0.000256 1024 310 2200 38016 8.32211 3.46253 96.7045 102.453 211.109 211.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 3.2e-05 2048 70 3000 539136 100.357 55.9597 3087.42 1669.17 4913.07 4913.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 3.2e-05 2048 122 1120 421632 136.1 56.0312 889.892 1669.17 2751.39 2751.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 620 0.000128 4096 145 2240 101952 38.6316 28.3754 823.308 837.974 1728.4 1728.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 0.000128 1024 205 640 120960 13.6614 6.84339 72.1796 209.015 301.872 301.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.001024 512 120 360 18576 0.362624 2.48141 19.044 21.9305 21.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 6.4e-05 2048 170 1440 152064 80.9844 28.3384 405.928 835.097 1350.54 1350.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 6.4e-05 1024 240 720 235008 31.1007 13.511 157.952 417.645 620.398 620.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 280 0.000128 4096 70 1760 27648 84.062 28.3812 189.799 838.614 1141.03 1141.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1760 6.4e-05 2048 330 720 278208 43.698 28.3402 380.04 834.95 1287.17 1287.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 0.000256 1024 310 2200 36864 8.0647 3.36006 88.0053 100.421 200.02 200.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 3.2e-05 2048 70 3000 539136 100.057 55.8653 2773.98 1685.46 4615.53 4615.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 3.2e-05 2048 122 1120 414720 135.417 55.3011 784.843 1673.02 2648.78 2648.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 620 0.000128 4096 145 2240 101376 38.5132 28.3263 732.419 845.713 1645.08 1645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 0.000128 1024 205 640 115200 13.5602 6.77731 61.9308 206.454 288.896 289.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.001024 512 120 360 18432 0.360448 2.21594 18.6943 21.3117 21.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 6.4e-05 2048 170 1440 138240 81.4992 27.6689 331.287 824.512 1265.16 1265.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 6.4e-05 1024 240 720 221184 31.4612 13.2526 133.57 412.354 590.818 590.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 280 0.000128 4096 70 1760 23040 83.3759 28.1309 142.399 825.303 1079.37 1079.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1760 6.4e-05 2048 330 720 278784 43.3881 28.246 901.86 843.204 1816.84 1816.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 0.000256 1024 310 2200 40960 8.15821 3.48314 157.079 103.261 272.151 272.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 3.2e-05 2048 70 3000 544000 100.03 56.3193 5097.38 1674.93 6928.82 6928.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 3.2e-05 2048 122 1120 427520 135.285 56.0865 1476.58 1677.05 3345.19 3345.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 620 0.000128 4096 145 2240 103040 38.5243 28.3599 1358.27 837.974 2263.23 2263.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 0.000128 1024 205 640 122880 13.5556 6.84646 118.731 213.323 352.629 352.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.001024 512 120 360 18800 0.362784 3.99952 17.0324 21.4379 21.4942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 6.4e-05 2048 170 1440 153600 80.8138 28.3287 670.014 837.864 1617.21 1617.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 6.4e-05 1024 240 720 235520 31.2002 13.5148 258.523 419.074 722.499 722.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 280 0.000128 4096 70 1760 29440 83.4445 28.4038 327.267 837.963 1277.24 1277.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1760 6.4e-05 2048 330 720 279680 43.5626 28.3347 622.14 840.065 1534.24 1534.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 0.000256 1024 310 2200 40960 8.16474 3.47808 113.464 103.486 228.763 228.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 3.2e-05 2048 70 3000 542720 99.9876 56.1145 3470.69 1677.03 5303.98 5304.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 3.2e-05 2048 122 1120 424960 135.708 56.1195 997.804 1677.04 2866.86 2867.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 620 0.000128 4096 145 2240 102400 38.3465 28.3085 921.982 837.672 1826.41 1826.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 0.000128 1024 205 640 120320 13.3492 6.79984 80.1363 206.51 306.97 307.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.001024 512 120 360 18720 0.362304 2.73818 18.8823 22.026 22.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 6.4e-05 2048 170 1440 153600 80.6864 28.4484 454.962 838.952 1403.23 1403.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 6.4e-05 1024 240 720 235520 31.1371 13.498 176.364 419.572 640.755 640.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 280 0.000128 4096 70 1760 25600 83.1755 28.2089 192.659 828.546 1132.75 1132.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1760 6.4e-05 2048 330 720 279040 43.5002 28.287 420.135 838.81 1330.86 1330.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 0.000256 1024 310 2200 38400 8.3832 3.48774 93.1519 103.521 208.717 208.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 3.2e-05 2048 70 3000 541440 99.8334 55.9223 2896.63 1669.21 4721.77 4721.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 3.2e-05 2048 122 1120 422400 135.75 55.9615 833.121 1669.22 2694.25 2694.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 620 0.000128 4096 145 2240 101760 38.5419 28.3458 767.117 837.419 1671.53 1671.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 0.000128 1024 205 640 119040 13.4877 6.80947 66.7592 206.472 293.707 293.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.001024 512 120 360 18480 0.362496 2.37398 17.7133 20.4928 20.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 6.4e-05 2048 170 1440 145920 80.7199 27.988 364.453 824.907 1298.26 1298.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 6.4e-05 1024 240 720 230400 30.923 16.3051 145.548 412.737 605.702 605.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 280 0.000128 4096 70 1760 26880 83.0735 28.2501 171.042 825.371 1107.91 1108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1760 6.4e-05 2048 330 720 278400 43.5267 28.3678 353.129 835.005 1260.17 1260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 0.000256 1024 310 2200 40960 8.18042 3.48979 94.978 103.614 210.43 210.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 3.2e-05 2048 70 3000 542720 100.206 55.9834 2899.82 1676.03 4732.21 4732.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 3.2e-05 2048 122 1120 419840 137.109 56.0324 828.739 1676.05 2698.13 2698.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 620 0.000128 4096 145 2240 101120 38.471 28.289 775.948 832.519 1675.33 1675.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 0.000128 1024 205 640 117760 13.5801 6.8032 65.7734 206.545 292.879 293.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.001024 512 120 360 18560 0.364544 2.23181 16.8077 19.4459 19.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 6.4e-05 2048 170 1440 143360 81.3355 27.9364 358.683 824.823 1292.97 1293.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 6.4e-05 1024 240 720 225280 31.5285 13.3263 139.876 412.508 597.431 597.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 280 0.000128 4096 70 1760 25600 83.4478 28.2364 166.13 825.675 1103.66 1103.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1760 6.4e-05 2048 330 720 276480 43.3665 28.1498 351.159 831.666 1254.48 1254.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 0.000256 1024 310 2200 41472 8.11293 3.47827 150.889 103.394 266.044 266.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 3.2e-05 2048 70 3000 542208 99.9124 55.9303 4813.76 1673.94 6643.72 6643.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 3.2e-05 2048 122 1120 423936 135.774 55.9037 1388.28 1673.97 3254.13 3254.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 620 0.000128 4096 145 2240 102528 38.4622 28.3395 1293.98 837.754 2198.64 2198.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 0.000128 1024 205 640 121344 13.5024 6.82758 110.256 208.468 339.231 339.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.001024 512 120 360 18816 0.364384 3.75398 17.0892 21.2515 21.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 6.4e-05 2048 170 1440 150528 80.6369 28.2954 620.228 833.21 1562.56 1562.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 6.4e-05 1024 240 720 233472 30.9728 13.4447 239.974 416.708 701.291 701.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 280 0.000128 4096 70 1760 27648 83.3822 28.2848 292.794 833.341 1245.46 1245.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1760 6.4e-05 2048 330 720 279552 43.4792 28.3145 587.384 842.015 1505.96 1506.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 0.000256 1024 310 2200 39936 8.24422 3.4857 108.041 103.428 223.363 223.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 3.2e-05 2048 70 3000 540672 100.352 56.0036 3411.69 1672.61 5240.82 5240.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 3.2e-05 2048 122 1120 417792 136.009 55.6347 969.817 1664.39 2826.04 2826.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 620 0.000128 4096 145 2240 102144 38.5423 28.3295 907.446 839.237 1813.66 1813.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 0.000128 1024 205 640 119808 13.4118 6.7992 78.3884 206.331 305.105 305.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.001024 512 120 360 18624 0.364224 2.62765 17.7724 20.807 20.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 6.4e-05 2048 170 1440 147456 80.3487 27.9201 434.036 824.487 1366.98 1367.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 6.4e-05 1024 240 720 227328 31.2084 13.7452 168.321 412.31 625.768 625.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 280 0.000128 4096 70 1760 24576 83.6414 28.2398 184.836 828.475 1125.35 1125.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1760 6.4e-05 2048 330 720 279552 43.5061 28.33 418.304 836.698 1326.97 1327.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 0.000256 1024 310 2200 36864 8.07261 3.35872 89.3676 99.4487 200.415 200.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 3.2e-05 2048 70 3000 539136 100.015 55.9628 2798.69 1669.21 4624.04 4624.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 3.2e-05 2048 122 1120 414720 135.433 55.3374 794.688 1656.8 2642.45 2642.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 620 0.000128 4096 145 2240 101376 38.4999 28.3197 741.236 835.804 1643.97 1644.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 0.000128 1024 205 640 115200 13.57 6.79107 62.907 204.453 287.896 288.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.001024 512 120 360 18432 0.362656 2.25251 17.5168 20.1755 20.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 6.4e-05 2048 170 1440 138240 81.4912 27.6564 334.781 816.624 1260.75 1260.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 6.4e-05 1024 240 720 221184 31.4593 13.2523 134.95 408.413 588.263 588.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 280 0.000128 4096 70 1760 23040 83.3406 28.1414 143.947 817.293 1072.89 1073.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1760 6.4e-05 2048 330 720 278784 43.3629 28.2891 343.502 835.023 1250.32 1250.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 0.000256 1024 310 2200 36864 8.08886 3.36486 85.7751 99.6731 197.066 197.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 3.2e-05 2048 70 3000 534528 100.549 55.724 2607.5 1666.84 4430.78 4430.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 3.2e-05 2048 122 1120 405504 136.251 55.2141 729.754 1650.99 2572.4 2572.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 620 0.000128 4096 145 2240 101376 38.5103 28.3252 696.584 835.032 1598.55 1598.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 0.000128 1024 205 640 116736 13.6932 6.80755 60.0667 206.897 287.636 287.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.001024 512 120 360 18432 0.362912 2.1793 17.8133 20.3985 20.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 6.4e-05 2048 170 1440 147456 80.4358 27.8975 337.632 825.795 1271.94 1272.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 6.4e-05 1024 240 720 221184 32.0242 13.3345 127.674 412.997 586.211 586.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 280 0.000128 4096 70 1760 24576 83.9266 28.2408 145.275 826.807 1084.41 1084.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1760 6.4e-05 2048 330 720 276480 43.5505 28.3852 321.425 834.025 1227.52 1227.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 0.000256 1024 310 2200 41600 8.13686 3.49184 155.523 103.394 270.715 270.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 3.2e-05 2048 70 3000 542400 100.502 56.1323 4990.27 1675 6822.06 6822.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 3.2e-05 2048 122 1120 425600 135.919 56.0777 1445.47 1675.02 3312.68 3312.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 620 0.000128 4096 145 2240 102800 38.751 28.4114 1330.78 838.065 2236.11 2236.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 0.000128 1024 205 640 121600 13.5698 6.84691 115.744 208.558 344.891 345.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.001024 512 120 360 18800 0.363872 3.84605 17.9986 22.2523 22.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 6.4e-05 2048 170 1440 153600 80.308 28.2661 659.791 833.554 1602.1 1602.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 6.4e-05 1024 240 720 233600 31.159 13.484 253.134 418.803 716.76 716.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 280 0.000128 4096 70 1760 28800 83.5431 28.3853 314.145 833.768 1260 1260.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1760 6.4e-05 2048 330 720 279200 43.7561 28.3653 611.456 837.711 1521.42 1521.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 0.000256 1024 310 2200 41600 8.15453 3.49334 108.281 103.54 223.634 223.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 3.2e-05 2048 70 3000 540800 100.798 56.1623 3377.15 1675.43 5209.71 5209.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 3.2e-05 2048 122 1120 422400 135.326 55.7899 972.562 1667.72 2831.61 2831.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 620 0.000128 4096 145 2240 102400 38.7009 28.3967 897.909 838.683 1803.8 1803.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 0.000128 1024 205 640 118400 13.5924 6.81533 77.0346 206.562 304.186 304.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.001024 512 120 360 18600 0.363488 2.70304 17.7727 20.8815 20.9404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 6.4e-05 2048 170 1440 147200 80.6405 27.9957 428.423 829.55 1366.8 1366.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 6.4e-05 1024 240 720 230400 30.9902 13.5434 169.162 412.755 626.637 626.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 280 0.000128 4096 70 1760 25600 83.6314 28.2808 190.741 825.741 1128.56 1128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1760 6.4e-05 2048 330 720 278400 43.7035 28.3903 412.635 838.079 1322.94 1323.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 0.000256 1024 310 2200 38400 8.41117 3.50195 94.6381 103.581 210.295 210.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 3.2e-05 2048 70 3000 542400 100.535 56.1026 2941.05 1674.31 4772.16 4772.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 3.2e-05 2048 122 1120 422400 136.716 56.1213 845.334 1675.01 2713.38 2713.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 620 0.000128 4096 145 2240 100800 38.6782 28.3593 786.788 831.988 1685.92 1686.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 0.000128 1024 205 640 120000 13.4874 6.81434 68.5148 206.527 295.514 295.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.001024 512 120 360 18600 0.36592 2.44051 17.834 20.682 20.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 6.4e-05 2048 170 1440 144000 81.5053 27.9622 365.856 824.783 1300.29 1300.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 6.4e-05 1024 240 720 230400 31.0089 13.3627 146.734 412.539 603.834 603.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 280 0.000128 4096 70 1760 24000 84.447 28.293 159.609 825.586 1098.09 1098.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1760 6.4e-05 2048 330 720 278400 43.8332 28.3996 358.965 837.63 1268.96 1269.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 0.000256 1024 310 2200 38400 8.40403 3.49158 90.5869 103.708 206.353 206.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 3.2e-05 2048 70 3000 537600 100.01 55.7773 2686.11 1665.82 4507.87 4508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 3.2e-05 2048 122 1120 409600 135.736 55.1431 757.096 1649.41 2597.58 2597.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 620 0.000128 4096 145 2240 100800 38.5776 28.3401 709.819 834.611 1611.45 1611.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 0.000128 1024 205 640 115200 13.7945 6.80755 60.9454 206.654 288.375 288.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.001024 512 120 360 18400 0.362496 2.34291 17.7644 20.513 20.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 6.4e-05 2048 170 1440 140800 82.0572 27.9204 331.188 828.46 1269.82 1269.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 6.4e-05 1024 240 720 230400 30.9304 13.4676 136.54 412.572 593.692 593.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 280 0.000128 4096 70 1760 25600 83.5352 28.2764 156.396 826.032 1094.4 1094.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1760 6.4e-05 2048 330 720 275200 43.6381 28.2516 328.378 833.51 1233.91 1234.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 0.000256 1024 310 2208 42496 8.17366 3.52214 135.287 104.591 251.743 251.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 680 3.2e-05 2048 70 3024 543744 99.9846 56.0317 4144.79 1675.2 5976.17 5976.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 3.2e-05 2048 122 1104 432128 134.221 56.0136 1475.91 1675.92 3342.25 3342.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 620 0.000128 4096 145 2256 103168 38.4342 28.3382 1122.38 837.976 2027.23 2027.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 0.000128 1024 205 624 122368 13.5672 6.85261 104.797 209.584 334.959 335.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.001024 512 120 384 18848 0.365056 3.38733 18.5969 22.393 22.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 560 6.4e-05 2048 170 1440 147456 82.1764 28.3447 527.78 837.862 1476.35 1476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 6.4e-05 1024 240 720 242688 30.2658 13.4983 229.323 419.082 692.357 692.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 280 0.000128 4096 70 1776 31232 82.8586 28.3324 535.681 837.943 1484.98 1485.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1760 6.4e-05 2048 330 720 280832 43.4864 28.3198 916.198 837.862 1826 1826.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 0.000256 1024 310 2208 41984 8.22794 3.52787 91.7683 104.732 208.42 208.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 680 3.2e-05 2048 70 3024 543744 99.9977 55.978 2651.46 1676.77 4484.37 4484.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 3.2e-05 2048 122 1104 432128 134.338 55.9948 1157.75 1676.8 3025.06 3025.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 620 0.000128 4096 145 2256 103168 38.5855 28.3406 2230.87 840.303 3138.21 3138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 970 0.000128 1024 205 624 121856 13.5277 6.82803 86.307 209.138 315.959 316.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.001024 512 120 384 18816 0.367072 2.23459 18.8663 21.5123 21.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 560 6.4e-05 2048 170 1440 145408 82.4991 28.337 424.726 835.947 1371.7 1371.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 6.4e-05 1024 240 720 241664 30.2538 13.4912 157.539 418.142 619.611 619.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 280 0.000128 4096 70 1776 30720 82.9326 28.3104 539.491 835.992 1486.9 1487.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1760 6.4e-05 2048 330 720 280576 43.626 28.3013 911.699 838.615 1822.37 1822.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 0.000256 1024 310 2208 41472 8.19222 3.47712 78.9238 103.331 194.093 194.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 680 3.2e-05 2048 70 3024 542208 99.8722 55.9062 2191.65 1673.01 4020.59 4020.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 590 3.2e-05 2048 122 1104 430080 134.775 55.8961 2174.3 1673.31 4038.47 4038.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 620 0.000128 4096 145 2256 102912 38.5149 28.3314 2226.31 840.618 3133.88 3133.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 970 0.000128 1024 205 624 121344 13.4914 6.82189 78.5693 208.341 307.378 307.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 0.001024 512 120 384 18720 0.364576 1.81542 18.5638 20.7889 20.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 560 6.4e-05 2048 170 1440 144384 82.2899 28.1681 436.244 832.71 1379.6 1379.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 6.4e-05 1024 240 720 239616 30.2352 13.4349 147.677 418.304 609.835 609.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 280 0.000128 4096 70 1776 29184 83.0756 28.2863 510.54 832.857 1454.92 1455.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1760 6.4e-05 2048 330 720 280320 43.5117 28.278 916.253 836.85 1825.02 1825.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 0.000256 1024 310 2208 42880 8.22029 3.54685 131.937 104.954 248.824 248.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 3.2e-05 2048 70 3024 544000 100.407 56.1073 4009.76 1675.34 5841.77 5841.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 3.2e-05 2048 122 1104 431360 134.915 56.193 1295.82 1676.12 3163.23 3163.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 620 0.000128 4096 145 2256 103200 38.6644 28.3913 1075.59 838.252 1981 1981.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 0.000128 1024 205 624 122240 13.6325 6.86573 89.9979 209.608 320.26 320.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.001024 512 120 384 18840 0.364544 3.24605 18.2484 21.9017 21.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 6.4e-05 2048 170 1440 147200 82.5477 28.4342 501.064 837.822 1450.06 1450.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 6.4e-05 1024 240 720 243200 30.2949 14.1885 207.515 419.066 671.252 671.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 280 0.000128 4096 70 1776 31360 83.4849 28.3894 468.084 837.927 1418.05 1418.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1760 6.4e-05 2048 330 720 280960 43.7944 28.3452 874.131 837.908 1784.31 1784.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 0.000256 1024 310 2208 40960 8.16349 3.4808 89.2943 103.39 204.491 204.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 3.2e-05 2048 70 3024 544000 100.016 56.0578 2621.03 1677.01 4454.28 4454.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 3.2e-05 2048 122 1104 430080 134.788 56.1295 948.213 1677.02 2816.34 2816.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 620 0.000128 4096 145 2256 103040 38.5085 28.3734 702.686 840.678 1610.35 1610.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 0.000128 1024 205 624 121600 13.6679 6.86646 72.2473 209.862 302.8 302.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.001024 512 120 384 18800 0.36528 2.18726 18.907 21.5015 21.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 6.4e-05 2048 170 1440 145920 82.592 28.3042 335.508 838.788 1285.38 1285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 6.4e-05 1024 240 720 243200 30.2363 13.5149 136.842 419.525 600.324 600.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 280 0.000128 4096 70 1776 30720 83.2696 28.3764 440.875 838.927 1391.62 1391.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1760 6.4e-05 2048 330 720 280960 43.6171 28.3499 863.914 838.847 1774.86 1774.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 0.000256 1024 310 2208 40320 8.23725 3.49341 75.3772 103.418 190.696 190.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 680 3.2e-05 2048 70 3024 543360 100.241 56.1439 2146.23 1675.01 3977.79 3977.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 3.2e-05 2048 122 1104 426240 135.473 56.0029 970.341 1670.15 2832.16 2832.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 620 0.000128 4096 145 2256 102720 38.6444 28.3755 577.682 838.121 1482.93 1483.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 0.000128 1024 205 624 120960 13.665 6.8592 62.6083 209.008 292.297 292.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.001024 512 120 384 18720 0.364544 1.84019 18.8018 21.048 21.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 560 6.4e-05 2048 170 1440 145920 82.4947 28.4938 279.565 835.19 1225.93 1226.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 6.4e-05 1024 240 720 241920 30.3257 13.5043 129.827 418.005 591.85 592.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 280 0.000128 4096 70 1776 30720 83.2787 28.3733 439.939 835.506 1387.26 1387.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1760 6.4e-05 2048 330 720 280320 43.8346 28.3348 865.629 837.823 1775.76 1775.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 0.000256 1024 310 2208 42240 8.18298 3.51293 171.303 104.365 287.524 287.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 3.2e-05 2048 70 3024 543744 100.043 56.0333 5581.17 1676.06 7413.48 7413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 3.2e-05 2048 122 1104 430080 134.312 55.966 1612.97 1674.01 3477.47 3477.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 620 0.000128 4096 145 2256 103104 38.4969 28.3531 1483.23 838.465 2388.65 2388.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 0.000128 1024 205 624 122112 13.558 6.84214 127.101 209.452 357.128 357.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.001024 512 120 384 18816 0.363968 4.49536 18.0781 22.9827 23.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 6.4e-05 2048 170 1440 147456 82.2063 28.33 702.538 840.346 1653.61 1653.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 6.4e-05 1024 240 720 242688 30.2356 13.5068 294.764 418.736 757.433 757.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 280 0.000128 4096 70 1776 30720 83.0111 28.3464 374.004 837.416 1322.94 1323.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1760 6.4e-05 2048 330 720 280704 43.4018 28.3059 1082.95 838.231 1993.03 1993.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 0.000256 1024 310 2208 41472 8.10989 3.47558 113.14 103.322 228.214 228.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 3.2e-05 2048 70 3024 542208 99.8608 55.9214 3500.3 1673.19 5329.44 5329.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 3.2e-05 2048 122 1104 430080 134.124 55.9021 1290.16 1672.95 3153.33 3153.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 620 0.000128 4096 145 2256 102912 38.4359 28.3279 936.771 840.306 1843.94 1844.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 0.000128 1024 205 624 121344 13.5002 6.84048 79.1652 208.339 308 308.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.001024 512 120 384 18720 0.362496 2.86474 17.9529 21.2223 21.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 6.4e-05 2048 170 1440 144384 82.1324 28.2012 434.246 832.582 1377.34 1377.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 6.4e-05 1024 240 720 239616 30.2424 13.4451 181.817 416.463 642.154 642.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 280 0.000128 4096 70 1776 29184 82.9476 28.2791 224.104 834.98 1170.47 1170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1760 6.4e-05 2048 330 720 280320 43.366 28.2726 964.117 836.673 1872.56 1872.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 0.000256 1024 310 2208 39168 8.19651 3.45498 92.2377 102.345 206.399 206.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 3.2e-05 2048 70 3024 543744 99.9592 56.09 2835.55 1674.9 4666.66 4666.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 3.2e-05 2048 122 1104 428544 134.122 55.8981 1133.03 1668.75 2991.99 2992.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 620 0.000128 4096 145 2256 103104 38.5147 28.373 759.995 856.713 1683.7 1683.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 0.000128 1024 205 624 119808 13.5399 6.84061 63.9692 207.344 291.848 291.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.001024 512 120 384 18720 0.363712 2.42813 17.8713 20.7033 20.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 6.4e-05 2048 170 1440 142848 82.0737 28.0351 347.311 840.31 1297.92 1298.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 6.4e-05 1024 240 720 239616 30.0143 13.3808 147.596 422.385 613.561 613.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 280 0.000128 4096 70 1776 27648 83.2043 28.3108 585.241 828.874 1525.79 1525.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1760 6.4e-05 2048 330 720 279936 43.5458 28.3152 1223.88 837.907 2133.78 2133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 0.000256 1024 310 2208 39936 8.24979 3.4839 81.1274 103.54 196.567 196.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 3.2e-05 2048 70 3024 540672 100.325 55.8981 2383.62 1674.53 4214.54 4214.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 3.2e-05 2048 122 1104 423936 134.516 55.6769 1193.7 1666.32 3050.4 3050.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 620 0.000128 4096 145 2256 102912 38.4836 28.3344 641.846 841.665 1550.43 1550.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 0.000128 1024 205 624 119808 13.4152 6.81984 76.4787 206.573 303.442 303.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.001024 512 120 384 18624 0.362496 2.05814 17.8111 20.2733 20.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 6.4e-05 2048 170 1440 141312 81.9777 27.894 307.037 825.315 1242.41 1242.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 6.4e-05 1024 240 720 233472 30.5077 13.4538 122.07 412.809 579.042 579.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 280 0.000128 4096 70 1776 27648 82.7513 28.2235 585.747 827.691 1524.57 1524.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1760 6.4e-05 2048 330 720 279552 43.5612 28.2849 1146.73 837.779 2056.49 2056.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 0.000256 1024 310 2208 42112 8.25581 3.53456 162.851 104.892 279.7 279.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 3.2e-05 2048 70 3024 543872 100.263 56.1009 5163.01 1676.41 6995.95 6996.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 3.2e-05 2048 122 1104 430080 134.625 56.1562 1496.76 1675.53 3363.27 3363.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 620 0.000128 4096 145 2256 103040 38.6337 28.3853 1372.64 857.25 2297.02 2297.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 0.000128 1024 205 624 121856 13.6097 6.84851 117.071 209.478 347.184 347.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.001024 512 120 384 18816 0.363008 4.20659 18.0818 22.695 22.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 6.4e-05 2048 170 1440 146944 82.5411 28.3819 648.255 840.669 1600.04 1600.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 6.4e-05 1024 240 720 241920 30.3947 13.5352 270.423 418.745 733.293 733.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 280 0.000128 4096 70 1776 31360 83.0775 28.4027 351.673 839.427 1302.75 1302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1760 6.4e-05 2048 330 720 280896 43.5547 28.3546 620.775 838.356 1531.18 1531.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 0.000256 1024 310 2208 41216 8.1855 3.49011 108.152 103.746 223.739 223.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 3.2e-05 2048 70 3024 542976 99.9274 55.9979 3258.26 1673.94 5088.29 5088.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 3.2e-05 2048 122 1104 430080 134.37 55.9923 948.562 1675.66 2814.78 2814.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 620 0.000128 4096 145 2256 102592 38.5207 28.3628 869.807 837.589 1774.38 1774.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 0.000128 1024 205 624 121856 13.5957 6.83242 74.3173 209.508 304.429 304.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.001024 512 120 384 18704 0.363584 2.75251 18.0411 21.1984 21.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 6.4e-05 2048 170 1440 146944 82.3084 28.3767 408.873 841.426 1361.17 1361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 6.4e-05 1024 240 720 240128 30.5335 13.51 169.289 418.769 632.278 632.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 280 0.000128 4096 70 1776 30464 83.0341 28.3587 218.269 837.509 1167.33 1167.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1760 6.4e-05 2048 330 720 280448 43.4541 28.3469 931.933 837.203 1841.07 1841.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 0.000256 1024 310 2208 40320 8.42269 3.54342 90.0878 104.949 207.172 207.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 3.2e-05 2048 70 3024 542976 100.146 56.1576 2677.76 1673.09 4507.31 4507.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 3.2e-05 2048 122 1104 430080 134.553 56.1668 781.66 1673.5 2646.07 2646.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 620 0.000128 4096 145 2256 102816 38.6187 28.393 718.742 837.238 1623.09 1623.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 0.000128 1024 205 624 120960 13.7143 6.84646 60.9882 209.425 291.148 291.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.001024 512 120 384 18648 0.364032 2.33229 18.0306 20.768 20.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 6.4e-05 2048 170 1440 145152 82.7993 28.3323 333.143 840.112 1284.58 1284.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 6.4e-05 1024 240 720 241920 30.4001 14.0222 140.254 418.539 603.4 603.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 280 0.000128 4096 70 1776 29568 83.5742 28.387 177.085 837.2 1126.41 1126.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1760 6.4e-05 2048 330 720 279552 43.7166 28.3395 936.514 836.722 1845.42 1845.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 0.000256 1024 310 2208 39424 8.07331 3.41466 81.6198 101.511 194.788 194.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 3.2e-05 2048 70 3024 541184 100.089 55.9351 2418.98 1674.48 4249.65 4249.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 3.2e-05 2048 122 1104 430080 134.251 55.9164 992.763 1675.15 2858.28 2858.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 620 0.000128 4096 145 2256 102144 38.51 28.3204 650.254 838.219 1555.41 1555.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 0.000128 1024 205 624 118272 13.6344 6.83597 54.0898 207.295 282.009 282.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.001024 512 120 384 18592 0.363296 2.02339 17.8975 20.3292 20.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 6.4e-05 2048 170 1440 143360 81.8611 27.9452 299.333 831.334 1240.67 1240.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 6.4e-05 1024 240 720 236544 30.2717 13.3552 125.368 414.179 583.359 583.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 280 0.000128 4096 70 1776 28672 82.6703 28.2506 157.69 828.618 1097.39 1097.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1760 6.4e-05 2048 330 720 279552 43.5136 28.3258 1117.14 837.625 2026.74 2026.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 0.000256 1024 310 2208 41984 8.22157 3.52845 152.689 104.729 269.337 269.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 3.2e-05 2048 70 3024 543744 99.9489 55.9903 4984.82 1676.76 6817.69 6817.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 3.2e-05 2048 122 1104 432128 134.014 55.9712 1457.12 1680.12 3327.43 3327.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 620 0.000128 4096 145 2256 103168 38.4788 28.3486 1334.27 838.898 2240.11 2240.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 0.000128 1024 205 624 121856 13.518 6.83107 112.971 209.126 342.628 342.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.001024 512 120 384 18816 0.365664 4.07619 19.0746 23.5588 23.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 6.4e-05 2048 170 1440 145408 82.3229 28.2772 622.336 835.946 1569.07 1569.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 6.4e-05 1024 240 720 241664 30.2542 13.5048 261.287 418.542 724.149 724.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 280 0.000128 4096 70 1776 30720 82.7701 28.3341 336.954 836.05 1284.27 1284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1760 6.4e-05 2048 330 720 280576 43.4314 28.2848 601.307 840.969 1514.13 1514.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 0.000256 1024 310 2208 40960 8.32595 3.52854 103.446 104.807 220.277 220.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 3.2e-05 2048 70 3024 542720 100.08 56.0701 3199.05 1676.79 5032.16 5032.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 3.2e-05 2048 122 1104 430080 133.919 56.0136 939.93 1671.32 2801.38 2801.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 620 0.000128 4096 145 2256 102400 38.4391 28.3259 860.369 836.57 1763.81 1763.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 0.000128 1024 205 624 120832 13.6185 6.83418 72.4631 209.201 302.286 302.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.001024 512 120 384 18688 0.362496 2.69107 18.0353 21.1317 21.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 6.4e-05 2048 170 1440 143360 82.9241 28.2662 396.522 836.049 1343.95 1344.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 6.4e-05 1024 240 720 241664 30.2348 13.482 168.628 431.55 644.084 644.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 280 0.000128 4096 70 1776 30720 82.8113 28.3175 219.29 836.282 1166.86 1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1760 6.4e-05 2048 330 720 280576 43.4443 28.2859 388.803 838.662 1299.33 1299.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 0.000256 1024 310 2208 39936 8.24931 3.48176 87.8005 103.441 203.136 203.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 3.2e-05 2048 70 3024 540672 100.3 55.9171 2657.99 1673.02 4487.39 4487.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 3.2e-05 2048 122 1104 423936 134.464 55.6207 782.186 1664.79 2637.26 2637.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 620 0.000128 4096 145 2256 102912 38.4737 28.3546 727.611 840.316 1634.86 1634.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 0.000128 1024 205 624 119808 13.423 6.79677 60.9978 206.383 287.774 287.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.001024 512 120 384 18624 0.360288 2.18186 17.7001 20.283 20.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 6.4e-05 2048 170 1440 141312 81.9274 28.0374 328.295 824.497 1262.94 1263.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 6.4e-05 1024 240 720 233472 30.5075 13.3212 136.851 412.4 593.259 593.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 280 0.000128 4096 70 1776 27648 82.7524 28.2206 166.85 826.142 1104.13 1104.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1760 6.4e-05 2048 330 720 279552 43.512 28.2831 328.218 836.958 1237.1 1237.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 0.000256 1024 310 2208 40960 8.3321 3.53267 81.6013 104.996 198.63 198.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 3.2e-05 2048 70 3024 540672 99.9989 55.9973 2349.08 1672.13 4177.37 4177.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 3.2e-05 2048 122 1104 425984 134.969 56.0572 692.955 1672.02 2556.19 2556.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 620 0.000128 4096 145 2256 102400 38.4922 28.3279 638.85 837.111 1542.88 1542.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 0.000128 1024 205 624 118784 13.8217 6.82691 53.6529 212.199 286.681 286.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.001024 512 120 384 18432 0.361152 1.91872 17.9599 20.2846 20.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 6.4e-05 2048 170 1440 139264 83.8236 28.2639 284.527 836.444 1233.25 1233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 6.4e-05 1024 240 720 237568 30.7812 13.4943 123.259 418.317 586.033 586.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 280 0.000128 4096 70 1776 28672 83.454 28.3156 154.056 837.126 1103.11 1103.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1760 6.4e-05 2048 330 720 278528 43.5247 28.3238 835.819 838.177 1745.98 1746.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 0.000256 1024 310 2208 41472 8.18499 3.50003 154.025 103.79 269.662 269.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 3.2e-05 2048 70 3024 543744 100.217 56.2381 4921.33 1674.72 6752.66 6752.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 3.2e-05 2048 122 1104 430848 134.728 56.1692 1421.35 1674.74 3287.18 3287.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 620 0.000128 4096 145 2256 103104 38.6047 28.3816 1324.63 837.896 2229.62 2229.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 0.000128 1024 205 624 120960 13.6324 6.84352 110.17 208.791 339.607 339.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.001024 512 120 384 18792 0.365856 4.12512 18.0284 22.5629 22.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 6.4e-05 2048 170 1440 145152 82.5515 28.3351 611.466 836.839 1559.38 1559.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 6.4e-05 1024 240 720 241920 30.2677 13.5061 255 417.484 716.446 716.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 280 0.000128 4096 70 1776 29952 83.1825 28.3832 323.373 834.726 1269.83 1269.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1760 6.4e-05 2048 330 720 280512 43.5966 28.346 587.313 837.603 1496.99 1497.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 0.000256 1024 310 2208 39168 8.19526 3.45126 109.126 102.358 223.294 223.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 3.2e-05 2048 70 3024 543744 99.9969 56.119 3401.44 1675.12 5232.84 5232.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 3.2e-05 2048 122 1104 428544 134.161 55.9434 976.952 1669.59 2836.84 2836.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 620 0.000128 4096 145 2256 103104 38.5311 28.3839 909.276 838.335 1814.63 1814.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 0.000128 1024 205 624 119808 13.546 6.81603 75.9265 209.806 306.263 306.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.001024 512 120 384 18720 0.364544 2.88336 17.9284 21.2198 21.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 6.4e-05 2048 170 1440 142848 82.0791 28.0003 414.388 828.724 1353.37 1353.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 6.4e-05 1024 240 720 239616 30.0138 13.3776 174.995 414.402 632.97 633.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 280 0.000128 4096 70 1776 27648 83.1476 28.3281 207.413 828.986 1148.04 1148.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1760 6.4e-05 2048 330 720 279936 43.4773 28.3174 403.023 840.012 1314.96 1315.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 0.000256 1024 310 2208 38016 8.32963 3.46109 94.3066 102.454 208.715 208.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 3.2e-05 2048 70 3024 539136 100.346 56.1316 2858.39 1669.15 4684.18 4684.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 3.2e-05 2048 122 1104 428544 134.329 56.0353 828.892 1669.15 2688.61 2688.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 620 0.000128 4096 145 2256 101952 38.6314 28.3769 763.271 835.567 1665.96 1666.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 0.000128 1024 205 624 120960 13.6649 6.84678 65.7586 209.013 295.458 295.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.001024 512 120 384 18576 0.362496 2.48422 18.0204 20.9092 20.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 6.4e-05 2048 170 1440 145152 82.6669 28.3225 356.85 835.131 1303.15 1303.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 6.4e-05 1024 240 720 241920 30.2759 13.6954 150.458 417.635 612.249 612.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 280 0.000128 4096 70 1776 27648 84.0491 28.3853 177.564 835.544 1125.7 1125.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1760 6.4e-05 2048 330 720 278208 43.6898 28.3791 341.276 834.995 1248.47 1248.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 0.000256 1024 310 2208 36864 8.06739 3.35872 88.853 99.4335 199.875 200.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 3.2e-05 2048 70 3024 539136 100.035 55.968 2885.09 1668.84 4710.1 4710.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 3.2e-05 2048 122 1104 423936 133.2 55.4276 828.974 1656.5 2674.3 2674.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 620 0.000128 4096 145 2256 102528 38.3952 28.3183 774.568 838.617 1680 1680.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 0.000128 1024 205 624 115200 13.5728 6.77603 62.3163 204.417 287.258 287.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.001024 512 120 384 18432 0.360928 2.44618 17.5432 20.394 20.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 6.4e-05 2048 170 1440 138240 81.5144 27.6539 343.339 816.371 1269.06 1269.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 6.4e-05 1024 240 720 230400 30.4472 13.2595 144.412 408.278 596.586 596.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 280 0.000128 4096 70 1776 23040 83.3452 28.1336 149.874 819.68 1081.2 1081.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1760 6.4e-05 2048 330 720 278784 43.3451 28.2481 344.738 834.879 1251.34 1251.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 0.000256 1024 310 2208 40960 8.15542 3.48365 151.41 103.31 266.523 266.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 3.2e-05 2048 70 3024 544000 100.037 56.0612 4871.63 1675.67 6703.58 6703.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 3.2e-05 2048 122 1104 430080 134.558 56.1603 1403.3 1677.6 3271.83 3271.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 620 0.000128 4096 145 2256 103040 38.5289 28.3727 1313.66 838.405 2219.07 2219.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 0.000128 1024 205 624 121600 13.6533 6.84656 109.051 209.698 339.434 339.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.001024 512 120 384 18800 0.36304 4.04672 17.0985 21.5505 21.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 6.4e-05 2048 170 1440 145920 82.5735 28.3218 604.476 838.263 1553.83 1553.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 6.4e-05 1024 240 720 243200 30.2379 13.5196 250.579 419.191 713.715 713.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 280 0.000128 4096 70 1776 30720 83.0571 28.3813 328.183 838.376 1278.16 1278.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1760 6.4e-05 2048 330 720 280960 43.4481 28.3713 579.081 838.021 1489.06 1489.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 0.000256 1024 310 2208 40960 8.1687 3.48477 112.476 103.495 227.797 227.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 3.2e-05 2048 70 3024 542720 100.01 56.0532 3469.1 1677.21 5302.55 5302.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 3.2e-05 2048 122 1104 430080 134.278 56.0294 1002.81 1677.22 2870.54 2870.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 620 0.000128 4096 145 2256 102400 38.359 28.3177 925.464 835.995 1828.24 1828.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 0.000128 1024 205 624 117760 13.5569 6.79952 76.2147 206.531 303.283 303.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.001024 512 120 384 18720 0.364544 2.85491 18.9109 22.1724 22.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 6.4e-05 2048 170 1440 143360 83.0814 28.393 425.35 839.02 1376.04 1376.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 6.4e-05 1024 240 720 240640 30.5071 13.5013 179.64 419.619 643.458 643.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 280 0.000128 4096 70 1776 28160 82.5 28.2214 215.345 825.607 1151.84 1151.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1760 6.4e-05 2048 330 720 280320 43.3876 28.3148 412.182 838.908 1322.92 1323.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 0.000256 1024 310 2208 38400 8.37341 3.48784 92.3664 103.594 207.983 208.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 3.2e-05 2048 70 3024 541440 99.7862 56.1536 2844.56 1670.38 4671.04 4671.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 3.2e-05 2048 122 1104 422400 135.755 55.874 811.477 1671.3 2674.6 2674.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 620 0.000128 4096 145 2256 101760 38.4898 28.3523 756.082 836.271 1659.3 1659.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 0.000128 1024 205 624 119040 13.4929 6.80915 64.2354 206.618 291.325 291.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.001024 512 120 384 18480 0.362496 2.4712 17.7477 20.622 20.6784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 6.4e-05 2048 170 1440 138240 82.6966 27.9695 338.525 828.078 1277.46 1277.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 6.4e-05 1024 240 720 238080 29.9503 13.3325 147.252 412.807 603.529 603.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 280 0.000128 4096 70 1776 26880 83.0686 28.2477 171.289 825.949 1108.71 1108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1760 6.4e-05 2048 330 720 278400 43.5192 28.2935 338.58 835.589 1246.11 1246.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 0.000256 1024 310 2208 40960 8.1951 3.48922 92.5591 103.697 208.107 208.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 3.2e-05 2048 70 3024 542720 100.181 56.0456 2668.8 1677.46 4502.66 4502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 3.2e-05 2048 122 1104 430080 134.516 55.9834 773.435 1678.79 2642.91 2643.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 620 0.000128 4096 145 2256 101120 38.4344 28.2706 701.757 833.225 1601.79 1601.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 0.000128 1024 205 624 117760 13.5743 6.80179 59.4386 206.733 286.724 286.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.001024 512 120 384 18560 0.364544 2.1977 18.9018 21.5049 21.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 6.4e-05 2048 170 1440 133120 84.0645 27.9854 305.935 828.612 1246.78 1246.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 6.4e-05 1024 240 720 235520 30.2292 13.9849 136.735 412.852 593.987 594.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 280 0.000128 4096 70 1776 25600 83.4301 28.2276 153.485 826.38 1091.68 1091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1760 6.4e-05 2048 330 720 276480 43.3469 28.1006 315.489 832.367 1219.43 1219.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 0.000256 1024 310 2200 41984 8.20906 3.52307 135.36 104.687 251.95 252.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 680 3.2e-05 2048 70 3000 542720 100.123 55.9787 4280.32 1676.67 6113.27 6113.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 3.2e-05 2048 122 1100 424960 136.139 56.0152 1497.75 1676.71 3366.83 3367.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 620 0.000128 4096 145 2250 102400 38.4898 28.3327 1167.62 838.646 2073.2 2073.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 0.000128 1024 205 650 120832 13.6756 6.84851 111.847 209.768 342.303 342.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.001024 512 120 350 18912 0.367008 3.26944 18.7066 22.3882 22.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 560 6.4e-05 2048 170 1450 150528 81.3268 28.3115 571.744 838.657 1520.23 1520.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 6.4e-05 1024 240 700 240640 30.5084 14.0212 232.784 419.439 696.946 697.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 280 0.000128 4096 70 1800 30208 83.1875 28.3276 519.707 838.632 1470.02 1470.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1760 6.4e-05 2048 330 750 279552 43.6285 28.3162 980.249 838.541 1890.87 1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 0.000256 1024 310 2200 41984 8.23645 3.52803 95.0568 104.744 211.734 211.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 680 3.2e-05 2048 70 3000 542720 100.172 55.9855 2734.73 1676.95 4568.01 4568.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 3.2e-05 2048 122 1100 423936 136.514 55.9892 1155.57 1677.66 3025.93 3026.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 620 0.000128 4096 145 2250 102400 38.6593 28.3465 2184 838.892 3090.01 3090.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 970 0.000128 1024 205 650 119808 13.7242 6.82861 90.4561 209.162 320.333 320.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.001024 512 120 350 18880 0.36864 2.16064 19.0233 21.5948 21.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 560 6.4e-05 2048 170 1450 149504 81.3959 28.2764 451.353 836.163 1397.38 1397.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 6.4e-05 1024 240 700 239616 30.4745 13.4861 160.06 418.157 622.366 622.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 280 0.000128 4096 70 1800 29696 83.2569 28.3136 522.206 836.08 1470.03 1470.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1760 6.4e-05 2048 330 750 279552 43.7338 28.5553 973.741 838.74 1884.9 1885.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 0.000256 1024 310 2200 39936 8.23002 3.48115 78.2243 103.331 193.427 193.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 680 3.2e-05 2048 70 3000 540672 100.267 56.0438 2236.43 1672.98 4065.88 4066.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 590 3.2e-05 2048 122 1100 423936 136.444 55.9206 2158.49 1673 4024.05 4024.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 620 0.000128 4096 145 2250 102144 38.6156 28.3297 2170.98 837.129 3075.16 3075.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 970 0.000128 1024 205 650 119808 13.6159 6.82394 82.0547 208.342 310.995 311.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 0.001024 512 120 350 18816 0.366464 1.81453 18.7452 20.971 21.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 560 6.4e-05 2048 170 1450 147456 81.5153 28.1833 461.294 832.713 1403.89 1404.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 6.4e-05 1024 240 700 236544 30.6473 13.4431 149.211 416.57 610.054 610.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 280 0.000128 4096 70 1800 29184 83.0878 28.287 513.52 832.862 1457.92 1458.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1760 6.4e-05 2048 330 750 278784 43.6751 28.2784 977.526 836.809 1886.42 1886.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 0.000256 1024 310 2200 42240 8.26218 3.54714 129.607 104.967 246.551 246.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 3.2e-05 2048 70 3000 542720 100.559 56.2183 4005.81 1675.57 5838.33 5838.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 3.2e-05 2048 122 1100 424960 136.434 56.1132 1259.05 1675.72 3127.53 3127.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 620 0.000128 4096 145 2250 102400 38.7096 28.392 1071.21 841.395 1979.81 1979.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 0.000128 1024 205 650 120960 13.7285 6.86557 93.3742 209.639 323.769 323.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.001024 512 120 350 18880 0.36128 2.99008 18.2589 21.6543 21.7149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 6.4e-05 2048 170 1450 151040 81.4279 28.3737 522.468 837.938 1470.4 1470.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 6.4e-05 1024 240 700 240640 30.604 13.6988 204.815 419.12 668.425 668.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 280 0.000128 4096 70 1800 30080 83.5023 28.3996 268.092 840.408 1220.57 1220.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1760 6.4e-05 2048 330 750 279680 43.9611 28.3519 888.902 837.964 1799.32 1799.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 0.000256 1024 310 2200 40960 8.16022 3.48195 89.0049 103.393 204.209 204.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 3.2e-05 2048 70 3000 542720 100.249 56.258 2569.26 1676.99 4402.92 4403.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 3.2e-05 2048 122 1100 424960 136.229 56.066 904.668 1677.01 2774.16 2774.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 620 0.000128 4096 145 2250 102400 38.5925 28.3772 689.322 838.965 1595.36 1595.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 0.000128 1024 205 650 120320 13.7759 6.86106 73.972 209.927 304.693 304.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.001024 512 120 350 18800 0.36608 2.01677 18.8594 21.2811 21.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 6.4e-05 2048 170 1450 151040 81.2561 28.3156 345.482 838.71 1293.94 1294.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 6.4e-05 1024 240 700 240640 30.5437 13.5107 132.489 419.51 596.251 596.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 280 0.000128 4096 70 1800 29440 83.6203 28.3708 429.287 843.508 1384.95 1385.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1760 6.4e-05 2048 330 750 279680 43.7528 28.3608 878.226 838.77 1789.24 1789.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 0.000256 1024 310 2200 40320 8.27238 3.48714 75.833 103.346 191.111 191.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 680 3.2e-05 2048 70 3000 541440 100.562 56.1439 2143.18 1673.82 3973.88 3974.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 3.2e-05 2048 122 1100 422400 136.586 56.0391 944.853 1668.83 2806.52 2806.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 620 0.000128 4096 145 2250 102240 38.6605 28.3898 577.883 839.406 1484.45 1484.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 0.000128 1024 205 650 119040 13.8087 6.8608 64.1609 208.863 293.853 293.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.001024 512 120 350 18720 0.363488 1.72336 19.6729 21.8033 21.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 560 6.4e-05 2048 170 1450 149760 81.3551 28.3615 291.753 834.59 1236.25 1236.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 6.4e-05 1024 240 700 238080 30.8047 13.5103 127.05 417.456 589.006 589.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 280 0.000128 4096 70 1800 28800 83.7951 28.3687 417.027 834.911 1364.27 1364.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1760 6.4e-05 2048 330 750 279360 43.9338 28.3259 880.946 837.134 1790.48 1790.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 0.000256 1024 310 2200 40960 8.33475 3.48214 69.7416 103.475 185.203 185.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 680 3.2e-05 2048 70 3000 542720 100.044 56.116 1844.81 1676.87 3678 3678.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 3.2e-05 2048 122 1100 424960 136.122 56.0421 903.171 1676.91 2772.43 2772.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 620 0.000128 4096 145 2250 101760 38.5488 28.3075 1881.85 835.73 2784.54 2784.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 970 0.000128 1024 205 650 117760 13.5628 6.80141 69.4339 206.494 296.454 296.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.001024 512 120 350 18720 0.36784 1.55238 18.7443 20.7064 20.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 560 6.4e-05 2048 170 1450 148480 82.063 28.3702 340.269 838.812 1289.7 1289.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 6.4e-05 1024 240 700 240640 30.5574 13.5029 115.749 419.555 579.552 579.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 280 0.000128 4096 70 1800 25600 83.4604 28.2133 369.286 829.578 1310.71 1310.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1760 6.4e-05 2048 330 750 279040 43.6883 28.3467 874.832 838.814 1785.82 1785.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 0.000256 1024 310 2200 41472 8.22333 3.51558 167.296 104.262 283.463 283.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 3.2e-05 2048 70 3000 542208 100.278 56.0435 5455.43 1674.35 7286.27 7286.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 3.2e-05 2048 122 1100 423936 135.86 56.0365 1554.73 1685.8 3432.63 3432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 620 0.000128 4096 145 2250 102336 38.5381 28.3591 1447.74 855.385 2370.13 2370.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 0.000128 1024 205 650 120576 13.6574 6.84182 128.465 209.239 358.383 358.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.001024 512 120 350 18864 0.36256 4.05504 18.0596 22.5219 22.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 6.4e-05 2048 170 1450 150528 81.3093 28.2911 713.796 836.491 1660.07 1660.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 6.4e-05 1024 240 700 239616 30.5901 13.5113 282.822 418.306 745.421 745.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 280 0.000128 4096 70 1800 29952 83.2192 28.3659 362.158 838.746 1312.65 1312.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1760 6.4e-05 2048 330 750 279552 43.5476 28.3059 1092.29 837.381 2001.66 2001.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 0.000256 1024 310 2200 39936 8.2263 3.47965 106.144 103.311 221.329 221.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 3.2e-05 2048 70 3000 540672 100.188 55.9696 3374.54 1672.73 5203.59 5203.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 3.2e-05 2048 122 1100 423936 135.692 56.0166 963.345 1672.72 2827.97 2828.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 620 0.000128 4096 145 2250 102144 38.5146 28.3317 901.273 836.939 1805.17 1805.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 0.000128 1024 205 650 119808 13.6217 6.82394 79.1437 208.311 308.077 308.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.001024 512 120 350 18816 0.363264 2.64358 16.9339 19.9846 20.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 6.4e-05 2048 170 1450 147456 81.3488 28.2992 434.669 832.651 1377.16 1377.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 6.4e-05 1024 240 700 236544 30.6259 13.7257 172.128 416.397 633.063 633.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 280 0.000128 4096 70 1800 29184 82.9217 28.2945 219.588 832.705 1163.67 1163.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1760 6.4e-05 2048 330 750 278784 43.5688 28.309 1012.29 836.635 1920.95 1921.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 0.000256 1024 310 2200 39168 8.19843 3.45498 89.4798 102.441 203.742 203.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 3.2e-05 2048 70 3000 541440 100.447 56.0333 2761.2 1676.48 4594.33 4594.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 3.2e-05 2048 122 1100 419328 136.391 55.9247 1054.26 1670.33 2917.09 2917.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 620 0.000128 4096 145 2250 101952 38.626 28.3742 739.572 840.741 1647.42 1647.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 0.000128 1024 205 650 117504 13.7044 6.84442 63.3367 207.54 291.585 291.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.001024 512 120 350 18720 0.362336 2.16403 17.8498 20.4191 20.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 6.4e-05 2048 170 1450 147456 80.8904 28.0293 356.555 829.264 1294.93 1295.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 6.4e-05 1024 240 700 235008 30.6048 13.3756 139.758 414.727 598.651 598.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 280 0.000128 4096 70 1800 27648 83.2223 28.332 572.354 832.455 1516.53 1516.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1760 6.4e-05 2048 330 750 278784 43.6276 28.3931 1227.11 854.301 2153.57 2153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 0.000256 1024 310 2200 39936 8.25178 3.48246 80.7149 103.538 196.157 196.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 3.2e-05 2048 70 3000 540672 100.371 56.0026 2359.17 1674.55 4190.25 4190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 3.2e-05 2048 122 1100 417792 136.107 55.6708 924.434 1666.39 2782.79 2782.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 620 0.000128 4096 145 2250 102144 38.5594 28.3248 627.012 838.256 1532.25 1532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 0.000128 1024 205 650 116736 13.6702 6.81558 75.894 206.572 303.103 303.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.001024 512 120 350 18624 0.361312 1.78509 18.969 21.1574 21.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 6.4e-05 2048 170 1450 141312 81.9289 27.8719 304.489 825.394 1239.87 1240.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 6.4e-05 1024 240 700 233472 30.5056 13.3187 118.313 417.335 579.677 579.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 280 0.000128 4096 70 1800 27648 82.7644 28.2176 567.088 825.853 1504.09 1504.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1760 6.4e-05 2048 330 750 278016 43.6838 28.3257 1197.9 837.779 2107.82 2107.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 0.000256 1024 310 2200 42112 8.26259 3.53894 158.816 104.88 275.67 275.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 3.2e-05 2048 70 3000 542080 100.61 56.4438 5009.03 1676.42 6842.68 6842.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 3.2e-05 2048 122 1100 424704 135.949 56.1668 1436.62 1673.81 3302.75 3302.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 620 0.000128 4096 145 2250 102368 38.6852 28.3894 1333.84 838.518 2239.54 2239.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 0.000128 1024 205 650 120064 13.7887 6.84214 118.03 209.437 348.273 348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.001024 512 120 350 18872 0.364544 3.73734 18.0831 22.225 22.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 6.4e-05 2048 170 1450 150528 81.5246 28.3423 655.601 837.256 1602.92 1603.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 6.4e-05 1024 240 700 240128 30.6083 13.7088 261.795 418.7 725.005 725.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 280 0.000128 4096 70 1800 29568 83.594 28.3955 328.668 837.331 1278.16 1278.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1760 6.4e-05 2048 330 750 279552 43.6803 28.52 631.897 838.315 1542.55 1542.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 0.000256 1024 310 2200 41216 8.17949 3.48979 105.672 103.674 221.185 221.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 3.2e-05 2048 70 3000 541184 100.249 56.0048 3175.86 1672.76 5005.04 5005.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 3.2e-05 2048 122 1100 422912 136.02 56.0126 909.738 1673.4 2775.36 2775.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 620 0.000128 4096 145 2250 102144 38.5521 28.3624 849.042 836.955 1753.02 1753.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 0.000128 1024 205 650 120064 13.7519 6.83853 75.132 209.361 305.257 305.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.001024 512 120 350 18816 0.364032 2.52925 18.0715 21.007 21.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 6.4e-05 2048 170 1450 150528 81.3305 28.377 415.527 836.853 1362.28 1362.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 6.4e-05 1024 240 700 240128 30.5207 13.5066 164.83 423.343 632.395 632.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 280 0.000128 4096 70 1800 28672 83.6052 28.3563 204.277 836.926 1153.33 1153.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1760 6.4e-05 2048 330 750 278656 43.5987 28.3275 399.916 836.845 1308.82 1308.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 0.000256 1024 310 2200 40320 8.41834 3.54304 87.4076 105.031 204.567 204.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 3.2e-05 2048 70 3000 540288 100.706 56.0563 2596.53 1674.15 4427.61 4427.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 3.2e-05 2048 122 1100 424704 135.874 56.0845 750.124 1674.17 2616.44 2616.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 620 0.000128 4096 145 2250 102144 38.6741 28.3904 699.086 837.84 1604.1 1604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 0.000128 1024 205 650 118272 13.9087 6.84243 60.7359 209.601 291.262 291.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.001024 512 120 350 18648 0.360864 2.04237 18.9555 21.4003 21.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 6.4e-05 2048 170 1450 150528 89.6371 28.3426 342.607 846.632 1307.4 1307.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 6.4e-05 1024 240 700 236544 31.0397 13.5267 133.051 418.852 596.653 596.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 280 0.000128 4096 70 1800 29568 83.5885 28.3886 174.979 837.853 1124.97 1125.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1760 6.4e-05 2048 330 750 278208 43.797 28.3546 940.025 837.454 1849.76 1849.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 0.000256 1024 310 2200 39424 8.08016 3.4128 73.4348 101.435 186.528 186.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 3.2e-05 2048 70 3000 541184 100.103 55.9519 2352.8 1673.33 4182.34 4182.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 3.2e-05 2048 122 1100 422912 136.057 55.9791 920.522 1673.36 2786.11 2786.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 620 0.000128 4096 145 2250 102144 38.5145 28.3341 628.809 839.546 1535.31 1535.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 0.000128 1024 205 650 118272 13.6097 6.83622 54.5556 207.146 282.305 282.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.001024 512 120 350 18592 0.36864 1.83043 17.6744 19.9158 19.9728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 6.4e-05 2048 170 1450 143360 81.8336 28.162 292.772 827.448 1230.4 1230.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 6.4e-05 1024 240 700 236544 30.2388 13.3537 120.043 413.828 577.651 577.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 280 0.000128 4096 70 1800 25088 83.7977 28.2577 134.631 828.046 1074.89 1075.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1760 6.4e-05 2048 330 750 277760 43.6732 28.344 1115.92 837.031 2025.11 2025.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 0.000256 1024 310 2200 41984 8.22653 3.52387 152.811 104.715 269.444 269.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 3.2e-05 2048 70 3000 542720 100.188 56.0394 4942.42 1676.58 6775.4 6775.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 3.2e-05 2048 122 1100 423936 136.065 56.0663 1412.89 1676.62 3281.84 3281.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 620 0.000128 4096 145 2250 102400 38.5296 28.34 1323.57 838.754 2229.3 2229.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 0.000128 1024 205 650 119808 13.6987 6.87136 115.208 209.106 345.06 345.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.001024 512 120 350 18880 0.366592 3.76013 18.0963 22.2642 22.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 6.4e-05 2048 170 1450 149504 90.1367 28.2905 645.78 850.7 1615.1 1615.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 6.4e-05 1024 240 700 239616 30.4506 13.484 254.031 434.103 732.258 732.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 280 0.000128 4096 70 1800 29696 83.0638 28.326 326.774 835.904 1274.23 1274.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1760 6.4e-05 2048 330 750 279552 43.561 28.3113 619.305 838.448 1538.14 1538.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 0.000256 1024 310 2200 40960 8.32563 3.52701 102.729 104.729 219.474 219.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 680 3.2e-05 2048 70 3000 542720 100.112 56.064 3207.87 1675.57 5039.78 5039.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 3.2e-05 2048 122 1100 421888 135.956 55.8717 913.184 1670.09 2775.3 2775.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 620 0.000128 4096 145 2250 101888 38.4845 28.3293 855.955 835.766 1758.64 1758.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 0.000128 1024 205 650 118784 13.7935 6.82598 74.6991 209.048 304.537 304.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.001024 512 120 350 18816 0.366048 2.48134 17.0309 19.9206 19.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 6.4e-05 2048 170 1450 147456 81.8301 28.3569 412.444 835.448 1358.27 1358.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 6.4e-05 1024 240 700 237568 30.7701 13.887 164.14 417.808 626.792 626.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 280 0.000128 4096 70 1800 28672 83.3953 28.3228 207.537 835.645 1155.06 1155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1760 6.4e-05 2048 330 750 279552 43.5586 28.3259 401.66 840.169 1313.85 1313.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 0.000256 1024 310 2200 39936 8.25763 3.49184 88.2683 103.514 203.697 203.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 3.2e-05 2048 70 3000 540672 100.358 55.9353 2678.12 1674.17 4508.75 4508.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 3.2e-05 2048 122 1100 417792 136 55.653 769.074 1665.94 2626.86 2627.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 620 0.000128 4096 145 2250 102144 38.5396 28.3275 729.039 837.99 1634 1634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 0.000128 1024 205 650 116736 13.6642 6.79578 62.834 206.529 289.998 290.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.001024 512 120 350 18624 0.362368 1.98246 17.7756 20.1641 20.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 6.4e-05 2048 170 1450 141312 81.9687 27.8999 335.753 825.071 1270.88 1271.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 6.4e-05 1024 240 700 233472 30.506 13.4337 137.052 412.701 593.883 594.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 280 0.000128 4096 70 1800 27648 82.7166 28.2226 169.396 825.58 1106.08 1106.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1760 6.4e-05 2048 330 750 278016 43.6197 28.3589 342.913 837.405 1252.43 1252.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 0.000256 1024 310 2200 40960 8.33946 3.53075 81.1614 105.001 198.199 198.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 3.2e-05 2048 70 3000 540672 99.9977 55.8385 2385.21 1672 4213.21 4213.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 3.2e-05 2048 122 1100 417792 136.874 55.8797 687.544 1672.02 2552.51 2552.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 620 0.000128 4096 145 2250 101376 38.5755 28.3273 646.985 837.113 1551.11 1551.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 0.000128 1024 205 650 118784 13.8145 6.84368 57.034 209.412 287.274 287.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.001024 512 120 350 18688 0.363136 1.81658 17.0424 19.2667 19.3214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 6.4e-05 2048 170 1450 147456 81.894 28.5127 312.147 836.436 1259.18 1259.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 6.4e-05 1024 240 700 237568 30.7868 13.4881 124.643 418.325 587.431 587.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 280 0.000128 4096 70 1800 28672 83.4344 28.3206 159.114 842.348 1113.39 1113.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1760 6.4e-05 2048 330 750 278528 43.5078 28.268 852.994 836.425 1761.33 1761.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 0.000256 1024 310 2200 41472 8.19798 3.50214 159.271 103.801 274.939 275.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 3.2e-05 2048 70 3000 542592 100.46 56.1646 5074.24 1674.74 6905.77 6905.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 3.2e-05 2048 122 1100 423936 136.258 56.0846 1441.03 1674.76 3308.33 3308.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 620 0.000128 4096 145 2250 102240 38.6464 28.3791 1357.67 849.892 2274.69 2274.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 0.000128 1024 205 650 119808 13.7327 6.84211 117.63 208.807 347.184 347.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.001024 512 120 350 18864 0.36384 3.82707 17.9972 22.2299 22.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 6.4e-05 2048 170 1450 149760 81.3376 28.289 660.225 848.584 1618.63 1618.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 6.4e-05 1024 240 700 239616 30.5134 13.5063 259.137 436.261 739.61 739.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 280 0.000128 4096 70 1800 28800 83.5646 28.3878 326.619 834.712 1273.45 1273.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1760 6.4e-05 2048 330 750 279360 43.712 28.3929 631.296 837.543 1541.07 1541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 0.000256 1024 310 2200 39168 8.19814 3.45706 112.05 102.429 226.301 226.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 3.2e-05 2048 70 3000 541440 100.436 56.092 3600.62 1676.31 5433.62 5433.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 3.2e-05 2048 122 1100 419328 136.354 55.9084 1015.25 1671.8 2879.5 2879.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 620 0.000128 4096 145 2250 101952 38.6112 28.3737 965.285 838.904 1871.28 1871.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 0.000128 1024 205 650 117504 13.7159 6.81802 82.2 207.522 310.431 310.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.001024 512 120 350 18720 0.363296 2.78275 17.8423 21.031 21.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 6.4e-05 2048 170 1450 147456 80.8559 28.044 461.542 829.284 1399.91 1400.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 6.4e-05 1024 240 700 235008 30.5999 13.3816 180.897 414.753 639.82 639.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 280 0.000128 4096 70 1800 27648 83.1588 28.3092 222.989 829.555 1164.17 1164.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1760 6.4e-05 2048 330 750 278784 43.5757 28.4488 447.699 840.8 1360.65 1360.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 0.000256 1024 310 2200 38016 8.3296 3.46531 94.1108 102.443 208.517 208.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 3.2e-05 2048 70 3000 539136 100.341 56.0535 2956.39 1668.93 4781.89 4782.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 3.2e-05 2048 122 1100 421632 136.1 55.9434 840.744 1668.94 2701.93 2702.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 620 0.000128 4096 145 2250 101088 38.6966 28.3894 787.443 835.456 1690.1 1690.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 0.000128 1024 205 650 117504 13.9292 6.8489 68.3075 208.99 298.252 298.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.001024 512 120 350 18576 0.363968 2.22963 17.9786 20.6146 20.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 6.4e-05 2048 170 1450 145152 82.6614 28.3294 375.674 835.185 1322.04 1322.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 6.4e-05 1024 240 700 235008 31.0893 13.5434 150.589 422.395 617.806 617.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 280 0.000128 4096 70 1800 27648 84.031 28.3775 186.335 835.846 1134.76 1134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1760 6.4e-05 2048 330 750 278208 43.6834 28.3197 368.934 834.876 1275.95 1276.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 0.000256 1024 310 2200 36864 8.07232 3.36077 88.407 99.5286 199.537 199.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 3.2e-05 2048 70 3000 539136 100.045 56.0375 2801.08 1670.32 4627.64 4627.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 3.2e-05 2048 122 1100 414720 135.461 55.3103 784.977 1657.99 2633.93 2634.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 620 0.000128 4096 145 2250 101376 38.4856 28.3178 745.334 836.399 1648.64 1648.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 0.000128 1024 205 650 115200 13.5711 6.78502 63.6025 204.594 288.726 288.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.001024 512 120 350 18432 0.360768 2.18448 18.5651 21.1547 21.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 6.4e-05 2048 170 1450 138240 81.5028 27.7033 339.733 830.313 1279.44 1279.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 6.4e-05 1024 240 700 230400 30.3561 13.255 140.329 408.652 592.777 592.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 280 0.000128 4096 70 1800 23040 83.3715 28.1309 150.55 817.875 1080.09 1080.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1760 6.4e-05 2048 330 750 276480 43.5519 28.3197 348.187 835.649 1255.84 1255.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 0.000256 1024 310 2200 34560 8.42726 3.408 81.2172 101.185 194.412 194.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 3.2e-05 2048 70 3000 535680 101.206 56.0107 2561.82 1670.89 4390.09 4390.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 3.2e-05 2048 122 1100 414720 137.635 55.9964 723.072 1670.9 2587.8 2587.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 620 0.000128 4096 145 2250 100800 38.7727 28.4064 683.748 836.954 1587.99 1588.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 0.000128 1024 205 650 115200 14.1409 6.84256 58.9182 209.385 289.46 289.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.001024 512 120 350 18360 0.362496 2.16547 17.9426 20.5131 20.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 6.4e-05 2048 170 1450 149760 81.4015 28.4268 338.945 836.244 1285.2 1285.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 6.4e-05 1024 240 700 230400 31.716 13.5153 129.339 420.981 595.734 595.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 280 0.000128 4096 70 1800 28800 83.6938 28.4019 173.006 836.984 1122.25 1122.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1760 6.4e-05 2048 330 750 276480 43.8326 28.3959 818.838 836.004 1727.21 1727.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 0.000256 1024 310 2200 40960 8.15862 3.48029 153.344 103.389 268.542 268.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 3.2e-05 2048 70 3000 542720 100.264 56.0579 4940 1677.03 6773.51 6773.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 3.2e-05 2048 122 1100 424960 135.938 56.0579 1410.22 1677.05 3279.47 3279.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 620 0.000128 4096 145 2250 102400 38.5812 28.3719 1322.33 839.016 2228.4 2228.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 0.000128 1024 205 650 120320 13.7454 6.84006 115.755 209.861 346.38 346.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.001024 512 120 350 18800 0.364224 3.80109 19.1785 23.3876 23.4414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 6.4e-05 2048 170 1450 151040 81.2954 28.3116 648.571 838.842 1597.21 1597.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 6.4e-05 1024 240 700 240640 30.527 13.5354 255.41 419.513 719.174 719.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 280 0.000128 4096 70 1800 29440 83.4475 28.3782 323.461 838.934 1274.39 1274.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1760 6.4e-05 2048 330 750 279680 43.5635 28.4242 615.477 838.754 1526.36 1526.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 0.000256 1024 310 2200 40960 8.16061 3.48346 112.546 103.374 227.728 227.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 3.2e-05 2048 70 3000 542720 100.013 56.1162 3385.98 1675.25 5217.52 5217.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 3.2e-05 2048 122 1100 424960 135.739 56.021 963.955 1675.97 2831.87 2832.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 620 0.000128 4096 145 2250 101760 38.4233 28.3197 897.799 835.016 1799.66 1799.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 0.000128 1024 205 650 117760 13.5532 6.79946 77.5179 206.289 304.334 304.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.001024 512 120 350 18720 0.364544 2.69533 17.8053 20.9078 20.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 6.4e-05 2048 170 1450 148480 81.8507 28.3504 437.25 838.063 1385.7 1385.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 6.4e-05 1024 240 700 240640 30.5054 13.5045 174.54 419.063 637.798 637.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 280 0.000128 4096 70 1800 25600 83.1827 28.2139 195.049 824.63 1131.24 1131.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1760 6.4e-05 2048 330 750 279040 43.5106 28.3089 420.207 837.915 1330.07 1330.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 0.000256 1024 310 2200 38400 8.38515 3.48899 93.6749 103.517 209.231 209.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 3.2e-05 2048 70 3000 537600 100.579 55.8992 2854.93 1669.25 4680.82 4680.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 3.2e-05 2048 122 1100 422400 135.783 55.9236 815.387 1669.27 2676.56 2676.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 620 0.000128 4096 145 2250 101760 38.5352 28.3483 770.703 835.66 1673.35 1673.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 0.000128 1024 205 650 115200 13.7943 6.80198 65.173 206.53 292.475 292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.001024 512 120 350 18480 0.362496 2.14016 17.6989 20.2429 20.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 6.4e-05 2048 170 1450 145920 80.7271 27.9689 365.539 824.862 1299.29 1299.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 6.4e-05 1024 240 700 230400 30.9001 13.3734 142.522 412.534 599.513 599.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 280 0.000128 4096 70 1800 26880 83.1195 28.2579 174.507 825.391 1111.44 1111.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1760 6.4e-05 2048 330 750 278400 43.5179 28.3684 355.601 835.089 1262.7 1262.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 0.000256 1024 310 2200 40960 8.18819 3.48522 93.4636 103.698 209 209.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 3.2e-05 2048 70 3000 542720 100.189 56.0256 2672.73 1677.46 4506.57 4506.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 3.2e-05 2048 122 1100 419840 137.074 56.1141 751.982 1677.99 2623.35 2623.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 620 0.000128 4096 145 2250 101120 38.4651 28.2723 703.991 833.221 1604.06 1604.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 0.000128 1024 205 650 117760 13.5882 6.80662 62.2868 206.778 289.634 289.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.001024 512 120 350 18560 0.362496 2.00294 19.1364 21.5434 21.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 6.4e-05 2048 170 1450 143360 81.3122 27.8804 335.319 825.527 1270.22 1270.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 6.4e-05 1024 240 700 235520 30.2488 13.3416 136.02 412.85 592.644 592.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 280 0.000128 4096 70 1800 25600 83.424 28.2207 157.284 826.376 1095.47 1095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1760 6.4e-05 2048 330 750 276480 43.3618 28.1168 328.969 832.364 1232.94 1233.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 0.000256 1024 310 2200 38400 8.39914 3.50618 88.1339 103.81 204.018 204.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 3.2e-05 2048 70 3000 537600 100.059 55.8282 2546.55 1667.5 4370.1 4370.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 3.2e-05 2048 122 1100 409600 135.711 55.2428 706.267 1651.02 2548.43 2548.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 620 0.000128 4096 145 2250 100800 38.5599 28.3603 677.658 835.436 1580.12 1580.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 0.000128 1024 205 650 115200 13.8037 6.8096 58.8844 206.846 286.518 286.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.001024 512 120 350 18400 0.3616 1.97222 17.7657 20.1402 20.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 6.4e-05 2048 170 1450 140800 82.0617 27.9356 317.059 829.32 1256.57 1256.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 6.4e-05 1024 240 700 230400 30.9359 13.3389 128.37 413.063 585.894 586.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 280 0.000128 4096 70 1800 25600 83.5856 28.2698 150.535 826.875 1089.43 1089.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1760 6.4e-05 2048 330 750 275200 43.66 28.2714 314.398 834.377 1220.84 1220.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 0.000256 1024 310 2220 41984 8.21443 3.52461 129.088 104.618 245.61 245.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 680 3.2e-05 2048 70 3000 543744 100.033 56.0538 3987.59 1675.55 5819.39 5819.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 3.2e-05 2048 122 1140 425984 135.897 56.2259 1416.43 1676.43 3285.17 3285.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 620 0.000128 4096 145 2220 102912 38.4571 28.3374 1065.98 838.081 1970.96 1971.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 0.000128 1024 205 660 119296 13.8093 6.84755 101.676 209.624 332.116 332.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.001024 512 120 360 18880 0.364544 3.08922 17.754 21.2501 21.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 560 6.4e-05 2048 170 1440 149504 81.622 28.3042 520.362 838.024 1468.51 1468.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 6.4e-05 1024 240 720 238592 30.8109 13.4971 215.333 419.234 679.065 679.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 280 0.000128 4096 70 1800 29696 83.3468 28.329 446.801 837.996 1396.64 1396.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1760 6.4e-05 2048 330 720 278784 43.7424 28.2904 871.617 838.037 1781.82 1781.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 0.000256 1024 310 2220 41984 8.23901 3.52867 91.153 104.726 207.818 207.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 680 3.2e-05 2048 70 3000 543744 100.054 55.9685 2603.1 1676.77 4436.06 4436.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 3.2e-05 2048 122 1140 425984 136.034 56.0349 1107.01 1676.8 2976.08 2976.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 620 0.000128 4096 145 2220 102912 38.6606 28.3505 1867.39 842.642 2777.15 2777.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 970 0.000128 1024 205 660 118784 13.7979 6.8265 83.7215 209.129 313.634 313.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.001024 512 120 360 18816 0.368768 2.01523 20.1636 22.5904 22.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 560 6.4e-05 2048 170 1440 147456 81.9164 28.4238 416.732 835.887 1363.15 1363.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 6.4e-05 1024 240 720 237568 30.7775 13.4896 150.353 421.798 616.61 616.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 280 0.000128 4096 70 1800 28672 83.5068 28.3214 418.767 835.987 1366.77 1366.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1760 6.4e-05 2048 330 720 278528 43.8115 28.3635 865.855 838.619 1776.79 1776.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 0.000256 1024 310 2220 39936 8.41114 3.47546 74.815 103.313 190.185 190.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 680 3.2e-05 2048 70 3000 542208 99.9038 55.9309 2109.63 1672.73 3938.36 3938.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 3.2e-05 2048 122 1140 423936 136.699 56.1296 2056.83 1672.75 3922.61 3922.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 620 0.000128 4096 145 2220 102528 38.6355 28.3423 1866.15 836.925 2770.16 2770.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 970 0.000128 1024 205 660 118272 13.7552 6.82576 75.754 208.321 304.813 304.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 0.001024 512 120 360 18816 0.369376 1.78176 19.0799 21.2766 21.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 560 6.4e-05 2048 170 1440 147456 81.507 28.162 365.129 832.607 1307.59 1307.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1030 6.4e-05 1024 240 720 236544 30.6623 13.4418 139.449 416.451 600.187 600.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 280 0.000128 4096 70 1800 27648 83.6465 28.3075 421.073 832.73 1365.92 1366.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1760 6.4e-05 2048 330 720 278016 43.7827 28.3057 867.347 836.663 1776.24 1776.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 0.000256 1024 310 2220 40960 8.52013 3.5287 68.2435 104.805 185.27 185.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 680 3.2e-05 2048 70 3000 542720 100.177 55.9622 1826.22 1676.8 3659.32 3659.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 590 3.2e-05 2048 122 1140 421888 136.892 55.8493 2047.74 1671.98 3912.66 3912.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 620 0.000128 4096 145 2220 102400 38.6001 28.3382 1854.75 836.403 2758.2 2758.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 970 0.000128 1024 205 660 118784 13.8157 6.83213 70.1886 209.195 300.192 300.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 0.001024 512 120 360 18688 0.365536 1.46032 19.0526 20.9228 20.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 560 6.4e-05 2048 170 1440 147456 82.0758 28.2815 392.11 836.093 1338.75 1338.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 6.4e-05 1024 240 720 237568 30.809 13.4843 126.493 418.144 589.114 589.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 280 0.000128 4096 70 1800 28672 83.6413 28.3218 436.704 838.626 1387.45 1387.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1760 6.4e-05 2048 330 720 278528 43.843 28.3073 864.714 838.759 1775.76 1775.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 0.000256 1024 310 2220 42240 8.26794 3.54099 171.025 104.951 287.954 288.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 3.2e-05 2048 70 3000 543360 100.347 56.3091 5484.83 1675.3 7316.95 7317.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 3.2e-05 2048 122 1140 424960 136.12 56.0968 1789.36 1675.42 3657.19 3657.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 620 0.000128 4096 145 2220 102880 38.6583 28.3879 1442.58 838.077 2347.81 2347.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 0.000128 1024 205 660 119040 13.8871 6.86694 129.107 209.609 359.625 359.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.001024 512 120 360 18880 0.362496 4.13901 19.1674 23.7111 23.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 6.4e-05 2048 170 1440 149760 81.8248 28.3521 712.218 837.873 1660.45 1660.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 6.4e-05 1024 240 720 239360 30.7799 13.5281 286.521 419.054 750.072 750.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 280 0.000128 4096 70 1800 29440 83.6033 28.385 355.695 837.954 1305.8 1305.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1760 6.4e-05 2048 330 720 278720 43.7742 28.3726 1216.4 837.958 2126.64 2126.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 0.000256 1024 310 2220 40960 8.16858 3.4816 109.393 103.31 224.52 224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 3.2e-05 2048 70 3000 542720 100.231 56.0493 3399.18 1675.67 5231.31 5231.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 3.2e-05 2048 122 1140 424960 135.922 56.0771 1262.41 1675.91 3130.51 3130.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 620 0.000128 4096 145 2220 102720 38.5598 28.3771 896.137 838.416 1801.6 1801.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 0.000128 1024 205 660 119040 13.8508 6.86378 100.402 209.693 330.968 331.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.001024 512 120 360 18800 0.364736 2.66093 18.1958 21.2646 21.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 6.4e-05 2048 170 1440 148480 81.9686 28.3198 450.958 838.18 1399.62 1399.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 6.4e-05 1024 240 720 238080 30.887 13.5144 175.655 423.478 643.743 643.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 280 0.000128 4096 70 1800 29440 83.4357 28.3814 618.349 838.25 1568.59 1568.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1760 6.4e-05 2048 330 720 278400 43.7092 28.3834 1187.03 838.135 2097.4 2097.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 0.000256 1024 310 2220 40320 8.23258 3.4872 92.7342 103.444 208.061 208.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 3.2e-05 2048 70 3000 541440 100.521 56.277 2770.78 1675.4 4603.15 4603.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 3.2e-05 2048 122 1140 422400 136.185 56.0129 1272.61 1670.27 3135.28 3135.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 620 0.000128 4096 145 2220 102720 38.6188 28.3973 737.202 838.363 1642.68 1642.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 0.000128 1024 205 660 117120 13.9353 6.86074 83.3202 209.06 313.332 313.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.001024 512 120 360 18720 0.362496 2.16922 19.0103 21.5859 21.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 6.4e-05 2048 170 1440 145920 82.5033 28.3156 368.724 835.481 1315.21 1315.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 6.4e-05 1024 240 720 238080 30.7725 13.525 145.046 417.856 607.388 607.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 280 0.000128 4096 70 1800 28800 83.5392 28.3689 585.698 835.718 1533.48 1533.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1760 6.4e-05 2048 330 720 278400 43.8223 28.3235 1175.73 838.157 2086.17 2086.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 0.000256 1024 310 2220 40960 8.1592 3.47962 82.9019 103.493 198.195 198.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 680 3.2e-05 2048 70 3000 542720 100.047 56.0186 2363.39 1677.19 4196.81 4196.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 3.2e-05 2048 122 1140 424960 135.775 56.0291 1250.84 1677.23 3120.07 3120.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 620 0.000128 4096 145 2220 101760 38.4032 28.3095 616.195 835.98 1518.99 1519.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 0.000128 1024 205 660 115200 13.7587 6.81974 76.6137 206.53 303.879 303.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.001024 512 120 360 18720 0.361024 1.94522 17.8317 20.1803 20.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 560 6.4e-05 2048 170 1440 148480 81.8722 28.2835 321.519 839.027 1270.88 1271.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 6.4e-05 1024 240 720 235520 31.1467 13.4981 150.275 419.608 614.713 614.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 280 0.000128 4096 70 1800 25600 83.2386 28.214 529.71 825.596 1466.91 1467.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1760 6.4e-05 2048 330 720 277760 43.6403 28.3034 1151.59 839.066 2062.73 2062.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 0.000256 1024 310 2220 41472 8.2215 3.51437 157.677 104.362 273.939 274.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 3.2e-05 2048 70 3000 542976 100.151 56.203 5045.45 1676.05 6878.01 6878.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 3.2e-05 2048 122 1140 423936 135.889 56.0683 1477.04 1674 3343.2 3343.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 620 0.000128 4096 145 2220 102912 38.5217 28.365 1321.96 838.455 2227.41 2227.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 0.000128 1024 205 660 119040 13.8072 6.83798 119.337 209.449 349.599 349.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.001024 512 120 360 18864 0.364544 3.82701 18.1228 22.3553 22.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 6.4e-05 2048 170 1440 148992 81.7859 28.2911 650.593 844.518 1605.38 1605.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 6.4e-05 1024 240 720 238080 30.8115 13.5096 261.757 418.725 724.993 725.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 280 0.000128 4096 70 1800 29184 83.4932 28.3479 323.171 837.278 1272.45 1272.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1760 6.4e-05 2048 330 720 278784 43.595 28.4713 941.675 838.229 1852.11 1852.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 0.000256 1024 310 2220 39936 8.2264 3.48173 102.18 103.326 217.377 217.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 3.2e-05 2048 70 3000 542208 99.8901 55.906 3155.07 1672.96 4984 4984.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 3.2e-05 2048 122 1140 423936 135.578 55.9962 925.712 1673.97 2791.45 2791.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 620 0.000128 4096 145 2220 102528 38.4376 28.3283 827.333 836.997 1731.2 1731.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 0.000128 1024 205 660 118272 13.7465 6.82803 74.877 208.344 303.97 304.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.001024 512 120 360 18816 0.364384 2.58048 17.9999 20.9887 21.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 6.4e-05 2048 170 1440 147456 81.3218 28.1334 402.588 832.691 1344.93 1345.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 6.4e-05 1024 240 720 236544 30.6178 13.442 163.365 416.459 624.069 624.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 280 0.000128 4096 70 1800 27648 83.3633 28.2783 194.22 832.862 1138.89 1139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1760 6.4e-05 2048 330 720 278016 43.6385 28.332 884.747 836.7 1793.55 1793.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 0.000256 1024 310 2220 39168 8.19917 3.45293 85.2973 102.343 199.466 199.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 3.2e-05 2048 70 3000 541440 100.455 56.0253 2586.35 1674.9 4417.9 4418.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 3.2e-05 2048 122 1140 419328 136.477 55.8735 1000.84 1687.27 2880.65 2880.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 620 0.000128 4096 145 2220 102528 38.5592 28.3693 681.821 838.146 1587 1587.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 0.000128 1024 205 660 117504 13.717 6.84237 60.0633 208.164 288.943 289.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.001024 512 120 360 18720 0.362784 2.08282 16.6948 19.1837 19.2425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 6.4e-05 2048 170 1440 142848 82.0945 27.9964 321.484 828.56 1260.33 1260.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 6.4e-05 1024 240 720 235008 30.5985 13.4547 132.465 414.391 591.096 591.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 280 0.000128 4096 70 1800 27648 83.1994 28.3204 161.405 828.853 1101.94 1102.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1760 6.4e-05 2048 330 720 278784 43.6672 28.4497 1062.56 837.787 1972.6 1972.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 0.000256 1024 310 2220 39936 8.26243 3.4816 80.084 103.525 195.52 195.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 3.2e-05 2048 70 3000 540672 100.358 56.2063 2334.34 1674.37 4165.44 4165.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 3.2e-05 2048 122 1140 417792 136.155 55.8192 921.713 1666.15 2780.04 2780.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 620 0.000128 4096 145 2220 102144 38.546 28.3238 616.021 838.034 1521.03 1521.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 0.000128 1024 205 660 116736 13.6706 6.81469 54.1899 206.552 281.396 281.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.001024 512 120 360 18624 0.362496 1.86707 17.7849 20.0562 20.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 6.4e-05 2048 170 1440 141312 81.9308 28.074 300.016 825.185 1235.39 1235.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 6.4e-05 1024 240 720 233472 30.4979 13.376 119.123 412.689 575.888 576.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 280 0.000128 4096 70 1800 24576 83.7823 28.2317 440.931 825.693 1393.75 1393.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1760 6.4e-05 2048 330 720 278016 43.7088 28.289 1054.93 849.815 1976.88 1977.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 0.000256 1024 310 2220 38400 8.55382 3.48774 70.7825 103.591 186.585 186.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 3.2e-05 2048 70 3000 537600 100.593 56.0147 2016.67 1670.39 3843.83 3843.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 3.2e-05 2048 122 1140 422400 135.996 55.9765 1070.05 1670.48 2932.7 2932.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 620 0.000128 4096 145 2220 101760 38.5189 28.3572 532.991 836.413 1436.39 1436.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 0.000128 1024 205 660 115200 13.7972 6.82605 66.7099 206.625 294.115 294.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.001024 512 120 360 18480 0.362496 1.58413 17.9777 19.9654 20.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 6.4e-05 2048 170 1440 138240 82.7044 27.9548 257.418 825.407 1193.67 1193.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 6.4e-05 1024 240 720 230400 30.9147 13.3509 103.393 413.027 560.876 561.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 280 0.000128 4096 70 1800 26880 83.1269 28.2549 479.817 825.955 1417.31 1417.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1760 6.4e-05 2048 330 720 276480 43.7417 28.3525 1045.5 835.79 1953.52 1953.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 0.000256 1024 310 2220 42112 8.2536 3.53357 151.296 104.793 268.046 268.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 3.2e-05 2048 70 3000 542976 100.418 56.2115 4803.55 1674.87 6635.23 6635.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 3.2e-05 2048 122 1140 424704 135.899 56.0351 1412.68 1672.49 3277.31 3277.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 620 0.000128 4096 145 2220 102816 38.6204 28.3928 1267.66 842.005 2176.79 2176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 0.000128 1024 205 660 119168 13.8276 6.84653 112.822 209.266 342.938 343.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.001024 512 120 360 18872 0.364384 3.71302 18.083 22.203 22.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 6.4e-05 2048 170 1440 148736 81.9751 28.4859 617.515 836.524 1564.69 1564.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 6.4e-05 1024 240 720 238336 30.8332 13.5461 248.996 418.428 711.998 712.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 280 0.000128 4096 70 1800 28672 83.8216 28.3806 306.33 836.55 1255.25 1255.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1760 6.4e-05 2048 330 720 278656 43.7283 28.3476 581.99 837.66 1491.86 1491.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 0.000256 1024 310 2220 41216 8.18691 3.49194 101.882 103.674 217.401 217.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 3.2e-05 2048 70 3000 541184 100.22 56.1213 3034.22 1672.74 4863.46 4863.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 3.2e-05 2048 122 1140 422912 136.061 55.9845 894.586 1672.76 2759.59 2759.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 620 0.000128 4096 145 2220 102592 38.5155 28.3668 806.355 837.014 1710.36 1710.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 0.000128 1024 205 660 118272 13.8685 6.83418 71.3952 209.352 301.624 301.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.001024 512 120 360 18816 0.36432 2.38592 18.0838 20.8767 20.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 6.4e-05 2048 170 1440 146944 82.3773 28.3348 387.744 836.63 1335.27 1335.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 6.4e-05 1024 240 720 236544 30.9539 13.5148 156.521 418.472 619.644 619.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 280 0.000128 4096 70 1800 28672 83.612 28.3791 196.772 836.917 1145.84 1145.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1760 6.4e-05 2048 330 720 277760 43.6976 28.3873 370.208 836.606 1279.04 1279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 0.000256 1024 310 2220 40320 8.41203 3.54493 86.6451 104.952 203.718 203.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 3.2e-05 2048 70 3000 540288 100.686 56.1424 2545.9 1672.92 4375.81 4375.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 3.2e-05 2048 122 1140 424704 135.842 56.0536 761.128 1672.94 2626.16 2626.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 620 0.000128 4096 145 2220 102144 38.656 28.3926 678.192 837.239 1582.59 1582.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 0.000128 1024 205 660 118272 13.9192 6.84448 60.698 209.44 291.072 291.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.001024 512 120 360 18648 0.362496 1.99885 16.843 19.2489 19.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 6.4e-05 2048 170 1440 145152 82.8281 28.3316 323.757 836.832 1271.93 1272.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 6.4e-05 1024 240 720 236544 31.0338 13.5304 132.501 418.555 595.802 595.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 280 0.000128 4096 70 1800 26880 84.4382 28.3934 157.582 837.223 1107.8 1107.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1760 6.4e-05 2048 330 720 278208 43.8524 28.3535 820.701 836.803 1729.84 1729.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 0.000256 1024 310 2220 39424 8.0744 3.41402 77.1797 101.517 190.351 190.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 3.2e-05 2048 70 3000 541184 100.122 55.9961 2250.67 1674.76 4081.71 4081.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 3.2e-05 2048 122 1140 422912 135.954 55.95 668.569 1674.67 2535.33 2535.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 620 0.000128 4096 145 2220 102144 38.4956 28.3304 597.782 838.522 1503.24 1503.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 0.000128 1024 205 660 114688 13.8897 6.85466 51.95 207.306 280.17 280.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.001024 512 120 360 18592 0.36448 1.86368 17.8272 20.0976 20.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 6.4e-05 2048 170 1440 143360 81.8104 28.2472 281.607 828.117 1219.97 1220.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 6.4e-05 1024 240 720 229376 31.1466 13.3472 113.275 414.154 572.108 572.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 280 0.000128 4096 70 1800 25088 83.864 28.2479 129.127 832.819 1074.22 1074.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1760 6.4e-05 2048 330 720 277760 43.6945 28.2893 797.245 837.716 1707.08 1707.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 0.000256 1024 310 2220 40320 8.37174 3.46278 71.632 102.791 186.429 186.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 3.2e-05 2048 70 3000 537600 101.132 55.9914 1976.99 1672.21 3806.49 3806.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 3.2e-05 2048 122 1140 412160 136.529 55.5142 809.259 1660.27 2661.77 2661.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 620 0.000128 4096 145 2220 101920 38.7341 28.379 534.625 837.38 1439.23 1439.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 0.000128 1024 205 660 112000 13.9114 6.82406 44.8098 204.956 270.657 270.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.001024 512 120 360 18480 0.362528 1.53805 18.6821 20.6272 20.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 6.4e-05 2048 170 1440 134400 82.7391 27.7346 234.979 818.622 1164.27 1164.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 6.4e-05 1024 240 720 224000 31.2885 13.3182 98.3565 409.426 552.576 552.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 280 0.000128 4096 70 1800 22400 84.1864 28.2027 107.206 819.3 1039.05 1039.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1760 6.4e-05 2048 330 720 277760 43.8642 28.3464 980.001 836.63 1888.98 1889.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 0.000256 1024 310 2220 41984 8.22038 3.52704 141.972 104.74 258.627 258.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 3.2e-05 2048 70 3000 543744 100.013 56.0397 4548.04 1676.98 6381.24 6381.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 3.2e-05 2048 122 1140 425984 135.515 56.0893 1351.29 1677.02 3220.11 3220.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 620 0.000128 4096 145 2220 102912 38.509 28.3437 1208.88 839.139 2114.98 2115.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 0.000128 1024 205 660 118784 13.7778 6.82598 107.509 209.154 337.446 337.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.001024 512 120 360 18816 0.365824 3.46317 18.0632 21.9333 21.9914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 6.4e-05 2048 170 1440 147456 81.7681 28.2808 586.207 836.049 1532.49 1532.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 6.4e-05 1024 240 720 237568 30.7439 13.486 237.715 420.799 702.931 703.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 280 0.000128 4096 70 1800 28672 83.3431 28.3093 292.227 836.159 1240.2 1240.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1760 6.4e-05 2048 330 720 278528 43.6044 28.3095 554.695 838.686 1465.43 1465.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 0.000256 1024 310 2220 40960 8.32835 3.52547 100.183 104.728 216.928 217.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 3.2e-05 2048 70 3000 542720 100.113 55.9985 3067.81 1675.52 4899.61 4899.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 3.2e-05 2048 122 1140 421888 135.913 55.8785 911.384 1670.04 2773.42 2773.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 620 0.000128 4096 145 2220 102400 38.4309 28.3217 823.454 835.604 1725.91 1726.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 0.000128 1024 205 660 118784 13.7902 6.83267 73.5697 209.102 303.471 303.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.001024 512 120 360 18688 0.36176 2.31424 18.0613 20.7823 20.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 6.4e-05 2048 170 1440 147456 81.8395 28.2653 397.419 835.284 1342.99 1343.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 6.4e-05 1024 240 720 237568 30.7602 13.4846 160.271 417.739 622.441 622.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 280 0.000128 4096 70 1800 28672 83.3635 28.3218 200.995 835.696 1148.54 1148.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1760 6.4e-05 2048 330 720 278528 43.5886 28.3532 378.054 838.023 1288.15 1288.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 0.000256 1024 310 2220 39936 8.2567 3.48006 85.4591 103.528 200.89 201.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 3.2e-05 2048 70 3000 540672 100.293 55.9486 2533.8 1674.37 4364.58 4364.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 3.2e-05 2048 122 1140 417792 136.04 55.6481 751.433 1666.18 2609.5 2609.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 620 0.000128 4096 145 2220 102144 38.5238 28.326 681.827 838.104 1586.89 1586.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 0.000128 1024 205 660 116736 13.6697 6.7951 60.1149 206.56 287.317 287.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.001024 512 120 360 18624 0.362944 1.97222 17.7848 20.1636 20.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 6.4e-05 2048 170 1440 141312 81.926 27.9794 315.985 825.174 1251.25 1251.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 6.4e-05 1024 240 720 233472 30.49 13.3161 131.021 412.746 587.756 587.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 280 0.000128 4096 70 1800 24576 83.6867 28.2214 144.139 825.686 1081.89 1082.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1760 6.4e-05 2048 330 720 278016 43.5984 28.3484 313.927 837.515 1223.52 1223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 0.000256 1024 310 2220 40960 8.33875 3.52992 78.2873 104.99 195.312 195.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 3.2e-05 2048 70 3000 540672 100.008 55.8942 2327.92 1671.81 4155.8 4155.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 3.2e-05 2048 122 1140 417792 136.954 55.9195 702.21 1671.83 2567.11 2567.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 620 0.000128 4096 145 2220 102400 38.5014 28.3217 636.822 837.074 1540.82 1540.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 0.000128 1024 205 660 118784 13.8513 6.91642 57.2454 209.391 287.599 287.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.001024 512 120 360 18432 0.362432 1.84758 17.978 20.2306 20.2891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 6.4e-05 2048 170 1440 147456 81.9103 28.4201 306.984 836.365 1253.87 1254.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 6.4e-05 1024 240 720 237568 30.7909 13.4876 124.893 418.32 587.68 587.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 280 0.000128 4096 70 1800 28672 83.4836 28.3193 156.831 839.527 1108.33 1108.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1760 6.4e-05 2048 330 720 276480 43.682 28.2545 736.842 836.349 1645.26 1645.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 0.000256 1024 310 2220 40960 8.19674 3.4857 72.4006 103.699 187.943 188.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 3.2e-05 2048 70 3000 542720 100.179 56.0067 2143.86 1677.63 3977.84 3977.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 3.2e-05 2048 122 1140 419840 137.058 56.1008 643.713 1677.49 2514.56 2514.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 620 0.000128 4096 145 2220 101120 38.4519 28.2788 573.117 834.513 1474.46 1474.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 0.000128 1024 205 660 112640 13.9887 6.80013 49.9541 206.726 277.644 277.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.001024 512 120 360 18560 0.363872 1.77766 18.8837 21.0653 21.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 6.4e-05 2048 170 1440 143360 81.3377 27.9533 274.029 825.545 1209.05 1209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 6.4e-05 1024 240 720 225280 31.5329 13.3252 108.138 412.855 566.035 566.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 280 0.000128 4096 70 1800 25600 83.4332 28.2294 132.181 831.426 1075.43 1075.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1760 6.4e-05 2048 330 720 273920 43.618 28.1473 725.089 832.394 1629.38 1629.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 0.000256 1024 310 2240 41984 8.20835 3.52416 128.4 104.688 244.983 245.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 680 3.2e-05 2048 70 3008 543744 99.9971 56.1513 3922.02 1676.7 5755.03 5755.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 3.2e-05 2048 122 1152 428032 135.528 56.0005 1409.62 1676.74 3278.08 3278.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 620 0.000128 4096 145 2240 103168 38.4552 28.3369 1054.69 838.553 1960.14 1960.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 0.000128 1024 205 640 119296 13.8244 6.84909 98.6194 209.771 329.219 329.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.001024 512 120 384 18848 0.366592 3.21536 19.0176 22.6404 22.6962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 560 6.4e-05 2048 170 1472 154624 80.4651 28.287 531.504 838.615 1479.06 1479.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 6.4e-05 1024 240 704 242688 30.2443 14.2868 209.17 419.456 673.341 673.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 280 0.000128 4096 70 1792 26624 84.5181 28.332 393.706 838.638 1345.35 1345.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1760 6.4e-05 2048 330 768 276480 43.9296 28.3202 882.783 838.646 1793.81 1793.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 0.000256 1024 310 2240 41984 8.22224 3.52851 89.4392 104.641 206.001 206.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 680 3.2e-05 2048 70 3008 543744 100.034 56.0434 2513.23 1675.38 4344.86 4344.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 3.2e-05 2048 122 1152 428032 135.612 56.1516 1092 1676.12 2960.09 2960.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 620 0.000128 4096 145 2240 103168 38.6212 28.3507 1679.58 838.075 2584.74 2584.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 970 0.000128 1024 205 640 118784 13.7925 6.82822 78.6895 208.957 308.425 308.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.001024 512 120 384 18816 0.36864 2.10125 19.674 22.1866 22.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 560 6.4e-05 2048 170 1472 153600 80.6746 28.3034 418.35 835.364 1362.88 1363.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 6.4e-05 1024 240 704 241664 30.2713 13.4941 142.447 417.718 604.125 604.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 280 0.000128 4096 70 1792 25600 84.5524 28.3197 366.618 835.296 1314.95 1315.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1760 6.4e-05 2048 330 768 276480 43.9993 28.3584 877.78 837.862 1788.14 1788.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 0.000256 1024 310 2240 39936 8.38189 3.47939 74.1412 103.326 189.503 189.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 680 3.2e-05 2048 70 3008 542208 99.9064 55.9652 2075.08 1672.96 3904.09 3904.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 3.2e-05 2048 122 1152 427008 136.054 55.924 2015.58 1673 3880.76 3880.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 620 0.000128 4096 145 2240 102912 38.5624 28.3207 1858.28 837.048 2762.32 2762.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 970 0.000128 1024 205 640 118272 13.7566 6.82214 72.5407 208.349 301.63 301.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 0.001024 512 120 384 18720 0.366112 1.83606 19.1752 21.4199 21.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 560 6.4e-05 2048 170 1472 150528 80.7673 28.2385 362.454 835.584 1307.24 1307.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1030 6.4e-05 1024 240 704 239616 30.27 13.4474 122.271 416.526 582.704 582.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 280 0.000128 4096 70 1792 24576 84.7631 28.2994 369.057 832.851 1315.14 1315.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1760 6.4e-05 2048 330 768 275712 44.0239 28.3421 878.524 836.782 1787.81 1787.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 0.000256 1024 310 2240 40960 8.5223 3.53075 68.1837 104.832 185.243 185.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 680 3.2e-05 2048 70 3008 542720 100.168 56.2119 1789.12 1677.13 3622.8 3622.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 590 3.2e-05 2048 122 1152 425984 136.171 55.8633 2013.4 1672.37 3878.01 3878.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 620 0.000128 4096 145 2240 102400 38.5976 28.33 1845.2 836.465 2748.7 2748.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 970 0.000128 1024 205 640 118784 13.8098 6.83008 67.1866 209.244 297.232 297.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 0.001024 512 120 384 18688 0.36752 1.56058 18.2433 20.2148 20.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 560 6.4e-05 2048 170 1472 151552 81.1143 28.3582 383.844 836.259 1329.77 1329.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 6.4e-05 1024 240 704 241664 30.2819 13.7093 120.901 418.207 583.293 583.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 280 0.000128 4096 70 1792 24576 84.9365 28.3193 366.995 836.425 1316.84 1316.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1760 6.4e-05 2048 330 768 276480 44.01 28.4138 876.302 838.895 1787.76 1787.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 0.000256 1024 310 2240 42240 8.25142 3.54509 165.214 105.052 282.225 282.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 3.2e-05 2048 70 3008 544000 100.2 56.2401 5267.38 1676.89 7100.88 7101.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 3.2e-05 2048 122 1152 427520 135.557 56.2335 1761.74 1678.66 3632.38 3632.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 620 0.000128 4096 145 2240 103040 38.6287 28.384 1401.42 838.901 2307.46 2307.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 0.000128 1024 205 640 119040 13.8732 6.8608 120.387 209.806 351.083 351.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.001024 512 120 384 18840 0.361344 4.23741 19.2246 23.8672 23.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 6.4e-05 2048 170 1472 153600 80.9298 28.3771 701.476 838.709 1649.68 1649.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 6.4e-05 1024 240 704 243200 30.3094 13.5276 272.787 419.46 736.271 736.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 280 0.000128 4096 70 1792 26240 84.6558 28.3954 305.357 840.951 1259.52 1259.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1760 6.4e-05 2048 330 768 276480 43.9548 28.3659 1230.29 838.57 2141.32 2141.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 0.000256 1024 310 2240 40960 8.15514 3.47955 105.387 103.383 220.571 220.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 3.2e-05 2048 70 3008 544000 99.9694 56.2526 3210.63 1677.02 5044.04 5044.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 3.2e-05 2048 122 1152 427520 135.304 56.1089 1232.71 1678.19 3102.52 3102.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 620 0.000128 4096 145 2240 103040 38.5206 28.3832 851.045 839.082 1757.14 1757.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 0.000128 1024 205 640 119040 13.8563 6.8688 94.9513 209.865 325.701 325.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.001024 512 120 384 18800 0.36416 2.7095 18.2044 21.3182 21.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 6.4e-05 2048 170 1472 153600 80.8103 28.3054 440.94 838.837 1389.08 1389.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 6.4e-05 1024 240 704 243200 30.2377 13.8977 167.776 419.565 631.681 631.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 280 0.000128 4096 70 1792 25600 84.6959 28.3714 501.598 839.034 1453.86 1454.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1760 6.4e-05 2048 330 768 276480 43.8705 28.3341 1202.25 838.875 2113.48 2113.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 0.000256 1024 310 2240 40320 8.23526 3.48595 90.5213 103.419 205.823 205.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 3.2e-05 2048 70 3008 543360 100.166 56.2176 2652.15 1675.04 4483.75 4483.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 3.2e-05 2048 122 1152 422400 136.174 56.1644 1213.75 1669.9 3076.18 3076.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 620 0.000128 4096 145 2240 102720 38.6412 28.3749 703.642 854.139 1624.9 1625.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 0.000128 1024 205 640 117120 13.9376 6.85885 79.0898 209.013 309.054 309.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.001024 512 120 384 18720 0.364416 2.21546 18.2272 20.8482 20.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 6.4e-05 2048 170 1472 149760 81.3374 28.3771 359.86 849.392 1319.15 1319.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 6.4e-05 1024 240 704 241920 30.2664 13.5283 137.101 422.249 603.333 603.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 280 0.000128 4096 70 1792 24960 84.7735 28.373 485.228 835.543 1434.07 1434.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1760 6.4e-05 2048 330 768 275520 44.0721 28.3369 1183.96 842.082 2098.58 2098.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 0.000256 1024 310 2240 40960 8.17283 3.48042 81.2419 103.399 196.46 196.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 680 3.2e-05 2048 70 3008 542720 100.016 56.0518 2279.02 1675.64 4110.89 4111.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 3.2e-05 2048 122 1152 424960 135.774 55.9964 1225.38 1675.65 3093 3093.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 620 0.000128 4096 145 2240 102400 38.3643 28.3177 607.189 835.242 1509.22 1509.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 0.000128 1024 205 640 115200 13.7621 6.82029 73.842 206.344 300.924 301.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.001024 512 120 384 18720 0.365376 2.02752 16.8357 19.2734 19.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 560 6.4e-05 2048 170 1472 153600 80.6878 28.2949 322.519 838.15 1269.84 1269.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 6.4e-05 1024 240 704 240640 30.5143 13.495 142.251 419.16 605.608 605.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 280 0.000128 4096 70 1792 23040 84.0572 28.2065 447.606 824.838 1384.87 1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1760 6.4e-05 2048 330 768 276480 43.7978 28.2978 1189.04 838.231 2099.49 2099.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 0.000256 1024 310 2240 38400 8.58762 3.4919 70.8036 103.467 186.516 186.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 680 3.2e-05 2048 70 3008 540800 100.768 56.0732 2079.05 1674.28 3910.33 3910.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 3.2e-05 2048 122 1152 422400 135.498 55.8232 1173.32 1665.7 3030.54 3030.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 620 0.000128 4096 145 2240 102400 38.7336 28.401 2488.04 838.028 3393.31 3393.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 970 0.000128 1024 205 640 115200 13.8228 6.81776 85.9873 206.423 313.209 313.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.001024 512 120 384 18600 0.364416 1.85574 17.9449 20.2094 20.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 560 6.4e-05 2048 170 1472 147200 80.695 28.0181 404.603 824.845 1338.35 1338.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 6.4e-05 1024 240 704 236800 30.1622 13.3418 130.434 412.638 586.763 586.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 280 0.000128 4096 70 1792 22400 84.697 28.2781 422.359 825.158 1360.66 1360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1760 6.4e-05 2048 330 768 275200 44.0543 28.3809 1224.51 837.648 2134.73 2134.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 0.000256 1024 310 2240 41472 8.22547 3.51386 154.301 104.376 270.582 270.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 3.2e-05 2048 70 3008 543744 100.015 56.064 4863.56 1676.26 6696.06 6696.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 3.2e-05 2048 122 1152 427008 134.996 55.9844 1454.75 1674.2 3320.14 3320.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 620 0.000128 4096 145 2240 103104 38.4754 28.349 1285.37 838.513 2190.81 2190.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 0.000128 1024 205 640 119040 13.8087 6.84013 111.886 209.476 342.182 342.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.001024 512 120 384 18816 0.3632 3.92678 18.0797 22.4118 22.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 6.4e-05 2048 170 1472 153600 80.7241 28.297 649.386 837.575 1596.17 1596.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 6.4e-05 1024 240 704 242688 30.2153 13.6138 253.677 418.781 716.471 716.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 280 0.000128 4096 70 1792 26112 84.3909 28.3507 278.47 837.394 1228.77 1228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1760 6.4e-05 2048 330 768 276480 43.8069 28.3108 957.528 838.252 1868.03 1868.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 0.000256 1024 310 2240 39936 8.22541 3.47933 100.876 103.409 216.151 216.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 3.2e-05 2048 70 3008 542208 99.8343 55.996 3039.25 1674.29 4869.53 4869.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 3.2e-05 2048 122 1152 427008 134.759 55.9166 909.947 1674.31 2775.13 2775.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 620 0.000128 4096 145 2240 102912 38.4358 28.3379 803.12 837.703 1707.7 1707.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 0.000128 1024 205 640 118272 13.7409 6.81984 70.4918 208.505 299.728 299.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.001024 512 120 384 18720 0.362496 2.64307 16.9182 19.9658 20.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 6.4e-05 2048 170 1472 150528 80.5952 28.3112 396.964 833.364 1339.42 1339.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 6.4e-05 1024 240 704 239616 30.2263 13.4383 157.919 416.779 618.549 618.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 280 0.000128 4096 70 1792 24576 84.3691 28.2897 166.278 833.609 1112.71 1112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1760 6.4e-05 2048 330 768 275712 43.8282 28.2685 896.914 837.411 1806.55 1806.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 0.000256 1024 310 2240 39168 8.1975 3.45315 84.9499 102.334 199.1 199.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 3.2e-05 2048 70 3008 543744 100.004 56.2507 2497.74 1674.91 4329.06 4329.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 3.2e-05 2048 122 1152 423936 135.494 55.8817 1000.49 1668.59 2860.65 2860.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 620 0.000128 4096 145 2240 103104 38.5248 28.3698 666.151 838.134 1571.29 1571.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 0.000128 1024 205 640 117504 13.7134 6.83923 56.5558 207.326 284.588 284.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.001024 512 120 384 18720 0.364416 2.15456 16.8197 19.3804 19.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 6.4e-05 2048 170 1472 147456 80.8839 27.9922 320.9 828.399 1258.36 1258.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 6.4e-05 1024 240 704 239616 30.0287 13.6874 128.059 414.356 586.316 586.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 280 0.000128 4096 70 1792 23040 84.5415 28.318 129.843 828.789 1071.65 1071.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1760 6.4e-05 2048 330 768 276480 43.8277 28.4076 1004.12 841.342 1917.83 1917.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 0.000256 1024 310 2240 39936 8.26765 3.48234 79.3362 103.529 194.781 194.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 3.2e-05 2048 70 3008 540672 100.369 55.9493 2201.08 1674.38 4031.94 4032.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 3.2e-05 2048 122 1152 423936 134.605 55.6988 913.366 1666.15 2770.01 2770.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 620 0.000128 4096 145 2240 102912 38.4661 28.3182 589.228 840.276 1496.39 1496.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 0.000128 1024 205 640 116736 13.6664 6.81523 50.0798 206.552 277.273 277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.001024 512 120 384 18624 0.36272 1.88589 17.7177 20.0085 20.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 6.4e-05 2048 170 1472 147456 80.3599 27.914 284.372 825.168 1217.99 1218.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 6.4e-05 1024 240 704 233472 30.5001 13.3167 110.034 412.684 566.719 566.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 280 0.000128 4096 70 1792 21504 84.7984 28.2149 362.845 829.031 1305.05 1305.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1760 6.4e-05 2048 330 768 274944 44.0114 28.3503 1066.63 837.621 1976.74 1976.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 0.000256 1024 310 2240 38400 8.55696 3.48979 68.8684 103.52 184.605 184.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 3.2e-05 2048 70 3008 541440 99.8453 55.9186 1952.22 1669.22 3777.37 3777.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 3.2e-05 2048 122 1152 422400 135.836 56.0579 850.264 1669.31 2711.67 2711.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 620 0.000128 4096 145 2240 101760 38.5064 28.3714 515.867 835.717 1418.57 1418.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 0.000128 1024 205 640 115200 13.7958 6.8297 63.9614 206.479 291.22 291.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.001024 512 120 384 18480 0.362496 1.628 18.9481 20.9802 21.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 6.4e-05 2048 170 1472 145920 80.7552 28.0523 261.134 824.824 1194.95 1195.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 6.4e-05 1024 240 704 238080 29.9463 13.5926 100.665 412.52 556.928 557.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 280 0.000128 4096 70 1792 23040 84.3816 28.2464 388.235 825.385 1326.42 1326.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1760 6.4e-05 2048 330 768 274560 43.968 28.4055 1063.28 839.702 1975.49 1975.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 0.000256 1024 310 2240 42112 8.25302 3.5393 147.86 104.778 264.593 264.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 3.2e-05 2048 70 3008 543872 100.243 56.0931 4563.79 1674.64 6394.93 6395.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 3.2e-05 2048 122 1152 426496 135.33 56.0302 1361.57 1672.25 3225.38 3225.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 620 0.000128 4096 145 2240 103040 38.6296 28.3832 1212 837.713 2116.83 2116.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 0.000128 1024 205 640 118272 13.8965 6.84032 103.771 209.242 333.92 334.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.001024 512 120 384 18816 0.363392 3.75946 18.0616 22.2266 22.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 6.4e-05 2048 170 1472 154112 80.8058 28.3612 609.617 840.302 1559.28 1559.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 6.4e-05 1024 240 704 241920 30.3994 13.5253 234.311 418.364 696.783 696.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 280 0.000128 4096 70 1792 25984 84.6542 28.3875 263.043 836.436 1212.68 1212.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1760 6.4e-05 2048 330 768 276416 43.9371 28.5249 581.955 837.553 1492.1 1492.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 0.000256 1024 310 2240 41216 8.17382 3.4881 98.3846 103.694 213.907 214.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 3.2e-05 2048 70 3008 542976 99.9813 56.0004 2892.03 1673 4721.17 4721.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 3.2e-05 2048 122 1152 426496 135.056 56.0861 870.506 1673.02 2734.86 2735.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 620 0.000128 4096 145 2240 102592 38.5244 28.3568 773.592 837.023 1677.61 1677.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 0.000128 1024 205 640 118272 13.8836 6.83472 66.5758 209.387 296.855 296.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.001024 512 120 384 18704 0.364544 2.43533 19.0855 21.9265 21.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 6.4e-05 2048 170 1472 154112 80.6337 28.3286 387.646 836.737 1333.53 1333.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 6.4e-05 1024 240 704 240128 30.5248 13.5948 147.956 418.537 610.795 610.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 280 0.000128 4096 70 1792 25088 84.7067 28.3692 163.938 837.05 1114.23 1114.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1760 6.4e-05 2048 330 768 275968 43.8227 28.3259 374.659 838.876 1285.81 1285.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 0.000256 1024 310 2240 40320 8.42122 3.54675 84.4754 105.025 201.634 201.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 3.2e-05 2048 70 3008 542976 100.178 56.1038 2447.32 1674.01 4277.79 4277.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 3.2e-05 2048 122 1152 424704 135.872 56.0538 736.013 1674.69 2602.83 2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 620 0.000128 4096 145 2240 102816 38.6132 28.3873 655.814 837.749 1560.67 1560.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 0.000128 1024 205 640 118272 13.9102 6.83907 56.6036 209.574 287.107 287.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.001024 512 120 384 18648 0.361856 2.04064 17.9442 20.3892 20.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 6.4e-05 2048 170 1472 150528 81.4852 28.3518 322.705 840.167 1272.9 1273.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 6.4e-05 1024 240 704 241920 30.4212 13.5899 127.4 418.897 590.496 590.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 280 0.000128 4096 70 1792 24192 85.3039 28.3832 134.949 837.782 1086.59 1086.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1760 6.4e-05 2048 330 768 275520 44.0794 28.3327 830.112 837.37 1740.03 1740.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 0.000256 1024 310 2240 39424 8.08998 3.41354 75.9789 101.516 189.17 189.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 3.2e-05 2048 70 3008 541184 100.109 55.9692 2149.49 1674.64 3980.37 3980.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 3.2e-05 2048 122 1152 422912 135.951 56.0093 648.825 1675.35 2516.33 2516.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 620 0.000128 4096 145 2240 102144 38.5103 28.3356 574.19 838.312 1479.45 1479.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 0.000128 1024 205 640 114688 13.884 6.80835 48.9519 207.361 277.181 277.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.001024 512 120 384 18592 0.362496 1.90675 17.8524 20.1628 20.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 6.4e-05 2048 170 1472 150528 80.152 27.9237 283.395 831.8 1223.45 1223.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 6.4e-05 1024 240 704 236544 30.2648 13.4369 109.547 414.147 567.587 567.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 280 0.000128 4096 70 1792 21504 84.8378 28.2381 107.431 828.695 1049.36 1049.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1760 6.4e-05 2048 330 768 275968 43.8174 28.2728 807.73 837.707 1717.66 1717.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 0.000256 1024 310 2240 40320 8.36122 3.46726 71.3372 102.802 186.135 186.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 3.2e-05 2048 70 3008 542080 100.148 56.0735 1912.46 1672.39 3741.24 3741.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 3.2e-05 2048 122 1152 421120 134.775 55.4968 816.6 1660.45 2667.52 2667.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 620 0.000128 4096 145 2240 101920 38.703 28.3895 516.925 837.408 1421.53 1421.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 0.000128 1024 205 640 112000 13.9012 6.81574 42.3889 204.979 268.242 268.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.001024 512 120 384 18480 0.362176 1.57738 17.6569 19.6366 19.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 6.4e-05 2048 170 1472 143360 80.6657 27.7524 241.831 818.665 1169.1 1169.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 6.4e-05 1024 240 704 232960 30.1764 13.2852 97.0639 409.418 550.128 550.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 280 0.000128 4096 70 1792 22400 84.1945 28.1767 101.942 819.454 1033.92 1034.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1760 6.4e-05 2048 330 768 275520 44.1185 28.3986 990.988 836.673 1900.31 1900.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 0.000256 1024 310 2240 41984 8.22493 3.5287 142.7 104.723 259.349 259.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 3.2e-05 2048 70 3008 543744 100.004 56.1111 4494.99 1676.67 6327.95 6328.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 3.2e-05 2048 122 1152 428032 135.029 56.1675 1362.51 1676.62 3230.53 3230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 620 0.000128 4096 145 2240 103168 38.4979 28.3552 1208.4 838.774 2114.14 2114.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 0.000128 1024 205 640 118784 13.7751 6.82803 103.816 209.109 333.703 333.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.001024 512 120 384 18816 0.362496 3.65978 18.0852 22.1509 22.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 6.4e-05 2048 170 1472 153600 80.5184 28.2538 603.995 835.854 1548.82 1548.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 6.4e-05 1024 240 704 241664 30.2556 13.4883 233.963 420.327 698.228 698.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 280 0.000128 4096 70 1792 25600 84.3219 28.3238 259.411 835.908 1208.13 1208.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1760 6.4e-05 2048 330 768 276480 43.7744 28.2818 582.308 838.475 1492.98 1493.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 0.000256 1024 310 2240 40960 8.32333 3.52979 97.1831 104.813 214.016 214.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 3.2e-05 2048 70 3008 542720 100.121 56.097 2990.32 1676.94 4823.64 4823.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 3.2e-05 2048 122 1152 425984 134.857 55.859 916.071 1671.46 2778.44 2778.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 620 0.000128 4096 145 2240 102400 38.4208 28.3274 809.256 836.495 1712.61 1712.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 0.000128 1024 205 640 118784 13.7802 6.83286 70.0224 209.218 300.024 300.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.001024 512 120 384 18688 0.362912 2.38592 17.9481 20.7403 20.7974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 6.4e-05 2048 170 1472 151552 80.8425 28.3648 400.041 835.993 1345.43 1345.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 6.4e-05 1024 240 704 241664 30.2625 13.4879 156.12 423.135 623.196 623.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 280 0.000128 4096 70 1792 24576 84.6837 28.3174 169.428 836.328 1118.92 1119.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1760 6.4e-05 2048 330 768 276480 43.7708 28.3271 393.823 838.71 1304.76 1304.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 0.000256 1024 310 2240 39936 8.2511 3.48365 84.2143 103.525 199.639 199.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 3.2e-05 2048 70 3008 540672 100.326 55.978 2465.82 1674.37 4296.66 4296.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 3.2e-05 2048 122 1152 423936 134.508 55.6708 757.016 1666.15 2613.54 2613.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 620 0.000128 4096 145 2240 102912 38.4722 28.3292 674.796 838.035 1579.74 1579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 0.000128 1024 205 640 116736 13.6862 6.82189 57.1851 206.55 284.414 284.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.001024 512 120 384 18624 0.361888 2.02653 17.712 20.1402 20.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 6.4e-05 2048 170 1472 147456 80.387 27.9389 323.184 825.181 1256.87 1257.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 6.4e-05 1024 240 704 233472 30.5232 13.3222 125.269 412.755 582.054 582.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 280 0.000128 4096 70 1792 21504 84.6677 28.2623 123.887 830.942 1067.92 1068.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1760 6.4e-05 2048 330 768 274944 43.9031 28.559 324.984 837.524 1235.1 1235.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 0.000256 1024 310 2240 40960 8.33542 3.53222 78.2771 104.901 195.216 195.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 3.2e-05 2048 70 3008 540672 100.021 55.9717 2257.5 1670.38 4084.03 4084.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 3.2e-05 2048 122 1152 425984 134.924 55.8522 703.509 1670.4 2564.89 2565.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 620 0.000128 4096 145 2240 102400 38.4983 28.3227 622.18 836.448 1525.55 1525.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 0.000128 1024 205 640 118784 13.8068 6.83008 54.4961 209.21 284.516 284.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.001024 512 120 384 18432 0.361312 1.90422 16.898 19.2068 19.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 6.4e-05 2048 170 1472 147456 81.9057 28.2763 298.583 835.632 1244.59 1244.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 6.4e-05 1024 240 704 237568 30.7966 13.4866 118.284 417.913 580.672 580.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 280 0.000128 4096 70 1792 24576 84.7667 28.3206 132.489 836.317 1082.05 1082.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1760 6.4e-05 2048 330 768 274432 43.811 28.302 300.671 835.621 1208.54 1208.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 0.000256 1024 310 2240 40960 8.37776 3.48781 73.7967 103.614 189.446 189.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 3.2e-05 2048 70 3008 542720 100.224 56.0207 2100.33 1676.25 3932.99 3933.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 3.2e-05 2048 122 1152 419840 137.042 56.0182 640.406 1677.68 2511.34 2511.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 620 0.000128 4096 145 2240 101120 38.4641 28.2706 567.106 832.519 1466.46 1466.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 0.000128 1024 205 640 112640 13.9992 6.79936 47.5158 206.551 275.04 275.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.001024 512 120 384 18560 0.364224 1.84502 17.8452 20.098 20.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 6.4e-05 2048 170 1472 143360 81.3399 28.0672 269.343 824.831 1203.76 1203.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 6.4e-05 1024 240 704 235520 30.2555 13.3224 108.435 416.627 568.825 568.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 280 0.000128 4096 70 1792 20480 84.941 28.246 103.728 825.686 1042.76 1042.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1760 6.4e-05 2048 330 768 273920 43.6248 28.1216 750.1 831.658 1653.64 1653.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 0.000256 1024 310 2240 36864 8.26573 3.36218 64.2993 99.5729 175.671 175.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 3.2e-05 2048 70 3008 534528 100.527 55.806 1944.94 1665.22 3766.66 3766.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 3.2e-05 2048 122 1152 417792 133.941 55.1486 815.693 1648.83 2653.81 2653.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 620 0.000128 4096 145 2240 101376 38.4867 28.3124 539.798 835.803 1442.51 1442.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 0.000128 1024 205 640 116736 13.6916 6.82598 47.1249 206.633 274.43 274.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.001024 512 120 384 18432 0.363232 1.71827 17.8014 19.9261 19.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 6.4e-05 2048 170 1472 147456 80.4412 27.9381 260.955 824.998 1194.53 1194.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 6.4e-05 1024 240 704 233472 30.5721 13.5332 102.131 412.586 559.008 559.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 280 0.000128 4096 70 1792 18432 85.7531 28.2112 90.4153 826.019 1030.56 1030.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1760 6.4e-05 2048 330 768 273408 43.9095 28.2317 744.897 833.21 1650.38 1650.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 800 0.000256 1024 310 2304 41472 8.30717 3.5335 128.728 104.923 245.661 245.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 680 3.2e-05 2048 70 3072 539392 101.181 56.0585 3949.66 1675.93 5782.99 5783.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 590 3.2e-05 2048 122 1152 414208 139.014 56.0486 2215.97 1677.03 4088.26 4088.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 620 0.000128 4096 145 2304 100864 38.8815 28.3733 2032.18 838.208 2937.75 2937.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 970 0.000128 1024 205 640 109824 14.6621 6.83638 140.273 209.579 371.515 371.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 0.001024 512 120 384 18864 0.36864 3.20294 19.4745 23.0887 23.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 560 6.4e-05 2048 170 1536 152576 81.3273 28.3575 910.987 855.282 1876.15 1876.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 6.4e-05 1024 240 768 229376 32.0408 25.9277 339.047 427.673 824.883 825.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 280 0.000128 4096 70 1792 25344 84.9142 28.3588 450.044 862.175 1436.33 1436.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1760 6.4e-05 2048 330 768 270464 44.7372 28.4489 998.775 838.185 1910.29 1910.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 0.000256 1024 310 2304 40960 8.29952 3.52461 141.576 104.701 258.263 258.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 680 3.2e-05 2048 70 3072 539136 100.875 56.2535 4431.99 1676.89 6266.18 6266.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 3.2e-05 2048 122 1152 413696 138.398 56.1001 1548.31 1677.87 3420.88 3421.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 620 0.000128 4096 145 2304 100736 38.6381 28.3281 1176.26 838.745 2082.08 2082.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 0.000128 1024 205 640 109568 14.6215 6.83075 102.797 209.803 334.21 334.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 0.001024 512 120 384 18848 0.36432 3.52461 18.6999 22.6318 22.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 6.4e-05 2048 170 1536 152576 80.7965 28.3832 609.967 838.693 1558.03 1558.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 6.4e-05 1024 240 768 229376 31.8604 13.5107 238.243 419.571 703.371 703.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 280 0.000128 4096 70 1792 25088 84.7279 28.3341 393.841 838.667 1345.73 1345.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1760 6.4e-05 2048 330 768 270336 44.5813 28.3331 972.761 838.679 1884.49 1884.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 0.000256 1024 310 2304 40960 8.3135 3.52547 97.9049 104.663 214.572 214.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 680 3.2e-05 2048 70 3072 538624 100.985 56.0999 2854.56 1675.58 4687.39 4687.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 3.2e-05 2048 122 1152 413696 138.641 55.9932 1206.22 1677.41 3078.45 3078.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 620 0.000128 4096 145 2304 100608 38.7219 28.3474 757.161 838.293 1662.63 1662.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 0.000128 1024 205 640 108544 14.629 6.82672 72.9957 208.987 303.593 303.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 0.001024 512 120 384 18816 0.362496 2.3529 18.3896 21.1502 21.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 560 6.4e-05 2048 170 1536 151552 80.7971 28.5439 395.858 839.221 1344.61 1344.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 6.4e-05 1024 240 768 227328 31.9631 13.5004 160.061 417.947 623.654 623.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 280 0.000128 4096 70 1792 24576 84.8938 28.3214 372.718 835.392 1321.49 1321.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1760 6.4e-05 2048 330 768 270336 44.6706 28.3635 974.986 838.091 1886.25 1886.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 0.000256 1024 310 2304 39936 8.22717 3.4809 83.1954 103.314 198.381 198.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 680 3.2e-05 2048 70 3072 537600 100.858 55.9112 2325.39 1672.69 4155.02 4155.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 3.2e-05 2048 122 1152 411648 138.778 55.93 1095.61 1672.71 2963.22 2963.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 620 0.000128 4096 145 2304 100224 38.7015 28.3363 625.442 836.811 1529.4 1529.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 970 0.000128 1024 205 640 107520 14.6468 6.82598 73.9696 208.318 303.916 304.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 0.001024 512 120 384 18720 0.365632 2.01875 18.643 21.0696 21.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 560 6.4e-05 2048 170 1536 150528 80.6388 28.158 327.217 832.464 1268.67 1268.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 6.4e-05 1024 240 768 227328 31.7095 13.4387 134.898 416.332 596.567 596.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 280 0.000128 4096 70 1792 23040 84.9897 28.287 348.556 832.718 1294.72 1294.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1760 6.4e-05 2048 330 768 269568 44.7715 28.2743 972.997 836.556 1882.74 1882.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 0.000256 1024 310 2304 40960 8.33338 3.52909 75.9091 105.734 193.668 193.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 680 3.2e-05 2048 70 3072 538624 100.986 55.9858 2094.14 1691.64 3942.91 3943.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 3.2e-05 2048 122 1152 409600 139.189 55.869 1037.31 1686.12 2918.67 2918.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 620 0.000128 4096 145 2304 99840 38.8336 28.3197 1911.19 845.095 2823.54 2823.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 970 0.000128 1024 205 640 108544 14.6556 6.83078 70.2831 211.052 302.979 303.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 0.001024 512 120 384 18688 0.367712 1.85235 19.0381 21.2994 21.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 560 6.4e-05 2048 170 1536 151552 81.0337 28.2482 381.448 843.423 1334.34 1334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 6.4e-05 1024 240 768 225280 32.2575 13.4856 121.08 421.839 588.849 588.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 280 0.000128 4096 70 1792 24576 85.055 28.3188 370.073 843.667 1327.29 1327.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1760 6.4e-05 2048 330 768 270336 44.7227 28.3167 980.482 846.119 1899.78 1899.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 0.000256 1024 310 2304 38400 8.53782 3.48208 68.482 103.402 184.077 184.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 680 3.2e-05 2048 70 3072 537600 100.99 56.0015 1912.1 1675.64 3744.9 3745.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 3.2e-05 2048 122 1152 409600 139.687 56.1582 1005.94 1675.72 2877.7 2877.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 620 0.000128 4096 145 2304 99840 38.6997 28.3092 1914.71 835.226 2817.05 2817.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 970 0.000128 1024 205 640 104960 14.6039 6.79936 66.5839 206.335 294.481 294.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 0.001024 512 120 384 18720 0.36768 1.83018 18.6256 20.8669 20.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 560 6.4e-05 2048 170 1536 148480 81.9803 28.287 352.771 842.318 1305.55 1305.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 6.4e-05 1024 240 768 225280 32.3961 13.4971 114.792 419.155 580.023 580.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 280 0.000128 4096 70 1792 20480 85.0491 28.2113 323.543 824.982 1261.97 1262.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1760 6.4e-05 2048 330 768 270080 44.7216 28.3365 969.842 838.346 1881.38 1881.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 0.000256 1024 310 2304 39936 8.43728 3.4857 67.594 103.526 183.208 183.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 680 3.2e-05 2048 70 3072 537600 101 55.9227 1768.52 1674.37 3599.98 3600.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 3.2e-05 2048 122 1152 405504 139.649 55.651 2108.7 1666.88 3971.09 3971.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 620 0.000128 4096 145 2304 99840 38.9427 28.3359 1910.11 838.206 2815.71 2815.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 970 0.000128 1024 205 640 104448 14.6692 6.79936 62.4855 206.551 290.658 290.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 0.001024 512 120 384 18624 0.366496 1.68141 18.6536 20.7459 20.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 560 6.4e-05 2048 170 1536 147456 80.4795 27.9364 334.244 825.29 1268.13 1268.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1030 6.4e-05 1024 240 768 221184 31.9995 13.3188 116.857 412.894 575.262 575.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 280 0.000128 4096 70 1792 21504 84.9163 28.2255 340.351 825.899 1279.56 1279.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1760 6.4e-05 2048 330 768 268800 44.8621 28.332 968.539 837.638 1879.51 1879.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 0.000256 1024 310 2304 35840 8.65814 3.41648 58.1574 101.428 171.831 171.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 680 3.2e-05 2048 70 3072 537600 100.891 56.0445 1662.37 1673.06 3492.53 3492.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 590 3.2e-05 2048 122 1152 408576 139.93 55.9677 2136.22 1673.14 4005.45 4005.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 620 0.000128 4096 145 2304 100352 38.8117 28.3259 1926.45 839.177 2832.87 2832.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 970 0.000128 1024 205 640 107520 14.4943 6.8137 63.8153 207.111 292.389 292.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 0.001024 512 120 384 18592 0.366208 1.48282 18.6032 20.4957 20.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 560 6.4e-05 2048 170 1536 143360 81.9604 27.9384 312.945 827.517 1250.55 1250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1030 6.4e-05 1024 240 768 222208 32.0418 13.357 112.69 417.983 576.26 576.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 280 0.000128 4096 70 1792 21504 85.049 28.241 343.833 827.916 1285.2 1285.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1760 6.4e-05 2048 330 768 268800 44.8375 28.3502 967.052 836.91 1877.29 1877.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 0.000256 1024 310 2304 40960 8.52323 3.52925 62.6758 104.902 179.799 179.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 680 3.2e-05 2048 70 3072 536576 100.972 55.8489 1575.6 1670.4 3402.98 3403.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 590 3.2e-05 2048 122 1152 409600 139.597 55.8905 2135.32 1670.48 4001.47 4001.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 620 0.000128 4096 145 2304 99328 38.9274 28.3265 1898.46 836.416 2802.24 2802.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 970 0.000128 1024 205 640 106496 14.828 6.8336 61.2856 209.434 292.538 292.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 0.001024 512 120 384 18432 0.367808 1.62205 18.807 20.838 20.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 560 6.4e-05 2048 170 1536 147456 82.0959 28.2379 375.476 835.706 1321.71 1321.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1030 6.4e-05 1024 240 768 221184 32.7078 13.5188 108.184 418.006 572.608 572.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 280 0.000128 4096 70 1792 24576 84.9776 28.3156 388.254 836.325 1338.04 1338.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1760 6.4e-05 2048 330 768 268288 44.745 28.258 969.731 838.782 1881.65 1881.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 800 0.000256 1024 310 2220 39424 8.37888 3.41466 57.3984 101.4 170.759 170.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 680 3.2e-05 2048 70 3000 541184 100.078 56.0762 1514.25 1672.65 3343.21 3343.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 590 3.2e-05 2048 122 1140 422912 136.922 56.0439 2062.84 1672.66 3928.65 3928.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 620 0.000128 4096 145 2220 102144 38.6439 28.3238 1854.09 840.224 2761.39 2761.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 970 0.000128 1024 205 660 114688 13.9246 6.80976 150.723 207.057 378.675 378.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 0.001024 512 120 360 18592 0.364064 1.30182 19.6946 21.4017 21.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 560 6.4e-05 2048 170 1440 143360 82.1461 27.9481 826.363 827.226 1763.87 1764.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 6.4e-05 1024 240 720 229376 31.2537 13.4532 330.011 416.401 791.307 791.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 280 0.000128 4096 70 1800 25088 84.1709 28.2542 397.343 827.766 1337.69 1337.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1760 6.4e-05 2048 330 720 277760 43.8163 28.3494 866.823 836.81 1775.94 1776.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 800 0.000256 1024 310 2240 39424 8.48778 3.41629 58.8265 101.443 172.346 172.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 680 3.2e-05 2048 70 3008 541184 100.117 55.9325 1479.82 1673.3 3309.34 3309.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 590 3.2e-05 2048 122 1152 422912 137.088 55.9145 2001.58 1674.34 3869.12 3869.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 620 0.000128 4096 145 2240 102144 38.6191 28.3298 1845.48 837.722 2750.26 2750.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 970 0.000128 1024 205 640 114688 13.9535 6.89984 142.563 207.14 370.716 370.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 0.001024 512 120 384 18592 0.36864 1.38272 19.0831 20.8778 20.9347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 560 6.4e-05 2048 170 1472 150528 80.4798 27.9204 845.251 827.57 1781.42 1781.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 6.4e-05 1024 240 704 236544 30.3657 13.7829 323.567 413.91 781.82 781.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 280 0.000128 4096 70 1792 21504 85.0532 28.2386 333.503 831.352 1278.31 1278.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1760 6.4e-05 2048 330 768 275968 43.9843 28.2706 880.094 837.031 1789.52 1789.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 800 0.000256 1024 310 2200 40320 8.49466 3.46726 59.4417 102.701 174.274 174.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 680 3.2e-05 2048 70 3000 537600 101.159 55.9903 1509.89 1670.8 3338.01 3338.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 590 3.2e-05 2048 122 1100 412160 137.418 55.4913 1943.72 1658.8 3795.63 3795.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 620 0.000128 4096 145 2250 101920 38.8988 28.3873 1896.18 838.029 2801.61 2801.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 970 0.000128 1024 205 650 116480 13.6277 6.80307 154.894 204.787 380.276 380.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 0.001024 512 120 350 18480 0.366592 1.22842 18.6045 20.2412 20.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 560 6.4e-05 2048 170 1450 143360 80.9858 27.7086 854.399 818.008 1781.29 1781.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 6.4e-05 1024 240 700 232960 30.2947 13.2971 341.794 409.15 794.732 794.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 280 0.000128 4096 70 1800 22400 84.4134 28.1865 354.987 818.612 1286.36 1286.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1760 6.4e-05 2048 330 750 277760 43.992 28.3264 882.322 835.852 1790.63 1790.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 0.000256 1024 310 2208 40320 8.5032 3.46317 59.3636 102.797 174.3 174.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 680 3.2e-05 2048 70 3024 542080 100.131 55.9865 1522.03 1672.59 3350.9 3351.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 590 3.2e-05 2048 122 1104 421120 135.721 55.5213 2021.53 1660.36 3873.33 3873.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 620 0.000128 4096 145 2256 101920 38.9421 28.3835 1873.09 837.472 2778.01 2778.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 970 0.000128 1024 205 624 116480 13.6237 6.80189 149.356 204.981 374.923 375.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 0.001024 512 120 384 18480 0.372736 1.32771 18.6178 20.3616 20.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 560 6.4e-05 2048 170 1440 134400 83.0282 27.7334 794.121 818.778 1723.86 1724.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 6.4e-05 1024 240 720 232960 30.2933 13.3059 346.228 410.598 800.614 800.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 280 0.000128 4096 70 1776 26880 83.1037 28.183 419.122 819.464 1350.04 1350.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1760 6.4e-05 2048 330 720 280000 43.8022 28.4226 869.483 836.714 1778.55 1778.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 0.000256 1024 310 2208 43008 8.34448 3.52931 68.5407 104.707 185.293 185.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 3.2e-05 2048 70 3008 544768 99.8497 55.9907 1745.59 1675.12 3576.72 3576.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 590 3.2e-05 2048 122 1120 425984 136.123 55.8756 1967.97 1669.8 3829.97 3830.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 620 0.000128 4096 145 2240 102400 38.6161 28.3284 1847.19 837.406 2751.66 2751.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 970 0.000128 1024 205 608 120832 13.7164 6.83421 144.295 208.985 373.99 374.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 0.001024 512 120 352 18816 0.370656 1.39059 19.4275 21.2315 21.2891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 560 6.4e-05 2048 170 1440 151552 81.2399 28.2387 858.859 835.298 1803.84 1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 6.4e-05 1024 240 704 241664 30.446 21.6481 341.526 417.629 811.446 811.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 280 0.000128 4096 70 1760 28672 83.6923 28.3218 437.484 835.549 1385.21 1385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1760 6.4e-05 2048 330 736 280576 43.747 28.3771 845.391 837.939 1755.59 1755.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 800 0.000256 1024 310 2208 38400 8.39808 3.49123 84.6817 103.842 200.579 200.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 680 3.2e-05 2048 70 3008 537600 100.581 56.0153 2602.05 1669.87 4428.69 4428.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 590 3.2e-05 2048 122 1120 414720 134.551 55.13 2752.4 1650.05 4592.33 4592.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 620 0.000128 4096 145 2240 101760 38.5391 28.332 2600.9 836.999 3504.89 3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 970 0.000128 1024 205 608 115200 13.7987 6.80746 186.162 206.803 413.735 413.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 0.001024 512 120 352 18240 0.362112 2.1648 17.852 20.4207 20.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 560 6.4e-05 2048 170 1440 138240 82.6455 28.0351 515.799 825.455 1452.13 1452.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 6.4e-05 1024 240 704 230400 30.9074 13.322 437.743 412.862 895.021 895.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 280 0.000128 4096 70 1760 23040 84.2491 28.2419 495.372 826.737 1434.77 1434.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1760 6.4e-05 2048 330 736 276480 43.613 28.4483 1189.52 835.661 2097.38 2097.51
