
Nokia5110.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b0c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a88  08003ce4  08003ce4  00013ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800476c  0800476c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800476c  0800476c  0001476c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004774  08004774  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004774  08004774  00014774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004778  08004778  00014778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800477c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08004788  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08004788  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d1c9  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc6  00000000  00000000  0002d205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f8  00000000  00000000  0002eed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000950  00000000  00000000  0002f8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001a34  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c488  00000000  00000000  00031c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5f15  00000000  00000000  0003e0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f3fe9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002834  00000000  00000000  000f403c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003ccc 	.word	0x08003ccc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08003ccc 	.word	0x08003ccc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800051c:	b5b0      	push	{r4, r5, r7, lr}
 800051e:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 8000522:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

	N3310Struct Display;

	Display.DC_Port = LCD_DC_GPIO_Port;
 8000524:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000528:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800052c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000530:	601a      	str	r2, [r3, #0]
	Display.DC_Pin = LCD_DC_Pin;
 8000532:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000536:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800053a:	2201      	movs	r2, #1
 800053c:	809a      	strh	r2, [r3, #4]

	Display.CE_Port = LCD_CE_GPIO_Port;
 800053e:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000542:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8000546:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800054a:	609a      	str	r2, [r3, #8]
	Display.CE_Pin = LCD_CE_Pin;
 800054c:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000550:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8000554:	2202      	movs	r2, #2
 8000556:	819a      	strh	r2, [r3, #12]

	Display.RST_Port = LCD_RST_GPIO_Port;
 8000558:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800055c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8000560:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000564:	611a      	str	r2, [r3, #16]
	Display.RST_Pin = LCD_RST_Pin;
 8000566:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800056a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800056e:	2204      	movs	r2, #4
 8000570:	829a      	strh	r2, [r3, #20]

	Display.SDIN_Port = LCD_SDIN_GPIO_Port;
 8000572:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000576:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800057a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800057e:	619a      	str	r2, [r3, #24]
	Display.SDIN_Pin = LCD_SDIN_Pin;
 8000580:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000584:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8000588:	2208      	movs	r2, #8
 800058a:	839a      	strh	r2, [r3, #28]

	Display.SCLK_Port = GPIOA;
 800058c:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000590:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8000594:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000598:	621a      	str	r2, [r3, #32]
	Display.SCLK_Pin = LCD_SCLK_Pin;
 800059a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800059e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80005a2:	2210      	movs	r2, #16
 80005a4:	849a      	strh	r2, [r3, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f001 fa36 	bl	8001a16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f9a7 	bl	80008fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 fa3b 	bl	8000a28 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005b2:	f000 f9ed 	bl	8000990 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init(&Display);
 80005b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fb12 	bl	8000be4 <LCD_Init>
  LCD_Clear(&Display);
 80005c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fbf9 	bl	8000dbc <LCD_Clear>

  // Draw Pixels
  for (uint8_t x=0; x< LCD_X_RES; x+=4) {
 80005ca:	2300      	movs	r3, #0
 80005cc:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 80005d0:	e01a      	b.n	8000608 <main+0xec>
	  for (uint8_t y=0; y< LCD_Y_RES; y+=4) {
 80005d2:	2300      	movs	r3, #0
 80005d4:	f887 325e 	strb.w	r3, [r7, #606]	; 0x25e
 80005d8:	e00d      	b.n	80005f6 <main+0xda>
		  LCD_DrawPixel(&Display, x, y, PIXEL_ON);
 80005da:	f897 225e 	ldrb.w	r2, [r7, #606]	; 0x25e
 80005de:	f897 125f 	ldrb.w	r1, [r7, #607]	; 0x25f
 80005e2:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80005e6:	2301      	movs	r3, #1
 80005e8:	f000 fc01 	bl	8000dee <LCD_DrawPixel>
	  for (uint8_t y=0; y< LCD_Y_RES; y+=4) {
 80005ec:	f897 325e 	ldrb.w	r3, [r7, #606]	; 0x25e
 80005f0:	3304      	adds	r3, #4
 80005f2:	f887 325e 	strb.w	r3, [r7, #606]	; 0x25e
 80005f6:	f897 325e 	ldrb.w	r3, [r7, #606]	; 0x25e
 80005fa:	2b2f      	cmp	r3, #47	; 0x2f
 80005fc:	d9ed      	bls.n	80005da <main+0xbe>
  for (uint8_t x=0; x< LCD_X_RES; x+=4) {
 80005fe:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8000602:	3304      	adds	r3, #4
 8000604:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8000608:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800060c:	2b53      	cmp	r3, #83	; 0x53
 800060e:	d9e0      	bls.n	80005d2 <main+0xb6>
	  }
  }
  LCD_Update(&Display);
 8000610:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000614:	4618      	mov	r0, r3
 8000616:	f000 fb51 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 800061a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800061e:	f001 fa6b 	bl	8001af8 <HAL_Delay>


  // Draw Lines
  LCD_Clear(&Display);
 8000622:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fbc8 	bl	8000dbc <LCD_Clear>
  LCD_DrawLine(&Display, 0, 0, LCD_X_RES-1, LCD_Y_RES-1, PIXEL_ON);
 800062c:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000630:	2301      	movs	r3, #1
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	232f      	movs	r3, #47	; 0x2f
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2353      	movs	r3, #83	; 0x53
 800063a:	2200      	movs	r2, #0
 800063c:	2100      	movs	r1, #0
 800063e:	f000 fc4f 	bl	8000ee0 <LCD_DrawLine>
  LCD_DrawLine(&Display, 0, LCD_Y_RES-1, LCD_X_RES-1, 0, PIXEL_ON);
 8000642:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000646:	2301      	movs	r3, #1
 8000648:	9301      	str	r3, [sp, #4]
 800064a:	2300      	movs	r3, #0
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2353      	movs	r3, #83	; 0x53
 8000650:	222f      	movs	r2, #47	; 0x2f
 8000652:	2100      	movs	r1, #0
 8000654:	f000 fc44 	bl	8000ee0 <LCD_DrawLine>
  LCD_Update(&Display);
 8000658:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fb2d 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 8000662:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000666:	f001 fa47 	bl	8001af8 <HAL_Delay>

  // Draw Circles
  LCD_Clear(&Display);
 800066a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fba4 	bl	8000dbc <LCD_Clear>
  LCD_DrawCircle(&Display, LCD_X_RES/2, LCD_Y_RES/2, 10, PIXEL_ON);
 8000674:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000678:	2301      	movs	r3, #1
 800067a:	9300      	str	r3, [sp, #0]
 800067c:	230a      	movs	r3, #10
 800067e:	2218      	movs	r2, #24
 8000680:	212a      	movs	r1, #42	; 0x2a
 8000682:	f000 fcd4 	bl	800102e <LCD_DrawCircle>
  LCD_DrawCircle(&Display, LCD_X_RES/2, LCD_Y_RES/2, 15, PIXEL_ON);
 8000686:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800068a:	2301      	movs	r3, #1
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	230f      	movs	r3, #15
 8000690:	2218      	movs	r2, #24
 8000692:	212a      	movs	r1, #42	; 0x2a
 8000694:	f000 fccb 	bl	800102e <LCD_DrawCircle>
  LCD_DrawCircle(&Display, LCD_X_RES/2, LCD_Y_RES/2, 20, PIXEL_ON);
 8000698:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800069c:	2301      	movs	r3, #1
 800069e:	9300      	str	r3, [sp, #0]
 80006a0:	2314      	movs	r3, #20
 80006a2:	2218      	movs	r2, #24
 80006a4:	212a      	movs	r1, #42	; 0x2a
 80006a6:	f000 fcc2 	bl	800102e <LCD_DrawCircle>
  LCD_Update(&Display);
 80006aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fb04 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 80006b4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80006b8:	f001 fa1e 	bl	8001af8 <HAL_Delay>

  // Draw Rectangles
  LCD_Clear(&Display);
 80006bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fb7b 	bl	8000dbc <LCD_Clear>
  LCD_DrawRect(&Display, 10,10,LCD_X_RES-10,LCD_Y_RES-10, PIXEL_ON);
 80006c6:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80006ca:	2301      	movs	r3, #1
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2326      	movs	r3, #38	; 0x26
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	234a      	movs	r3, #74	; 0x4a
 80006d4:	220a      	movs	r2, #10
 80006d6:	210a      	movs	r1, #10
 80006d8:	f000 fd63 	bl	80011a2 <LCD_DrawRect>
  LCD_DrawRect(&Display, 0,0,24,24, PIXEL_ON);
 80006dc:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80006e0:	2301      	movs	r3, #1
 80006e2:	9301      	str	r3, [sp, #4]
 80006e4:	2318      	movs	r3, #24
 80006e6:	9300      	str	r3, [sp, #0]
 80006e8:	2318      	movs	r3, #24
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	f000 fd58 	bl	80011a2 <LCD_DrawRect>
  LCD_DrawRect(&Display, LCD_X_RES-24,LCD_Y_RES-24,LCD_X_RES-1,LCD_Y_RES-1, PIXEL_ON);
 80006f2:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80006f6:	2301      	movs	r3, #1
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	232f      	movs	r3, #47	; 0x2f
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2353      	movs	r3, #83	; 0x53
 8000700:	2218      	movs	r2, #24
 8000702:	213c      	movs	r1, #60	; 0x3c
 8000704:	f000 fd4d 	bl	80011a2 <LCD_DrawRect>
  LCD_Update(&Display);
 8000708:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fad5 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 8000712:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000716:	f001 f9ef 	bl	8001af8 <HAL_Delay>

  //Print Text
  uint8_t buf[] = " Hello!";
 800071a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800071e:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000722:	4a72      	ldr	r2, [pc, #456]	; (80008ec <main+0x3d0>)
 8000724:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000728:	e883 0003 	stmia.w	r3, {r0, r1}
  LCD_Clear(&Display);
 800072c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fb43 	bl	8000dbc <LCD_Clear>
  LCD_SetTextPos(&Display, 0, 0);
 8000736:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fd83 	bl	800124a <LCD_SetTextPos>
  LCD_Print(&Display, buf, FONT_1X); // Font Size 1
 8000744:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000748:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800074c:	2200      	movs	r2, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f000 ffee 	bl	8001730 <LCD_Print>
  LCD_Update(&Display);
 8000754:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000758:	4618      	mov	r0, r3
 800075a:	f000 faaf 	bl	8000cbc <LCD_Update>
  //HAL_Delay(3000);

  LCD_SetTextPos(&Display, 0, 2);
 800075e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000762:	2202      	movs	r2, #2
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fd6f 	bl	800124a <LCD_SetTextPos>
  LCD_Print(&Display, buf, FONT_2X); // Font Size 2
 800076c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000770:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000774:	2201      	movs	r2, #1
 8000776:	4618      	mov	r0, r3
 8000778:	f000 ffda 	bl	8001730 <LCD_Print>
  LCD_Update(&Display);
 800077c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000780:	4618      	mov	r0, r3
 8000782:	f000 fa9b 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 8000786:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800078a:	f001 f9b5 	bl	8001af8 <HAL_Delay>

  //Print Numbers
  uint8_t bufNumbers[] = "3.45";
 800078e:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8000792:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000796:	4a56      	ldr	r2, [pc, #344]	; (80008f0 <main+0x3d4>)
 8000798:	e892 0003 	ldmia.w	r2, {r0, r1}
 800079c:	6018      	str	r0, [r3, #0]
 800079e:	3304      	adds	r3, #4
 80007a0:	7019      	strb	r1, [r3, #0]
  LCD_Clear(&Display);
 80007a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 fb08 	bl	8000dbc <LCD_Clear>
  LCD_SetTextPos(&Display, 0, 1);
 80007ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007b0:	2201      	movs	r2, #1
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fd48 	bl	800124a <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, FONT_2X); // Font Size 2
 80007ba:	f107 0120 	add.w	r1, r7, #32
 80007be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007c2:	2201      	movs	r2, #1
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 ffb3 	bl	8001730 <LCD_Print>
  LCD_Update(&Display);
 80007ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 fa74 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 80007d4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80007d8:	f001 f98e 	bl	8001af8 <HAL_Delay>

  LCD_Clear(&Display);
 80007dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 faeb 	bl	8000dbc <LCD_Clear>
  LCD_SetTextPos(&Display, 0, 2);
 80007e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ea:	2202      	movs	r2, #2
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fd2b 	bl	800124a <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, FONT_4X); // Font Size 4
 80007f4:	f107 0120 	add.w	r1, r7, #32
 80007f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007fc:	2202      	movs	r2, #2
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 ff96 	bl	8001730 <LCD_Print>
  LCD_Update(&Display);
 8000804:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fa57 	bl	8000cbc <LCD_Update>
  HAL_Delay(3000);
 800080e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000812:	f001 f971 	bl	8001af8 <HAL_Delay>


  //Menu
  uint8_t items[4][8]= {" Item 1\0", " Item 2\0", " Item 3\0", " Item 4\0"} ;
 8000816:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800081a:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800081e:	4a35      	ldr	r2, [pc, #212]	; (80008f4 <main+0x3d8>)
 8000820:	461c      	mov	r4, r3
 8000822:	4615      	mov	r5, r2
 8000824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000828:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800082c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for (uint8_t item=0; item<4; item++) {
 8000830:	2300      	movs	r3, #0
 8000832:	f887 325d 	strb.w	r3, [r7, #605]	; 0x25d
 8000836:	e049      	b.n	80008cc <main+0x3b0>
	  LCD_Clear(&Display);
 8000838:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800083c:	4618      	mov	r0, r3
 800083e:	f000 fabd 	bl	8000dbc <LCD_Clear>

	  for (uint8_t i=0; i<4; i++) {
 8000842:	2300      	movs	r3, #0
 8000844:	f887 325c 	strb.w	r3, [r7, #604]	; 0x25c
 8000848:	e017      	b.n	800087a <main+0x35e>
		  LCD_SetTextPos(&Display, 0, i);
 800084a:	f897 225c 	ldrb.w	r2, [r7, #604]	; 0x25c
 800084e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f000 fcf8 	bl	800124a <LCD_SetTextPos>
		  LCD_Print(&Display, items[i], FONT_1X);
 800085a:	f897 325c 	ldrb.w	r3, [r7, #604]	; 0x25c
 800085e:	463a      	mov	r2, r7
 8000860:	00db      	lsls	r3, r3, #3
 8000862:	18d1      	adds	r1, r2, r3
 8000864:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000868:	2200      	movs	r2, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f000 ff60 	bl	8001730 <LCD_Print>
	  for (uint8_t i=0; i<4; i++) {
 8000870:	f897 325c 	ldrb.w	r3, [r7, #604]	; 0x25c
 8000874:	3301      	adds	r3, #1
 8000876:	f887 325c 	strb.w	r3, [r7, #604]	; 0x25c
 800087a:	f897 325c 	ldrb.w	r3, [r7, #604]	; 0x25c
 800087e:	2b03      	cmp	r3, #3
 8000880:	d9e3      	bls.n	800084a <main+0x32e>
	  }

	  LCD_SetTextPos(&Display, 0, item);
 8000882:	f897 225d 	ldrb.w	r2, [r7, #605]	; 0x25d
 8000886:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800088a:	2100      	movs	r1, #0
 800088c:	4618      	mov	r0, r3
 800088e:	f000 fcdc 	bl	800124a <LCD_SetTextPos>
	  LCD_Chr(&Display, '>', FONT_1X);
 8000892:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000896:	2200      	movs	r2, #0
 8000898:	213e      	movs	r1, #62	; 0x3e
 800089a:	4618      	mov	r0, r3
 800089c:	f000 fcfa 	bl	8001294 <LCD_Chr>
	  LCD_IvertLine(&Display, item);
 80008a0:	f897 225d 	ldrb.w	r2, [r7, #605]	; 0x25d
 80008a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008a8:	4611      	mov	r1, r2
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 ff68 	bl	8001780 <LCD_IvertLine>

	  LCD_Update(&Display);
 80008b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 fa01 	bl	8000cbc <LCD_Update>
	  HAL_Delay(1000);
 80008ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008be:	f001 f91b 	bl	8001af8 <HAL_Delay>
  for (uint8_t item=0; item<4; item++) {
 80008c2:	f897 325d 	ldrb.w	r3, [r7, #605]	; 0x25d
 80008c6:	3301      	adds	r3, #1
 80008c8:	f887 325d 	strb.w	r3, [r7, #605]	; 0x25d
 80008cc:	f897 325d 	ldrb.w	r3, [r7, #605]	; 0x25d
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	d9b1      	bls.n	8000838 <main+0x31c>
  }


  //Draw Image
  LCD_Image(&Display, Picture);
 80008d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008d8:	4907      	ldr	r1, [pc, #28]	; (80008f8 <main+0x3dc>)
 80008da:	4618      	mov	r0, r3
 80008dc:	f000 ff80 	bl	80017e0 <LCD_Image>
  LCD_Update(&Display);
 80008e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e4:	4618      	mov	r0, r3
 80008e6:	f000 f9e9 	bl	8000cbc <LCD_Update>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <main+0x3ce>
 80008ec:	08003ce4 	.word	0x08003ce4
 80008f0:	08003cec 	.word	0x08003cec
 80008f4:	08003cf4 	.word	0x08003cf4
 80008f8:	08003d14 	.word	0x08003d14

080008fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b094      	sub	sp, #80	; 0x50
 8000900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000902:	f107 0318 	add.w	r3, r7, #24
 8000906:	2238      	movs	r2, #56	; 0x38
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f003 f9d6 	bl	8003cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800091e:	2000      	movs	r0, #0
 8000920:	f001 fb8a 	bl	8002038 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000924:	2301      	movs	r3, #1
 8000926:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000928:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800092c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092e:	2302      	movs	r3, #2
 8000930:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000932:	2303      	movs	r3, #3
 8000934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000936:	2302      	movs	r3, #2
 8000938:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800093a:	2355      	movs	r3, #85	; 0x55
 800093c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800093e:	2302      	movs	r3, #2
 8000940:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000942:	2302      	movs	r3, #2
 8000944:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000946:	2302      	movs	r3, #2
 8000948:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094a:	f107 0318 	add.w	r3, r7, #24
 800094e:	4618      	mov	r0, r3
 8000950:	f001 fc26 	bl	80021a0 <HAL_RCC_OscConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800095a:	f000 f8dd 	bl	8000b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095e:	230f      	movs	r3, #15
 8000960:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000962:	2303      	movs	r3, #3
 8000964:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	2104      	movs	r1, #4
 8000976:	4618      	mov	r0, r3
 8000978:	f001 ff24 	bl	80027c4 <HAL_RCC_ClockConfig>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000982:	f000 f8c9 	bl	8000b18 <Error_Handler>
  }
}
 8000986:	bf00      	nop
 8000988:	3750      	adds	r7, #80	; 0x50
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 8000996:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <MX_USART1_UART_Init+0x94>)
 8000998:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800099a:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d2:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d8:	4811      	ldr	r0, [pc, #68]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009da:	f002 faff 	bl	8002fdc <HAL_UART_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009e4:	f000 f898 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e8:	2100      	movs	r1, #0
 80009ea:	480d      	ldr	r0, [pc, #52]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009ec:	f003 f86a 	bl	8003ac4 <HAL_UARTEx_SetTxFifoThreshold>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009f6:	f000 f88f 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009fa:	2100      	movs	r1, #0
 80009fc:	4808      	ldr	r0, [pc, #32]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 80009fe:	f003 f89f 	bl	8003b40 <HAL_UARTEx_SetRxFifoThreshold>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a08:	f000 f886 	bl	8000b18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_USART1_UART_Init+0x90>)
 8000a0e:	f003 f820 	bl	8003a52 <HAL_UARTEx_DisableFifoMode>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a18:	f000 f87e 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000028 	.word	0x20000028
 8000a24:	40013800 	.word	0x40013800

08000a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	; 0x28
 8000a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	f107 0314 	add.w	r3, r7, #20
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
 8000a3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3e:	4b34      	ldr	r3, [pc, #208]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a42:	4a33      	ldr	r2, [pc, #204]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a44:	f043 0304 	orr.w	r3, r3, #4
 8000a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4a:	4b31      	ldr	r3, [pc, #196]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	f003 0304 	and.w	r3, r3, #4
 8000a52:	613b      	str	r3, [r7, #16]
 8000a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a56:	4b2e      	ldr	r3, [pc, #184]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	4a2d      	ldr	r2, [pc, #180]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a5c:	f043 0320 	orr.w	r3, r3, #32
 8000a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a62:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a66:	f003 0320 	and.w	r3, r3, #32
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b28      	ldr	r3, [pc, #160]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a72:	4a27      	ldr	r2, [pc, #156]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a7a:	4b25      	ldr	r3, [pc, #148]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8a:	4a21      	ldr	r2, [pc, #132]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a92:	4b1f      	ldr	r3, [pc, #124]	; (8000b10 <MX_GPIO_Init+0xe8>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_CE_Pin|LCD_RST_Pin|LCD_SDIN_Pin
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	211f      	movs	r1, #31
 8000aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa6:	f001 faaf 	bl	8002008 <HAL_GPIO_WritePin>
                          |LCD_SCLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2140      	movs	r1, #64	; 0x40
 8000aae:	4819      	ldr	r0, [pc, #100]	; (8000b14 <MX_GPIO_Init+0xec>)
 8000ab0:	f001 faaa 	bl	8002008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000ab4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aba:	2300      	movs	r3, #0
 8000abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000ac2:	f107 0314 	add.w	r3, r7, #20
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4812      	ldr	r0, [pc, #72]	; (8000b14 <MX_GPIO_Init+0xec>)
 8000aca:	f001 f91b 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CE_Pin LCD_RST_Pin LCD_SDIN_Pin
                           LCD_SCLK_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CE_Pin|LCD_RST_Pin|LCD_SDIN_Pin
 8000ace:	231f      	movs	r3, #31
 8000ad0:	617b      	str	r3, [r7, #20]
                          |LCD_SCLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae8:	f001 f90c 	bl	8001d04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000aec:	2340      	movs	r3, #64	; 0x40
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	4804      	ldr	r0, [pc, #16]	; (8000b14 <MX_GPIO_Init+0xec>)
 8000b04:	f001 f8fe 	bl	8001d04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b08:	bf00      	nop
 8000b0a:	3728      	adds	r7, #40	; 0x28
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40021000 	.word	0x40021000
 8000b14:	48000800 	.word	0x48000800

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <Error_Handler+0x8>

08000b22 <_lcd_send>:
#include "main.h"
#include "n3310.h"

// Send data or command to display
static void _lcd_send(N3310Struct *n3310, uint8_t data, LcdCmdData cd) {
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b084      	sub	sp, #16
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	70fb      	strb	r3, [r7, #3]
 8000b2e:	4613      	mov	r3, r2
 8000b30:	70bb      	strb	r3, [r7, #2]
  // Enable display controller
	RESET_CE(n3310);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6898      	ldr	r0, [r3, #8]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	899b      	ldrh	r3, [r3, #12]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f001 fa63 	bl	8002008 <HAL_GPIO_WritePin>

  if (cd == LCD_DATA) {
 8000b42:	78bb      	ldrb	r3, [r7, #2]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d108      	bne.n	8000b5a <_lcd_send+0x38>
	  SET_DC(n3310);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6818      	ldr	r0, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	889b      	ldrh	r3, [r3, #4]
 8000b50:	2201      	movs	r2, #1
 8000b52:	4619      	mov	r1, r3
 8000b54:	f001 fa58 	bl	8002008 <HAL_GPIO_WritePin>
 8000b58:	e007      	b.n	8000b6a <_lcd_send+0x48>
  }
  else {
	  RESET_DC(n3310);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	6818      	ldr	r0, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	889b      	ldrh	r3, [r3, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	4619      	mov	r1, r3
 8000b66:	f001 fa4f 	bl	8002008 <HAL_GPIO_WritePin>
  }

  // Send data to display (programm SPI)
  for(unsigned int i = 0; i< 8; i++, data = data << 1) {
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	e02a      	b.n	8000bc6 <_lcd_send+0xa4>
      if ((data & 0x80) == 0x80) {
 8000b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	da08      	bge.n	8000b8a <_lcd_send+0x68>
    	  SET_SDIN(n3310);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6998      	ldr	r0, [r3, #24]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	8b9b      	ldrh	r3, [r3, #28]
 8000b80:	2201      	movs	r2, #1
 8000b82:	4619      	mov	r1, r3
 8000b84:	f001 fa40 	bl	8002008 <HAL_GPIO_WritePin>
 8000b88:	e007      	b.n	8000b9a <_lcd_send+0x78>
      }
      else {
        RESET_SDIN(n3310);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6998      	ldr	r0, [r3, #24]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	8b9b      	ldrh	r3, [r3, #28]
 8000b92:	2200      	movs	r2, #0
 8000b94:	4619      	mov	r1, r3
 8000b96:	f001 fa37 	bl	8002008 <HAL_GPIO_WritePin>
      }

      SET_SCLK(n3310);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6a18      	ldr	r0, [r3, #32]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f001 fa2f 	bl	8002008 <HAL_GPIO_WritePin>
      RESET_SCLK(n3310);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6a18      	ldr	r0, [r3, #32]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f001 fa27 	bl	8002008 <HAL_GPIO_WritePin>
  for(unsigned int i = 0; i< 8; i++, data = data << 1) {
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	78fb      	ldrb	r3, [r7, #3]
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	70fb      	strb	r3, [r7, #3]
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	2b07      	cmp	r3, #7
 8000bca:	d9d1      	bls.n	8000b70 <_lcd_send+0x4e>
  }

  // Disable display controller
  SET_CE(n3310);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6898      	ldr	r0, [r3, #8]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	899b      	ldrh	r3, [r3, #12]
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f001 fa16 	bl	8002008 <HAL_GPIO_WritePin>
}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <LCD_Init>:

// Display Initialization
void LCD_Init(N3310Struct *n3310) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	SET_RST(n3310);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6918      	ldr	r0, [r3, #16]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	8a9b      	ldrh	r3, [r3, #20]
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f001 fa06 	bl	8002008 <HAL_GPIO_WritePin>
	RESET_DC(n3310);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6818      	ldr	r0, [r3, #0]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	889b      	ldrh	r3, [r3, #4]
 8000c04:	2200      	movs	r2, #0
 8000c06:	4619      	mov	r1, r3
 8000c08:	f001 f9fe 	bl	8002008 <HAL_GPIO_WritePin>
	RESET_CE(n3310);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6898      	ldr	r0, [r3, #8]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	899b      	ldrh	r3, [r3, #12]
 8000c14:	2200      	movs	r2, #0
 8000c16:	4619      	mov	r1, r3
 8000c18:	f001 f9f6 	bl	8002008 <HAL_GPIO_WritePin>
	RESET_SDIN(n3310);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6998      	ldr	r0, [r3, #24]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	8b9b      	ldrh	r3, [r3, #28]
 8000c24:	2200      	movs	r2, #0
 8000c26:	4619      	mov	r1, r3
 8000c28:	f001 f9ee 	bl	8002008 <HAL_GPIO_WritePin>
	RESET_SCLK(n3310);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6a18      	ldr	r0, [r3, #32]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000c34:	2200      	movs	r2, #0
 8000c36:	4619      	mov	r1, r3
 8000c38:	f001 f9e6 	bl	8002008 <HAL_GPIO_WritePin>

    // Reset
	RESET_RST(n3310);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6918      	ldr	r0, [r3, #16]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	8a9b      	ldrh	r3, [r3, #20]
 8000c44:	2200      	movs	r2, #0
 8000c46:	4619      	mov	r1, r3
 8000c48:	f001 f9de 	bl	8002008 <HAL_GPIO_WritePin>
	SET_RST(n3310);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6918      	ldr	r0, [r3, #16]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	8a9b      	ldrh	r3, [r3, #20]
 8000c54:	2201      	movs	r2, #1
 8000c56:	4619      	mov	r1, r3
 8000c58:	f001 f9d6 	bl	8002008 <HAL_GPIO_WritePin>

    // Disable LCD controller
	SET_CE(n3310);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6898      	ldr	r0, [r3, #8]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	899b      	ldrh	r3, [r3, #12]
 8000c64:	2201      	movs	r2, #1
 8000c66:	4619      	mov	r1, r3
 8000c68:	f001 f9ce 	bl	8002008 <HAL_GPIO_WritePin>
  
    // Send commands
    _lcd_send(n3310, 0x21, LCD_CMD); // LCD Extended Commands
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2121      	movs	r1, #33	; 0x21
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff ff56 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0xC8, LCD_CMD); // Set Contrast (LCD Vop)
 8000c76:	2200      	movs	r2, #0
 8000c78:	21c8      	movs	r1, #200	; 0xc8
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ff51 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0x06, LCD_CMD); // Set Temperature coefficent
 8000c80:	2200      	movs	r2, #0
 8000c82:	2106      	movs	r1, #6
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f7ff ff4c 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0x13, LCD_CMD); // LCD bias mode 1:48
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2113      	movs	r1, #19
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f7ff ff47 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0x20, LCD_CMD); // LCD Standard Commands and Horizontal addressing mode
 8000c94:	2200      	movs	r2, #0
 8000c96:	2120      	movs	r1, #32
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ff42 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0x0C, LCD_CMD); // LCD in normal mode
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	210c      	movs	r1, #12
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f7ff ff3d 	bl	8000b22 <_lcd_send>

    // Clear Display
    LCD_Clear(n3310);
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f000 f887 	bl	8000dbc <LCD_Clear>
    LCD_Update(n3310);
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f000 f804 	bl	8000cbc <LCD_Update>
}
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <LCD_Update>:

// Update LCD. Upload Cache to display
void LCD_Update(N3310Struct *n3310) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
    int i;

    if (n3310->BottomCacheMark < 0)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	da04      	bge.n	8000cd8 <LCD_Update+0x1c>
    	n3310->BottomCacheMark = 0;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 8000cd6:	e00a      	b.n	8000cee <LCD_Update+0x32>
    else if (n3310->BottomCacheMark >= LCD_CACHE_SIZE)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000cde:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000ce2:	db04      	blt.n	8000cee <LCD_Update+0x32>
    	n3310->BottomCacheMark = LCD_CACHE_SIZE - 1;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f240 12f7 	movw	r2, #503	; 0x1f7
 8000cea:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

    if (n3310->TopCacheMark < 0)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	da04      	bge.n	8000d02 <LCD_Update+0x46>
    	n3310->TopCacheMark = 0;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 8000d00:	e00a      	b.n	8000d18 <LCD_Update+0x5c>
    else if (n3310->TopCacheMark >= LCD_CACHE_SIZE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8000d08:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000d0c:	db04      	blt.n	8000d18 <LCD_Update+0x5c>
    	n3310->TopCacheMark = LCD_CACHE_SIZE - 1;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f240 12f7 	movw	r2, #503	; 0x1f7
 8000d14:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224

    // Set start address
    _lcd_send(n3310, 0x80 | (n3310->BottomCacheMark % LCD_X_RES), LCD_CMD);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000d1e:	4a26      	ldr	r2, [pc, #152]	; (8000db8 <LCD_Update+0xfc>)
 8000d20:	fb82 1203 	smull	r1, r2, r2, r3
 8000d24:	1111      	asrs	r1, r2, #4
 8000d26:	17da      	asrs	r2, r3, #31
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	2154      	movs	r1, #84	; 0x54
 8000d2c:	fb01 f202 	mul.w	r2, r1, r2
 8000d30:	1a9a      	subs	r2, r3, r2
 8000d32:	b253      	sxtb	r3, r2
 8000d34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d38:	b25b      	sxtb	r3, r3
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4619      	mov	r1, r3
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff feee 	bl	8000b22 <_lcd_send>
    _lcd_send(n3310, 0x40 | (n3310->BottomCacheMark / LCD_X_RES), LCD_CMD);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000d4c:	4a1a      	ldr	r2, [pc, #104]	; (8000db8 <LCD_Update+0xfc>)
 8000d4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000d52:	1112      	asrs	r2, r2, #4
 8000d54:	17db      	asrs	r3, r3, #31
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	b25b      	sxtb	r3, r3
 8000d5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d5e:	b25b      	sxtb	r3, r3
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2200      	movs	r2, #0
 8000d64:	4619      	mov	r1, r3
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff fedb 	bl	8000b22 <_lcd_send>

    // Refresh display
    for (i = n3310->BottomCacheMark; i <= n3310->TopCacheMark; i++)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	e00c      	b.n	8000d90 <LCD_Update+0xd4>
    {
    	_lcd_send(n3310, n3310->LcdCache[i], LCD_DATA);
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	3326      	adds	r3, #38	; 0x26
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	2201      	movs	r2, #1
 8000d82:	4619      	mov	r1, r3
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff fecc 	bl	8000b22 <_lcd_send>
    for (i = n3310->BottomCacheMark; i <= n3310->TopCacheMark; i++)
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	ddec      	ble.n	8000d76 <LCD_Update+0xba>
    }

    // Reset Cache Marks
    n3310->BottomCacheMark = LCD_CACHE_SIZE - 1;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f240 12f7 	movw	r2, #503	; 0x1f7
 8000da2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    n3310->TopCacheMark = 0;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2200      	movs	r2, #0
 8000daa:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	30c30c31 	.word	0x30c30c31

08000dbc <LCD_Clear>:

// Clear Display
void LCD_Clear(N3310Struct *n3310) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	// Clear cache
    memset(n3310->LcdCache, 0x00, LCD_CACHE_SIZE);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3326      	adds	r3, #38	; 0x26
 8000dc8:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f002 ff74 	bl	8003cbc <memset>

    // Reset Cache marks
    n3310->BottomCacheMark = 0;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    n3310->TopCacheMark = LCD_CACHE_SIZE - 1;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f240 12f7 	movw	r2, #503	; 0x1f7
 8000de2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <LCD_DrawPixel>:
}

//------------------------------

// Draw pixel
uint8_t LCD_DrawPixel(N3310Struct *n3310, uint8_t x, uint8_t y, LcdPixelMode mode) {
 8000dee:	b480      	push	{r7}
 8000df0:	b087      	sub	sp, #28
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
 8000df6:	4608      	mov	r0, r1
 8000df8:	4611      	mov	r1, r2
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	70fb      	strb	r3, [r7, #3]
 8000e00:	460b      	mov	r3, r1
 8000e02:	70bb      	strb	r3, [r7, #2]
 8000e04:	4613      	mov	r3, r2
 8000e06:	707b      	strb	r3, [r7, #1]
    int  index;
    uint8_t  offset;
    uint8_t  data;

    if (x >= LCD_X_RES || y >= LCD_Y_RES) return OUT_OF_BORDER;
 8000e08:	78fb      	ldrb	r3, [r7, #3]
 8000e0a:	2b53      	cmp	r3, #83	; 0x53
 8000e0c:	d802      	bhi.n	8000e14 <LCD_DrawPixel+0x26>
 8000e0e:	78bb      	ldrb	r3, [r7, #2]
 8000e10:	2b2f      	cmp	r3, #47	; 0x2f
 8000e12:	d901      	bls.n	8000e18 <LCD_DrawPixel+0x2a>
 8000e14:	2301      	movs	r3, #1
 8000e16:	e05d      	b.n	8000ed4 <LCD_DrawPixel+0xe6>

    index = ( ( y / 8 ) * 84 ) + x;
 8000e18:	78bb      	ldrb	r3, [r7, #2]
 8000e1a:	08db      	lsrs	r3, r3, #3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2354      	movs	r3, #84	; 0x54
 8000e22:	fb03 f202 	mul.w	r2, r3, r2
 8000e26:	78fb      	ldrb	r3, [r7, #3]
 8000e28:	4413      	add	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
    offset  = y - ( ( y / 8 ) * 8 );
 8000e2c:	78bb      	ldrb	r3, [r7, #2]
 8000e2e:	08db      	lsrs	r3, r3, #3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	00db      	lsls	r3, r3, #3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	78ba      	ldrb	r2, [r7, #2]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	73fb      	strb	r3, [r7, #15]

    data = n3310->LcdCache[ index ];
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	4413      	add	r3, r2
 8000e42:	3326      	adds	r3, #38	; 0x26
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	75fb      	strb	r3, [r7, #23]

    // PIXEL_OFF
    if (mode == PIXEL_OFF)
 8000e48:	787b      	ldrb	r3, [r7, #1]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10c      	bne.n	8000e68 <LCD_DrawPixel+0x7a>
    {
        data &= ( ~( 0x01 << offset ) );
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	2201      	movs	r2, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	b25b      	sxtb	r3, r3
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	b25a      	sxtb	r2, r3
 8000e5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e60:	4013      	ands	r3, r2
 8000e62:	b25b      	sxtb	r3, r3
 8000e64:	75fb      	strb	r3, [r7, #23]
 8000e66:	e01a      	b.n	8000e9e <LCD_DrawPixel+0xb0>
    }
    // PIXEL_ON
    else if (mode == PIXEL_ON)
 8000e68:	787b      	ldrb	r3, [r7, #1]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d10a      	bne.n	8000e84 <LCD_DrawPixel+0x96>
    {
        data |= ( 0x01 << offset );
 8000e6e:	7bfb      	ldrb	r3, [r7, #15]
 8000e70:	2201      	movs	r2, #1
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	b25a      	sxtb	r2, r3
 8000e78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b25b      	sxtb	r3, r3
 8000e80:	75fb      	strb	r3, [r7, #23]
 8000e82:	e00c      	b.n	8000e9e <LCD_DrawPixel+0xb0>
    }
    // PIXEL_XOR
    else if (mode  == PIXEL_XOR)
 8000e84:	787b      	ldrb	r3, [r7, #1]
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d109      	bne.n	8000e9e <LCD_DrawPixel+0xb0>
    {
        data ^= ( 0x01 << offset );
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	b25a      	sxtb	r2, r3
 8000e94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e98:	4053      	eors	r3, r2
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	75fb      	strb	r3, [r7, #23]
    }

    // Copy result to the cache
    n3310->LcdCache[index] = data;
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	3326      	adds	r3, #38	; 0x26
 8000ea6:	7dfa      	ldrb	r2, [r7, #23]
 8000ea8:	701a      	strb	r2, [r3, #0]

    if (index < n3310->BottomCacheMark)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	da03      	bge.n	8000ebe <LCD_DrawPixel+0xd0>
    {
        // Set new bottom Cache Mark
    	n3310->BottomCacheMark = index;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    }

    if (index > n3310->TopCacheMark)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	dd03      	ble.n	8000ed2 <LCD_DrawPixel+0xe4>
    {
    	// Set new top Cache Mark
    	n3310->TopCacheMark = index;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
    }
    return OK;
 8000ed2:	2300      	movs	r3, #0
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	371c      	adds	r7, #28
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <LCD_DrawLine>:

// Draw line
uint8_t LCD_DrawLine(N3310Struct *n3310, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, LcdPixelMode mode) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	4608      	mov	r0, r1
 8000eea:	4611      	mov	r1, r2
 8000eec:	461a      	mov	r2, r3
 8000eee:	4603      	mov	r3, r0
 8000ef0:	70fb      	strb	r3, [r7, #3]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	70bb      	strb	r3, [r7, #2]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	707b      	strb	r3, [r7, #1]

    // dy   y2 - y1
    // -- = -------
    // dx   x2 - x1

    dy = y2 - y1;
 8000efa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000efe:	78bb      	ldrb	r3, [r7, #2]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	61bb      	str	r3, [r7, #24]
    dx = x2 - x1;
 8000f04:	787a      	ldrb	r2, [r7, #1]
 8000f06:	78fb      	ldrb	r3, [r7, #3]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	61fb      	str	r3, [r7, #28]

    if (dy < 0)
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	da06      	bge.n	8000f20 <LCD_DrawLine+0x40>
    {
        dy    = -dy;
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	425b      	negs	r3, r3
 8000f16:	61bb      	str	r3, [r7, #24]
        stepy = -1;
 8000f18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	e001      	b.n	8000f24 <LCD_DrawLine+0x44>
    }
    else
    {
        stepy = 1;
 8000f20:	2301      	movs	r3, #1
 8000f22:	613b      	str	r3, [r7, #16]
    }

    if (dx < 0)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	da06      	bge.n	8000f38 <LCD_DrawLine+0x58>
    {
        dx    = -dx;
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	425b      	negs	r3, r3
 8000f2e:	61fb      	str	r3, [r7, #28]
        stepx = -1;
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f34:	617b      	str	r3, [r7, #20]
 8000f36:	e001      	b.n	8000f3c <LCD_DrawLine+0x5c>
    }
    else
    {
        stepx = 1;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
    }

    dx <<= 1;
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	61fb      	str	r3, [r7, #28]
    dy <<= 1;
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	61bb      	str	r3, [r7, #24]

    // Draw start point
    response = LCD_DrawPixel(n3310, x1, y1, mode);
 8000f48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f4c:	78ba      	ldrb	r2, [r7, #2]
 8000f4e:	78f9      	ldrb	r1, [r7, #3]
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff ff4c 	bl	8000dee <LCD_DrawPixel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	72fb      	strb	r3, [r7, #11]
    if (response)
 8000f5a:	7afb      	ldrb	r3, [r7, #11]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <LCD_DrawLine+0x84>
        return response;
 8000f60:	7afb      	ldrb	r3, [r7, #11]
 8000f62:	e060      	b.n	8001026 <LCD_DrawLine+0x146>

    // Draw next points
    if (dx > dy)
 8000f64:	69fa      	ldr	r2, [r7, #28]
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dd2d      	ble.n	8000fc8 <LCD_DrawLine+0xe8>
    {
        fraction = dy - ( dx >> 1);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	105b      	asrs	r3, r3, #1
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	60fb      	str	r3, [r7, #12]
        while (x1 != x2)
 8000f76:	e022      	b.n	8000fbe <LCD_DrawLine+0xde>
        {
            if (fraction >= 0)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	db08      	blt.n	8000f90 <LCD_DrawLine+0xb0>
            {
                y1 += stepy;
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	78bb      	ldrb	r3, [r7, #2]
 8000f84:	4413      	add	r3, r2
 8000f86:	70bb      	strb	r3, [r7, #2]
                fraction -= dx;
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	60fb      	str	r3, [r7, #12]
            }
            x1 += stepx;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	4413      	add	r3, r2
 8000f98:	70fb      	strb	r3, [r7, #3]
            fraction += dy;
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	60fb      	str	r3, [r7, #12]

            response = LCD_DrawPixel(n3310, x1, y1, mode);
 8000fa2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000fa6:	78ba      	ldrb	r2, [r7, #2]
 8000fa8:	78f9      	ldrb	r1, [r7, #3]
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ff1f 	bl	8000dee <LCD_DrawPixel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	72fb      	strb	r3, [r7, #11]
            if(response)
 8000fb4:	7afb      	ldrb	r3, [r7, #11]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <LCD_DrawLine+0xde>
                return response;
 8000fba:	7afb      	ldrb	r3, [r7, #11]
 8000fbc:	e033      	b.n	8001026 <LCD_DrawLine+0x146>
        while (x1 != x2)
 8000fbe:	78fa      	ldrb	r2, [r7, #3]
 8000fc0:	787b      	ldrb	r3, [r7, #1]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d1d8      	bne.n	8000f78 <LCD_DrawLine+0x98>
 8000fc6:	e02d      	b.n	8001024 <LCD_DrawLine+0x144>

        }
    }
    else
    {
        fraction = dx - ( dy >> 1);
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	105b      	asrs	r3, r3, #1
 8000fcc:	69fa      	ldr	r2, [r7, #28]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	60fb      	str	r3, [r7, #12]
        while (y1 != y2)
 8000fd2:	e022      	b.n	800101a <LCD_DrawLine+0x13a>
        {
            if (fraction >= 0)
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	db08      	blt.n	8000fec <LCD_DrawLine+0x10c>
            {
                x1 += stepx;
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	78fb      	ldrb	r3, [r7, #3]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	70fb      	strb	r3, [r7, #3]
                fraction -= dy;
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	60fb      	str	r3, [r7, #12]
            }
            y1 += stepy;
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	78bb      	ldrb	r3, [r7, #2]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	70bb      	strb	r3, [r7, #2]
            fraction += dx;
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]

            response = LCD_DrawPixel(n3310, x1, y1, mode);
 8000ffe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001002:	78ba      	ldrb	r2, [r7, #2]
 8001004:	78f9      	ldrb	r1, [r7, #3]
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff fef1 	bl	8000dee <LCD_DrawPixel>
 800100c:	4603      	mov	r3, r0
 800100e:	72fb      	strb	r3, [r7, #11]
            if (response)
 8001010:	7afb      	ldrb	r3, [r7, #11]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <LCD_DrawLine+0x13a>
                return response;
 8001016:	7afb      	ldrb	r3, [r7, #11]
 8001018:	e005      	b.n	8001026 <LCD_DrawLine+0x146>
        while (y1 != y2)
 800101a:	78ba      	ldrb	r2, [r7, #2]
 800101c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001020:	429a      	cmp	r2, r3
 8001022:	d1d7      	bne.n	8000fd4 <LCD_DrawLine+0xf4>
        }
    }

    return OK;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3720      	adds	r7, #32
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <LCD_DrawCircle>:

// Draw Circle
uint8_t LCD_DrawCircle(N3310Struct *n3310, uint8_t x, uint8_t y, uint8_t radius, LcdPixelMode mode) {
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
 8001036:	4608      	mov	r0, r1
 8001038:	4611      	mov	r1, r2
 800103a:	461a      	mov	r2, r3
 800103c:	4603      	mov	r3, r0
 800103e:	70fb      	strb	r3, [r7, #3]
 8001040:	460b      	mov	r3, r1
 8001042:	70bb      	strb	r3, [r7, #2]
 8001044:	4613      	mov	r3, r2
 8001046:	707b      	strb	r3, [r7, #1]
	int8_t xc = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]
	int8_t yc = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	73bb      	strb	r3, [r7, #14]
	int8_t p = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	737b      	strb	r3, [r7, #13]

    if (x >= LCD_X_RES || y >= LCD_Y_RES) return OUT_OF_BORDER;
 8001054:	78fb      	ldrb	r3, [r7, #3]
 8001056:	2b53      	cmp	r3, #83	; 0x53
 8001058:	d802      	bhi.n	8001060 <LCD_DrawCircle+0x32>
 800105a:	78bb      	ldrb	r3, [r7, #2]
 800105c:	2b2f      	cmp	r3, #47	; 0x2f
 800105e:	d901      	bls.n	8001064 <LCD_DrawCircle+0x36>
 8001060:	2301      	movs	r3, #1
 8001062:	e09a      	b.n	800119a <LCD_DrawCircle+0x16c>

    yc = radius;
 8001064:	787b      	ldrb	r3, [r7, #1]
 8001066:	73bb      	strb	r3, [r7, #14]
    p = 3 - (radius<<1);
 8001068:	787b      	ldrb	r3, [r7, #1]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	b2db      	uxtb	r3, r3
 800106e:	f1c3 0303 	rsb	r3, r3, #3
 8001072:	b2db      	uxtb	r3, r3
 8001074:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 8001076:	e088      	b.n	800118a <LCD_DrawCircle+0x15c>
    {
    	LCD_DrawPixel(n3310, x + xc, y + yc, mode);
 8001078:	7bfa      	ldrb	r2, [r7, #15]
 800107a:	78fb      	ldrb	r3, [r7, #3]
 800107c:	4413      	add	r3, r2
 800107e:	b2d9      	uxtb	r1, r3
 8001080:	7bba      	ldrb	r2, [r7, #14]
 8001082:	78bb      	ldrb	r3, [r7, #2]
 8001084:	4413      	add	r3, r2
 8001086:	b2da      	uxtb	r2, r3
 8001088:	7e3b      	ldrb	r3, [r7, #24]
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff feaf 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x + xc, y - yc, mode);
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	78fb      	ldrb	r3, [r7, #3]
 8001094:	4413      	add	r3, r2
 8001096:	b2d9      	uxtb	r1, r3
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	78ba      	ldrb	r2, [r7, #2]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	7e3b      	ldrb	r3, [r7, #24]
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f7ff fea3 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x - xc, y + yc, mode);
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	78fa      	ldrb	r2, [r7, #3]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	b2d9      	uxtb	r1, r3
 80010b0:	7bba      	ldrb	r2, [r7, #14]
 80010b2:	78bb      	ldrb	r3, [r7, #2]
 80010b4:	4413      	add	r3, r2
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	7e3b      	ldrb	r3, [r7, #24]
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff fe97 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x - xc, y - yc, mode);
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	78fa      	ldrb	r2, [r7, #3]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	b2d9      	uxtb	r1, r3
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	78ba      	ldrb	r2, [r7, #2]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	7e3b      	ldrb	r3, [r7, #24]
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fe8b 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x + yc, y + xc, mode);
 80010d8:	7bba      	ldrb	r2, [r7, #14]
 80010da:	78fb      	ldrb	r3, [r7, #3]
 80010dc:	4413      	add	r3, r2
 80010de:	b2d9      	uxtb	r1, r3
 80010e0:	7bfa      	ldrb	r2, [r7, #15]
 80010e2:	78bb      	ldrb	r3, [r7, #2]
 80010e4:	4413      	add	r3, r2
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	7e3b      	ldrb	r3, [r7, #24]
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fe7f 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x + yc, y - xc, mode);
 80010f0:	7bba      	ldrb	r2, [r7, #14]
 80010f2:	78fb      	ldrb	r3, [r7, #3]
 80010f4:	4413      	add	r3, r2
 80010f6:	b2d9      	uxtb	r1, r3
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	78ba      	ldrb	r2, [r7, #2]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	7e3b      	ldrb	r3, [r7, #24]
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff fe73 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x - yc, y + xc, mode);
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	78fa      	ldrb	r2, [r7, #3]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	b2d9      	uxtb	r1, r3
 8001110:	7bfa      	ldrb	r2, [r7, #15]
 8001112:	78bb      	ldrb	r3, [r7, #2]
 8001114:	4413      	add	r3, r2
 8001116:	b2da      	uxtb	r2, r3
 8001118:	7e3b      	ldrb	r3, [r7, #24]
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff fe67 	bl	8000dee <LCD_DrawPixel>
    	LCD_DrawPixel(n3310, x - yc, y - xc, mode);
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	78fa      	ldrb	r2, [r7, #3]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	b2d9      	uxtb	r1, r3
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	78ba      	ldrb	r2, [r7, #2]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	b2da      	uxtb	r2, r3
 8001130:	7e3b      	ldrb	r3, [r7, #24]
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fe5b 	bl	8000dee <LCD_DrawPixel>
        if (p < 0) p += (xc++ << 2) + 6;
 8001138:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800113c:	2b00      	cmp	r3, #0
 800113e:	da0e      	bge.n	800115e <LCD_DrawCircle+0x130>
 8001140:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001144:	b2d3      	uxtb	r3, r2
 8001146:	3301      	adds	r3, #1
 8001148:	b2db      	uxtb	r3, r3
 800114a:	73fb      	strb	r3, [r7, #15]
 800114c:	4613      	mov	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	3306      	adds	r3, #6
 8001152:	b2da      	uxtb	r2, r3
 8001154:	7b7b      	ldrb	r3, [r7, #13]
 8001156:	4413      	add	r3, r2
 8001158:	b2db      	uxtb	r3, r3
 800115a:	737b      	strb	r3, [r7, #13]
 800115c:	e015      	b.n	800118a <LCD_DrawCircle+0x15c>
            else p += ((xc++ - yc--)<<2) + 10;
 800115e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001162:	b2d3      	uxtb	r3, r2
 8001164:	3301      	adds	r3, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
 800116a:	4611      	mov	r1, r2
 800116c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001170:	b2d3      	uxtb	r3, r2
 8001172:	3b01      	subs	r3, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	73bb      	strb	r3, [r7, #14]
 8001178:	4613      	mov	r3, r2
 800117a:	1acb      	subs	r3, r1, r3
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	330a      	adds	r3, #10
 8001180:	b2da      	uxtb	r2, r3
 8001182:	7b7b      	ldrb	r3, [r7, #13]
 8001184:	4413      	add	r3, r2
 8001186:	b2db      	uxtb	r3, r3
 8001188:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 800118a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800118e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001192:	429a      	cmp	r2, r3
 8001194:	f77f af70 	ble.w	8001078 <LCD_DrawCircle+0x4a>
    }

    return OK;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <LCD_DrawRect>:

// Draw Rect
uint8_t LCD_DrawRect(N3310Struct *n3310, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, LcdPixelMode mode) {
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b084      	sub	sp, #16
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	4608      	mov	r0, r1
 80011ac:	4611      	mov	r1, r2
 80011ae:	461a      	mov	r2, r3
 80011b0:	4603      	mov	r3, r0
 80011b2:	70fb      	strb	r3, [r7, #3]
 80011b4:	460b      	mov	r3, r1
 80011b6:	70bb      	strb	r3, [r7, #2]
 80011b8:	4613      	mov	r3, r2
 80011ba:	707b      	strb	r3, [r7, #1]
	uint8_t tmpIdx;

    // Return if border offsets
    if ((x1 >= LCD_X_RES) ||  (x2 >= LCD_X_RES) || (y1 >= LCD_Y_RES) || (y2 >= LCD_Y_RES))
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	2b53      	cmp	r3, #83	; 0x53
 80011c0:	d808      	bhi.n	80011d4 <LCD_DrawRect+0x32>
 80011c2:	787b      	ldrb	r3, [r7, #1]
 80011c4:	2b53      	cmp	r3, #83	; 0x53
 80011c6:	d805      	bhi.n	80011d4 <LCD_DrawRect+0x32>
 80011c8:	78bb      	ldrb	r3, [r7, #2]
 80011ca:	2b2f      	cmp	r3, #47	; 0x2f
 80011cc:	d802      	bhi.n	80011d4 <LCD_DrawRect+0x32>
 80011ce:	7e3b      	ldrb	r3, [r7, #24]
 80011d0:	2b2f      	cmp	r3, #47	; 0x2f
 80011d2:	d901      	bls.n	80011d8 <LCD_DrawRect+0x36>
        return OUT_OF_BORDER;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e034      	b.n	8001242 <LCD_DrawRect+0xa0>

    if ((x2 > x1) && (y2 > y1))
 80011d8:	787a      	ldrb	r2, [r7, #1]
 80011da:	78fb      	ldrb	r3, [r7, #3]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d92f      	bls.n	8001240 <LCD_DrawRect+0x9e>
 80011e0:	7e3a      	ldrb	r2, [r7, #24]
 80011e2:	78bb      	ldrb	r3, [r7, #2]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d92b      	bls.n	8001240 <LCD_DrawRect+0x9e>
    {
        // Draw horizontal lines
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 80011e8:	78fb      	ldrb	r3, [r7, #3]
 80011ea:	73fb      	strb	r3, [r7, #15]
 80011ec:	e00e      	b.n	800120c <LCD_DrawRect+0x6a>
        {
        	LCD_DrawPixel(n3310, tmpIdx, y1, mode);
 80011ee:	7f3b      	ldrb	r3, [r7, #28]
 80011f0:	78ba      	ldrb	r2, [r7, #2]
 80011f2:	7bf9      	ldrb	r1, [r7, #15]
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff fdfa 	bl	8000dee <LCD_DrawPixel>
        	LCD_DrawPixel(n3310, tmpIdx, y2, mode);
 80011fa:	7f3b      	ldrb	r3, [r7, #28]
 80011fc:	7e3a      	ldrb	r2, [r7, #24]
 80011fe:	7bf9      	ldrb	r1, [r7, #15]
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff fdf4 	bl	8000dee <LCD_DrawPixel>
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	3301      	adds	r3, #1
 800120a:	73fb      	strb	r3, [r7, #15]
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	787b      	ldrb	r3, [r7, #1]
 8001210:	429a      	cmp	r2, r3
 8001212:	d9ec      	bls.n	80011ee <LCD_DrawRect+0x4c>
        }

        // Draw vertical lines
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 8001214:	78bb      	ldrb	r3, [r7, #2]
 8001216:	73fb      	strb	r3, [r7, #15]
 8001218:	e00e      	b.n	8001238 <LCD_DrawRect+0x96>
        {
        	LCD_DrawPixel(n3310, x1, tmpIdx, mode);
 800121a:	7f3b      	ldrb	r3, [r7, #28]
 800121c:	7bfa      	ldrb	r2, [r7, #15]
 800121e:	78f9      	ldrb	r1, [r7, #3]
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fde4 	bl	8000dee <LCD_DrawPixel>
        	LCD_DrawPixel(n3310, x2, tmpIdx, mode);
 8001226:	7f3b      	ldrb	r3, [r7, #28]
 8001228:	7bfa      	ldrb	r2, [r7, #15]
 800122a:	7879      	ldrb	r1, [r7, #1]
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff fdde 	bl	8000dee <LCD_DrawPixel>
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	3301      	adds	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	7e3b      	ldrb	r3, [r7, #24]
 800123c:	429a      	cmp	r2, r3
 800123e:	d9ec      	bls.n	800121a <LCD_DrawRect+0x78>
        }
    }
    return OK;
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <LCD_SetTextPos>:

//------------------------

// Set cursor position (standard font size) x = 0...13, y = 0...5
uint8_t LCD_SetTextPos(N3310Struct *n3310, uint8_t x, uint8_t y) {
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	70fb      	strb	r3, [r7, #3]
 8001256:	4613      	mov	r3, r2
 8001258:	70bb      	strb	r3, [r7, #2]
    if(x > 13 || y > 5) return OUT_OF_BORDER;
 800125a:	78fb      	ldrb	r3, [r7, #3]
 800125c:	2b0d      	cmp	r3, #13
 800125e:	d802      	bhi.n	8001266 <LCD_SetTextPos+0x1c>
 8001260:	78bb      	ldrb	r3, [r7, #2]
 8001262:	2b05      	cmp	r3, #5
 8001264:	d901      	bls.n	800126a <LCD_SetTextPos+0x20>
 8001266:	2301      	movs	r3, #1
 8001268:	e00e      	b.n	8001288 <LCD_SetTextPos+0x3e>

    n3310->LcdCacheIdx = x * 6 + y * 84;
 800126a:	78fa      	ldrb	r2, [r7, #3]
 800126c:	4613      	mov	r3, r2
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	4413      	add	r3, r2
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	4619      	mov	r1, r3
 8001276:	78bb      	ldrb	r3, [r7, #2]
 8001278:	2254      	movs	r2, #84	; 0x54
 800127a:	fb02 f303 	mul.w	r3, r2, r3
 800127e:	18ca      	adds	r2, r1, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
    return OK;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LCD_Chr>:

// Print a single char into current position
uint8_t LCD_Chr(N3310Struct *n3310, uint8_t ch, LcdFontSize size) {
 8001294:	b490      	push	{r4, r7}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
 80012a0:	4613      	mov	r3, r2
 80012a2:	70bb      	strb	r3, [r7, #2]
	uint8_t i, c;
	uint8_t b1, b2;
    int  tmpIdx;

    if (n3310->LcdCacheIdx < n3310->BottomCacheMark)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da05      	bge.n	80012c0 <LCD_Chr+0x2c>
    {
        // Set bottom Cache Mark
    	n3310->BottomCacheMark = n3310->LcdCacheIdx;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    }

    if ( (ch >= 0x20) && (ch <= 0x7F) )
 80012c0:	78fb      	ldrb	r3, [r7, #3]
 80012c2:	2b1f      	cmp	r3, #31
 80012c4:	d907      	bls.n	80012d6 <LCD_Chr+0x42>
 80012c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	db03      	blt.n	80012d6 <LCD_Chr+0x42>
    {
        // offset in symbols table ASCII[0x20-0x7F]
        ch -= 32;
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	3b20      	subs	r3, #32
 80012d2:	70fb      	strb	r3, [r7, #3]
 80012d4:	e008      	b.n	80012e8 <LCD_Chr+0x54>
    }
    else if (ch >= 0xC0)
 80012d6:	78fb      	ldrb	r3, [r7, #3]
 80012d8:	2bbf      	cmp	r3, #191	; 0xbf
 80012da:	d903      	bls.n	80012e4 <LCD_Chr+0x50>
    {
        // offset in symbols table CP1251[0xC0-0xFF] (Cyrillic)
        ch -= 96;
 80012dc:	78fb      	ldrb	r3, [r7, #3]
 80012de:	3b60      	subs	r3, #96	; 0x60
 80012e0:	70fb      	strb	r3, [r7, #3]
 80012e2:	e001      	b.n	80012e8 <LCD_Chr+0x54>
    }
    else
    {
        // Ignore unknown symbols
        ch = 95;
 80012e4:	235f      	movs	r3, #95	; 0x5f
 80012e6:	70fb      	strb	r3, [r7, #3]
    }

    if (size == FONT_1X)
 80012e8:	78bb      	ldrb	r3, [r7, #2]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d120      	bne.n	8001330 <LCD_Chr+0x9c>
    {
        for (i = 0; i < 5; i++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	75fb      	strb	r3, [r7, #23]
 80012f2:	e019      	b.n	8001328 <LCD_Chr+0x94>
        {
            // Copy symbol image into cache
        	n3310->LcdCache[n3310->LcdCacheIdx++] = *( &(FontLookup[ch][i]) ) << 1;
 80012f4:	78fa      	ldrb	r2, [r7, #3]
 80012f6:	7df9      	ldrb	r1, [r7, #23]
 80012f8:	48b4      	ldr	r0, [pc, #720]	; (80015cc <LCD_Chr+0x338>)
 80012fa:	4613      	mov	r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4413      	add	r3, r2
 8001300:	4403      	add	r3, r0
 8001302:	440b      	add	r3, r1
 8001304:	781a      	ldrb	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800130c:	1c58      	adds	r0, r3, #1
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	f8c1 0228 	str.w	r0, [r1, #552]	; 0x228
 8001314:	0052      	lsls	r2, r2, #1
 8001316:	b2d1      	uxtb	r1, r2
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	4413      	add	r3, r2
 800131c:	460a      	mov	r2, r1
 800131e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        for (i = 0; i < 5; i++)
 8001322:	7dfb      	ldrb	r3, [r7, #23]
 8001324:	3301      	adds	r3, #1
 8001326:	75fb      	strb	r3, [r7, #23]
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	2b04      	cmp	r3, #4
 800132c:	d9e2      	bls.n	80012f4 <LCD_Chr+0x60>
 800132e:	e1ca      	b.n	80016c6 <LCD_Chr+0x432>
        }
    }
    else if (size == FONT_2X)
 8001330:	78bb      	ldrb	r3, [r7, #2]
 8001332:	2b01      	cmp	r3, #1
 8001334:	f040 810b 	bne.w	800154e <LCD_Chr+0x2ba>
    {
        tmpIdx = n3310->LcdCacheIdx - 84;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800133e:	3b54      	subs	r3, #84	; 0x54
 8001340:	613b      	str	r3, [r7, #16]

        if (tmpIdx < n3310->BottomCacheMark)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	429a      	cmp	r2, r3
 800134c:	da03      	bge.n	8001356 <LCD_Chr+0xc2>
        {
        	n3310->BottomCacheMark = tmpIdx;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
        }

        if (tmpIdx < 0) return OUT_OF_BORDER;
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	da01      	bge.n	8001360 <LCD_Chr+0xcc>
 800135c:	2301      	movs	r3, #1
 800135e:	e1dd      	b.n	800171c <LCD_Chr+0x488>

        // The Big numbers defined in BigNumbers array
        // Other symbols will scale
        if ((ch > 15) & (ch < 26)) {
 8001360:	78fb      	ldrb	r3, [r7, #3]
 8001362:	2b0f      	cmp	r3, #15
 8001364:	bf8c      	ite	hi
 8001366:	2301      	movhi	r3, #1
 8001368:	2300      	movls	r3, #0
 800136a:	b2da      	uxtb	r2, r3
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	2b19      	cmp	r3, #25
 8001370:	bf94      	ite	ls
 8001372:	2301      	movls	r3, #1
 8001374:	2300      	movhi	r3, #0
 8001376:	b2db      	uxtb	r3, r3
 8001378:	4013      	ands	r3, r2
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d031      	beq.n	80013e4 <LCD_Chr+0x150>
          ch -= 16;
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	3b10      	subs	r3, #16
 8001384:	70fb      	strb	r3, [r7, #3]
          for (i = 0; i < 10; i++)
 8001386:	2300      	movs	r3, #0
 8001388:	75fb      	strb	r3, [r7, #23]
 800138a:	e027      	b.n	80013dc <LCD_Chr+0x148>
          {
        	  n3310->LcdCache[tmpIdx++] = *(&(BigNumbers[ch][i]));
 800138c:	78f9      	ldrb	r1, [r7, #3]
 800138e:	7df8      	ldrb	r0, [r7, #23]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	1c53      	adds	r3, r2, #1
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4c8e      	ldr	r4, [pc, #568]	; (80015d0 <LCD_Chr+0x33c>)
 8001398:	460b      	mov	r3, r1
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	440b      	add	r3, r1
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4423      	add	r3, r4
 80013a2:	4403      	add	r3, r0
 80013a4:	7819      	ldrb	r1, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	460a      	mov	r2, r1
 80013ac:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        	  n3310->LcdCache[tmpIdx+83] = *(&(BigNumbers[ch][10+i]));
 80013b0:	78fa      	ldrb	r2, [r7, #3]
 80013b2:	7dfb      	ldrb	r3, [r7, #23]
 80013b4:	f103 000a 	add.w	r0, r3, #10
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	f103 0153 	add.w	r1, r3, #83	; 0x53
 80013be:	4c84      	ldr	r4, [pc, #528]	; (80015d0 <LCD_Chr+0x33c>)
 80013c0:	4613      	mov	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4423      	add	r3, r4
 80013ca:	4403      	add	r3, r0
 80013cc:	781a      	ldrb	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	440b      	add	r3, r1
 80013d2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
          for (i = 0; i < 10; i++)
 80013d6:	7dfb      	ldrb	r3, [r7, #23]
 80013d8:	3301      	adds	r3, #1
 80013da:	75fb      	strb	r3, [r7, #23]
 80013dc:	7dfb      	ldrb	r3, [r7, #23]
 80013de:	2b09      	cmp	r3, #9
 80013e0:	d9d4      	bls.n	800138c <LCD_Chr+0xf8>
 80013e2:	e09f      	b.n	8001524 <LCD_Chr+0x290>
          }
        }
        else{
          for (i = 0; i < 5; i++)
 80013e4:	2300      	movs	r3, #0
 80013e6:	75fb      	strb	r3, [r7, #23]
 80013e8:	e098      	b.n	800151c <LCD_Chr+0x288>
          {
              // Copy symbol image from the table to the temporart variable
              c = *(&(FontLookup[ch][i])) << 1;
 80013ea:	78fa      	ldrb	r2, [r7, #3]
 80013ec:	7df9      	ldrb	r1, [r7, #23]
 80013ee:	4877      	ldr	r0, [pc, #476]	; (80015cc <LCD_Chr+0x338>)
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	4403      	add	r3, r0
 80013f8:	440b      	add	r3, r1
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	73fb      	strb	r3, [r7, #15]
              // Scale image
              // First part
              b1 =  (c & 0x01) * 3;
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	b2db      	uxtb	r3, r3
 8001408:	461a      	mov	r2, r3
 800140a:	0052      	lsls	r2, r2, #1
 800140c:	4413      	add	r3, r2
 800140e:	73bb      	strb	r3, [r7, #14]
              b1 |= (c & 0x02) * 6;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	b2db      	uxtb	r3, r3
 8001418:	461a      	mov	r2, r3
 800141a:	0052      	lsls	r2, r2, #1
 800141c:	4413      	add	r3, r2
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	b2db      	uxtb	r3, r3
 8001422:	b25a      	sxtb	r2, r3
 8001424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001428:	4313      	orrs	r3, r2
 800142a:	b25b      	sxtb	r3, r3
 800142c:	73bb      	strb	r3, [r7, #14]
              b1 |= (c & 0x04) * 12;
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	0052      	lsls	r2, r2, #1
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	b2db      	uxtb	r3, r3
 8001440:	b25a      	sxtb	r2, r3
 8001442:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001446:	4313      	orrs	r3, r2
 8001448:	b25b      	sxtb	r3, r3
 800144a:	73bb      	strb	r3, [r7, #14]
              b1 |= (c & 0x08) * 24;
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	f003 0308 	and.w	r3, r3, #8
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	0052      	lsls	r2, r2, #1
 8001458:	4413      	add	r3, r2
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	b25a      	sxtb	r2, r3
 8001460:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001464:	4313      	orrs	r3, r2
 8001466:	b25b      	sxtb	r3, r3
 8001468:	73bb      	strb	r3, [r7, #14]

              c >>= 4;
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	091b      	lsrs	r3, r3, #4
 800146e:	73fb      	strb	r3, [r7, #15]
              // Second part
              b2 =  (c & 0x01) * 3;
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	b2db      	uxtb	r3, r3
 8001478:	461a      	mov	r2, r3
 800147a:	0052      	lsls	r2, r2, #1
 800147c:	4413      	add	r3, r2
 800147e:	737b      	strb	r3, [r7, #13]
              b2 |= (c & 0x02) * 6;
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	b2db      	uxtb	r3, r3
 8001488:	461a      	mov	r2, r3
 800148a:	0052      	lsls	r2, r2, #1
 800148c:	4413      	add	r3, r2
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	b25a      	sxtb	r2, r3
 8001494:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001498:	4313      	orrs	r3, r2
 800149a:	b25b      	sxtb	r3, r3
 800149c:	737b      	strb	r3, [r7, #13]
              b2 |= (c & 0x04) * 12;
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	b25a      	sxtb	r2, r3
 80014b2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	737b      	strb	r3, [r7, #13]
              b2 |= (c & 0x08) * 24;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	461a      	mov	r2, r3
 80014c6:	0052      	lsls	r2, r2, #1
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	b25a      	sxtb	r2, r3
 80014d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	b25b      	sxtb	r3, r3
 80014d8:	737b      	strb	r3, [r7, #13]

              // Copy to the cache
              n3310->LcdCache[tmpIdx++] = b1;
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	613a      	str	r2, [r7, #16]
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	4413      	add	r3, r2
 80014e4:	7bba      	ldrb	r2, [r7, #14]
 80014e6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
              n3310->LcdCache[tmpIdx++] = b1;
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1c5a      	adds	r2, r3, #1
 80014ee:	613a      	str	r2, [r7, #16]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	4413      	add	r3, r2
 80014f4:	7bba      	ldrb	r2, [r7, #14]
 80014f6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
              n3310->LcdCache[tmpIdx + 82] = b2;
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	3352      	adds	r3, #82	; 0x52
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	7b7a      	ldrb	r2, [r7, #13]
 8001504:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
              n3310->LcdCache[tmpIdx + 83] = b2;
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	3353      	adds	r3, #83	; 0x53
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	4413      	add	r3, r2
 8001510:	7b7a      	ldrb	r2, [r7, #13]
 8001512:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
          for (i = 0; i < 5; i++)
 8001516:	7dfb      	ldrb	r3, [r7, #23]
 8001518:	3301      	adds	r3, #1
 800151a:	75fb      	strb	r3, [r7, #23]
 800151c:	7dfb      	ldrb	r3, [r7, #23]
 800151e:	2b04      	cmp	r3, #4
 8001520:	f67f af63 	bls.w	80013ea <LCD_Chr+0x156>
          }
        }

        // Set new cursor position
        n3310->LcdCacheIdx = (n3310->LcdCacheIdx + 11) % LCD_CACHE_SIZE;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800152a:	f103 020b 	add.w	r2, r3, #11
 800152e:	4b29      	ldr	r3, [pc, #164]	; (80015d4 <LCD_Chr+0x340>)
 8001530:	fb83 1302 	smull	r1, r3, r3, r2
 8001534:	4413      	add	r3, r2
 8001536:	1219      	asrs	r1, r3, #8
 8001538:	17d3      	asrs	r3, r2, #31
 800153a:	1ac9      	subs	r1, r1, r3
 800153c:	460b      	mov	r3, r1
 800153e:	019b      	lsls	r3, r3, #6
 8001540:	1a5b      	subs	r3, r3, r1
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	1ad1      	subs	r1, r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f8c3 1228 	str.w	r1, [r3, #552]	; 0x228
 800154c:	e0bb      	b.n	80016c6 <LCD_Chr+0x432>
    }
    else if (size == FONT_4X) {
 800154e:	78bb      	ldrb	r3, [r7, #2]
 8001550:	2b02      	cmp	r3, #2
 8001552:	f040 80b8 	bne.w	80016c6 <LCD_Chr+0x432>
        tmpIdx = n3310->LcdCacheIdx - 84;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800155c:	3b54      	subs	r3, #84	; 0x54
 800155e:	613b      	str	r3, [r7, #16]

        if (tmpIdx < n3310->BottomCacheMark)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	429a      	cmp	r2, r3
 800156a:	da03      	bge.n	8001574 <LCD_Chr+0x2e0>
        {
        	n3310->BottomCacheMark = tmpIdx;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
        }

        if (tmpIdx < 0) return OUT_OF_BORDER;
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	2b00      	cmp	r3, #0
 8001578:	da01      	bge.n	800157e <LCD_Chr+0x2ea>
 800157a:	2301      	movs	r3, #1
 800157c:	e0ce      	b.n	800171c <LCD_Chr+0x488>
        
        // The LARGE numbers defined in LargeNumbers array
        // Other symbols will ignored
        // "+", "-" and "."
        if ((ch > 15) & (ch < 26)) {
 800157e:	78fb      	ldrb	r3, [r7, #3]
 8001580:	2b0f      	cmp	r3, #15
 8001582:	bf8c      	ite	hi
 8001584:	2301      	movhi	r3, #1
 8001586:	2300      	movls	r3, #0
 8001588:	b2da      	uxtb	r2, r3
 800158a:	78fb      	ldrb	r3, [r7, #3]
 800158c:	2b19      	cmp	r3, #25
 800158e:	bf94      	ite	ls
 8001590:	2301      	movls	r3, #1
 8001592:	2300      	movhi	r3, #0
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4013      	ands	r3, r2
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <LCD_Chr+0x312>
          ch -= 16;
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	3b10      	subs	r3, #16
 80015a2:	70fb      	strb	r3, [r7, #3]
 80015a4:	e01a      	b.n	80015dc <LCD_Chr+0x348>
        }
        else if (ch == 43-32) { // +
 80015a6:	78fb      	ldrb	r3, [r7, #3]
 80015a8:	2b0b      	cmp	r3, #11
 80015aa:	d102      	bne.n	80015b2 <LCD_Chr+0x31e>
          ch = 10;
 80015ac:	230a      	movs	r3, #10
 80015ae:	70fb      	strb	r3, [r7, #3]
 80015b0:	e014      	b.n	80015dc <LCD_Chr+0x348>
        }
        else if (ch == 45-32) { // -
 80015b2:	78fb      	ldrb	r3, [r7, #3]
 80015b4:	2b0d      	cmp	r3, #13
 80015b6:	d102      	bne.n	80015be <LCD_Chr+0x32a>
          ch = 11;
 80015b8:	230b      	movs	r3, #11
 80015ba:	70fb      	strb	r3, [r7, #3]
 80015bc:	e00e      	b.n	80015dc <LCD_Chr+0x348>
        }
        else if (ch == 46-32) { // .
 80015be:	78fb      	ldrb	r3, [r7, #3]
 80015c0:	2b0e      	cmp	r3, #14
 80015c2:	d109      	bne.n	80015d8 <LCD_Chr+0x344>
          ch = 12;
 80015c4:	230c      	movs	r3, #12
 80015c6:	70fb      	strb	r3, [r7, #3]
 80015c8:	e008      	b.n	80015dc <LCD_Chr+0x348>
 80015ca:	bf00      	nop
 80015cc:	08003f0c 	.word	0x08003f0c
 80015d0:	08004254 	.word	0x08004254
 80015d4:	82082083 	.word	0x82082083
        }
        else {
          ch= 255;
 80015d8:	23ff      	movs	r3, #255	; 0xff
 80015da:	70fb      	strb	r3, [r7, #3]
        }
        
        if (ch != 255) {
 80015dc:	78fb      	ldrb	r3, [r7, #3]
 80015de:	2bff      	cmp	r3, #255	; 0xff
 80015e0:	d053      	beq.n	800168a <LCD_Chr+0x3f6>
          for (i = 0; i < 20; i++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	75fb      	strb	r3, [r7, #23]
 80015e6:	e04d      	b.n	8001684 <LCD_Chr+0x3f0>
          {
        	  n3310->LcdCache[tmpIdx++] = *(&(LargeNumbers[ch][i]));
 80015e8:	78f9      	ldrb	r1, [r7, #3]
 80015ea:	7df8      	ldrb	r0, [r7, #23]
 80015ec:	693a      	ldr	r2, [r7, #16]
 80015ee:	1c53      	adds	r3, r2, #1
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	4c4d      	ldr	r4, [pc, #308]	; (8001728 <LCD_Chr+0x494>)
 80015f4:	460b      	mov	r3, r1
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	4423      	add	r3, r4
 80015fe:	4403      	add	r3, r0
 8001600:	7819      	ldrb	r1, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	460a      	mov	r2, r1
 8001608:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        	  n3310->LcdCache[tmpIdx+83] = *(&(LargeNumbers[ch][20+i]));
 800160c:	78fa      	ldrb	r2, [r7, #3]
 800160e:	7dfb      	ldrb	r3, [r7, #23]
 8001610:	f103 0014 	add.w	r0, r3, #20
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	f103 0153 	add.w	r1, r3, #83	; 0x53
 800161a:	4c43      	ldr	r4, [pc, #268]	; (8001728 <LCD_Chr+0x494>)
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	011b      	lsls	r3, r3, #4
 8001624:	4423      	add	r3, r4
 8001626:	4403      	add	r3, r0
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	440b      	add	r3, r1
 800162e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        	  n3310->LcdCache[tmpIdx+167] = *(&(LargeNumbers[ch][40+i]));
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	7dfb      	ldrb	r3, [r7, #23]
 8001636:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	f103 01a7 	add.w	r1, r3, #167	; 0xa7
 8001640:	4c39      	ldr	r4, [pc, #228]	; (8001728 <LCD_Chr+0x494>)
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	011b      	lsls	r3, r3, #4
 800164a:	4423      	add	r3, r4
 800164c:	4403      	add	r3, r0
 800164e:	781a      	ldrb	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	440b      	add	r3, r1
 8001654:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        	  n3310->LcdCache[tmpIdx+251] = *(&(LargeNumbers[ch][60+i]));
 8001658:	78fa      	ldrb	r2, [r7, #3]
 800165a:	7dfb      	ldrb	r3, [r7, #23]
 800165c:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	f103 01fb 	add.w	r1, r3, #251	; 0xfb
 8001666:	4c30      	ldr	r4, [pc, #192]	; (8001728 <LCD_Chr+0x494>)
 8001668:	4613      	mov	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	011b      	lsls	r3, r3, #4
 8001670:	4423      	add	r3, r4
 8001672:	4403      	add	r3, r0
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	440b      	add	r3, r1
 800167a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
          for (i = 0; i < 20; i++)
 800167e:	7dfb      	ldrb	r3, [r7, #23]
 8001680:	3301      	adds	r3, #1
 8001682:	75fb      	strb	r3, [r7, #23]
 8001684:	7dfb      	ldrb	r3, [r7, #23]
 8001686:	2b13      	cmp	r3, #19
 8001688:	d9ae      	bls.n	80015e8 <LCD_Chr+0x354>
          }
        }

        // Set new cursor position
        n3310->LcdCacheIdx = (n3310->LcdCacheIdx + 20) % LCD_CACHE_SIZE;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8001690:	f103 0214 	add.w	r2, r3, #20
 8001694:	4b25      	ldr	r3, [pc, #148]	; (800172c <LCD_Chr+0x498>)
 8001696:	fb83 1302 	smull	r1, r3, r3, r2
 800169a:	4413      	add	r3, r2
 800169c:	1219      	asrs	r1, r3, #8
 800169e:	17d3      	asrs	r3, r2, #31
 80016a0:	1ac9      	subs	r1, r1, r3
 80016a2:	460b      	mov	r3, r1
 80016a4:	019b      	lsls	r3, r3, #6
 80016a6:	1a5b      	subs	r3, r3, r1
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	1ad1      	subs	r1, r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f8c3 1228 	str.w	r1, [r3, #552]	; 0x228
        
        if (ch == 12) { // .
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	2b0c      	cmp	r3, #12
 80016b6:	d106      	bne.n	80016c6 <LCD_Chr+0x432>
        	n3310->LcdCacheIdx -=5;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80016be:	1f5a      	subs	r2, r3, #5
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
        }
    }

    if (n3310->LcdCacheIdx > n3310->TopCacheMark)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80016d2:	429a      	cmp	r2, r3
 80016d4:	dd05      	ble.n	80016e2 <LCD_Chr+0x44e>
    {
        // Set top Cache Mark
    	n3310->TopCacheMark = n3310->LcdCacheIdx;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
    }

    // Horizontal space between chars
    n3310->LcdCache[n3310->LcdCacheIdx] = 0x00;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	4413      	add	r3, r2
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if(n3310->LcdCacheIdx == (LCD_CACHE_SIZE - 1))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80016f8:	f240 12f7 	movw	r2, #503	; 0x1f7
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d105      	bne.n	800170c <LCD_Chr+0x478>
    {
    	n3310->LcdCacheIdx = 0;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
        return OK_WITH_WRAP;
 8001708:	2302      	movs	r3, #2
 800170a:	e007      	b.n	800171c <LCD_Chr+0x488>
    }

    n3310->LcdCacheIdx++;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
    return OK;
 800171a:	2300      	movs	r3, #0
}
 800171c:	4618      	mov	r0, r3
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bc90      	pop	{r4, r7}
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	0800431c 	.word	0x0800431c
 800172c:	82082083 	.word	0x82082083

08001730 <LCD_Print>:

// Print a string to display
uint8_t LCD_Print(N3310Struct *n3310, uint8_t dataArray[], LcdFontSize size) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	4613      	mov	r3, r2
 800173c:	71fb      	strb	r3, [r7, #7]
	uint8_t tmpIdx=0;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]
	uint8_t response;
    while( dataArray[ tmpIdx ] != '\0' )
 8001742:	e012      	b.n	800176a <LCD_Print+0x3a>
    {
        response = LCD_Chr(n3310, dataArray[ tmpIdx ], size);
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	79fa      	ldrb	r2, [r7, #7]
 800174e:	4619      	mov	r1, r3
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	f7ff fd9f 	bl	8001294 <LCD_Chr>
 8001756:	4603      	mov	r3, r0
 8001758:	75bb      	strb	r3, [r7, #22]
        if( response == OUT_OF_BORDER)
 800175a:	7dbb      	ldrb	r3, [r7, #22]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <LCD_Print+0x34>
            return OUT_OF_BORDER;
 8001760:	2301      	movs	r3, #1
 8001762:	e009      	b.n	8001778 <LCD_Print+0x48>
        tmpIdx++;
 8001764:	7dfb      	ldrb	r3, [r7, #23]
 8001766:	3301      	adds	r3, #1
 8001768:	75fb      	strb	r3, [r7, #23]
    while( dataArray[ tmpIdx ] != '\0' )
 800176a:	7dfb      	ldrb	r3, [r7, #23]
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	4413      	add	r3, r2
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1e6      	bne.n	8001744 <LCD_Print+0x14>
    }
    return OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <LCD_IvertLine>:
  }
  return OK;
}

// Invert string line
uint8_t  LCD_IvertLine(N3310Struct *n3310, uint8_t line) {
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	460b      	mov	r3, r1
 800178a:	70fb      	strb	r3, [r7, #3]
  uint8_t x;
  uint16_t addr;
  
  addr=line*LCD_X_RES;
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	b29b      	uxth	r3, r3
 8001790:	461a      	mov	r2, r3
 8001792:	0052      	lsls	r2, r2, #1
 8001794:	4413      	add	r3, r2
 8001796:	461a      	mov	r2, r3
 8001798:	00d2      	lsls	r2, r2, #3
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	81bb      	strh	r3, [r7, #12]
  for (x=0; x<LCD_X_RES; x++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	73fb      	strb	r3, [r7, #15]
 80017a4:	e012      	b.n	80017cc <LCD_IvertLine+0x4c>
	  n3310->LcdCache[addr] = ~n3310->LcdCache[addr];
 80017a6:	89bb      	ldrh	r3, [r7, #12]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80017b0:	89bb      	ldrh	r3, [r7, #12]
 80017b2:	43d2      	mvns	r2, r2
 80017b4:	b2d1      	uxtb	r1, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	460a      	mov	r2, r1
 80017bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      addr++;
 80017c0:	89bb      	ldrh	r3, [r7, #12]
 80017c2:	3301      	adds	r3, #1
 80017c4:	81bb      	strh	r3, [r7, #12]
  for (x=0; x<LCD_X_RES; x++) {
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	3301      	adds	r3, #1
 80017ca:	73fb      	strb	r3, [r7, #15]
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b53      	cmp	r3, #83	; 0x53
 80017d0:	d9e9      	bls.n	80017a6 <LCD_IvertLine+0x26>
  }
  return OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <LCD_Image>:

// Draw Image
uint8_t LCD_Image(N3310Struct *n3310, const uint8_t *imageData) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
    // Copy data to the cache
    memcpy(n3310->LcdCache, imageData, LCD_CACHE_SIZE);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3326      	adds	r3, #38	; 0x26
 80017ee:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80017f2:	6839      	ldr	r1, [r7, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f002 fa53 	bl	8003ca0 <memcpy>

    n3310->BottomCacheMark = 0;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    n3310->TopCacheMark = LCD_CACHE_SIZE - 1;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f240 12f7 	movw	r2, #503	; 0x1f7
 8001808:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
    return OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <HAL_MspInit+0x44>)
 8001820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001822:	4a0e      	ldr	r2, [pc, #56]	; (800185c <HAL_MspInit+0x44>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6613      	str	r3, [r2, #96]	; 0x60
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <HAL_MspInit+0x44>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <HAL_MspInit+0x44>)
 8001838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183a:	4a08      	ldr	r2, [pc, #32]	; (800185c <HAL_MspInit+0x44>)
 800183c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001840:	6593      	str	r3, [r2, #88]	; 0x58
 8001842:	4b06      	ldr	r3, [pc, #24]	; (800185c <HAL_MspInit+0x44>)
 8001844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800184e:	f000 fc97 	bl	8002180 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000

08001860 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b09c      	sub	sp, #112	; 0x70
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001868:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001878:	f107 0318 	add.w	r3, r7, #24
 800187c:	2244      	movs	r2, #68	; 0x44
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f002 fa1b 	bl	8003cbc <memset>
  if(huart->Instance==USART1)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a2d      	ldr	r2, [pc, #180]	; (8001940 <HAL_UART_MspInit+0xe0>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d153      	bne.n	8001938 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001890:	2301      	movs	r3, #1
 8001892:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001898:	f107 0318 	add.w	r3, r7, #24
 800189c:	4618      	mov	r0, r3
 800189e:	f001 f9ad 	bl	8002bfc <HAL_RCCEx_PeriphCLKConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018a8:	f7ff f936 	bl	8000b18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ac:	4b25      	ldr	r3, [pc, #148]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018b0:	4a24      	ldr	r2, [pc, #144]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b6:	6613      	str	r3, [r2, #96]	; 0x60
 80018b8:	4b22      	ldr	r3, [pc, #136]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c4:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c8:	4a1e      	ldr	r2, [pc, #120]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d0:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e0:	4a18      	ldr	r2, [pc, #96]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018e8:	4b16      	ldr	r3, [pc, #88]	; (8001944 <HAL_UART_MspInit+0xe4>)
 80018ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018f4:	2310      	movs	r3, #16
 80018f6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2300      	movs	r3, #0
 8001902:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001904:	2307      	movs	r3, #7
 8001906:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001908:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800190c:	4619      	mov	r1, r3
 800190e:	480e      	ldr	r0, [pc, #56]	; (8001948 <HAL_UART_MspInit+0xe8>)
 8001910:	f000 f9f8 	bl	8001d04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001918:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001926:	2307      	movs	r3, #7
 8001928:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800192e:	4619      	mov	r1, r3
 8001930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001934:	f000 f9e6 	bl	8001d04 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001938:	bf00      	nop
 800193a:	3770      	adds	r7, #112	; 0x70
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40013800 	.word	0x40013800
 8001944:	40021000 	.word	0x40021000
 8001948:	48000800 	.word	0x48000800

0800194c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001950:	e7fe      	b.n	8001950 <NMI_Handler+0x4>

08001952 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001956:	e7fe      	b.n	8001956 <HardFault_Handler+0x4>

08001958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800195c:	e7fe      	b.n	800195c <MemManage_Handler+0x4>

0800195e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001962:	e7fe      	b.n	8001962 <BusFault_Handler+0x4>

08001964 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001968:	e7fe      	b.n	8001968 <UsageFault_Handler+0x4>

0800196a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr

08001986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001998:	f000 f890 	bl	8001abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <SystemInit+0x20>)
 80019a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019aa:	4a05      	ldr	r2, [pc, #20]	; (80019c0 <SystemInit+0x20>)
 80019ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019c4:	480d      	ldr	r0, [pc, #52]	; (80019fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019c6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80019c8:	f7ff ffea 	bl	80019a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019cc:	480c      	ldr	r0, [pc, #48]	; (8001a00 <LoopForever+0x6>)
  ldr r1, =_edata
 80019ce:	490d      	ldr	r1, [pc, #52]	; (8001a04 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019d0:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <LoopForever+0xe>)
  movs r3, #0
 80019d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80019d4:	e002      	b.n	80019dc <LoopCopyDataInit>

080019d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019da:	3304      	adds	r3, #4

080019dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019e0:	d3f9      	bcc.n	80019d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019e2:	4a0a      	ldr	r2, [pc, #40]	; (8001a0c <LoopForever+0x12>)
  ldr r4, =_ebss
 80019e4:	4c0a      	ldr	r4, [pc, #40]	; (8001a10 <LoopForever+0x16>)
  movs r3, #0
 80019e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e8:	e001      	b.n	80019ee <LoopFillZerobss>

080019ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019ec:	3204      	adds	r2, #4

080019ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019f0:	d3fb      	bcc.n	80019ea <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80019f2:	f002 f931 	bl	8003c58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019f6:	f7fe fd91 	bl	800051c <main>

080019fa <LoopForever>:

LoopForever:
    b LoopForever
 80019fa:	e7fe      	b.n	80019fa <LoopForever>
  ldr   r0, =_estack
 80019fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a04:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001a08:	0800477c 	.word	0x0800477c
  ldr r2, =_sbss
 8001a0c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a10:	200000c0 	.word	0x200000c0

08001a14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a14:	e7fe      	b.n	8001a14 <ADC1_2_IRQHandler>

08001a16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a20:	2003      	movs	r0, #3
 8001a22:	f000 f93d 	bl	8001ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a26:	200f      	movs	r0, #15
 8001a28:	f000 f80e 	bl	8001a48 <HAL_InitTick>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	71fb      	strb	r3, [r7, #7]
 8001a36:	e001      	b.n	8001a3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a38:	f7ff feee 	bl	8001818 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a3c:	79fb      	ldrb	r3, [r7, #7]

}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a54:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <HAL_InitTick+0x68>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d022      	beq.n	8001aa2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_InitTick+0x6c>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <HAL_InitTick+0x68>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a68:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a70:	4618      	mov	r0, r3
 8001a72:	f000 f93a 	bl	8001cea <HAL_SYSTICK_Config>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10f      	bne.n	8001a9c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2b0f      	cmp	r3, #15
 8001a80:	d809      	bhi.n	8001a96 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a82:	2200      	movs	r2, #0
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a8a:	f000 f914 	bl	8001cb6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <HAL_InitTick+0x70>)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6013      	str	r3, [r2, #0]
 8001a94:	e007      	b.n	8001aa6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e004      	b.n	8001aa6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	e001      	b.n	8001aa6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3710      	adds	r7, #16
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20000008 	.word	0x20000008
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	20000004 	.word	0x20000004

08001abc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ac0:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <HAL_IncTick+0x1c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_IncTick+0x20>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4413      	add	r3, r2
 8001aca:	4a03      	ldr	r2, [pc, #12]	; (8001ad8 <HAL_IncTick+0x1c>)
 8001acc:	6013      	str	r3, [r2, #0]
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	200000bc 	.word	0x200000bc
 8001adc:	20000008 	.word	0x20000008

08001ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ae4:	4b03      	ldr	r3, [pc, #12]	; (8001af4 <HAL_GetTick+0x14>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	200000bc 	.word	0x200000bc

08001af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b00:	f7ff ffee 	bl	8001ae0 <HAL_GetTick>
 8001b04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b10:	d004      	beq.n	8001b1c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <HAL_Delay+0x40>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b1c:	bf00      	nop
 8001b1e:	f7ff ffdf 	bl	8001ae0 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d8f7      	bhi.n	8001b1e <HAL_Delay+0x26>
  {
  }
}
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000008 	.word	0x20000008

08001b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6e:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <__NVIC_SetPriorityGrouping+0x44>)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	60d3      	str	r3, [r2, #12]
}
 8001b74:	bf00      	nop
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <__NVIC_GetPriorityGrouping+0x18>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	0a1b      	lsrs	r3, r3, #8
 8001b8e:	f003 0307 	and.w	r3, r3, #7
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	6039      	str	r1, [r7, #0]
 8001baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	db0a      	blt.n	8001bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	490c      	ldr	r1, [pc, #48]	; (8001bec <__NVIC_SetPriority+0x4c>)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	0112      	lsls	r2, r2, #4
 8001bc0:	b2d2      	uxtb	r2, r2
 8001bc2:	440b      	add	r3, r1
 8001bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bc8:	e00a      	b.n	8001be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	4908      	ldr	r1, [pc, #32]	; (8001bf0 <__NVIC_SetPriority+0x50>)
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	3b04      	subs	r3, #4
 8001bd8:	0112      	lsls	r2, r2, #4
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	440b      	add	r3, r1
 8001bde:	761a      	strb	r2, [r3, #24]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	e000e100 	.word	0xe000e100
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b089      	sub	sp, #36	; 0x24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f1c3 0307 	rsb	r3, r3, #7
 8001c0e:	2b04      	cmp	r3, #4
 8001c10:	bf28      	it	cs
 8001c12:	2304      	movcs	r3, #4
 8001c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	2b06      	cmp	r3, #6
 8001c1c:	d902      	bls.n	8001c24 <NVIC_EncodePriority+0x30>
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	3b03      	subs	r3, #3
 8001c22:	e000      	b.n	8001c26 <NVIC_EncodePriority+0x32>
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	43da      	mvns	r2, r3
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	401a      	ands	r2, r3
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	fa01 f303 	lsl.w	r3, r1, r3
 8001c46:	43d9      	mvns	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c4c:	4313      	orrs	r3, r2
         );
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3724      	adds	r7, #36	; 0x24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
	...

08001c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c6c:	d301      	bcc.n	8001c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e00f      	b.n	8001c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c72:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <SysTick_Config+0x40>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c7a:	210f      	movs	r1, #15
 8001c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c80:	f7ff ff8e 	bl	8001ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <SysTick_Config+0x40>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8a:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <SysTick_Config+0x40>)
 8001c8c:	2207      	movs	r2, #7
 8001c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	e000e010 	.word	0xe000e010

08001ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff ff47 	bl	8001b3c <__NVIC_SetPriorityGrouping>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b086      	sub	sp, #24
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
 8001cc2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cc4:	f7ff ff5e 	bl	8001b84 <__NVIC_GetPriorityGrouping>
 8001cc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68b9      	ldr	r1, [r7, #8]
 8001cce:	6978      	ldr	r0, [r7, #20]
 8001cd0:	f7ff ff90 	bl	8001bf4 <NVIC_EncodePriority>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff ff5f 	bl	8001ba0 <__NVIC_SetPriority>
}
 8001ce2:	bf00      	nop
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b082      	sub	sp, #8
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff ffb2 	bl	8001c5c <SysTick_Config>
 8001cf8:	4603      	mov	r3, r0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b087      	sub	sp, #28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d12:	e15a      	b.n	8001fca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d20:	4013      	ands	r3, r2
 8001d22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 814c 	beq.w	8001fc4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d005      	beq.n	8001d44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d130      	bne.n	8001da6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	2203      	movs	r2, #3
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	68da      	ldr	r2, [r3, #12]
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	43db      	mvns	r3, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	091b      	lsrs	r3, r3, #4
 8001d90:	f003 0201 	and.w	r2, r3, #1
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f003 0303 	and.w	r3, r3, #3
 8001dae:	2b03      	cmp	r3, #3
 8001db0:	d017      	beq.n	8001de2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d123      	bne.n	8001e36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	08da      	lsrs	r2, r3, #3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	3208      	adds	r2, #8
 8001df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	220f      	movs	r2, #15
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	691a      	ldr	r2, [r3, #16]
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	08da      	lsrs	r2, r3, #3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3208      	adds	r2, #8
 8001e30:	6939      	ldr	r1, [r7, #16]
 8001e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	2203      	movs	r2, #3
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0203 	and.w	r2, r3, #3
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 80a6 	beq.w	8001fc4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e78:	4b5b      	ldr	r3, [pc, #364]	; (8001fe8 <HAL_GPIO_Init+0x2e4>)
 8001e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e7c:	4a5a      	ldr	r2, [pc, #360]	; (8001fe8 <HAL_GPIO_Init+0x2e4>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6613      	str	r3, [r2, #96]	; 0x60
 8001e84:	4b58      	ldr	r3, [pc, #352]	; (8001fe8 <HAL_GPIO_Init+0x2e4>)
 8001e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e90:	4a56      	ldr	r2, [pc, #344]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	089b      	lsrs	r3, r3, #2
 8001e96:	3302      	adds	r3, #2
 8001e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f003 0303 	and.w	r3, r3, #3
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	220f      	movs	r2, #15
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001eba:	d01f      	beq.n	8001efc <HAL_GPIO_Init+0x1f8>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a4c      	ldr	r2, [pc, #304]	; (8001ff0 <HAL_GPIO_Init+0x2ec>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d019      	beq.n	8001ef8 <HAL_GPIO_Init+0x1f4>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a4b      	ldr	r2, [pc, #300]	; (8001ff4 <HAL_GPIO_Init+0x2f0>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d013      	beq.n	8001ef4 <HAL_GPIO_Init+0x1f0>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a4a      	ldr	r2, [pc, #296]	; (8001ff8 <HAL_GPIO_Init+0x2f4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d00d      	beq.n	8001ef0 <HAL_GPIO_Init+0x1ec>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a49      	ldr	r2, [pc, #292]	; (8001ffc <HAL_GPIO_Init+0x2f8>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d007      	beq.n	8001eec <HAL_GPIO_Init+0x1e8>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a48      	ldr	r2, [pc, #288]	; (8002000 <HAL_GPIO_Init+0x2fc>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d101      	bne.n	8001ee8 <HAL_GPIO_Init+0x1e4>
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	e00a      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001ee8:	2306      	movs	r3, #6
 8001eea:	e008      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001eec:	2304      	movs	r3, #4
 8001eee:	e006      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e004      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	e002      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e000      	b.n	8001efe <HAL_GPIO_Init+0x1fa>
 8001efc:	2300      	movs	r3, #0
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	f002 0203 	and.w	r2, r2, #3
 8001f04:	0092      	lsls	r2, r2, #2
 8001f06:	4093      	lsls	r3, r2
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f0e:	4937      	ldr	r1, [pc, #220]	; (8001fec <HAL_GPIO_Init+0x2e8>)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	089b      	lsrs	r3, r3, #2
 8001f14:	3302      	adds	r3, #2
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f1c:	4b39      	ldr	r3, [pc, #228]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f40:	4a30      	ldr	r2, [pc, #192]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f46:	4b2f      	ldr	r3, [pc, #188]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f6a:	4a26      	ldr	r2, [pc, #152]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f94:	4a1b      	ldr	r2, [pc, #108]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f9a:	4b1a      	ldr	r3, [pc, #104]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fbe:	4a11      	ldr	r2, [pc, #68]	; (8002004 <HAL_GPIO_Init+0x300>)
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f47f ae9d 	bne.w	8001d14 <HAL_GPIO_Init+0x10>
  }
}
 8001fda:	bf00      	nop
 8001fdc:	bf00      	nop
 8001fde:	371c      	adds	r7, #28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40010000 	.word	0x40010000
 8001ff0:	48000400 	.word	0x48000400
 8001ff4:	48000800 	.word	0x48000800
 8001ff8:	48000c00 	.word	0x48000c00
 8001ffc:	48001000 	.word	0x48001000
 8002000:	48001400 	.word	0x48001400
 8002004:	40010400 	.word	0x40010400

08002008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	807b      	strh	r3, [r7, #2]
 8002014:	4613      	mov	r3, r2
 8002016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002018:	787b      	ldrb	r3, [r7, #1]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800201e:	887a      	ldrh	r2, [r7, #2]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002024:	e002      	b.n	800202c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002026:	887a      	ldrh	r2, [r7, #2]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d141      	bne.n	80020ca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002046:	4b4b      	ldr	r3, [pc, #300]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800204e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002052:	d131      	bne.n	80020b8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002054:	4b47      	ldr	r3, [pc, #284]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800205a:	4a46      	ldr	r2, [pc, #280]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800205c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002060:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002064:	4b43      	ldr	r3, [pc, #268]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800206c:	4a41      	ldr	r2, [pc, #260]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800206e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002072:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002074:	4b40      	ldr	r3, [pc, #256]	; (8002178 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2232      	movs	r2, #50	; 0x32
 800207a:	fb02 f303 	mul.w	r3, r2, r3
 800207e:	4a3f      	ldr	r2, [pc, #252]	; (800217c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002080:	fba2 2303 	umull	r2, r3, r2, r3
 8002084:	0c9b      	lsrs	r3, r3, #18
 8002086:	3301      	adds	r3, #1
 8002088:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800208a:	e002      	b.n	8002092 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3b01      	subs	r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002092:	4b38      	ldr	r3, [pc, #224]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800209a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800209e:	d102      	bne.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f2      	bne.n	800208c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020a6:	4b33      	ldr	r3, [pc, #204]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020b2:	d158      	bne.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e057      	b.n	8002168 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020b8:	4b2e      	ldr	r3, [pc, #184]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020be:	4a2d      	ldr	r2, [pc, #180]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80020c8:	e04d      	b.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d0:	d141      	bne.n	8002156 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80020d2:	4b28      	ldr	r3, [pc, #160]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020de:	d131      	bne.n	8002144 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020e0:	4b24      	ldr	r3, [pc, #144]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020e6:	4a23      	ldr	r2, [pc, #140]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f0:	4b20      	ldr	r3, [pc, #128]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020f8:	4a1e      	ldr	r2, [pc, #120]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2232      	movs	r2, #50	; 0x32
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	4a1c      	ldr	r2, [pc, #112]	; (800217c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	0c9b      	lsrs	r3, r3, #18
 8002112:	3301      	adds	r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002116:	e002      	b.n	800211e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3b01      	subs	r3, #1
 800211c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800212a:	d102      	bne.n	8002132 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f2      	bne.n	8002118 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800213e:	d112      	bne.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e011      	b.n	8002168 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002146:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800214a:	4a0a      	ldr	r2, [pc, #40]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002150:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002154:	e007      	b.n	8002166 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002160:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002164:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40007000 	.word	0x40007000
 8002178:	20000000 	.word	0x20000000
 800217c:	431bde83 	.word	0x431bde83

08002180 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4a04      	ldr	r2, [pc, #16]	; (800219c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800218a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800218e:	6093      	str	r3, [r2, #8]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40007000 	.word	0x40007000

080021a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e2fe      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d075      	beq.n	80022aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021be:	4b97      	ldr	r3, [pc, #604]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021c8:	4b94      	ldr	r3, [pc, #592]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f003 0303 	and.w	r3, r3, #3
 80021d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	2b0c      	cmp	r3, #12
 80021d6:	d102      	bne.n	80021de <HAL_RCC_OscConfig+0x3e>
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	2b03      	cmp	r3, #3
 80021dc:	d002      	beq.n	80021e4 <HAL_RCC_OscConfig+0x44>
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d10b      	bne.n	80021fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e4:	4b8d      	ldr	r3, [pc, #564]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d05b      	beq.n	80022a8 <HAL_RCC_OscConfig+0x108>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d157      	bne.n	80022a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e2d9      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002204:	d106      	bne.n	8002214 <HAL_RCC_OscConfig+0x74>
 8002206:	4b85      	ldr	r3, [pc, #532]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a84      	ldr	r2, [pc, #528]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800220c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002210:	6013      	str	r3, [r2, #0]
 8002212:	e01d      	b.n	8002250 <HAL_RCC_OscConfig+0xb0>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800221c:	d10c      	bne.n	8002238 <HAL_RCC_OscConfig+0x98>
 800221e:	4b7f      	ldr	r3, [pc, #508]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a7e      	ldr	r2, [pc, #504]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	4b7c      	ldr	r3, [pc, #496]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a7b      	ldr	r2, [pc, #492]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002234:	6013      	str	r3, [r2, #0]
 8002236:	e00b      	b.n	8002250 <HAL_RCC_OscConfig+0xb0>
 8002238:	4b78      	ldr	r3, [pc, #480]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a77      	ldr	r2, [pc, #476]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800223e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4b75      	ldr	r3, [pc, #468]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a74      	ldr	r2, [pc, #464]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800224a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800224e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d013      	beq.n	8002280 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7ff fc42 	bl	8001ae0 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7ff fc3e 	bl	8001ae0 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	; 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e29e      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002272:	4b6a      	ldr	r3, [pc, #424]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0f0      	beq.n	8002260 <HAL_RCC_OscConfig+0xc0>
 800227e:	e014      	b.n	80022aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7ff fc2e 	bl	8001ae0 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002288:	f7ff fc2a 	bl	8001ae0 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b64      	cmp	r3, #100	; 0x64
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e28a      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800229a:	4b60      	ldr	r3, [pc, #384]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1f0      	bne.n	8002288 <HAL_RCC_OscConfig+0xe8>
 80022a6:	e000      	b.n	80022aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d075      	beq.n	80023a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022b6:	4b59      	ldr	r3, [pc, #356]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022c0:	4b56      	ldr	r3, [pc, #344]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d102      	bne.n	80022d6 <HAL_RCC_OscConfig+0x136>
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d002      	beq.n	80022dc <HAL_RCC_OscConfig+0x13c>
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	2b04      	cmp	r3, #4
 80022da:	d11f      	bne.n	800231c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022dc:	4b4f      	ldr	r3, [pc, #316]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_OscConfig+0x154>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e25d      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f4:	4b49      	ldr	r3, [pc, #292]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	061b      	lsls	r3, r3, #24
 8002302:	4946      	ldr	r1, [pc, #280]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002304:	4313      	orrs	r3, r2
 8002306:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002308:	4b45      	ldr	r3, [pc, #276]	; (8002420 <HAL_RCC_OscConfig+0x280>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fb9b 	bl	8001a48 <HAL_InitTick>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d043      	beq.n	80023a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e249      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d023      	beq.n	800236c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002324:	4b3d      	ldr	r3, [pc, #244]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a3c      	ldr	r2, [pc, #240]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800232a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002330:	f7ff fbd6 	bl	8001ae0 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002338:	f7ff fbd2 	bl	8001ae0 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e232      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800234a:	4b34      	ldr	r3, [pc, #208]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0f0      	beq.n	8002338 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002356:	4b31      	ldr	r3, [pc, #196]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	061b      	lsls	r3, r3, #24
 8002364:	492d      	ldr	r1, [pc, #180]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
 800236a:	e01a      	b.n	80023a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800236c:	4b2b      	ldr	r3, [pc, #172]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a2a      	ldr	r2, [pc, #168]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002372:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002378:	f7ff fbb2 	bl	8001ae0 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002380:	f7ff fbae 	bl	8001ae0 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e20e      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002392:	4b22      	ldr	r3, [pc, #136]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x1e0>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0308 	and.w	r3, r3, #8
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d041      	beq.n	8002432 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d01c      	beq.n	80023f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023b6:	4b19      	ldr	r3, [pc, #100]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80023b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023bc:	4a17      	ldr	r2, [pc, #92]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7ff fb8b 	bl	8001ae0 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ce:	f7ff fb87 	bl	8001ae0 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1e7      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023e0:	4b0e      	ldr	r3, [pc, #56]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0ef      	beq.n	80023ce <HAL_RCC_OscConfig+0x22e>
 80023ee:	e020      	b.n	8002432 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f0:	4b0a      	ldr	r3, [pc, #40]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80023f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023f6:	4a09      	ldr	r2, [pc, #36]	; (800241c <HAL_RCC_OscConfig+0x27c>)
 80023f8:	f023 0301 	bic.w	r3, r3, #1
 80023fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002400:	f7ff fb6e 	bl	8001ae0 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002406:	e00d      	b.n	8002424 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002408:	f7ff fb6a 	bl	8001ae0 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d906      	bls.n	8002424 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e1ca      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
 800241a:	bf00      	nop
 800241c:	40021000 	.word	0x40021000
 8002420:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002424:	4b8c      	ldr	r3, [pc, #560]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1ea      	bne.n	8002408 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 80a6 	beq.w	800258c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002440:	2300      	movs	r3, #0
 8002442:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002444:	4b84      	ldr	r3, [pc, #528]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002448:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_RCC_OscConfig+0x2b4>
 8002450:	2301      	movs	r3, #1
 8002452:	e000      	b.n	8002456 <HAL_RCC_OscConfig+0x2b6>
 8002454:	2300      	movs	r3, #0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00d      	beq.n	8002476 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b7f      	ldr	r3, [pc, #508]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245e:	4a7e      	ldr	r2, [pc, #504]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002464:	6593      	str	r3, [r2, #88]	; 0x58
 8002466:	4b7c      	ldr	r3, [pc, #496]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002472:	2301      	movs	r3, #1
 8002474:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002476:	4b79      	ldr	r3, [pc, #484]	; (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247e:	2b00      	cmp	r3, #0
 8002480:	d118      	bne.n	80024b4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002482:	4b76      	ldr	r3, [pc, #472]	; (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a75      	ldr	r2, [pc, #468]	; (800265c <HAL_RCC_OscConfig+0x4bc>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800248c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248e:	f7ff fb27 	bl	8001ae0 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002496:	f7ff fb23 	bl	8001ae0 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e183      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024a8:	4b6c      	ldr	r3, [pc, #432]	; (800265c <HAL_RCC_OscConfig+0x4bc>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d108      	bne.n	80024ce <HAL_RCC_OscConfig+0x32e>
 80024bc:	4b66      	ldr	r3, [pc, #408]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024c2:	4a65      	ldr	r2, [pc, #404]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024cc:	e024      	b.n	8002518 <HAL_RCC_OscConfig+0x378>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b05      	cmp	r3, #5
 80024d4:	d110      	bne.n	80024f8 <HAL_RCC_OscConfig+0x358>
 80024d6:	4b60      	ldr	r3, [pc, #384]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024dc:	4a5e      	ldr	r2, [pc, #376]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024e6:	4b5c      	ldr	r3, [pc, #368]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ec:	4a5a      	ldr	r2, [pc, #360]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024f6:	e00f      	b.n	8002518 <HAL_RCC_OscConfig+0x378>
 80024f8:	4b57      	ldr	r3, [pc, #348]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80024fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024fe:	4a56      	ldr	r2, [pc, #344]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002500:	f023 0301 	bic.w	r3, r3, #1
 8002504:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002508:	4b53      	ldr	r3, [pc, #332]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800250a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800250e:	4a52      	ldr	r2, [pc, #328]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002510:	f023 0304 	bic.w	r3, r3, #4
 8002514:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d016      	beq.n	800254e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002520:	f7ff fade 	bl	8001ae0 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002526:	e00a      	b.n	800253e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002528:	f7ff fada 	bl	8001ae0 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	f241 3288 	movw	r2, #5000	; 0x1388
 8002536:	4293      	cmp	r3, r2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e138      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800253e:	4b46      	ldr	r3, [pc, #280]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ed      	beq.n	8002528 <HAL_RCC_OscConfig+0x388>
 800254c:	e015      	b.n	800257a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254e:	f7ff fac7 	bl	8001ae0 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7ff fac3 	bl	8001ae0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	; 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e121      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800256c:	4b3a      	ldr	r3, [pc, #232]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1ed      	bne.n	8002556 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800257a:	7ffb      	ldrb	r3, [r7, #31]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d105      	bne.n	800258c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002580:	4b35      	ldr	r3, [pc, #212]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002584:	4a34      	ldr	r2, [pc, #208]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002586:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800258a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d03c      	beq.n	8002612 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01c      	beq.n	80025da <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025a0:	4b2d      	ldr	r3, [pc, #180]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025a6:	4a2c      	ldr	r2, [pc, #176]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b0:	f7ff fa96 	bl	8001ae0 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025b8:	f7ff fa92 	bl	8001ae0 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e0f2      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ca:	4b23      	ldr	r3, [pc, #140]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0ef      	beq.n	80025b8 <HAL_RCC_OscConfig+0x418>
 80025d8:	e01b      	b.n	8002612 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025da:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025e0:	4a1d      	ldr	r2, [pc, #116]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 80025e2:	f023 0301 	bic.w	r3, r3, #1
 80025e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ea:	f7ff fa79 	bl	8001ae0 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025f2:	f7ff fa75 	bl	8001ae0 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e0d5      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002606:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1ef      	bne.n	80025f2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 80c9 	beq.w	80027ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800261c:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 030c 	and.w	r3, r3, #12
 8002624:	2b0c      	cmp	r3, #12
 8002626:	f000 8083 	beq.w	8002730 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d15e      	bne.n	80026f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002632:	4b09      	ldr	r3, [pc, #36]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a08      	ldr	r2, [pc, #32]	; (8002658 <HAL_RCC_OscConfig+0x4b8>)
 8002638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800263c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7ff fa4f 	bl	8001ae0 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	e00c      	b.n	8002660 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7ff fa4b 	bl	8001ae0 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d905      	bls.n	8002660 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e0ab      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
 8002658:	40021000 	.word	0x40021000
 800265c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002660:	4b55      	ldr	r3, [pc, #340]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1ec      	bne.n	8002646 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800266c:	4b52      	ldr	r3, [pc, #328]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 800266e:	68da      	ldr	r2, [r3, #12]
 8002670:	4b52      	ldr	r3, [pc, #328]	; (80027bc <HAL_RCC_OscConfig+0x61c>)
 8002672:	4013      	ands	r3, r2
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6a11      	ldr	r1, [r2, #32]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800267c:	3a01      	subs	r2, #1
 800267e:	0112      	lsls	r2, r2, #4
 8002680:	4311      	orrs	r1, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002686:	0212      	lsls	r2, r2, #8
 8002688:	4311      	orrs	r1, r2
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800268e:	0852      	lsrs	r2, r2, #1
 8002690:	3a01      	subs	r2, #1
 8002692:	0552      	lsls	r2, r2, #21
 8002694:	4311      	orrs	r1, r2
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800269a:	0852      	lsrs	r2, r2, #1
 800269c:	3a01      	subs	r2, #1
 800269e:	0652      	lsls	r2, r2, #25
 80026a0:	4311      	orrs	r1, r2
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80026a6:	06d2      	lsls	r2, r2, #27
 80026a8:	430a      	orrs	r2, r1
 80026aa:	4943      	ldr	r1, [pc, #268]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b0:	4b41      	ldr	r3, [pc, #260]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a40      	ldr	r2, [pc, #256]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026bc:	4b3e      	ldr	r3, [pc, #248]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	4a3d      	ldr	r2, [pc, #244]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff fa0a 	bl	8001ae0 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d0:	f7ff fa06 	bl	8001ae0 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e066      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026e2:	4b35      	ldr	r3, [pc, #212]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x530>
 80026ee:	e05e      	b.n	80027ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a30      	ldr	r2, [pc, #192]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 80026f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7ff f9f0 	bl	8001ae0 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002704:	f7ff f9ec 	bl	8001ae0 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e04c      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002716:	4b28      	ldr	r3, [pc, #160]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002722:	4b25      	ldr	r3, [pc, #148]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	4924      	ldr	r1, [pc, #144]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 8002728:	4b25      	ldr	r3, [pc, #148]	; (80027c0 <HAL_RCC_OscConfig+0x620>)
 800272a:	4013      	ands	r3, r2
 800272c:	60cb      	str	r3, [r1, #12]
 800272e:	e03e      	b.n	80027ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69db      	ldr	r3, [r3, #28]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d101      	bne.n	800273c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e039      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800273c:	4b1e      	ldr	r3, [pc, #120]	; (80027b8 <HAL_RCC_OscConfig+0x618>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	429a      	cmp	r2, r3
 800274e:	d12c      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	3b01      	subs	r3, #1
 800275c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	429a      	cmp	r2, r3
 8002760:	d123      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800276e:	429a      	cmp	r2, r3
 8002770:	d11b      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d113      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	085b      	lsrs	r3, r3, #1
 800278e:	3b01      	subs	r3, #1
 8002790:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002792:	429a      	cmp	r2, r3
 8002794:	d109      	bne.n	80027aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a0:	085b      	lsrs	r3, r3, #1
 80027a2:	3b01      	subs	r3, #1
 80027a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d001      	beq.n	80027ae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3720      	adds	r7, #32
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40021000 	.word	0x40021000
 80027bc:	019f800c 	.word	0x019f800c
 80027c0:	feeefffc 	.word	0xfeeefffc

080027c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e11e      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027dc:	4b91      	ldr	r3, [pc, #580]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d910      	bls.n	800280c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ea:	4b8e      	ldr	r3, [pc, #568]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 020f 	bic.w	r2, r3, #15
 80027f2:	498c      	ldr	r1, [pc, #560]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b8a      	ldr	r3, [pc, #552]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e106      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d073      	beq.n	8002900 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b03      	cmp	r3, #3
 800281e:	d129      	bne.n	8002874 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002820:	4b81      	ldr	r3, [pc, #516]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e0f4      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002830:	f000 f99e 	bl	8002b70 <RCC_GetSysClockFreqFromPLLSource>
 8002834:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4a7c      	ldr	r2, [pc, #496]	; (8002a2c <HAL_RCC_ClockConfig+0x268>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d93f      	bls.n	80028be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800283e:	4b7a      	ldr	r3, [pc, #488]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d009      	beq.n	800285e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002852:	2b00      	cmp	r3, #0
 8002854:	d033      	beq.n	80028be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800285a:	2b00      	cmp	r3, #0
 800285c:	d12f      	bne.n	80028be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800285e:	4b72      	ldr	r3, [pc, #456]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002866:	4a70      	ldr	r2, [pc, #448]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800286c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800286e:	2380      	movs	r3, #128	; 0x80
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e024      	b.n	80028be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2b02      	cmp	r3, #2
 800287a:	d107      	bne.n	800288c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800287c:	4b6a      	ldr	r3, [pc, #424]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d109      	bne.n	800289c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0c6      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288c:	4b66      	ldr	r3, [pc, #408]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0be      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800289c:	f000 f8ce 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <HAL_RCC_ClockConfig+0x268>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d909      	bls.n	80028be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028aa:	4b5f      	ldr	r3, [pc, #380]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028b2:	4a5d      	ldr	r2, [pc, #372]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028be:	4b5a      	ldr	r3, [pc, #360]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f023 0203 	bic.w	r2, r3, #3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4957      	ldr	r1, [pc, #348]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028d0:	f7ff f906 	bl	8001ae0 <HAL_GetTick>
 80028d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d6:	e00a      	b.n	80028ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d8:	f7ff f902 	bl	8001ae0 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e095      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ee:	4b4e      	ldr	r3, [pc, #312]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 020c 	and.w	r2, r3, #12
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d1eb      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d023      	beq.n	8002954 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002918:	4b43      	ldr	r3, [pc, #268]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	4a42      	ldr	r2, [pc, #264]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800291e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002922:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0308 	and.w	r3, r3, #8
 800292c:	2b00      	cmp	r3, #0
 800292e:	d007      	beq.n	8002940 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002930:	4b3d      	ldr	r3, [pc, #244]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002938:	4a3b      	ldr	r2, [pc, #236]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800293a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800293e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002940:	4b39      	ldr	r3, [pc, #228]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4936      	ldr	r1, [pc, #216]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800294e:	4313      	orrs	r3, r2
 8002950:	608b      	str	r3, [r1, #8]
 8002952:	e008      	b.n	8002966 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	2b80      	cmp	r3, #128	; 0x80
 8002958:	d105      	bne.n	8002966 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800295a:	4b33      	ldr	r3, [pc, #204]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	4a32      	ldr	r2, [pc, #200]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 8002960:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002964:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002966:	4b2f      	ldr	r3, [pc, #188]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 030f 	and.w	r3, r3, #15
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d21d      	bcs.n	80029b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002974:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f023 020f 	bic.w	r2, r3, #15
 800297c:	4929      	ldr	r1, [pc, #164]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	4313      	orrs	r3, r2
 8002982:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002984:	f7ff f8ac 	bl	8001ae0 <HAL_GetTick>
 8002988:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298a:	e00a      	b.n	80029a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298c:	f7ff f8a8 	bl	8001ae0 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	f241 3288 	movw	r2, #5000	; 0x1388
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e03b      	b.n	8002a1a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_RCC_ClockConfig+0x260>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d1ed      	bne.n	800298c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029bc:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4917      	ldr	r1, [pc, #92]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029da:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	490f      	ldr	r1, [pc, #60]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029ee:	f000 f825 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80029f2:	4602      	mov	r2, r0
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <HAL_RCC_ClockConfig+0x264>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	091b      	lsrs	r3, r3, #4
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	490c      	ldr	r1, [pc, #48]	; (8002a30 <HAL_RCC_ClockConfig+0x26c>)
 8002a00:	5ccb      	ldrb	r3, [r1, r3]
 8002a02:	f003 031f 	and.w	r3, r3, #31
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	; (8002a34 <HAL_RCC_ClockConfig+0x270>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a0e:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <HAL_RCC_ClockConfig+0x274>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff f818 	bl	8001a48 <HAL_InitTick>
 8002a18:	4603      	mov	r3, r0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40022000 	.word	0x40022000
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	04c4b400 	.word	0x04c4b400
 8002a30:	0800472c 	.word	0x0800472c
 8002a34:	20000000 	.word	0x20000000
 8002a38:	20000004 	.word	0x20000004

08002a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b087      	sub	sp, #28
 8002a40:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a42:	4b2c      	ldr	r3, [pc, #176]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d102      	bne.n	8002a54 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a4e:	4b2a      	ldr	r3, [pc, #168]	; (8002af8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	e047      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a54:	4b27      	ldr	r3, [pc, #156]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 030c 	and.w	r3, r3, #12
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	d102      	bne.n	8002a66 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a60:	4b26      	ldr	r3, [pc, #152]	; (8002afc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	e03e      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002a66:	4b23      	ldr	r3, [pc, #140]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d136      	bne.n	8002ae0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a72:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a7c:	4b1d      	ldr	r3, [pc, #116]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	3301      	adds	r3, #1
 8002a88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d10c      	bne.n	8002aaa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a90:	4a1a      	ldr	r2, [pc, #104]	; (8002afc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a98:	4a16      	ldr	r2, [pc, #88]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a9a:	68d2      	ldr	r2, [r2, #12]
 8002a9c:	0a12      	lsrs	r2, r2, #8
 8002a9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aa2:	fb02 f303 	mul.w	r3, r2, r3
 8002aa6:	617b      	str	r3, [r7, #20]
      break;
 8002aa8:	e00c      	b.n	8002ac4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aaa:	4a13      	ldr	r2, [pc, #76]	; (8002af8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab2:	4a10      	ldr	r2, [pc, #64]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab4:	68d2      	ldr	r2, [r2, #12]
 8002ab6:	0a12      	lsrs	r2, r2, #8
 8002ab8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002abc:	fb02 f303 	mul.w	r3, r2, r3
 8002ac0:	617b      	str	r3, [r7, #20]
      break;
 8002ac2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	0e5b      	lsrs	r3, r3, #25
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	e001      	b.n	8002ae4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ae4:	693b      	ldr	r3, [r7, #16]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40021000 	.word	0x40021000
 8002af8:	00f42400 	.word	0x00f42400
 8002afc:	007a1200 	.word	0x007a1200

08002b00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b04:	4b03      	ldr	r3, [pc, #12]	; (8002b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b06:	681b      	ldr	r3, [r3, #0]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	20000000 	.word	0x20000000

08002b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b1c:	f7ff fff0 	bl	8002b00 <HAL_RCC_GetHCLKFreq>
 8002b20:	4602      	mov	r2, r0
 8002b22:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	4904      	ldr	r1, [pc, #16]	; (8002b40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b2e:	5ccb      	ldrb	r3, [r1, r3]
 8002b30:	f003 031f 	and.w	r3, r3, #31
 8002b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	0800473c 	.word	0x0800473c

08002b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b48:	f7ff ffda 	bl	8002b00 <HAL_RCC_GetHCLKFreq>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	0adb      	lsrs	r3, r3, #11
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	4904      	ldr	r1, [pc, #16]	; (8002b6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b5a:	5ccb      	ldrb	r3, [r1, r3]
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	0800473c 	.word	0x0800473c

08002b70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b087      	sub	sp, #28
 8002b74:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b76:	4b1e      	ldr	r3, [pc, #120]	; (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b80:	4b1b      	ldr	r3, [pc, #108]	; (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	f003 030f 	and.w	r3, r3, #15
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d10c      	bne.n	8002bae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b94:	4a17      	ldr	r2, [pc, #92]	; (8002bf4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9c:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b9e:	68d2      	ldr	r2, [r2, #12]
 8002ba0:	0a12      	lsrs	r2, r2, #8
 8002ba2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ba6:	fb02 f303 	mul.w	r3, r2, r3
 8002baa:	617b      	str	r3, [r7, #20]
    break;
 8002bac:	e00c      	b.n	8002bc8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bae:	4a12      	ldr	r2, [pc, #72]	; (8002bf8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb6:	4a0e      	ldr	r2, [pc, #56]	; (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bb8:	68d2      	ldr	r2, [r2, #12]
 8002bba:	0a12      	lsrs	r2, r2, #8
 8002bbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	617b      	str	r3, [r7, #20]
    break;
 8002bc6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0e5b      	lsrs	r3, r3, #25
 8002bce:	f003 0303 	and.w	r3, r3, #3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002be2:	687b      	ldr	r3, [r7, #4]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	007a1200 	.word	0x007a1200
 8002bf8:	00f42400 	.word	0x00f42400

08002bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c04:	2300      	movs	r3, #0
 8002c06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c08:	2300      	movs	r3, #0
 8002c0a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 8098 	beq.w	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c1e:	4b43      	ldr	r3, [pc, #268]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10d      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c2a:	4b40      	ldr	r3, [pc, #256]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2e:	4a3f      	ldr	r2, [pc, #252]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c34:	6593      	str	r3, [r2, #88]	; 0x58
 8002c36:	4b3d      	ldr	r3, [pc, #244]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c42:	2301      	movs	r3, #1
 8002c44:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c46:	4b3a      	ldr	r3, [pc, #232]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a39      	ldr	r2, [pc, #228]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c52:	f7fe ff45 	bl	8001ae0 <HAL_GetTick>
 8002c56:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c58:	e009      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5a:	f7fe ff41 	bl	8001ae0 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d902      	bls.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	74fb      	strb	r3, [r7, #19]
        break;
 8002c6c:	e005      	b.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c6e:	4b30      	ldr	r3, [pc, #192]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0ef      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d159      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c80:	4b2a      	ldr	r3, [pc, #168]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c8a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01e      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d019      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c9c:	4b23      	ldr	r3, [pc, #140]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ca8:	4b20      	ldr	r3, [pc, #128]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cae:	4a1f      	ldr	r2, [pc, #124]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cb8:	4b1c      	ldr	r3, [pc, #112]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbe:	4a1b      	ldr	r2, [pc, #108]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cc8:	4a18      	ldr	r2, [pc, #96]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d016      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cda:	f7fe ff01 	bl	8001ae0 <HAL_GetTick>
 8002cde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ce0:	e00b      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce2:	f7fe fefd 	bl	8001ae0 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d902      	bls.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	74fb      	strb	r3, [r7, #19]
            break;
 8002cf8:	e006      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfa:	4b0c      	ldr	r3, [pc, #48]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d0ec      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d0e:	4b07      	ldr	r3, [pc, #28]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	4903      	ldr	r1, [pc, #12]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d24:	e008      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d26:	7cfb      	ldrb	r3, [r7, #19]
 8002d28:	74bb      	strb	r3, [r7, #18]
 8002d2a:	e005      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d34:	7cfb      	ldrb	r3, [r7, #19]
 8002d36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d38:	7c7b      	ldrb	r3, [r7, #17]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d105      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d3e:	4ba6      	ldr	r3, [pc, #664]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d42:	4aa5      	ldr	r2, [pc, #660]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d56:	4ba0      	ldr	r3, [pc, #640]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d5c:	f023 0203 	bic.w	r2, r3, #3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	499c      	ldr	r1, [pc, #624]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d78:	4b97      	ldr	r3, [pc, #604]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7e:	f023 020c 	bic.w	r2, r3, #12
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	4994      	ldr	r1, [pc, #592]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0304 	and.w	r3, r3, #4
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d9a:	4b8f      	ldr	r3, [pc, #572]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	498b      	ldr	r1, [pc, #556]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dbc:	4b86      	ldr	r3, [pc, #536]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	4983      	ldr	r1, [pc, #524]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0320 	and.w	r3, r3, #32
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002dde:	4b7e      	ldr	r3, [pc, #504]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	497a      	ldr	r1, [pc, #488]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e00:	4b75      	ldr	r3, [pc, #468]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e06:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	4972      	ldr	r1, [pc, #456]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00a      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e22:	4b6d      	ldr	r3, [pc, #436]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	4969      	ldr	r1, [pc, #420]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00a      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e44:	4b64      	ldr	r3, [pc, #400]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4961      	ldr	r1, [pc, #388]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e66:	4b5c      	ldr	r3, [pc, #368]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	4958      	ldr	r1, [pc, #352]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d015      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e88:	4b53      	ldr	r3, [pc, #332]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e96:	4950      	ldr	r1, [pc, #320]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ea6:	d105      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ea8:	4b4b      	ldr	r3, [pc, #300]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4a4a      	ldr	r2, [pc, #296]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eb2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d015      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ec0:	4b45      	ldr	r3, [pc, #276]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ece:	4942      	ldr	r1, [pc, #264]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ede:	d105      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ee0:	4b3d      	ldr	r3, [pc, #244]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	4a3c      	ldr	r2, [pc, #240]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eea:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d015      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002ef8:	4b37      	ldr	r3, [pc, #220]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	4934      	ldr	r1, [pc, #208]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f16:	d105      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f18:	4b2f      	ldr	r3, [pc, #188]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	4a2e      	ldr	r2, [pc, #184]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f22:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d015      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f30:	4b29      	ldr	r3, [pc, #164]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f3e:	4926      	ldr	r1, [pc, #152]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f4e:	d105      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f50:	4b21      	ldr	r3, [pc, #132]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f5a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d015      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f68:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f76:	4918      	ldr	r1, [pc, #96]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f86:	d105      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f88:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	4a12      	ldr	r2, [pc, #72]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f92:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d015      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002fa0:	4b0d      	ldr	r3, [pc, #52]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fae:	490a      	ldr	r1, [pc, #40]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fbe:	d105      	bne.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	4a04      	ldr	r2, [pc, #16]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002fcc:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40021000 	.word	0x40021000

08002fdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e042      	b.n	8003074 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d106      	bne.n	8003006 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7fe fc2d 	bl	8001860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2224      	movs	r2, #36	; 0x24
 800300a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0201 	bic.w	r2, r2, #1
 800301c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 faf4 	bl	8003614 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f825 	bl	800307c <UART_SetConfig>
 8003032:	4603      	mov	r3, r0
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e01b      	b.n	8003074 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800304a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800305a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0201 	orr.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 fb73 	bl	8003758 <UART_CheckIdleState>
 8003072:	4603      	mov	r3, r0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800307c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003080:	b08c      	sub	sp, #48	; 0x30
 8003082:	af00      	add	r7, sp, #0
 8003084:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003086:	2300      	movs	r3, #0
 8003088:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	431a      	orrs	r2, r3
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	431a      	orrs	r2, r3
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4bab      	ldr	r3, [pc, #684]	; (8003358 <UART_SetConfig+0x2dc>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4aa0      	ldr	r2, [pc, #640]	; (800335c <UART_SetConfig+0x2e0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d004      	beq.n	80030e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030e4:	4313      	orrs	r3, r2
 80030e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80030f2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030fc:	430b      	orrs	r3, r1
 80030fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003106:	f023 010f 	bic.w	r1, r3, #15
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a91      	ldr	r2, [pc, #580]	; (8003360 <UART_SetConfig+0x2e4>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d125      	bne.n	800316c <UART_SetConfig+0xf0>
 8003120:	4b90      	ldr	r3, [pc, #576]	; (8003364 <UART_SetConfig+0x2e8>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b03      	cmp	r3, #3
 800312c:	d81a      	bhi.n	8003164 <UART_SetConfig+0xe8>
 800312e:	a201      	add	r2, pc, #4	; (adr r2, 8003134 <UART_SetConfig+0xb8>)
 8003130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003134:	08003145 	.word	0x08003145
 8003138:	08003155 	.word	0x08003155
 800313c:	0800314d 	.word	0x0800314d
 8003140:	0800315d 	.word	0x0800315d
 8003144:	2301      	movs	r3, #1
 8003146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800314a:	e0d6      	b.n	80032fa <UART_SetConfig+0x27e>
 800314c:	2302      	movs	r3, #2
 800314e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003152:	e0d2      	b.n	80032fa <UART_SetConfig+0x27e>
 8003154:	2304      	movs	r3, #4
 8003156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800315a:	e0ce      	b.n	80032fa <UART_SetConfig+0x27e>
 800315c:	2308      	movs	r3, #8
 800315e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003162:	e0ca      	b.n	80032fa <UART_SetConfig+0x27e>
 8003164:	2310      	movs	r3, #16
 8003166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800316a:	e0c6      	b.n	80032fa <UART_SetConfig+0x27e>
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a7d      	ldr	r2, [pc, #500]	; (8003368 <UART_SetConfig+0x2ec>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d138      	bne.n	80031e8 <UART_SetConfig+0x16c>
 8003176:	4b7b      	ldr	r3, [pc, #492]	; (8003364 <UART_SetConfig+0x2e8>)
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317c:	f003 030c 	and.w	r3, r3, #12
 8003180:	2b0c      	cmp	r3, #12
 8003182:	d82d      	bhi.n	80031e0 <UART_SetConfig+0x164>
 8003184:	a201      	add	r2, pc, #4	; (adr r2, 800318c <UART_SetConfig+0x110>)
 8003186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318a:	bf00      	nop
 800318c:	080031c1 	.word	0x080031c1
 8003190:	080031e1 	.word	0x080031e1
 8003194:	080031e1 	.word	0x080031e1
 8003198:	080031e1 	.word	0x080031e1
 800319c:	080031d1 	.word	0x080031d1
 80031a0:	080031e1 	.word	0x080031e1
 80031a4:	080031e1 	.word	0x080031e1
 80031a8:	080031e1 	.word	0x080031e1
 80031ac:	080031c9 	.word	0x080031c9
 80031b0:	080031e1 	.word	0x080031e1
 80031b4:	080031e1 	.word	0x080031e1
 80031b8:	080031e1 	.word	0x080031e1
 80031bc:	080031d9 	.word	0x080031d9
 80031c0:	2300      	movs	r3, #0
 80031c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031c6:	e098      	b.n	80032fa <UART_SetConfig+0x27e>
 80031c8:	2302      	movs	r3, #2
 80031ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031ce:	e094      	b.n	80032fa <UART_SetConfig+0x27e>
 80031d0:	2304      	movs	r3, #4
 80031d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031d6:	e090      	b.n	80032fa <UART_SetConfig+0x27e>
 80031d8:	2308      	movs	r3, #8
 80031da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031de:	e08c      	b.n	80032fa <UART_SetConfig+0x27e>
 80031e0:	2310      	movs	r3, #16
 80031e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80031e6:	e088      	b.n	80032fa <UART_SetConfig+0x27e>
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a5f      	ldr	r2, [pc, #380]	; (800336c <UART_SetConfig+0x2f0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d125      	bne.n	800323e <UART_SetConfig+0x1c2>
 80031f2:	4b5c      	ldr	r3, [pc, #368]	; (8003364 <UART_SetConfig+0x2e8>)
 80031f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031fc:	2b30      	cmp	r3, #48	; 0x30
 80031fe:	d016      	beq.n	800322e <UART_SetConfig+0x1b2>
 8003200:	2b30      	cmp	r3, #48	; 0x30
 8003202:	d818      	bhi.n	8003236 <UART_SetConfig+0x1ba>
 8003204:	2b20      	cmp	r3, #32
 8003206:	d00a      	beq.n	800321e <UART_SetConfig+0x1a2>
 8003208:	2b20      	cmp	r3, #32
 800320a:	d814      	bhi.n	8003236 <UART_SetConfig+0x1ba>
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <UART_SetConfig+0x19a>
 8003210:	2b10      	cmp	r3, #16
 8003212:	d008      	beq.n	8003226 <UART_SetConfig+0x1aa>
 8003214:	e00f      	b.n	8003236 <UART_SetConfig+0x1ba>
 8003216:	2300      	movs	r3, #0
 8003218:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800321c:	e06d      	b.n	80032fa <UART_SetConfig+0x27e>
 800321e:	2302      	movs	r3, #2
 8003220:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003224:	e069      	b.n	80032fa <UART_SetConfig+0x27e>
 8003226:	2304      	movs	r3, #4
 8003228:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800322c:	e065      	b.n	80032fa <UART_SetConfig+0x27e>
 800322e:	2308      	movs	r3, #8
 8003230:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003234:	e061      	b.n	80032fa <UART_SetConfig+0x27e>
 8003236:	2310      	movs	r3, #16
 8003238:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800323c:	e05d      	b.n	80032fa <UART_SetConfig+0x27e>
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a4b      	ldr	r2, [pc, #300]	; (8003370 <UART_SetConfig+0x2f4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d125      	bne.n	8003294 <UART_SetConfig+0x218>
 8003248:	4b46      	ldr	r3, [pc, #280]	; (8003364 <UART_SetConfig+0x2e8>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003252:	2bc0      	cmp	r3, #192	; 0xc0
 8003254:	d016      	beq.n	8003284 <UART_SetConfig+0x208>
 8003256:	2bc0      	cmp	r3, #192	; 0xc0
 8003258:	d818      	bhi.n	800328c <UART_SetConfig+0x210>
 800325a:	2b80      	cmp	r3, #128	; 0x80
 800325c:	d00a      	beq.n	8003274 <UART_SetConfig+0x1f8>
 800325e:	2b80      	cmp	r3, #128	; 0x80
 8003260:	d814      	bhi.n	800328c <UART_SetConfig+0x210>
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <UART_SetConfig+0x1f0>
 8003266:	2b40      	cmp	r3, #64	; 0x40
 8003268:	d008      	beq.n	800327c <UART_SetConfig+0x200>
 800326a:	e00f      	b.n	800328c <UART_SetConfig+0x210>
 800326c:	2300      	movs	r3, #0
 800326e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003272:	e042      	b.n	80032fa <UART_SetConfig+0x27e>
 8003274:	2302      	movs	r3, #2
 8003276:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800327a:	e03e      	b.n	80032fa <UART_SetConfig+0x27e>
 800327c:	2304      	movs	r3, #4
 800327e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003282:	e03a      	b.n	80032fa <UART_SetConfig+0x27e>
 8003284:	2308      	movs	r3, #8
 8003286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800328a:	e036      	b.n	80032fa <UART_SetConfig+0x27e>
 800328c:	2310      	movs	r3, #16
 800328e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003292:	e032      	b.n	80032fa <UART_SetConfig+0x27e>
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a30      	ldr	r2, [pc, #192]	; (800335c <UART_SetConfig+0x2e0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d12a      	bne.n	80032f4 <UART_SetConfig+0x278>
 800329e:	4b31      	ldr	r3, [pc, #196]	; (8003364 <UART_SetConfig+0x2e8>)
 80032a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032ac:	d01a      	beq.n	80032e4 <UART_SetConfig+0x268>
 80032ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032b2:	d81b      	bhi.n	80032ec <UART_SetConfig+0x270>
 80032b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032b8:	d00c      	beq.n	80032d4 <UART_SetConfig+0x258>
 80032ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032be:	d815      	bhi.n	80032ec <UART_SetConfig+0x270>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <UART_SetConfig+0x250>
 80032c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c8:	d008      	beq.n	80032dc <UART_SetConfig+0x260>
 80032ca:	e00f      	b.n	80032ec <UART_SetConfig+0x270>
 80032cc:	2300      	movs	r3, #0
 80032ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032d2:	e012      	b.n	80032fa <UART_SetConfig+0x27e>
 80032d4:	2302      	movs	r3, #2
 80032d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032da:	e00e      	b.n	80032fa <UART_SetConfig+0x27e>
 80032dc:	2304      	movs	r3, #4
 80032de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032e2:	e00a      	b.n	80032fa <UART_SetConfig+0x27e>
 80032e4:	2308      	movs	r3, #8
 80032e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032ea:	e006      	b.n	80032fa <UART_SetConfig+0x27e>
 80032ec:	2310      	movs	r3, #16
 80032ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80032f2:	e002      	b.n	80032fa <UART_SetConfig+0x27e>
 80032f4:	2310      	movs	r3, #16
 80032f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a17      	ldr	r2, [pc, #92]	; (800335c <UART_SetConfig+0x2e0>)
 8003300:	4293      	cmp	r3, r2
 8003302:	f040 80a8 	bne.w	8003456 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003306:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800330a:	2b08      	cmp	r3, #8
 800330c:	d834      	bhi.n	8003378 <UART_SetConfig+0x2fc>
 800330e:	a201      	add	r2, pc, #4	; (adr r2, 8003314 <UART_SetConfig+0x298>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003339 	.word	0x08003339
 8003318:	08003379 	.word	0x08003379
 800331c:	08003341 	.word	0x08003341
 8003320:	08003379 	.word	0x08003379
 8003324:	08003347 	.word	0x08003347
 8003328:	08003379 	.word	0x08003379
 800332c:	08003379 	.word	0x08003379
 8003330:	08003379 	.word	0x08003379
 8003334:	0800334f 	.word	0x0800334f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003338:	f7ff fbee 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 800333c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800333e:	e021      	b.n	8003384 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003340:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <UART_SetConfig+0x2f8>)
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003344:	e01e      	b.n	8003384 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003346:	f7ff fb79 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 800334a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800334c:	e01a      	b.n	8003384 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800334e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003354:	e016      	b.n	8003384 <UART_SetConfig+0x308>
 8003356:	bf00      	nop
 8003358:	cfff69f3 	.word	0xcfff69f3
 800335c:	40008000 	.word	0x40008000
 8003360:	40013800 	.word	0x40013800
 8003364:	40021000 	.word	0x40021000
 8003368:	40004400 	.word	0x40004400
 800336c:	40004800 	.word	0x40004800
 8003370:	40004c00 	.word	0x40004c00
 8003374:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003378:	2300      	movs	r3, #0
 800337a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003382:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 812a 	beq.w	80035e0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	4a9e      	ldr	r2, [pc, #632]	; (800360c <UART_SetConfig+0x590>)
 8003392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003396:	461a      	mov	r2, r3
 8003398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339a:	fbb3 f3f2 	udiv	r3, r3, r2
 800339e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d305      	bcc.n	80033bc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d903      	bls.n	80033c4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80033c2:	e10d      	b.n	80035e0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	2200      	movs	r2, #0
 80033c8:	60bb      	str	r3, [r7, #8]
 80033ca:	60fa      	str	r2, [r7, #12]
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	4a8e      	ldr	r2, [pc, #568]	; (800360c <UART_SetConfig+0x590>)
 80033d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2200      	movs	r2, #0
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80033e6:	f7fc ff17 	bl	8000218 <__aeabi_uldivmod>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4610      	mov	r0, r2
 80033f0:	4619      	mov	r1, r3
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	020b      	lsls	r3, r1, #8
 80033fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003400:	0202      	lsls	r2, r0, #8
 8003402:	6979      	ldr	r1, [r7, #20]
 8003404:	6849      	ldr	r1, [r1, #4]
 8003406:	0849      	lsrs	r1, r1, #1
 8003408:	2000      	movs	r0, #0
 800340a:	460c      	mov	r4, r1
 800340c:	4605      	mov	r5, r0
 800340e:	eb12 0804 	adds.w	r8, r2, r4
 8003412:	eb43 0905 	adc.w	r9, r3, r5
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	469a      	mov	sl, r3
 800341e:	4693      	mov	fp, r2
 8003420:	4652      	mov	r2, sl
 8003422:	465b      	mov	r3, fp
 8003424:	4640      	mov	r0, r8
 8003426:	4649      	mov	r1, r9
 8003428:	f7fc fef6 	bl	8000218 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4613      	mov	r3, r2
 8003432:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800343a:	d308      	bcc.n	800344e <UART_SetConfig+0x3d2>
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003442:	d204      	bcs.n	800344e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6a3a      	ldr	r2, [r7, #32]
 800344a:	60da      	str	r2, [r3, #12]
 800344c:	e0c8      	b.n	80035e0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003454:	e0c4      	b.n	80035e0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800345e:	d167      	bne.n	8003530 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003460:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003464:	2b08      	cmp	r3, #8
 8003466:	d828      	bhi.n	80034ba <UART_SetConfig+0x43e>
 8003468:	a201      	add	r2, pc, #4	; (adr r2, 8003470 <UART_SetConfig+0x3f4>)
 800346a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346e:	bf00      	nop
 8003470:	08003495 	.word	0x08003495
 8003474:	0800349d 	.word	0x0800349d
 8003478:	080034a5 	.word	0x080034a5
 800347c:	080034bb 	.word	0x080034bb
 8003480:	080034ab 	.word	0x080034ab
 8003484:	080034bb 	.word	0x080034bb
 8003488:	080034bb 	.word	0x080034bb
 800348c:	080034bb 	.word	0x080034bb
 8003490:	080034b3 	.word	0x080034b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003494:	f7ff fb40 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 8003498:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800349a:	e014      	b.n	80034c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800349c:	f7ff fb52 	bl	8002b44 <HAL_RCC_GetPCLK2Freq>
 80034a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034a2:	e010      	b.n	80034c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034a4:	4b5a      	ldr	r3, [pc, #360]	; (8003610 <UART_SetConfig+0x594>)
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80034a8:	e00d      	b.n	80034c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034aa:	f7ff fac7 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 80034ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80034b0:	e009      	b.n	80034c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80034b8:	e005      	b.n	80034c6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80034c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8089 	beq.w	80035e0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	4a4e      	ldr	r2, [pc, #312]	; (800360c <UART_SetConfig+0x590>)
 80034d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80034d8:	461a      	mov	r2, r3
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80034e0:	005a      	lsls	r2, r3, #1
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	085b      	lsrs	r3, r3, #1
 80034e8:	441a      	add	r2, r3
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	2b0f      	cmp	r3, #15
 80034f8:	d916      	bls.n	8003528 <UART_SetConfig+0x4ac>
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003500:	d212      	bcs.n	8003528 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	b29b      	uxth	r3, r3
 8003506:	f023 030f 	bic.w	r3, r3, #15
 800350a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800350c:	6a3b      	ldr	r3, [r7, #32]
 800350e:	085b      	lsrs	r3, r3, #1
 8003510:	b29b      	uxth	r3, r3
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	b29a      	uxth	r2, r3
 8003518:	8bfb      	ldrh	r3, [r7, #30]
 800351a:	4313      	orrs	r3, r2
 800351c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	8bfa      	ldrh	r2, [r7, #30]
 8003524:	60da      	str	r2, [r3, #12]
 8003526:	e05b      	b.n	80035e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800352e:	e057      	b.n	80035e0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003530:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003534:	2b08      	cmp	r3, #8
 8003536:	d828      	bhi.n	800358a <UART_SetConfig+0x50e>
 8003538:	a201      	add	r2, pc, #4	; (adr r2, 8003540 <UART_SetConfig+0x4c4>)
 800353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353e:	bf00      	nop
 8003540:	08003565 	.word	0x08003565
 8003544:	0800356d 	.word	0x0800356d
 8003548:	08003575 	.word	0x08003575
 800354c:	0800358b 	.word	0x0800358b
 8003550:	0800357b 	.word	0x0800357b
 8003554:	0800358b 	.word	0x0800358b
 8003558:	0800358b 	.word	0x0800358b
 800355c:	0800358b 	.word	0x0800358b
 8003560:	08003583 	.word	0x08003583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003564:	f7ff fad8 	bl	8002b18 <HAL_RCC_GetPCLK1Freq>
 8003568:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800356a:	e014      	b.n	8003596 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800356c:	f7ff faea 	bl	8002b44 <HAL_RCC_GetPCLK2Freq>
 8003570:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003572:	e010      	b.n	8003596 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003574:	4b26      	ldr	r3, [pc, #152]	; (8003610 <UART_SetConfig+0x594>)
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003578:	e00d      	b.n	8003596 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800357a:	f7ff fa5f 	bl	8002a3c <HAL_RCC_GetSysClockFreq>
 800357e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003580:	e009      	b.n	8003596 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003586:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003588:	e005      	b.n	8003596 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003594:	bf00      	nop
    }

    if (pclk != 0U)
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	2b00      	cmp	r3, #0
 800359a:	d021      	beq.n	80035e0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	4a1a      	ldr	r2, [pc, #104]	; (800360c <UART_SetConfig+0x590>)
 80035a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035a6:	461a      	mov	r2, r3
 80035a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	085b      	lsrs	r3, r3, #1
 80035b4:	441a      	add	r2, r3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035c0:	6a3b      	ldr	r3, [r7, #32]
 80035c2:	2b0f      	cmp	r3, #15
 80035c4:	d909      	bls.n	80035da <UART_SetConfig+0x55e>
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035cc:	d205      	bcs.n	80035da <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035ce:	6a3b      	ldr	r3, [r7, #32]
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	60da      	str	r2, [r3, #12]
 80035d8:	e002      	b.n	80035e0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	2200      	movs	r2, #0
 80035f4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2200      	movs	r2, #0
 80035fa:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80035fc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003600:	4618      	mov	r0, r3
 8003602:	3730      	adds	r7, #48	; 0x30
 8003604:	46bd      	mov	sp, r7
 8003606:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800360a:	bf00      	nop
 800360c:	08004744 	.word	0x08004744
 8003610:	00f42400 	.word	0x00f42400

08003614 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00a      	beq.n	800363e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	f003 0320 	and.w	r3, r3, #32
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d01a      	beq.n	800372a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003712:	d10a      	bne.n	800372a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	605a      	str	r2, [r3, #4]
  }
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b098      	sub	sp, #96	; 0x60
 800375c:	af02      	add	r7, sp, #8
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003768:	f7fe f9ba 	bl	8001ae0 <HAL_GetTick>
 800376c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0308 	and.w	r3, r3, #8
 8003778:	2b08      	cmp	r3, #8
 800377a:	d12f      	bne.n	80037dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800377c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003784:	2200      	movs	r2, #0
 8003786:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f88e 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d022      	beq.n	80037dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800379e:	e853 3f00 	ldrex	r3, [r3]
 80037a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037aa:	653b      	str	r3, [r7, #80]	; 0x50
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	461a      	mov	r2, r3
 80037b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037b4:	647b      	str	r3, [r7, #68]	; 0x44
 80037b6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037bc:	e841 2300 	strex	r3, r2, [r1]
 80037c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1e6      	bne.n	8003796 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e063      	b.n	80038a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d149      	bne.n	800387e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037f2:	2200      	movs	r2, #0
 80037f4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f857 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d03c      	beq.n	800387e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	623b      	str	r3, [r7, #32]
   return(result);
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003818:	64fb      	str	r3, [r7, #76]	; 0x4c
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003822:	633b      	str	r3, [r7, #48]	; 0x30
 8003824:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003826:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800382a:	e841 2300 	strex	r3, r2, [r1]
 800382e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1e6      	bne.n	8003804 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	3308      	adds	r3, #8
 800383c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	e853 3f00 	ldrex	r3, [r3]
 8003844:	60fb      	str	r3, [r7, #12]
   return(result);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f023 0301 	bic.w	r3, r3, #1
 800384c:	64bb      	str	r3, [r7, #72]	; 0x48
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3308      	adds	r3, #8
 8003854:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003856:	61fa      	str	r2, [r7, #28]
 8003858:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385a:	69b9      	ldr	r1, [r7, #24]
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	e841 2300 	strex	r3, r2, [r1]
 8003862:	617b      	str	r3, [r7, #20]
   return(result);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1e5      	bne.n	8003836 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2220      	movs	r2, #32
 800386e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e012      	b.n	80038a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3758      	adds	r7, #88	; 0x58
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	4613      	mov	r3, r2
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038bc:	e04f      	b.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038c4:	d04b      	beq.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c6:	f7fe f90b 	bl	8001ae0 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d302      	bcc.n	80038dc <UART_WaitOnFlagUntilTimeout+0x30>
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e04e      	b.n	800397e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d037      	beq.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	2b80      	cmp	r3, #128	; 0x80
 80038f2:	d034      	beq.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	2b40      	cmp	r3, #64	; 0x40
 80038f8:	d031      	beq.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b08      	cmp	r3, #8
 8003906:	d110      	bne.n	800392a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2208      	movs	r2, #8
 800390e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f838 	bl	8003986 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2208      	movs	r2, #8
 800391a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e029      	b.n	800397e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003938:	d111      	bne.n	800395e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003942:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 f81e 	bl	8003986 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2220      	movs	r2, #32
 800394e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e00f      	b.n	800397e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	69da      	ldr	r2, [r3, #28]
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	4013      	ands	r3, r2
 8003968:	68ba      	ldr	r2, [r7, #8]
 800396a:	429a      	cmp	r2, r3
 800396c:	bf0c      	ite	eq
 800396e:	2301      	moveq	r3, #1
 8003970:	2300      	movne	r3, #0
 8003972:	b2db      	uxtb	r3, r3
 8003974:	461a      	mov	r2, r3
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	429a      	cmp	r2, r3
 800397a:	d0a0      	beq.n	80038be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003986:	b480      	push	{r7}
 8003988:	b095      	sub	sp, #84	; 0x54
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800399c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80039a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039ac:	643b      	str	r3, [r7, #64]	; 0x40
 80039ae:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80039b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1e6      	bne.n	800398e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3308      	adds	r3, #8
 80039c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c8:	6a3b      	ldr	r3, [r7, #32]
 80039ca:	e853 3f00 	ldrex	r3, [r3]
 80039ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	64bb      	str	r3, [r7, #72]	; 0x48
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3308      	adds	r3, #8
 80039e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039ec:	e841 2300 	strex	r3, r2, [r1]
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e3      	bne.n	80039c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d118      	bne.n	8003a32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	e853 3f00 	ldrex	r3, [r3]
 8003a0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	f023 0310 	bic.w	r3, r3, #16
 8003a14:	647b      	str	r3, [r7, #68]	; 0x44
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a1e:	61bb      	str	r3, [r7, #24]
 8003a20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a22:	6979      	ldr	r1, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	e841 2300 	strex	r3, r2, [r1]
 8003a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1e6      	bne.n	8003a00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003a46:	bf00      	nop
 8003a48:	3754      	adds	r7, #84	; 0x54
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b085      	sub	sp, #20
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_UARTEx_DisableFifoMode+0x16>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e027      	b.n	8003ab8 <HAL_UARTEx_DisableFifoMode+0x66>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2224      	movs	r2, #36	; 0x24
 8003a74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f022 0201 	bic.w	r2, r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003a96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e02d      	b.n	8003b38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	; 0x24
 8003ae8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0201 	bic.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 f84f 	bl	8003bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d101      	bne.n	8003b58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003b54:	2302      	movs	r3, #2
 8003b56:	e02d      	b.n	8003bb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2224      	movs	r2, #36	; 0x24
 8003b64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0201 	bic.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f811 	bl	8003bbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d108      	bne.n	8003bde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003bdc:	e031      	b.n	8003c42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003bde:	2308      	movs	r3, #8
 8003be0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003be2:	2308      	movs	r3, #8
 8003be4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	0e5b      	lsrs	r3, r3, #25
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	0f5b      	lsrs	r3, r3, #29
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c06:	7bbb      	ldrb	r3, [r7, #14]
 8003c08:	7b3a      	ldrb	r2, [r7, #12]
 8003c0a:	4911      	ldr	r1, [pc, #68]	; (8003c50 <UARTEx_SetNbDataToProcess+0x94>)
 8003c0c:	5c8a      	ldrb	r2, [r1, r2]
 8003c0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003c12:	7b3a      	ldrb	r2, [r7, #12]
 8003c14:	490f      	ldr	r1, [pc, #60]	; (8003c54 <UARTEx_SetNbDataToProcess+0x98>)
 8003c16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c18:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	7b7a      	ldrb	r2, [r7, #13]
 8003c28:	4909      	ldr	r1, [pc, #36]	; (8003c50 <UARTEx_SetNbDataToProcess+0x94>)
 8003c2a:	5c8a      	ldrb	r2, [r1, r2]
 8003c2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003c30:	7b7a      	ldrb	r2, [r7, #13]
 8003c32:	4908      	ldr	r1, [pc, #32]	; (8003c54 <UARTEx_SetNbDataToProcess+0x98>)
 8003c34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c36:	fb93 f3f2 	sdiv	r3, r3, r2
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	0800475c 	.word	0x0800475c
 8003c54:	08004764 	.word	0x08004764

08003c58 <__libc_init_array>:
 8003c58:	b570      	push	{r4, r5, r6, lr}
 8003c5a:	4d0d      	ldr	r5, [pc, #52]	; (8003c90 <__libc_init_array+0x38>)
 8003c5c:	4c0d      	ldr	r4, [pc, #52]	; (8003c94 <__libc_init_array+0x3c>)
 8003c5e:	1b64      	subs	r4, r4, r5
 8003c60:	10a4      	asrs	r4, r4, #2
 8003c62:	2600      	movs	r6, #0
 8003c64:	42a6      	cmp	r6, r4
 8003c66:	d109      	bne.n	8003c7c <__libc_init_array+0x24>
 8003c68:	4d0b      	ldr	r5, [pc, #44]	; (8003c98 <__libc_init_array+0x40>)
 8003c6a:	4c0c      	ldr	r4, [pc, #48]	; (8003c9c <__libc_init_array+0x44>)
 8003c6c:	f000 f82e 	bl	8003ccc <_init>
 8003c70:	1b64      	subs	r4, r4, r5
 8003c72:	10a4      	asrs	r4, r4, #2
 8003c74:	2600      	movs	r6, #0
 8003c76:	42a6      	cmp	r6, r4
 8003c78:	d105      	bne.n	8003c86 <__libc_init_array+0x2e>
 8003c7a:	bd70      	pop	{r4, r5, r6, pc}
 8003c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c80:	4798      	blx	r3
 8003c82:	3601      	adds	r6, #1
 8003c84:	e7ee      	b.n	8003c64 <__libc_init_array+0xc>
 8003c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c8a:	4798      	blx	r3
 8003c8c:	3601      	adds	r6, #1
 8003c8e:	e7f2      	b.n	8003c76 <__libc_init_array+0x1e>
 8003c90:	08004774 	.word	0x08004774
 8003c94:	08004774 	.word	0x08004774
 8003c98:	08004774 	.word	0x08004774
 8003c9c:	08004778 	.word	0x08004778

08003ca0 <memcpy>:
 8003ca0:	440a      	add	r2, r1
 8003ca2:	4291      	cmp	r1, r2
 8003ca4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003ca8:	d100      	bne.n	8003cac <memcpy+0xc>
 8003caa:	4770      	bx	lr
 8003cac:	b510      	push	{r4, lr}
 8003cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cb6:	4291      	cmp	r1, r2
 8003cb8:	d1f9      	bne.n	8003cae <memcpy+0xe>
 8003cba:	bd10      	pop	{r4, pc}

08003cbc <memset>:
 8003cbc:	4402      	add	r2, r0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d100      	bne.n	8003cc6 <memset+0xa>
 8003cc4:	4770      	bx	lr
 8003cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8003cca:	e7f9      	b.n	8003cc0 <memset+0x4>

08003ccc <_init>:
 8003ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cce:	bf00      	nop
 8003cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cd2:	bc08      	pop	{r3}
 8003cd4:	469e      	mov	lr, r3
 8003cd6:	4770      	bx	lr

08003cd8 <_fini>:
 8003cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cda:	bf00      	nop
 8003cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cde:	bc08      	pop	{r3}
 8003ce0:	469e      	mov	lr, r3
 8003ce2:	4770      	bx	lr
