
PomiarPoziomuCieczy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08006010  08006010  00016010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006200  08006200  00030008  2**0
                  CONTENTS
  4 .ARM          00000008  08006200  08006200  00016200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006208  08006208  00030008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006208  08006208  00016208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800620c  0800620c  0001620c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  08006210  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001694  200000c0  080062d0  000200c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001754  080062d0  00021754  2**0
                  ALLOC
 11 .ram2         00000008  10000000  10000000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 00000030  00000000  00000000  00030008  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030038  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015639  00000000  00000000  0003007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002f5b  00000000  00000000  000456b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012c0  00000000  00000000  00048610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e87  00000000  00000000  000498d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000285e4  00000000  00000000  0004a757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000176d3  00000000  00000000  00072d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f940c  00000000  00000000  0008a40e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005384  00000000  00000000  0018381c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00188ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ff8 	.word	0x08005ff8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	08005ff8 	.word	0x08005ff8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	f107 030c 	add.w	r3, r7, #12
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000592:	4b30      	ldr	r3, [pc, #192]	; (8000654 <MX_GPIO_Init+0xd8>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	4a2f      	ldr	r2, [pc, #188]	; (8000654 <MX_GPIO_Init+0xd8>)
 8000598:	f043 0304 	orr.w	r3, r3, #4
 800059c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800059e:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	f003 0304 	and.w	r3, r3, #4
 80005a6:	60bb      	str	r3, [r7, #8]
 80005a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	4a29      	ldr	r2, [pc, #164]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005b6:	4b27      	ldr	r3, [pc, #156]	; (8000654 <MX_GPIO_Init+0xd8>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2120      	movs	r1, #32
 80005c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ca:	f001 faf9 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRANSISTOR_Pin|MEAS_TRIG_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80005d4:	4820      	ldr	r0, [pc, #128]	; (8000658 <MX_GPIO_Init+0xdc>)
 80005d6:	f001 faf3 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80005da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e0:	2300      	movs	r3, #0
 80005e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	4619      	mov	r1, r3
 80005ee:	481a      	ldr	r0, [pc, #104]	; (8000658 <MX_GPIO_Init+0xdc>)
 80005f0:	f001 f830 	bl	8001654 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80005f4:	2320      	movs	r3, #32
 80005f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	2301      	movs	r3, #1
 80005fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000600:	2300      	movs	r3, #0
 8000602:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	4619      	mov	r1, r3
 800060a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800060e:	f001 f821 	bl	8001654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TRANSISTOR_Pin|MEAS_TRIG_Pin;
 8000612:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000616:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000618:	2301      	movs	r3, #1
 800061a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000620:	2300      	movs	r3, #0
 8000622:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	4619      	mov	r1, r3
 800062a:	480b      	ldr	r0, [pc, #44]	; (8000658 <MX_GPIO_Init+0xdc>)
 800062c:	f001 f812 	bl	8001654 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEAS_ECHO_Pin;
 8000630:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000634:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800063a:	2302      	movs	r3, #2
 800063c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MEAS_ECHO_GPIO_Port, &GPIO_InitStruct);
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	4619      	mov	r1, r3
 8000644:	4804      	ldr	r0, [pc, #16]	; (8000658 <MX_GPIO_Init+0xdc>)
 8000646:	f001 f805 	bl	8001654 <HAL_GPIO_Init>

}
 800064a:	bf00      	nop
 800064c:	3720      	adds	r7, #32
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000
 8000658:	48000800 	.word	0x48000800

0800065c <MEAS_meas_cm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t MEAS_meas_cm()
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MEAS_TRIG_GPIO_Port, MEAS_TRIG_Pin, GPIO_PIN_SET);
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000668:	4821      	ldr	r0, [pc, #132]	; (80006f0 <MEAS_meas_cm+0x94>)
 800066a:	f001 faa9 	bl	8001bc0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim6);
 800066e:	4821      	ldr	r0, [pc, #132]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000670:	f003 f8b0 	bl	80037d4 <HAL_TIM_Base_Start>
	while(htim6.Instance->CNT < 10){} //MEAS_TRIG_Pin is HIGH for 10 us
 8000674:	bf00      	nop
 8000676:	4b1f      	ldr	r3, [pc, #124]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800067c:	2b09      	cmp	r3, #9
 800067e:	d9fa      	bls.n	8000676 <MEAS_meas_cm+0x1a>
	HAL_TIM_Base_Stop(&htim6);
 8000680:	481c      	ldr	r0, [pc, #112]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000682:	f003 f90f 	bl	80038a4 <HAL_TIM_Base_Stop>
	htim6.Instance->CNT = 0;
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <MEAS_meas_cm+0x98>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2200      	movs	r2, #0
 800068c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(MEAS_TRIG_GPIO_Port, MEAS_TRIG_Pin, GPIO_PIN_RESET); //MEAS_TRIG_Pin is LOW
 800068e:	2200      	movs	r2, #0
 8000690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000694:	4816      	ldr	r0, [pc, #88]	; (80006f0 <MEAS_meas_cm+0x94>)
 8000696:	f001 fa93 	bl	8001bc0 <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(MEAS_ECHO_GPIO_Port, MEAS_ECHO_Pin) == GPIO_PIN_RESET){} //Wait for ECHO_pin LOW
 800069a:	bf00      	nop
 800069c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a0:	4813      	ldr	r0, [pc, #76]	; (80006f0 <MEAS_meas_cm+0x94>)
 80006a2:	f001 fa75 	bl	8001b90 <HAL_GPIO_ReadPin>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d0f7      	beq.n	800069c <MEAS_meas_cm+0x40>
	HAL_TIM_Base_Start(&htim6);
 80006ac:	4811      	ldr	r0, [pc, #68]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006ae:	f003 f891 	bl	80037d4 <HAL_TIM_Base_Start>
	while(HAL_GPIO_ReadPin(MEAS_ECHO_GPIO_Port, MEAS_ECHO_Pin) == GPIO_PIN_SET){} //Wait for ECHO_pin is HIGH
 80006b2:	bf00      	nop
 80006b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006b8:	480d      	ldr	r0, [pc, #52]	; (80006f0 <MEAS_meas_cm+0x94>)
 80006ba:	f001 fa69 	bl	8001b90 <HAL_GPIO_ReadPin>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d0f7      	beq.n	80006b4 <MEAS_meas_cm+0x58>
	uint16_t measTime_us = htim6.Instance->CNT; //get time value
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006ca:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Stop(&htim6);
 80006cc:	4809      	ldr	r0, [pc, #36]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006ce:	f003 f8e9 	bl	80038a4 <HAL_TIM_Base_Stop>
	htim6.Instance->CNT = 0;
 80006d2:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <MEAS_meas_cm+0x98>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t distance_cm = measTime_us / 58; //count distance
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	4a06      	ldr	r2, [pc, #24]	; (80006f8 <MEAS_meas_cm+0x9c>)
 80006de:	fba2 2303 	umull	r2, r3, r2, r3
 80006e2:	095b      	lsrs	r3, r3, #5
 80006e4:	80bb      	strh	r3, [r7, #4]
	return distance_cm;
 80006e6:	88bb      	ldrh	r3, [r7, #4]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	48000800 	.word	0x48000800
 80006f4:	200014ac 	.word	0x200014ac
 80006f8:	8d3dcb09 	.word	0x8d3dcb09

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b0ba      	sub	sp, #232	; 0xe8
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  GPIO_BufStruct.Mode = GPIO_MODE_INPUT;
 8000702:	4bcc      	ldr	r3, [pc, #816]	; (8000a34 <main+0x338>)
 8000704:	2200      	movs	r2, #0
 8000706:	605a      	str	r2, [r3, #4]
  GPIO_BufStruct.Pull = GPIO_PULLDOWN;
 8000708:	4bca      	ldr	r3, [pc, #808]	; (8000a34 <main+0x338>)
 800070a:	2202      	movs	r2, #2
 800070c:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070e:	f000 fd46 	bl	800119e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000712:	f000 f9bb 	bl	8000a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000716:	f7ff ff31 	bl	800057c <MX_GPIO_Init>
  MX_TIM6_Init();
 800071a:	f000 fb83 	bl	8000e24 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800071e:	f000 fc07 	bl	8000f30 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000722:	f000 fbd5 	bl	8000ed0 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000726:	f000 fa61 	bl	8000bec <MX_RTC_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t resToSent;
  MIN_DISTANCE_FROM_PROBE_CM = 20;
 800072a:	4bc3      	ldr	r3, [pc, #780]	; (8000a38 <main+0x33c>)
 800072c:	2214      	movs	r2, #20
 800072e:	801a      	strh	r2, [r3, #0]
  MAX_DISTANCE_FROM_PROBE_CM = 300;
 8000730:	4bc2      	ldr	r3, [pc, #776]	; (8000a3c <main+0x340>)
 8000732:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000736:	801a      	strh	r2, [r3, #0]
  PWR->CR3 |= PWR_CR3_RRS;
 8000738:	4bc1      	ldr	r3, [pc, #772]	; (8000a40 <main+0x344>)
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	4ac0      	ldr	r2, [pc, #768]	; (8000a40 <main+0x344>)
 800073e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000742:	6093      	str	r3, [r2, #8]
  uint8_t buttonPressed;
  HAL_Delay(1000);
 8000744:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000748:	f000 fd9e 	bl	8001288 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, &LoRaBufRX, 1);
 800074c:	2201      	movs	r2, #1
 800074e:	49bd      	ldr	r1, [pc, #756]	; (8000a44 <main+0x348>)
 8000750:	48bd      	ldr	r0, [pc, #756]	; (8000a48 <main+0x34c>)
 8000752:	f003 fb65 	bl	8003e20 <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart1, (uint8_t*)"A", 1); LORA_LOWPOWER_EXTR_OFF[]
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)LORA_LOWPOWER_EXTR_OFF, sizeof(LORA_LOWPOWER_EXTR_OFF));
 8000756:	2219      	movs	r2, #25
 8000758:	49bc      	ldr	r1, [pc, #752]	; (8000a4c <main+0x350>)
 800075a:	48bb      	ldr	r0, [pc, #748]	; (8000a48 <main+0x34c>)
 800075c:	f003 fb02 	bl	8003d64 <HAL_UART_Transmit_IT>
  HAL_Delay(500);
 8000760:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000764:	f000 fd90 	bl	8001288 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)LORA_TEST_START, strlen(LORA_TEST_START));
 8000768:	48b9      	ldr	r0, [pc, #740]	; (8000a50 <main+0x354>)
 800076a:	f7ff fd31 	bl	80001d0 <strlen>
 800076e:	4603      	mov	r3, r0
 8000770:	b29b      	uxth	r3, r3
 8000772:	461a      	mov	r2, r3
 8000774:	49b6      	ldr	r1, [pc, #728]	; (8000a50 <main+0x354>)
 8000776:	48b4      	ldr	r0, [pc, #720]	; (8000a48 <main+0x34c>)
 8000778:	f003 faf4 	bl	8003d64 <HAL_UART_Transmit_IT>
  HAL_Delay(500);
 800077c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000780:	f000 fd82 	bl	8001288 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)"AT+MODE=TEST\r\n", 14);
 8000784:	220e      	movs	r2, #14
 8000786:	49b3      	ldr	r1, [pc, #716]	; (8000a54 <main+0x358>)
 8000788:	48af      	ldr	r0, [pc, #700]	; (8000a48 <main+0x34c>)
 800078a:	f003 faeb 	bl	8003d64 <HAL_UART_Transmit_IT>
  HAL_Delay(500);
 800078e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000792:	f000 fd79 	bl	8001288 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)"AT+TEST=?\r\n", 11);
 8000796:	220b      	movs	r2, #11
 8000798:	49af      	ldr	r1, [pc, #700]	; (8000a58 <main+0x35c>)
 800079a:	48ab      	ldr	r0, [pc, #684]	; (8000a48 <main+0x34c>)
 800079c:	f003 fae2 	bl	8003d64 <HAL_UART_Transmit_IT>
  HAL_Delay(500);
 80007a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007a4:	f000 fd70 	bl	8001288 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart1, LORA_TEST_Conf, strlen(LORA_TEST_Conf));
 80007a8:	48ac      	ldr	r0, [pc, #688]	; (8000a5c <main+0x360>)
 80007aa:	f7ff fd11 	bl	80001d0 <strlen>
 80007ae:	4603      	mov	r3, r0
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	461a      	mov	r2, r3
 80007b4:	49a9      	ldr	r1, [pc, #676]	; (8000a5c <main+0x360>)
 80007b6:	48a4      	ldr	r0, [pc, #656]	; (8000a48 <main+0x34c>)
 80007b8:	f003 fad4 	bl	8003d64 <HAL_UART_Transmit_IT>
  //HAL_Delay(1000);
  //HAL_UART_Transmit_IT(&huart1, "AT+TEST=RXLRPKT\r\n", 17);
  HAL_Delay(1000);
 80007bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c0:	f000 fd62 	bl	8001288 <HAL_Delay>
  while (1)
  {
	  isAfterResetFlag = 1;
 80007c4:	4ba6      	ldr	r3, [pc, #664]	; (8000a60 <main+0x364>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80007ca:	2201      	movs	r2, #1
 80007cc:	2120      	movs	r1, #32
 80007ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d2:	f001 f9f5 	bl	8001bc0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(TRANSISTOR_GPIO_Port, TRANSISTOR_Pin, 1);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007dc:	48a1      	ldr	r0, [pc, #644]	; (8000a64 <main+0x368>)
 80007de:	f001 f9ef 	bl	8001bc0 <HAL_GPIO_WritePin>
	  HAL_Delay(300);
 80007e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007e6:	f000 fd4f 	bl	8001288 <HAL_Delay>
	  uint8_t res = MEAS_meas_cm(); //MEAS_calculateAsPercent(MEAS_meas_cm());
 80007ea:	f7ff ff37 	bl	800065c <MEAS_meas_cm>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
	  	  	  ///HAL_UART_Transmit(&huart2, &(ram2Test), 1, HAL_MAX_DELAY);
	  HAL_Delay(1000);
 80007f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007f8:	f000 fd46 	bl	8001288 <HAL_Delay>
	  HAL_GPIO_WritePin(TRANSISTOR_GPIO_Port, TRANSISTOR_Pin, 0);
 80007fc:	2200      	movs	r2, #0
 80007fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000802:	4898      	ldr	r0, [pc, #608]	; (8000a64 <main+0x368>)
 8000804:	f001 f9dc 	bl	8001bc0 <HAL_GPIO_WritePin>
	  MEAS_TRIG_GPIO_Port->MODER &= ~(GPIO_MODER_MEAS_TRIG_PIN);
 8000808:	4b96      	ldr	r3, [pc, #600]	; (8000a64 <main+0x368>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a95      	ldr	r2, [pc, #596]	; (8000a64 <main+0x368>)
 800080e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000812:	6013      	str	r3, [r2, #0]
	  //HAL_UART_Transmit_IT(&huart1, "AT+TEST=TXLRPKT, \"00 AA 11 BB 22 CC\"\r\n", strlen("AT+TEST=TXLRPKT, \"00 AA 11 BB 22 CC\"\r\n"));
	  HAL_Delay(50);
 8000814:	2032      	movs	r0, #50	; 0x32
 8000816:	f000 fd37 	bl	8001288 <HAL_Delay>
	  char LoRaFrame[200];
	  uint8_t len = sprintf(LoRaFrame, "AT+TEST=TXLRSTR,\"val: %i\"\r\n", (int)res);
 800081a:	f897 20e5 	ldrb.w	r2, [r7, #229]	; 0xe5
 800081e:	463b      	mov	r3, r7
 8000820:	4991      	ldr	r1, [pc, #580]	; (8000a68 <main+0x36c>)
 8000822:	4618      	mov	r0, r3
 8000824:	f004 ff2e 	bl	8005684 <siprintf>
 8000828:	4603      	mov	r3, r0
 800082a:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
	  HAL_UART_Transmit_IT(&huart1, (uint8_t*)LoRaFrame, len);
 800082e:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8000832:	b29a      	uxth	r2, r3
 8000834:	463b      	mov	r3, r7
 8000836:	4619      	mov	r1, r3
 8000838:	4883      	ldr	r0, [pc, #524]	; (8000a48 <main+0x34c>)
 800083a:	f003 fa93 	bl	8003d64 <HAL_UART_Transmit_IT>
	  HAL_Delay(1800);
 800083e:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000842:	f000 fd21 	bl	8001288 <HAL_Delay>
	  	  	  	  //HAL_UART_Transmit_IT(&huart1, (uint8_t*)LORA_TEST_STOP, strlen(LORA_TEST_STOP));
	  //turnOffUART_flag = 1;
	  if(1)
	  {
		  HAL_UART_Transmit_IT(&huart1, "AT+TEST=RXLRPKT\r\n", 17);
 8000846:	2211      	movs	r2, #17
 8000848:	4988      	ldr	r1, [pc, #544]	; (8000a6c <main+0x370>)
 800084a:	487f      	ldr	r0, [pc, #508]	; (8000a48 <main+0x34c>)
 800084c:	f003 fa8a 	bl	8003d64 <HAL_UART_Transmit_IT>
		  HAL_Delay(6000);
 8000850:	f241 7070 	movw	r0, #6000	; 0x1770
 8000854:	f000 fd18 	bl	8001288 <HAL_Delay>
		  char* configDataRaw = strstr(LoRaBufLongRX, "56543D");
 8000858:	4985      	ldr	r1, [pc, #532]	; (8000a70 <main+0x374>)
 800085a:	4886      	ldr	r0, [pc, #536]	; (8000a74 <main+0x378>)
 800085c:	f004 ff3a 	bl	80056d4 <strstr>
 8000860:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
		  if(configDataRaw)
 8000864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000868:	2b00      	cmp	r3, #0
 800086a:	f000 80ca 	beq.w	8000a02 <main+0x306>
		  {
			char* configData = configDataRaw + 6;
 800086e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8000872:	3306      	adds	r3, #6
 8000874:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			char hexFromFrame [9];
			for(uint8_t i = 0; i<8; i++)
 8000878:	2300      	movs	r3, #0
 800087a:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 800087e:	e030      	b.n	80008e2 <main+0x1e6>
			{
			  if((configData[i] >= '0' && configData[i] <= '9') || (configData[i] >= 'A' && configData[i] <= 'F'))
 8000880:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000884:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b2f      	cmp	r3, #47	; 0x2f
 800088e:	d907      	bls.n	80008a0 <main+0x1a4>
 8000890:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000894:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000898:	4413      	add	r3, r2
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b39      	cmp	r3, #57	; 0x39
 800089e:	d90f      	bls.n	80008c0 <main+0x1c4>
 80008a0:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008a4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80008a8:	4413      	add	r3, r2
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b40      	cmp	r3, #64	; 0x40
 80008ae:	d91c      	bls.n	80008ea <main+0x1ee>
 80008b0:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008b4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80008b8:	4413      	add	r3, r2
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b46      	cmp	r3, #70	; 0x46
 80008be:	d814      	bhi.n	80008ea <main+0x1ee>
				hexFromFrame[i] = configData[i];
 80008c0:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80008c8:	441a      	add	r2, r3
 80008ca:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008ce:	7812      	ldrb	r2, [r2, #0]
 80008d0:	33e8      	adds	r3, #232	; 0xe8
 80008d2:	443b      	add	r3, r7
 80008d4:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(uint8_t i = 0; i<8; i++)
 80008d8:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008dc:	3301      	adds	r3, #1
 80008de:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 80008e2:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80008e6:	2b07      	cmp	r3, #7
 80008e8:	d9ca      	bls.n	8000880 <main+0x184>
			  else
				break;
			}
			char hexToAscii[5] = {0,0,0,0,0};
 80008ea:	4a63      	ldr	r2, [pc, #396]	; (8000a78 <main+0x37c>)
 80008ec:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80008f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008f4:	6018      	str	r0, [r3, #0]
 80008f6:	3304      	adds	r3, #4
 80008f8:	7019      	strb	r1, [r3, #0]
			for(uint8_t i = 0; i<4; i++)
 80008fa:	2300      	movs	r3, #0
 80008fc:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 8000900:	e05b      	b.n	80009ba <main+0x2be>
			{
				if(hexFromFrame[2*i] <= '9' && hexFromFrame[2*i] >= '0')
 8000902:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	33e8      	adds	r3, #232	; 0xe8
 800090a:	443b      	add	r3, r7
 800090c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000910:	2b39      	cmp	r3, #57	; 0x39
 8000912:	d821      	bhi.n	8000958 <main+0x25c>
 8000914:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	33e8      	adds	r3, #232	; 0xe8
 800091c:	443b      	add	r3, r7
 800091e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000922:	2b2f      	cmp	r3, #47	; 0x2f
 8000924:	d918      	bls.n	8000958 <main+0x25c>
				{
				  hexToAscii[i] += 16 * (hexFromFrame[2*i] - '0');
 8000926:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 800092a:	33e8      	adds	r3, #232	; 0xe8
 800092c:	443b      	add	r3, r7
 800092e:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 8000932:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	33e8      	adds	r3, #232	; 0xe8
 800093a:	443b      	add	r3, r7
 800093c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000940:	3b30      	subs	r3, #48	; 0x30
 8000942:	b2db      	uxtb	r3, r3
 8000944:	011b      	lsls	r3, r3, #4
 8000946:	b2da      	uxtb	r2, r3
 8000948:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 800094c:	440a      	add	r2, r1
 800094e:	b2d2      	uxtb	r2, r2
 8000950:	33e8      	adds	r3, #232	; 0xe8
 8000952:	443b      	add	r3, r7
 8000954:	f803 2c20 	strb.w	r2, [r3, #-32]
				}
				if(hexFromFrame[2*i + 1] <= '9' && hexFromFrame[2*i + 1] >= '0')
 8000958:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	3301      	adds	r3, #1
 8000960:	33e8      	adds	r3, #232	; 0xe8
 8000962:	443b      	add	r3, r7
 8000964:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000968:	2b39      	cmp	r3, #57	; 0x39
 800096a:	d821      	bhi.n	80009b0 <main+0x2b4>
 800096c:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	3301      	adds	r3, #1
 8000974:	33e8      	adds	r3, #232	; 0xe8
 8000976:	443b      	add	r3, r7
 8000978:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800097c:	2b2f      	cmp	r3, #47	; 0x2f
 800097e:	d917      	bls.n	80009b0 <main+0x2b4>
				{
				  hexToAscii[i] += (hexFromFrame[2*i+1] - '0');
 8000980:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000984:	33e8      	adds	r3, #232	; 0xe8
 8000986:	443b      	add	r3, r7
 8000988:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800098c:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	3301      	adds	r3, #1
 8000994:	33e8      	adds	r3, #232	; 0xe8
 8000996:	443b      	add	r3, r7
 8000998:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800099c:	4413      	add	r3, r2
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 80009a4:	3a30      	subs	r2, #48	; 0x30
 80009a6:	b2d2      	uxtb	r2, r2
 80009a8:	33e8      	adds	r3, #232	; 0xe8
 80009aa:	443b      	add	r3, r7
 80009ac:	f803 2c20 	strb.w	r2, [r3, #-32]
			for(uint8_t i = 0; i<4; i++)
 80009b0:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 80009b4:	3301      	adds	r3, #1
 80009b6:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 80009ba:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d99f      	bls.n	8000902 <main+0x206>
				}
			}
			uint16_t valFromUser = atoi(hexToAscii);
 80009c2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80009c6:	4618      	mov	r0, r3
 80009c8:	f004 fdcc 	bl	8005564 <atoi>
 80009cc:	4603      	mov	r3, r0
 80009ce:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
			measurementsInterval = 86400/valFromUser;
 80009d2:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80009d6:	4a29      	ldr	r2, [pc, #164]	; (8000a7c <main+0x380>)
 80009d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80009dc:	b29a      	uxth	r2, r3
 80009de:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <main+0x384>)
 80009e0:	801a      	strh	r2, [r3, #0]
			HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80009e2:	4828      	ldr	r0, [pc, #160]	; (8000a84 <main+0x388>)
 80009e4:	f002 fe10 	bl	8003608 <HAL_RTCEx_DeactivateWakeUpTimer>
			if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, measurementsInterval, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80009e8:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <main+0x384>)
 80009ea:	881b      	ldrh	r3, [r3, #0]
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	2204      	movs	r2, #4
 80009f0:	4619      	mov	r1, r3
 80009f2:	4824      	ldr	r0, [pc, #144]	; (8000a84 <main+0x388>)
 80009f4:	f002 fd74 	bl	80034e0 <HAL_RTCEx_SetWakeUpTimer_IT>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <main+0x306>
			{
			  Error_Handler();
 80009fe:	f000 f8ef 	bl	8000be0 <Error_Handler>
			}
		  }
		  HAL_UART_Transmit_IT(&huart1,"AT+TEST=TXLRSTR,\"ok\"\r\n",strlen("AT+TEST=TXLRSTR,\"ok\"\r\n"));
 8000a02:	2216      	movs	r2, #22
 8000a04:	4920      	ldr	r1, [pc, #128]	; (8000a88 <main+0x38c>)
 8000a06:	4810      	ldr	r0, [pc, #64]	; (8000a48 <main+0x34c>)
 8000a08:	f003 f9ac 	bl	8003d64 <HAL_UART_Transmit_IT>
		  HAL_Delay(500);
 8000a0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a10:	f000 fc3a 	bl	8001288 <HAL_Delay>

	  }
// 	  HAL_UART_Transmit_IT(&huart1, (uint8_t*)LORA_LOWPOWER_EXTR_ON, strlen(LORA_LOWPOWER_EXTR_ON));
	  HAL_Delay(200);
 8000a14:	20c8      	movs	r0, #200	; 0xc8
 8000a16:	f000 fc37 	bl	8001288 <HAL_Delay>
	  //HAL_UART_Transmit_IT(&huart1, (uint8_t*)LORA_LOWPOWER_EXTR_ON, strlen(LORA_LOWPOWER_EXTR_ON));
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2120      	movs	r1, #32
 8000a1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a22:	f001 f8cd 	bl	8001bc0 <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 8000a26:	20c8      	movs	r0, #200	; 0xc8
 8000a28:	f000 fc2e 	bl	8001288 <HAL_Delay>
	  HAL_PWR_EnterSTANDBYMode();
 8000a2c:	f001 f8f0 	bl	8001c10 <HAL_PWR_EnterSTANDBYMode>
  {
 8000a30:	e6c8      	b.n	80007c4 <main+0xc8>
 8000a32:	bf00      	nop
 8000a34:	20001470 	.word	0x20001470
 8000a38:	200000de 	.word	0x200000de
 8000a3c:	200000dc 	.word	0x200000dc
 8000a40:	40007000 	.word	0x40007000
 8000a44:	200000e0 	.word	0x200000e0
 8000a48:	200014f8 	.word	0x200014f8
 8000a4c:	20000038 	.word	0x20000038
 8000a50:	20000054 	.word	0x20000054
 8000a54:	08006010 	.word	0x08006010
 8000a58:	08006020 	.word	0x08006020
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	10000004 	.word	0x10000004
 8000a64:	48000800 	.word	0x48000800
 8000a68:	0800602c 	.word	0x0800602c
 8000a6c:	08006048 	.word	0x08006048
 8000a70:	0800605c 	.word	0x0800605c
 8000a74:	200000e4 	.word	0x200000e4
 8000a78:	0800607c 	.word	0x0800607c
 8000a7c:	00015180 	.word	0x00015180
 8000a80:	10000000 	.word	0x10000000
 8000a84:	20001484 	.word	0x20001484
 8000a88:	08006064 	.word	0x08006064

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b096      	sub	sp, #88	; 0x58
 8000a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a92:	f107 0314 	add.w	r3, r7, #20
 8000a96:	2244      	movs	r2, #68	; 0x44
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f004 fe12 	bl	80056c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa0:	463b      	mov	r3, r7
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
 8000aaa:	60da      	str	r2, [r3, #12]
 8000aac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000aae:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ab2:	f001 f8d5 	bl	8001c60 <HAL_PWREx_ControlVoltageScaling>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000abc:	f000 f890 	bl	8000be0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ac0:	f001 f896 	bl	8001bf0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <SystemClock_Config+0xa8>)
 8000ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000aca:	4a1a      	ldr	r2, [pc, #104]	; (8000b34 <SystemClock_Config+0xa8>)
 8000acc:	f023 0318 	bic.w	r3, r3, #24
 8000ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000ad4:	2314      	movs	r3, #20
 8000ad6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000adc:	2301      	movs	r3, #1
 8000ade:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ae4:	2360      	movs	r3, #96	; 0x60
 8000ae6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 f90b 	bl	8001d0c <HAL_RCC_OscConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000afc:	f000 f870 	bl	8000be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b00:	230f      	movs	r3, #15
 8000b02:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000b04:	2300      	movs	r3, #0
 8000b06:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b14:	463b      	mov	r3, r7
 8000b16:	2100      	movs	r1, #0
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fcd3 	bl	80024c4 <HAL_RCC_ClockConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b24:	f000 f85c 	bl	8000be0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000b28:	f002 f9da 	bl	8002ee0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000b2c:	bf00      	nop
 8000b2e:	3758      	adds	r7, #88	; 0x58
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40021000 	.word	0x40021000

08000b38 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a0d      	ldr	r2, [pc, #52]	; (8000b78 <HAL_UART_TxCpltCallback+0x40>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d112      	bne.n	8000b6e <HAL_UART_TxCpltCallback+0x36>
	{
		if(turnOffUART_flag)
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <HAL_UART_TxCpltCallback+0x44>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d00e      	beq.n	8000b6e <HAL_UART_TxCpltCallback+0x36>
		{
			turnOffUART_flag = 0;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_UART_TxCpltCallback+0x44>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
			HAL_UART_DeInit(&huart1);
 8000b56:	4808      	ldr	r0, [pc, #32]	; (8000b78 <HAL_UART_TxCpltCallback+0x40>)
 8000b58:	f003 f83c 	bl	8003bd4 <HAL_UART_DeInit>
			GPIO_BufStruct.Pin =GPIO_PIN_9|GPIO_PIN_10;
 8000b5c:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <HAL_UART_TxCpltCallback+0x48>)
 8000b5e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000b62:	601a      	str	r2, [r3, #0]
			HAL_GPIO_Init(GPIOA, &GPIO_BufStruct);
 8000b64:	4906      	ldr	r1, [pc, #24]	; (8000b80 <HAL_UART_TxCpltCallback+0x48>)
 8000b66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b6a:	f000 fd73 	bl	8001654 <HAL_GPIO_Init>
		}
	}

}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200014f8 	.word	0x200014f8
 8000b7c:	2000146e 	.word	0x2000146e
 8000b80:	20001470 	.word	0x20001470

08000b84 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	if(UartHandle == &huart1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a0f      	ldr	r2, [pc, #60]	; (8000bcc <HAL_UART_RxCpltCallback+0x48>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d116      	bne.n	8000bc2 <HAL_UART_RxCpltCallback+0x3e>
	{
		LoRaBufLongRX[LoRaBufPosRX++] = LoRaBufRX;
 8000b94:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <HAL_UART_RxCpltCallback+0x4c>)
 8000b96:	881b      	ldrh	r3, [r3, #0]
 8000b98:	1c5a      	adds	r2, r3, #1
 8000b9a:	b291      	uxth	r1, r2
 8000b9c:	4a0c      	ldr	r2, [pc, #48]	; (8000bd0 <HAL_UART_RxCpltCallback+0x4c>)
 8000b9e:	8011      	strh	r1, [r2, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b0c      	ldr	r3, [pc, #48]	; (8000bd4 <HAL_UART_RxCpltCallback+0x50>)
 8000ba4:	7819      	ldrb	r1, [r3, #0]
 8000ba6:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <HAL_UART_RxCpltCallback+0x54>)
 8000ba8:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &LoRaBufRX, 1);
 8000baa:	2201      	movs	r2, #1
 8000bac:	4909      	ldr	r1, [pc, #36]	; (8000bd4 <HAL_UART_RxCpltCallback+0x50>)
 8000bae:	4807      	ldr	r0, [pc, #28]	; (8000bcc <HAL_UART_RxCpltCallback+0x48>)
 8000bb0:	f003 f936 	bl	8003e20 <HAL_UART_Receive_IT>

		HAL_UART_Transmit(&huart2, &LoRaBufRX, 1, HAL_MAX_DELAY);
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb8:	2201      	movs	r2, #1
 8000bba:	4906      	ldr	r1, [pc, #24]	; (8000bd4 <HAL_UART_RxCpltCallback+0x50>)
 8000bbc:	4807      	ldr	r0, [pc, #28]	; (8000bdc <HAL_UART_RxCpltCallback+0x58>)
 8000bbe:	f003 f846 	bl	8003c4e <HAL_UART_Transmit>
		//HAL_UART_Transmit(&huart2, "\r\n", 2, HAL_MAX_DELAY);
	}
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	200014f8 	.word	0x200014f8
 8000bd0:	2000146c 	.word	0x2000146c
 8000bd4:	200000e0 	.word	0x200000e0
 8000bd8:	200000e4 	.word	0x200000e4
 8000bdc:	20001580 	.word	0x20001580

08000be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i
}
 8000be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <Error_Handler+0x8>
	...

08000bec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bf0:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <MX_RTC_Init+0x64>)
 8000bf2:	4a18      	ldr	r2, [pc, #96]	; (8000c54 <MX_RTC_Init+0x68>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <MX_RTC_Init+0x64>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000bfc:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <MX_RTC_Init+0x64>)
 8000bfe:	227f      	movs	r2, #127	; 0x7f
 8000c00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c02:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c04:	22ff      	movs	r2, #255	; 0xff
 8000c06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c0e:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c14:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c20:	480b      	ldr	r0, [pc, #44]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c22:	f002 fb3f 	bl	80032a4 <HAL_RTC_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000c2c:	f7ff ffd8 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, measurementsInterval, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK) //3599
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_RTC_Init+0x6c>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	2204      	movs	r2, #4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4805      	ldr	r0, [pc, #20]	; (8000c50 <MX_RTC_Init+0x64>)
 8000c3c:	f002 fc50 	bl	80034e0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8000c46:	f7ff ffcb 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE END RTC_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20001484 	.word	0x20001484
 8000c54:	40002800 	.word	0x40002800
 8000c58:	10000000 	.word	0x10000000

08000c5c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b0a4      	sub	sp, #144	; 0x90
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c64:	f107 0308 	add.w	r3, r7, #8
 8000c68:	2288      	movs	r2, #136	; 0x88
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f004 fd29 	bl	80056c4 <memset>
  if(rtcHandle->Instance==RTC)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a14      	ldr	r2, [pc, #80]	; (8000cc8 <HAL_RTC_MspInit+0x6c>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d120      	bne.n	8000cbe <HAL_RTC_MspInit+0x62>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c80:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000c82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c8a:	f107 0308 	add.w	r3, r7, #8
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f001 fe3c 	bl	800290c <HAL_RCCEx_PeriphCLKConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000c9a:	f7ff ffa1 	bl	8000be0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_RTC_MspInit+0x70>)
 8000ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ca4:	4a09      	ldr	r2, [pc, #36]	; (8000ccc <HAL_RTC_MspInit+0x70>)
 8000ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000caa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2003      	movs	r0, #3
 8000cb4:	f000 fc0b 	bl	80014ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f000 fc24 	bl	8001506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	3790      	adds	r7, #144	; 0x90
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40002800 	.word	0x40002800
 8000ccc:	40021000 	.word	0x40021000

08000cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd6:	4b0f      	ldr	r3, [pc, #60]	; (8000d14 <HAL_MspInit+0x44>)
 8000cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cda:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <HAL_MspInit+0x44>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6613      	str	r3, [r2, #96]	; 0x60
 8000ce2:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <HAL_MspInit+0x44>)
 8000ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cee:	4b09      	ldr	r3, [pc, #36]	; (8000d14 <HAL_MspInit+0x44>)
 8000cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cf2:	4a08      	ldr	r2, [pc, #32]	; (8000d14 <HAL_MspInit+0x44>)
 8000cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_MspInit+0x44>)
 8000cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	40021000 	.word	0x40021000

08000d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <NMI_Handler+0x4>

08000d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d22:	e7fe      	b.n	8000d22 <HardFault_Handler+0x4>

08000d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <MemManage_Handler+0x4>

08000d2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d2e:	e7fe      	b.n	8000d2e <BusFault_Handler+0x4>

08000d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d34:	e7fe      	b.n	8000d34 <UsageFault_Handler+0x4>

08000d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d36:	b480      	push	{r7}
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d64:	f000 fa70 	bl	8001248 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000d70:	4802      	ldr	r0, [pc, #8]	; (8000d7c <RTC_WKUP_IRQHandler+0x10>)
 8000d72:	f002 fca7 	bl	80036c4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20001484 	.word	0x20001484

08000d80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d84:	4802      	ldr	r0, [pc, #8]	; (8000d90 <USART1_IRQHandler+0x10>)
 8000d86:	f003 f897 	bl	8003eb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200014f8 	.word	0x200014f8

08000d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d9c:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <_sbrk+0x5c>)
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <_sbrk+0x60>)
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da8:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <_sbrk+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d102      	bne.n	8000db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db0:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <_sbrk+0x64>)
 8000db2:	4a12      	ldr	r2, [pc, #72]	; (8000dfc <_sbrk+0x68>)
 8000db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d207      	bcs.n	8000dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dc4:	f004 fc9c 	bl	8005700 <__errno>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	220c      	movs	r2, #12
 8000dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd2:	e009      	b.n	8000de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dd4:	4b08      	ldr	r3, [pc, #32]	; (8000df8 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dda:	4b07      	ldr	r3, [pc, #28]	; (8000df8 <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	4a05      	ldr	r2, [pc, #20]	; (8000df8 <_sbrk+0x64>)
 8000de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000de6:	68fb      	ldr	r3, [r7, #12]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20018000 	.word	0x20018000
 8000df4:	00000400 	.word	0x00000400
 8000df8:	200014a8 	.word	0x200014a8
 8000dfc:	20001758 	.word	0x20001758

08000e00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <SystemInit+0x20>)
 8000e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e0a:	4a05      	ldr	r2, [pc, #20]	; (8000e20 <SystemInit+0x20>)
 8000e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e36:	4a15      	ldr	r2, [pc, #84]	; (8000e8c <MX_TIM6_Init+0x68>)
 8000e38:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000e46:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e4c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e54:	480c      	ldr	r0, [pc, #48]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e56:	f002 fc65 	bl	8003724 <HAL_TIM_Base_Init>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000e60:	f7ff febe 	bl	8000be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e64:	2300      	movs	r3, #0
 8000e66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4805      	ldr	r0, [pc, #20]	; (8000e88 <MX_TIM6_Init+0x64>)
 8000e72:	f002 fdd9 	bl	8003a28 <HAL_TIMEx_MasterConfigSynchronization>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000e7c:	f7ff feb0 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200014ac 	.word	0x200014ac
 8000e8c:	40001000 	.word	0x40001000

08000e90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <HAL_TIM_Base_MspInit+0x38>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d10b      	bne.n	8000eba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000ea2:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <HAL_TIM_Base_MspInit+0x3c>)
 8000ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea6:	4a09      	ldr	r2, [pc, #36]	; (8000ecc <HAL_TIM_Base_MspInit+0x3c>)
 8000ea8:	f043 0310 	orr.w	r3, r3, #16
 8000eac:	6593      	str	r3, [r2, #88]	; 0x58
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <HAL_TIM_Base_MspInit+0x3c>)
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb2:	f003 0310 	and.w	r3, r3, #16
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40001000 	.word	0x40001000
 8000ecc:	40021000 	.word	0x40021000

08000ed0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000ed6:	4a15      	ldr	r2, [pc, #84]	; (8000f2c <MX_USART1_UART_Init+0x5c>)
 8000ed8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000eda:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000edc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ee0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f12:	4805      	ldr	r0, [pc, #20]	; (8000f28 <MX_USART1_UART_Init+0x58>)
 8000f14:	f002 fe10 	bl	8003b38 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000f1e:	f7ff fe5f 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200014f8 	.word	0x200014f8
 8000f2c:	40013800 	.word	0x40013800

08000f30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f36:	4a15      	ldr	r2, [pc, #84]	; (8000f8c <MX_USART2_UART_Init+0x5c>)
 8000f38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f3a:	4b13      	ldr	r3, [pc, #76]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f48:	4b0f      	ldr	r3, [pc, #60]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f54:	4b0c      	ldr	r3, [pc, #48]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f56:	220c      	movs	r2, #12
 8000f58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f60:	4b09      	ldr	r3, [pc, #36]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f66:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_USART2_UART_Init+0x58>)
 8000f74:	f002 fde0 	bl	8003b38 <HAL_UART_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f7e:	f7ff fe2f 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20001580 	.word	0x20001580
 8000f8c:	40004400 	.word	0x40004400

08000f90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b0ae      	sub	sp, #184	; 0xb8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	2288      	movs	r2, #136	; 0x88
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f004 fb87 	bl	80056c4 <memset>
  if(uartHandle->Instance==USART1)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a47      	ldr	r2, [pc, #284]	; (80010d8 <HAL_UART_MspInit+0x148>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d145      	bne.n	800104c <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f001 fc9d 	bl	800290c <HAL_RCCEx_PeriphCLKConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fd8:	f7ff fe02 	bl	8000be0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fdc:	4b3f      	ldr	r3, [pc, #252]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8000fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fe0:	4a3e      	ldr	r2, [pc, #248]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8000fe2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe6:	6613      	str	r3, [r2, #96]	; 0x60
 8000fe8:	4b3c      	ldr	r3, [pc, #240]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8000fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff0:	61bb      	str	r3, [r7, #24]
 8000ff2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	4b39      	ldr	r3, [pc, #228]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8000ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff8:	4a38      	ldr	r2, [pc, #224]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001000:	4b36      	ldr	r3, [pc, #216]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800100c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001010:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001020:	2303      	movs	r3, #3
 8001022:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001026:	2307      	movs	r3, #7
 8001028:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001030:	4619      	mov	r1, r3
 8001032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001036:	f000 fb0d 	bl	8001654 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2105      	movs	r1, #5
 800103e:	2025      	movs	r0, #37	; 0x25
 8001040:	f000 fa45 	bl	80014ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001044:	2025      	movs	r0, #37	; 0x25
 8001046:	f000 fa5e 	bl	8001506 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800104a:	e040      	b.n	80010ce <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART2)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a23      	ldr	r2, [pc, #140]	; (80010e0 <HAL_UART_MspInit+0x150>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d13b      	bne.n	80010ce <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001056:	2302      	movs	r3, #2
 8001058:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800105a:	2300      	movs	r3, #0
 800105c:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fc52 	bl	800290c <HAL_RCCEx_PeriphCLKConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 800106e:	f7ff fdb7 	bl	8000be0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001072:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001076:	4a19      	ldr	r2, [pc, #100]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107c:	6593      	str	r3, [r2, #88]	; 0x58
 800107e:	4b17      	ldr	r3, [pc, #92]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_UART_MspInit+0x14c>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	4a13      	ldr	r2, [pc, #76]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <HAL_UART_MspInit+0x14c>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010a2:	230c      	movs	r3, #12
 80010a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ba:	2307      	movs	r3, #7
 80010bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80010c4:	4619      	mov	r1, r3
 80010c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ca:	f000 fac3 	bl	8001654 <HAL_GPIO_Init>
}
 80010ce:	bf00      	nop
 80010d0:	37b8      	adds	r7, #184	; 0xb8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40013800 	.word	0x40013800
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40004400 	.word	0x40004400

080010e4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a13      	ldr	r2, [pc, #76]	; (8001140 <HAL_UART_MspDeInit+0x5c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d10f      	bne.n	8001116 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_UART_MspDeInit+0x60>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fa:	4a12      	ldr	r2, [pc, #72]	; (8001144 <HAL_UART_MspDeInit+0x60>)
 80010fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001100:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001102:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110a:	f000 fc4d 	bl	80019a8 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800110e:	2025      	movs	r0, #37	; 0x25
 8001110:	f000 fa07 	bl	8001522 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001114:	e00f      	b.n	8001136 <HAL_UART_MspDeInit+0x52>
  else if(uartHandle->Instance==USART2)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <HAL_UART_MspDeInit+0x64>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d10a      	bne.n	8001136 <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <HAL_UART_MspDeInit+0x60>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001124:	4a07      	ldr	r2, [pc, #28]	; (8001144 <HAL_UART_MspDeInit+0x60>)
 8001126:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800112a:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800112c:	210c      	movs	r1, #12
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f000 fc39 	bl	80019a8 <HAL_GPIO_DeInit>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40013800 	.word	0x40013800
 8001144:	40021000 	.word	0x40021000
 8001148:	40004400 	.word	0x40004400

0800114c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800114c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001184 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001150:	f7ff fe56 	bl	8000e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001154:	480c      	ldr	r0, [pc, #48]	; (8001188 <LoopForever+0x6>)
  ldr r1, =_edata
 8001156:	490d      	ldr	r1, [pc, #52]	; (800118c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001158:	4a0d      	ldr	r2, [pc, #52]	; (8001190 <LoopForever+0xe>)
  movs r3, #0
 800115a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800115c:	e002      	b.n	8001164 <LoopCopyDataInit>

0800115e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001162:	3304      	adds	r3, #4

08001164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001168:	d3f9      	bcc.n	800115e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116a:	4a0a      	ldr	r2, [pc, #40]	; (8001194 <LoopForever+0x12>)
  ldr r4, =_ebss
 800116c:	4c0a      	ldr	r4, [pc, #40]	; (8001198 <LoopForever+0x16>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001170:	e001      	b.n	8001176 <LoopFillZerobss>

08001172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001174:	3204      	adds	r2, #4

08001176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001178:	d3fb      	bcc.n	8001172 <FillZerobss>
	str	r2, [r0], #4
	cmp	r0, r1
	bcc	FillZeroRam2*/

/* Call static constructors */
    bl __libc_init_array
 800117a:	f004 fac7 	bl	800570c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800117e:	f7ff fabd 	bl	80006fc <main>

08001182 <LoopForever>:

LoopForever:
    b LoopForever
 8001182:	e7fe      	b.n	8001182 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001184:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800118c:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8001190:	08006210 	.word	0x08006210
  ldr r2, =_sbss
 8001194:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8001198:	20001754 	.word	0x20001754

0800119c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800119c:	e7fe      	b.n	800119c <ADC1_2_IRQHandler>

0800119e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011a4:	2300      	movs	r3, #0
 80011a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a8:	2003      	movs	r0, #3
 80011aa:	f000 f985 	bl	80014b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ae:	200f      	movs	r0, #15
 80011b0:	f000 f80e 	bl	80011d0 <HAL_InitTick>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d002      	beq.n	80011c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	e001      	b.n	80011c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011c0:	f7ff fd86 	bl	8000cd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011c4:	79fb      	ldrb	r3, [r7, #7]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011dc:	4b17      	ldr	r3, [pc, #92]	; (800123c <HAL_InitTick+0x6c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d023      	beq.n	800122c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <HAL_InitTick+0x70>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b14      	ldr	r3, [pc, #80]	; (800123c <HAL_InitTick+0x6c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f99f 	bl	800153e <HAL_SYSTICK_Config>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d10f      	bne.n	8001226 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b0f      	cmp	r3, #15
 800120a:	d809      	bhi.n	8001220 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120c:	2200      	movs	r2, #0
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	f04f 30ff 	mov.w	r0, #4294967295
 8001214:	f000 f95b 	bl	80014ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001218:	4a0a      	ldr	r2, [pc, #40]	; (8001244 <HAL_InitTick+0x74>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	e007      	b.n	8001230 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	73fb      	strb	r3, [r7, #15]
 8001224:	e004      	b.n	8001230 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	73fb      	strb	r3, [r7, #15]
 800122a:	e001      	b.n	8001230 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001230:	7bfb      	ldrb	r3, [r7, #15]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	2000006c 	.word	0x2000006c
 8001240:	20000064 	.word	0x20000064
 8001244:	20000068 	.word	0x20000068

08001248 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <HAL_IncTick+0x20>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	461a      	mov	r2, r3
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_IncTick+0x24>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4413      	add	r3, r2
 8001258:	4a04      	ldr	r2, [pc, #16]	; (800126c <HAL_IncTick+0x24>)
 800125a:	6013      	str	r3, [r2, #0]
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	2000006c 	.word	0x2000006c
 800126c:	20001608 	.word	0x20001608

08001270 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  return uwTick;
 8001274:	4b03      	ldr	r3, [pc, #12]	; (8001284 <HAL_GetTick+0x14>)
 8001276:	681b      	ldr	r3, [r3, #0]
}
 8001278:	4618      	mov	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20001608 	.word	0x20001608

08001288 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001290:	f7ff ffee 	bl	8001270 <HAL_GetTick>
 8001294:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a0:	d005      	beq.n	80012ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <HAL_Delay+0x44>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	4413      	add	r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ae:	bf00      	nop
 80012b0:	f7ff ffde 	bl	8001270 <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d8f7      	bhi.n	80012b0 <HAL_Delay+0x28>
  {
  }
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000006c 	.word	0x2000006c

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	db0b      	blt.n	800135e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	4907      	ldr	r1, [pc, #28]	; (800136c <__NVIC_EnableIRQ+0x38>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	095b      	lsrs	r3, r3, #5
 8001354:	2001      	movs	r0, #1
 8001356:	fa00 f202 	lsl.w	r2, r0, r2
 800135a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000e100 	.word	0xe000e100

08001370 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	2b00      	cmp	r3, #0
 8001380:	db12      	blt.n	80013a8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f003 021f 	and.w	r2, r3, #31
 8001388:	490a      	ldr	r1, [pc, #40]	; (80013b4 <__NVIC_DisableIRQ+0x44>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	2001      	movs	r0, #1
 8001392:	fa00 f202 	lsl.w	r2, r0, r2
 8001396:	3320      	adds	r3, #32
 8001398:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800139c:	f3bf 8f4f 	dsb	sy
}
 80013a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013a2:	f3bf 8f6f 	isb	sy
}
 80013a6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	e000e100 	.word	0xe000e100

080013b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	6039      	str	r1, [r7, #0]
 80013c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	db0a      	blt.n	80013e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	490c      	ldr	r1, [pc, #48]	; (8001404 <__NVIC_SetPriority+0x4c>)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	0112      	lsls	r2, r2, #4
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	440b      	add	r3, r1
 80013dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e0:	e00a      	b.n	80013f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4908      	ldr	r1, [pc, #32]	; (8001408 <__NVIC_SetPriority+0x50>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	3b04      	subs	r3, #4
 80013f0:	0112      	lsls	r2, r2, #4
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	440b      	add	r3, r1
 80013f6:	761a      	strb	r2, [r3, #24]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000e100 	.word	0xe000e100
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	; 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f1c3 0307 	rsb	r3, r3, #7
 8001426:	2b04      	cmp	r3, #4
 8001428:	bf28      	it	cs
 800142a:	2304      	movcs	r3, #4
 800142c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3304      	adds	r3, #4
 8001432:	2b06      	cmp	r3, #6
 8001434:	d902      	bls.n	800143c <NVIC_EncodePriority+0x30>
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3b03      	subs	r3, #3
 800143a:	e000      	b.n	800143e <NVIC_EncodePriority+0x32>
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43da      	mvns	r2, r3
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	401a      	ands	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	43d9      	mvns	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	4313      	orrs	r3, r2
         );
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	; 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001484:	d301      	bcc.n	800148a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001486:	2301      	movs	r3, #1
 8001488:	e00f      	b.n	80014aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <SysTick_Config+0x40>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001492:	210f      	movs	r1, #15
 8001494:	f04f 30ff 	mov.w	r0, #4294967295
 8001498:	f7ff ff8e 	bl	80013b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800149c:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <SysTick_Config+0x40>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a2:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <SysTick_Config+0x40>)
 80014a4:	2207      	movs	r2, #7
 80014a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	e000e010 	.word	0xe000e010

080014b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ff05 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	4603      	mov	r3, r0
 80014d6:	60b9      	str	r1, [r7, #8]
 80014d8:	607a      	str	r2, [r7, #4]
 80014da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014e0:	f7ff ff1a 	bl	8001318 <__NVIC_GetPriorityGrouping>
 80014e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7ff ff8e 	bl	800140c <NVIC_EncodePriority>
 80014f0:	4602      	mov	r2, r0
 80014f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f6:	4611      	mov	r1, r2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff5d 	bl	80013b8 <__NVIC_SetPriority>
}
 80014fe:	bf00      	nop
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	4603      	mov	r3, r0
 800150e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff0d 	bl	8001334 <__NVIC_EnableIRQ>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff1d 	bl	8001370 <__NVIC_DisableIRQ>
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f7ff ff94 	bl	8001474 <SysTick_Config>
 800154c:	4603      	mov	r3, r0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001556:	b480      	push	{r7}
 8001558:	b085      	sub	sp, #20
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d008      	beq.n	8001580 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2204      	movs	r2, #4
 8001572:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e022      	b.n	80015c6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 020e 	bic.w	r2, r2, #14
 800158e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0201 	bic.w	r2, r2, #1
 800159e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a4:	f003 021c 	and.w	r2, r3, #28
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ac:	2101      	movs	r1, #1
 80015ae:	fa01 f202 	lsl.w	r2, r1, r2
 80015b2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr

080015d2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b084      	sub	sp, #16
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d005      	beq.n	80015f6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2204      	movs	r2, #4
 80015ee:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
 80015f4:	e029      	b.n	800164a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f022 020e 	bic.w	r2, r2, #14
 8001604:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f022 0201 	bic.w	r2, r2, #1
 8001614:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f003 021c 	and.w	r2, r3, #28
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001622:	2101      	movs	r1, #1
 8001624:	fa01 f202 	lsl.w	r2, r1, r2
 8001628:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2201      	movs	r2, #1
 800162e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	4798      	blx	r3
    }
  }
  return status;
 800164a:	7bfb      	ldrb	r3, [r7, #15]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001662:	e17f      	b.n	8001964 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	2101      	movs	r1, #1
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	fa01 f303 	lsl.w	r3, r1, r3
 8001670:	4013      	ands	r3, r2
 8001672:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2b00      	cmp	r3, #0
 8001678:	f000 8171 	beq.w	800195e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 0303 	and.w	r3, r3, #3
 8001684:	2b01      	cmp	r3, #1
 8001686:	d005      	beq.n	8001694 <HAL_GPIO_Init+0x40>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0303 	and.w	r3, r3, #3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d130      	bne.n	80016f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	2203      	movs	r2, #3
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	4013      	ands	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	68da      	ldr	r2, [r3, #12]
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016ca:	2201      	movs	r2, #1
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4013      	ands	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	091b      	lsrs	r3, r3, #4
 80016e0:	f003 0201 	and.w	r2, r3, #1
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f003 0303 	and.w	r3, r3, #3
 80016fe:	2b03      	cmp	r3, #3
 8001700:	d118      	bne.n	8001734 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001706:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001708:	2201      	movs	r2, #1
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	4013      	ands	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	08db      	lsrs	r3, r3, #3
 800171e:	f003 0201 	and.w	r2, r3, #1
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	4313      	orrs	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	2b03      	cmp	r3, #3
 800173e:	d017      	beq.n	8001770 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	2203      	movs	r2, #3
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d123      	bne.n	80017c4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	08da      	lsrs	r2, r3, #3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3208      	adds	r2, #8
 8001784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	220f      	movs	r2, #15
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4013      	ands	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	691a      	ldr	r2, [r3, #16]
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	08da      	lsrs	r2, r3, #3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3208      	adds	r2, #8
 80017be:	6939      	ldr	r1, [r7, #16]
 80017c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	2203      	movs	r2, #3
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4013      	ands	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 0203 	and.w	r2, r3, #3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 80ac 	beq.w	800195e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001806:	4b5f      	ldr	r3, [pc, #380]	; (8001984 <HAL_GPIO_Init+0x330>)
 8001808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180a:	4a5e      	ldr	r2, [pc, #376]	; (8001984 <HAL_GPIO_Init+0x330>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6613      	str	r3, [r2, #96]	; 0x60
 8001812:	4b5c      	ldr	r3, [pc, #368]	; (8001984 <HAL_GPIO_Init+0x330>)
 8001814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800181e:	4a5a      	ldr	r2, [pc, #360]	; (8001988 <HAL_GPIO_Init+0x334>)
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	3302      	adds	r3, #2
 8001826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	220f      	movs	r2, #15
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4013      	ands	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x242>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a4f      	ldr	r2, [pc, #316]	; (800198c <HAL_GPIO_Init+0x338>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x23e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a4e      	ldr	r2, [pc, #312]	; (8001990 <HAL_GPIO_Init+0x33c>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x23a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a4d      	ldr	r2, [pc, #308]	; (8001994 <HAL_GPIO_Init+0x340>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x236>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4c      	ldr	r2, [pc, #304]	; (8001998 <HAL_GPIO_Init+0x344>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x232>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4b      	ldr	r2, [pc, #300]	; (800199c <HAL_GPIO_Init+0x348>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x22e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4a      	ldr	r2, [pc, #296]	; (80019a0 <HAL_GPIO_Init+0x34c>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x22a>
 800187a:	2306      	movs	r3, #6
 800187c:	e00c      	b.n	8001898 <HAL_GPIO_Init+0x244>
 800187e:	2307      	movs	r3, #7
 8001880:	e00a      	b.n	8001898 <HAL_GPIO_Init+0x244>
 8001882:	2305      	movs	r3, #5
 8001884:	e008      	b.n	8001898 <HAL_GPIO_Init+0x244>
 8001886:	2304      	movs	r3, #4
 8001888:	e006      	b.n	8001898 <HAL_GPIO_Init+0x244>
 800188a:	2303      	movs	r3, #3
 800188c:	e004      	b.n	8001898 <HAL_GPIO_Init+0x244>
 800188e:	2302      	movs	r3, #2
 8001890:	e002      	b.n	8001898 <HAL_GPIO_Init+0x244>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <HAL_GPIO_Init+0x244>
 8001896:	2300      	movs	r3, #0
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	f002 0203 	and.w	r2, r2, #3
 800189e:	0092      	lsls	r2, r2, #2
 80018a0:	4093      	lsls	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018a8:	4937      	ldr	r1, [pc, #220]	; (8001988 <HAL_GPIO_Init+0x334>)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018b6:	4b3b      	ldr	r3, [pc, #236]	; (80019a4 <HAL_GPIO_Init+0x350>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	43db      	mvns	r3, r3
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	4013      	ands	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018da:	4a32      	ldr	r2, [pc, #200]	; (80019a4 <HAL_GPIO_Init+0x350>)
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018e0:	4b30      	ldr	r3, [pc, #192]	; (80019a4 <HAL_GPIO_Init+0x350>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	4313      	orrs	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001904:	4a27      	ldr	r2, [pc, #156]	; (80019a4 <HAL_GPIO_Init+0x350>)
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800190a:	4b26      	ldr	r3, [pc, #152]	; (80019a4 <HAL_GPIO_Init+0x350>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	43db      	mvns	r3, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4013      	ands	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d003      	beq.n	800192e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4313      	orrs	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800192e:	4a1d      	ldr	r2, [pc, #116]	; (80019a4 <HAL_GPIO_Init+0x350>)
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001934:	4b1b      	ldr	r3, [pc, #108]	; (80019a4 <HAL_GPIO_Init+0x350>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	43db      	mvns	r3, r3
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <HAL_GPIO_Init+0x350>)
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3301      	adds	r3, #1
 8001962:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa22 f303 	lsr.w	r3, r2, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	f47f ae78 	bne.w	8001664 <HAL_GPIO_Init+0x10>
  }
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop
 8001978:	371c      	adds	r7, #28
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40021000 	.word	0x40021000
 8001988:	40010000 	.word	0x40010000
 800198c:	48000400 	.word	0x48000400
 8001990:	48000800 	.word	0x48000800
 8001994:	48000c00 	.word	0x48000c00
 8001998:	48001000 	.word	0x48001000
 800199c:	48001400 	.word	0x48001400
 80019a0:	48001800 	.word	0x48001800
 80019a4:	40010400 	.word	0x40010400

080019a8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80019b6:	e0cd      	b.n	8001b54 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80019b8:	2201      	movs	r2, #1
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f000 80c0 	beq.w	8001b4e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80019ce:	4a68      	ldr	r2, [pc, #416]	; (8001b70 <HAL_GPIO_DeInit+0x1c8>)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	089b      	lsrs	r3, r3, #2
 80019d4:	3302      	adds	r3, #2
 80019d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019da:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f003 0303 	and.w	r3, r3, #3
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	220f      	movs	r2, #15
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80019f6:	d025      	beq.n	8001a44 <HAL_GPIO_DeInit+0x9c>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a5e      	ldr	r2, [pc, #376]	; (8001b74 <HAL_GPIO_DeInit+0x1cc>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d01f      	beq.n	8001a40 <HAL_GPIO_DeInit+0x98>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a5d      	ldr	r2, [pc, #372]	; (8001b78 <HAL_GPIO_DeInit+0x1d0>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d019      	beq.n	8001a3c <HAL_GPIO_DeInit+0x94>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a5c      	ldr	r2, [pc, #368]	; (8001b7c <HAL_GPIO_DeInit+0x1d4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d013      	beq.n	8001a38 <HAL_GPIO_DeInit+0x90>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	4a5b      	ldr	r2, [pc, #364]	; (8001b80 <HAL_GPIO_DeInit+0x1d8>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d00d      	beq.n	8001a34 <HAL_GPIO_DeInit+0x8c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a5a      	ldr	r2, [pc, #360]	; (8001b84 <HAL_GPIO_DeInit+0x1dc>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d007      	beq.n	8001a30 <HAL_GPIO_DeInit+0x88>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a59      	ldr	r2, [pc, #356]	; (8001b88 <HAL_GPIO_DeInit+0x1e0>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d101      	bne.n	8001a2c <HAL_GPIO_DeInit+0x84>
 8001a28:	2306      	movs	r3, #6
 8001a2a:	e00c      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a2c:	2307      	movs	r3, #7
 8001a2e:	e00a      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a30:	2305      	movs	r3, #5
 8001a32:	e008      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a34:	2304      	movs	r3, #4
 8001a36:	e006      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e004      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e002      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <HAL_GPIO_DeInit+0x9e>
 8001a44:	2300      	movs	r3, #0
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	f002 0203 	and.w	r2, r2, #3
 8001a4c:	0092      	lsls	r2, r2, #2
 8001a4e:	4093      	lsls	r3, r2
 8001a50:	68fa      	ldr	r2, [r7, #12]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d132      	bne.n	8001abc <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001a56:	4b4d      	ldr	r3, [pc, #308]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	494b      	ldr	r1, [pc, #300]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a60:	4013      	ands	r3, r2
 8001a62:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001a64:	4b49      	ldr	r3, [pc, #292]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	4947      	ldr	r1, [pc, #284]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001a72:	4b46      	ldr	r3, [pc, #280]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	4944      	ldr	r1, [pc, #272]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001a80:	4b42      	ldr	r3, [pc, #264]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	43db      	mvns	r3, r3
 8001a88:	4940      	ldr	r1, [pc, #256]	; (8001b8c <HAL_GPIO_DeInit+0x1e4>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	220f      	movs	r2, #15
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001a9e:	4a34      	ldr	r2, [pc, #208]	; (8001b70 <HAL_GPIO_DeInit+0x1c8>)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	089b      	lsrs	r3, r3, #2
 8001aa4:	3302      	adds	r3, #2
 8001aa6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	43da      	mvns	r2, r3
 8001aae:	4830      	ldr	r0, [pc, #192]	; (8001b70 <HAL_GPIO_DeInit+0x1c8>)
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	089b      	lsrs	r3, r3, #2
 8001ab4:	400a      	ands	r2, r1
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	2103      	movs	r1, #3
 8001ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	08da      	lsrs	r2, r3, #3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3208      	adds	r2, #8
 8001ad8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	220f      	movs	r2, #15
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	08d2      	lsrs	r2, r2, #3
 8001af0:	4019      	ands	r1, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	3208      	adds	r2, #8
 8001af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689a      	ldr	r2, [r3, #8]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	2103      	movs	r1, #3
 8001b04:	fa01 f303 	lsl.w	r3, r1, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	2101      	movs	r1, #1
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	401a      	ands	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68da      	ldr	r2, [r3, #12]
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	2103      	movs	r1, #3
 8001b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	401a      	ands	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b3e:	2101      	movs	r1, #1
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43db      	mvns	r3, r3
 8001b48:	401a      	ands	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	3301      	adds	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f47f af2b 	bne.w	80019b8 <HAL_GPIO_DeInit+0x10>
  }
}
 8001b62:	bf00      	nop
 8001b64:	bf00      	nop
 8001b66:	371c      	adds	r7, #28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	40010000 	.word	0x40010000
 8001b74:	48000400 	.word	0x48000400
 8001b78:	48000800 	.word	0x48000800
 8001b7c:	48000c00 	.word	0x48000c00
 8001b80:	48001000 	.word	0x48001000
 8001b84:	48001400 	.word	0x48001400
 8001b88:	48001800 	.word	0x48001800
 8001b8c:	40010400 	.word	0x40010400

08001b90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691a      	ldr	r2, [r3, #16]
 8001ba0:	887b      	ldrh	r3, [r7, #2]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d002      	beq.n	8001bae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	73fb      	strb	r3, [r7, #15]
 8001bac:	e001      	b.n	8001bb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	460b      	mov	r3, r1
 8001bca:	807b      	strh	r3, [r7, #2]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd0:	787b      	ldrb	r3, [r7, #1]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bd6:	887a      	ldrh	r2, [r7, #2]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bdc:	e002      	b.n	8001be4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bde:	887a      	ldrh	r2, [r7, #2]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40007000 	.word	0x40007000

08001c10 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f023 0307 	bic.w	r3, r3, #7
 8001c1c:	4a07      	ldr	r2, [pc, #28]	; (8001c3c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001c1e:	f043 0303 	orr.w	r3, r3, #3
 8001c22:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8001c2a:	f043 0304 	orr.w	r3, r3, #4
 8001c2e:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001c30:	bf30      	wfi
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	40007000 	.word	0x40007000
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <HAL_PWREx_GetVoltageRange+0x18>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40007000 	.word	0x40007000

08001c60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c6e:	d130      	bne.n	8001cd2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c70:	4b23      	ldr	r3, [pc, #140]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c7c:	d038      	beq.n	8001cf0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c7e:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c86:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c8c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2232      	movs	r2, #50	; 0x32
 8001c94:	fb02 f303 	mul.w	r3, r2, r3
 8001c98:	4a1b      	ldr	r2, [pc, #108]	; (8001d08 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9e:	0c9b      	lsrs	r3, r3, #18
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ca4:	e002      	b.n	8001cac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cac:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cb8:	d102      	bne.n	8001cc0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1f2      	bne.n	8001ca6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ccc:	d110      	bne.n	8001cf0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e00f      	b.n	8001cf2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cde:	d007      	beq.n	8001cf0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ce0:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ce8:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40007000 	.word	0x40007000
 8001d04:	20000064 	.word	0x20000064
 8001d08:	431bde83 	.word	0x431bde83

08001d0c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e3ca      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d1e:	4b97      	ldr	r3, [pc, #604]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d28:	4b94      	ldr	r3, [pc, #592]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 80e4 	beq.w	8001f08 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d007      	beq.n	8001d56 <HAL_RCC_OscConfig+0x4a>
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	2b0c      	cmp	r3, #12
 8001d4a:	f040 808b 	bne.w	8001e64 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	f040 8087 	bne.w	8001e64 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d56:	4b89      	ldr	r3, [pc, #548]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d005      	beq.n	8001d6e <HAL_RCC_OscConfig+0x62>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e3a2      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1a      	ldr	r2, [r3, #32]
 8001d72:	4b82      	ldr	r3, [pc, #520]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0308 	and.w	r3, r3, #8
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d004      	beq.n	8001d88 <HAL_RCC_OscConfig+0x7c>
 8001d7e:	4b7f      	ldr	r3, [pc, #508]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d86:	e005      	b.n	8001d94 <HAL_RCC_OscConfig+0x88>
 8001d88:	4b7c      	ldr	r3, [pc, #496]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d8e:	091b      	lsrs	r3, r3, #4
 8001d90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d223      	bcs.n	8001de0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 fd55 	bl	800284c <RCC_SetFlashLatencyFromMSIRange>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e383      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dac:	4b73      	ldr	r3, [pc, #460]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a72      	ldr	r2, [pc, #456]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001db2:	f043 0308 	orr.w	r3, r3, #8
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	4b70      	ldr	r3, [pc, #448]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	496d      	ldr	r1, [pc, #436]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dca:	4b6c      	ldr	r3, [pc, #432]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	4968      	ldr	r1, [pc, #416]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	604b      	str	r3, [r1, #4]
 8001dde:	e025      	b.n	8001e2c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001de0:	4b66      	ldr	r3, [pc, #408]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a65      	ldr	r2, [pc, #404]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001de6:	f043 0308 	orr.w	r3, r3, #8
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	4b63      	ldr	r3, [pc, #396]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	4960      	ldr	r1, [pc, #384]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dfe:	4b5f      	ldr	r3, [pc, #380]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	021b      	lsls	r3, r3, #8
 8001e0c:	495b      	ldr	r1, [pc, #364]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f000 fd15 	bl	800284c <RCC_SetFlashLatencyFromMSIRange>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e343      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e2c:	f000 fc4a 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8001e30:	4602      	mov	r2, r0
 8001e32:	4b52      	ldr	r3, [pc, #328]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	091b      	lsrs	r3, r3, #4
 8001e38:	f003 030f 	and.w	r3, r3, #15
 8001e3c:	4950      	ldr	r1, [pc, #320]	; (8001f80 <HAL_RCC_OscConfig+0x274>)
 8001e3e:	5ccb      	ldrb	r3, [r1, r3]
 8001e40:	f003 031f 	and.w	r3, r3, #31
 8001e44:	fa22 f303 	lsr.w	r3, r2, r3
 8001e48:	4a4e      	ldr	r2, [pc, #312]	; (8001f84 <HAL_RCC_OscConfig+0x278>)
 8001e4a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e4c:	4b4e      	ldr	r3, [pc, #312]	; (8001f88 <HAL_RCC_OscConfig+0x27c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff f9bd 	bl	80011d0 <HAL_InitTick>
 8001e56:	4603      	mov	r3, r0
 8001e58:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d052      	beq.n	8001f06 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	e327      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d032      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e6c:	4b43      	ldr	r3, [pc, #268]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a42      	ldr	r2, [pc, #264]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e78:	f7ff f9fa 	bl	8001270 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e80:	f7ff f9f6 	bl	8001270 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e310      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e92:	4b3a      	ldr	r3, [pc, #232]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d0f0      	beq.n	8001e80 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e9e:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a36      	ldr	r2, [pc, #216]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ea4:	f043 0308 	orr.w	r3, r3, #8
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	4931      	ldr	r1, [pc, #196]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ebc:	4b2f      	ldr	r3, [pc, #188]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	021b      	lsls	r3, r3, #8
 8001eca:	492c      	ldr	r1, [pc, #176]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	604b      	str	r3, [r1, #4]
 8001ed0:	e01a      	b.n	8001f08 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ed2:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a29      	ldr	r2, [pc, #164]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ed8:	f023 0301 	bic.w	r3, r3, #1
 8001edc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ede:	f7ff f9c7 	bl	8001270 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ee6:	f7ff f9c3 	bl	8001270 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e2dd      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ef8:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f0      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x1da>
 8001f04:	e000      	b.n	8001f08 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f06:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d074      	beq.n	8001ffe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	2b08      	cmp	r3, #8
 8001f18:	d005      	beq.n	8001f26 <HAL_RCC_OscConfig+0x21a>
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	2b0c      	cmp	r3, #12
 8001f1e:	d10e      	bne.n	8001f3e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	2b03      	cmp	r3, #3
 8001f24:	d10b      	bne.n	8001f3e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f26:	4b15      	ldr	r3, [pc, #84]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d064      	beq.n	8001ffc <HAL_RCC_OscConfig+0x2f0>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d160      	bne.n	8001ffc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e2ba      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f46:	d106      	bne.n	8001f56 <HAL_RCC_OscConfig+0x24a>
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0b      	ldr	r2, [pc, #44]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f52:	6013      	str	r3, [r2, #0]
 8001f54:	e026      	b.n	8001fa4 <HAL_RCC_OscConfig+0x298>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f5e:	d115      	bne.n	8001f8c <HAL_RCC_OscConfig+0x280>
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	4b03      	ldr	r3, [pc, #12]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a02      	ldr	r2, [pc, #8]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	e014      	b.n	8001fa4 <HAL_RCC_OscConfig+0x298>
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	08006084 	.word	0x08006084
 8001f84:	20000064 	.word	0x20000064
 8001f88:	20000068 	.word	0x20000068
 8001f8c:	4ba0      	ldr	r3, [pc, #640]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a9f      	ldr	r2, [pc, #636]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001f92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	4b9d      	ldr	r3, [pc, #628]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a9c      	ldr	r2, [pc, #624]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001f9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d013      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fac:	f7ff f960 	bl	8001270 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb4:	f7ff f95c 	bl	8001270 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b64      	cmp	r3, #100	; 0x64
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e276      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc6:	4b92      	ldr	r3, [pc, #584]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x2a8>
 8001fd2:	e014      	b.n	8001ffe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd4:	f7ff f94c 	bl	8001270 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fdc:	f7ff f948 	bl	8001270 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b64      	cmp	r3, #100	; 0x64
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e262      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fee:	4b88      	ldr	r3, [pc, #544]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1f0      	bne.n	8001fdc <HAL_RCC_OscConfig+0x2d0>
 8001ffa:	e000      	b.n	8001ffe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d060      	beq.n	80020cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	2b04      	cmp	r3, #4
 800200e:	d005      	beq.n	800201c <HAL_RCC_OscConfig+0x310>
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2b0c      	cmp	r3, #12
 8002014:	d119      	bne.n	800204a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	2b02      	cmp	r3, #2
 800201a:	d116      	bne.n	800204a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800201c:	4b7c      	ldr	r3, [pc, #496]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_OscConfig+0x328>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e23f      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002034:	4b76      	ldr	r3, [pc, #472]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	061b      	lsls	r3, r3, #24
 8002042:	4973      	ldr	r1, [pc, #460]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002048:	e040      	b.n	80020cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d023      	beq.n	800209a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002052:	4b6f      	ldr	r3, [pc, #444]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a6e      	ldr	r2, [pc, #440]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205e:	f7ff f907 	bl	8001270 <HAL_GetTick>
 8002062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002066:	f7ff f903 	bl	8001270 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e21d      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002078:	4b65      	ldr	r3, [pc, #404]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002084:	4b62      	ldr	r3, [pc, #392]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	061b      	lsls	r3, r3, #24
 8002092:	495f      	ldr	r1, [pc, #380]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002094:	4313      	orrs	r3, r2
 8002096:	604b      	str	r3, [r1, #4]
 8002098:	e018      	b.n	80020cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800209a:	4b5d      	ldr	r3, [pc, #372]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a5c      	ldr	r2, [pc, #368]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80020a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a6:	f7ff f8e3 	bl	8001270 <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020ac:	e008      	b.n	80020c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ae:	f7ff f8df 	bl	8001270 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e1f9      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c0:	4b53      	ldr	r3, [pc, #332]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f0      	bne.n	80020ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0308 	and.w	r3, r3, #8
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d03c      	beq.n	8002152 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d01c      	beq.n	800211a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020e0:	4b4b      	ldr	r3, [pc, #300]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80020e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020e6:	4a4a      	ldr	r2, [pc, #296]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f0:	f7ff f8be 	bl	8001270 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f8:	f7ff f8ba 	bl	8001270 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1d4      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800210a:	4b41      	ldr	r3, [pc, #260]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800210c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0ef      	beq.n	80020f8 <HAL_RCC_OscConfig+0x3ec>
 8002118:	e01b      	b.n	8002152 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800211a:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800211c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002120:	4a3b      	ldr	r2, [pc, #236]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212a:	f7ff f8a1 	bl	8001270 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002132:	f7ff f89d 	bl	8001270 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e1b7      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002144:	4b32      	ldr	r3, [pc, #200]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ef      	bne.n	8002132 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0304 	and.w	r3, r3, #4
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 80a6 	beq.w	80022ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002160:	2300      	movs	r3, #0
 8002162:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002164:	4b2a      	ldr	r3, [pc, #168]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d10d      	bne.n	800218c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002170:	4b27      	ldr	r3, [pc, #156]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002174:	4a26      	ldr	r2, [pc, #152]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002176:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800217a:	6593      	str	r3, [r2, #88]	; 0x58
 800217c:	4b24      	ldr	r3, [pc, #144]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 800217e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002188:	2301      	movs	r3, #1
 800218a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800218c:	4b21      	ldr	r3, [pc, #132]	; (8002214 <HAL_RCC_OscConfig+0x508>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d118      	bne.n	80021ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002198:	4b1e      	ldr	r3, [pc, #120]	; (8002214 <HAL_RCC_OscConfig+0x508>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1d      	ldr	r2, [pc, #116]	; (8002214 <HAL_RCC_OscConfig+0x508>)
 800219e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021a4:	f7ff f864 	bl	8001270 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ac:	f7ff f860 	bl	8001270 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e17a      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_RCC_OscConfig+0x508>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d108      	bne.n	80021e4 <HAL_RCC_OscConfig+0x4d8>
 80021d2:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80021d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d8:	4a0d      	ldr	r2, [pc, #52]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021e2:	e029      	b.n	8002238 <HAL_RCC_OscConfig+0x52c>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2b05      	cmp	r3, #5
 80021ea:	d115      	bne.n	8002218 <HAL_RCC_OscConfig+0x50c>
 80021ec:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f2:	4a07      	ldr	r2, [pc, #28]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021fc:	4b04      	ldr	r3, [pc, #16]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 80021fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002202:	4a03      	ldr	r2, [pc, #12]	; (8002210 <HAL_RCC_OscConfig+0x504>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800220c:	e014      	b.n	8002238 <HAL_RCC_OscConfig+0x52c>
 800220e:	bf00      	nop
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
 8002218:	4b9c      	ldr	r3, [pc, #624]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800221a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800221e:	4a9b      	ldr	r2, [pc, #620]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002228:	4b98      	ldr	r3, [pc, #608]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800222a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800222e:	4a97      	ldr	r2, [pc, #604]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002230:	f023 0304 	bic.w	r3, r3, #4
 8002234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d016      	beq.n	800226e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002240:	f7ff f816 	bl	8001270 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002246:	e00a      	b.n	800225e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002248:	f7ff f812 	bl	8001270 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	f241 3288 	movw	r2, #5000	; 0x1388
 8002256:	4293      	cmp	r3, r2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e12a      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800225e:	4b8b      	ldr	r3, [pc, #556]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0ed      	beq.n	8002248 <HAL_RCC_OscConfig+0x53c>
 800226c:	e015      	b.n	800229a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800226e:	f7fe ffff 	bl	8001270 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002274:	e00a      	b.n	800228c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002276:	f7fe fffb 	bl	8001270 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	f241 3288 	movw	r2, #5000	; 0x1388
 8002284:	4293      	cmp	r3, r2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e113      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800228c:	4b7f      	ldr	r3, [pc, #508]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1ed      	bne.n	8002276 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800229a:	7ffb      	ldrb	r3, [r7, #31]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d105      	bne.n	80022ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022a0:	4b7a      	ldr	r3, [pc, #488]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80022a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a4:	4a79      	ldr	r2, [pc, #484]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80022a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022aa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80fe 	beq.w	80024b2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	f040 80d0 	bne.w	8002460 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022c0:	4b72      	ldr	r3, [pc, #456]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f003 0203 	and.w	r2, r3, #3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d130      	bne.n	8002336 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	3b01      	subs	r3, #1
 80022e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d127      	bne.n	8002336 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d11f      	bne.n	8002336 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002300:	2a07      	cmp	r2, #7
 8002302:	bf14      	ite	ne
 8002304:	2201      	movne	r2, #1
 8002306:	2200      	moveq	r2, #0
 8002308:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800230a:	4293      	cmp	r3, r2
 800230c:	d113      	bne.n	8002336 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002318:	085b      	lsrs	r3, r3, #1
 800231a:	3b01      	subs	r3, #1
 800231c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800231e:	429a      	cmp	r2, r3
 8002320:	d109      	bne.n	8002336 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	085b      	lsrs	r3, r3, #1
 800232e:	3b01      	subs	r3, #1
 8002330:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002332:	429a      	cmp	r2, r3
 8002334:	d06e      	beq.n	8002414 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	2b0c      	cmp	r3, #12
 800233a:	d069      	beq.n	8002410 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800233c:	4b53      	ldr	r3, [pc, #332]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d105      	bne.n	8002354 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002348:	4b50      	ldr	r3, [pc, #320]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0ad      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002358:	4b4c      	ldr	r3, [pc, #304]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a4b      	ldr	r2, [pc, #300]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800235e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002362:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002364:	f7fe ff84 	bl	8001270 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236c:	f7fe ff80 	bl	8001270 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e09a      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800237e:	4b43      	ldr	r3, [pc, #268]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1f0      	bne.n	800236c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800238a:	4b40      	ldr	r3, [pc, #256]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	4b40      	ldr	r3, [pc, #256]	; (8002490 <HAL_RCC_OscConfig+0x784>)
 8002390:	4013      	ands	r3, r2
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800239a:	3a01      	subs	r2, #1
 800239c:	0112      	lsls	r2, r2, #4
 800239e:	4311      	orrs	r1, r2
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023a4:	0212      	lsls	r2, r2, #8
 80023a6:	4311      	orrs	r1, r2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023ac:	0852      	lsrs	r2, r2, #1
 80023ae:	3a01      	subs	r2, #1
 80023b0:	0552      	lsls	r2, r2, #21
 80023b2:	4311      	orrs	r1, r2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023b8:	0852      	lsrs	r2, r2, #1
 80023ba:	3a01      	subs	r2, #1
 80023bc:	0652      	lsls	r2, r2, #25
 80023be:	4311      	orrs	r1, r2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023c4:	0912      	lsrs	r2, r2, #4
 80023c6:	0452      	lsls	r2, r2, #17
 80023c8:	430a      	orrs	r2, r1
 80023ca:	4930      	ldr	r1, [pc, #192]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023d0:	4b2e      	ldr	r3, [pc, #184]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a2d      	ldr	r2, [pc, #180]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80023d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023dc:	4b2b      	ldr	r3, [pc, #172]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	4a2a      	ldr	r2, [pc, #168]	; (800248c <HAL_RCC_OscConfig+0x780>)
 80023e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023e8:	f7fe ff42 	bl	8001270 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f0:	f7fe ff3e 	bl	8001270 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e058      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002402:	4b22      	ldr	r3, [pc, #136]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800240e:	e050      	b.n	80024b2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e04f      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002414:	4b1d      	ldr	r3, [pc, #116]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d148      	bne.n	80024b2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002420:	4b1a      	ldr	r3, [pc, #104]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a19      	ldr	r2, [pc, #100]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800242c:	4b17      	ldr	r3, [pc, #92]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a16      	ldr	r2, [pc, #88]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002432:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002436:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002438:	f7fe ff1a 	bl	8001270 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7fe ff16 	bl	8001270 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e030      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002452:	4b0e      	ldr	r3, [pc, #56]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x734>
 800245e:	e028      	b.n	80024b2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	2b0c      	cmp	r3, #12
 8002464:	d023      	beq.n	80024ae <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002466:	4b09      	ldr	r3, [pc, #36]	; (800248c <HAL_RCC_OscConfig+0x780>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a08      	ldr	r2, [pc, #32]	; (800248c <HAL_RCC_OscConfig+0x780>)
 800246c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002472:	f7fe fefd 	bl	8001270 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002478:	e00c      	b.n	8002494 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247a:	f7fe fef9 	bl	8001270 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d905      	bls.n	8002494 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e013      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
 800248c:	40021000 	.word	0x40021000
 8002490:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002494:	4b09      	ldr	r3, [pc, #36]	; (80024bc <HAL_RCC_OscConfig+0x7b0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1ec      	bne.n	800247a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80024a0:	4b06      	ldr	r3, [pc, #24]	; (80024bc <HAL_RCC_OscConfig+0x7b0>)
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	4905      	ldr	r1, [pc, #20]	; (80024bc <HAL_RCC_OscConfig+0x7b0>)
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_RCC_OscConfig+0x7b4>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	60cb      	str	r3, [r1, #12]
 80024ac:	e001      	b.n	80024b2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3720      	adds	r7, #32
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40021000 	.word	0x40021000
 80024c0:	feeefffc 	.word	0xfeeefffc

080024c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0e7      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024d8:	4b75      	ldr	r3, [pc, #468]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d910      	bls.n	8002508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e6:	4b72      	ldr	r3, [pc, #456]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f023 0207 	bic.w	r2, r3, #7
 80024ee:	4970      	ldr	r1, [pc, #448]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f6:	4b6e      	ldr	r3, [pc, #440]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d001      	beq.n	8002508 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0cf      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d010      	beq.n	8002536 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	4b66      	ldr	r3, [pc, #408]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002520:	429a      	cmp	r2, r3
 8002522:	d908      	bls.n	8002536 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002524:	4b63      	ldr	r3, [pc, #396]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4960      	ldr	r1, [pc, #384]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	d04c      	beq.n	80025dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b03      	cmp	r3, #3
 8002548:	d107      	bne.n	800255a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800254a:	4b5a      	ldr	r3, [pc, #360]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d121      	bne.n	800259a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e0a6      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d107      	bne.n	8002572 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002562:	4b54      	ldr	r3, [pc, #336]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d115      	bne.n	800259a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e09a      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d107      	bne.n	800258a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800257a:	4b4e      	ldr	r3, [pc, #312]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d109      	bne.n	800259a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e08e      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258a:	4b4a      	ldr	r3, [pc, #296]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e086      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800259a:	4b46      	ldr	r3, [pc, #280]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f023 0203 	bic.w	r2, r3, #3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	4943      	ldr	r1, [pc, #268]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025ac:	f7fe fe60 	bl	8001270 <HAL_GetTick>
 80025b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b2:	e00a      	b.n	80025ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025b4:	f7fe fe5c 	bl	8001270 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e06e      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ca:	4b3a      	ldr	r3, [pc, #232]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 020c 	and.w	r2, r3, #12
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	429a      	cmp	r2, r3
 80025da:	d1eb      	bne.n	80025b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d010      	beq.n	800260a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d208      	bcs.n	800260a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f8:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	492b      	ldr	r1, [pc, #172]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800260a:	4b29      	ldr	r3, [pc, #164]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	429a      	cmp	r2, r3
 8002616:	d210      	bcs.n	800263a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002618:	4b25      	ldr	r3, [pc, #148]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 0207 	bic.w	r2, r3, #7
 8002620:	4923      	ldr	r1, [pc, #140]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002628:	4b21      	ldr	r3, [pc, #132]	; (80026b0 <HAL_RCC_ClockConfig+0x1ec>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d001      	beq.n	800263a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e036      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002646:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	4918      	ldr	r1, [pc, #96]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002654:	4313      	orrs	r3, r2
 8002656:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0308 	and.w	r3, r3, #8
 8002660:	2b00      	cmp	r3, #0
 8002662:	d009      	beq.n	8002678 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002664:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	4910      	ldr	r1, [pc, #64]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002674:	4313      	orrs	r3, r2
 8002676:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002678:	f000 f824 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 800267c:	4602      	mov	r2, r0
 800267e:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <HAL_RCC_ClockConfig+0x1f0>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	091b      	lsrs	r3, r3, #4
 8002684:	f003 030f 	and.w	r3, r3, #15
 8002688:	490b      	ldr	r1, [pc, #44]	; (80026b8 <HAL_RCC_ClockConfig+0x1f4>)
 800268a:	5ccb      	ldrb	r3, [r1, r3]
 800268c:	f003 031f 	and.w	r3, r3, #31
 8002690:	fa22 f303 	lsr.w	r3, r2, r3
 8002694:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_RCC_ClockConfig+0x1f8>)
 8002696:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_RCC_ClockConfig+0x1fc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7fe fd97 	bl	80011d0 <HAL_InitTick>
 80026a2:	4603      	mov	r3, r0
 80026a4:	72fb      	strb	r3, [r7, #11]

  return status;
 80026a6:	7afb      	ldrb	r3, [r7, #11]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40022000 	.word	0x40022000
 80026b4:	40021000 	.word	0x40021000
 80026b8:	08006084 	.word	0x08006084
 80026bc:	20000064 	.word	0x20000064
 80026c0:	20000068 	.word	0x20000068

080026c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	; 0x24
 80026c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	61fb      	str	r3, [r7, #28]
 80026ce:	2300      	movs	r3, #0
 80026d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d2:	4b3e      	ldr	r3, [pc, #248]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026dc:	4b3b      	ldr	r3, [pc, #236]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f003 0303 	and.w	r3, r3, #3
 80026e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0x34>
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d121      	bne.n	8002736 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d11e      	bne.n	8002736 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026f8:	4b34      	ldr	r3, [pc, #208]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d107      	bne.n	8002714 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002704:	4b31      	ldr	r3, [pc, #196]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 8002706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800270a:	0a1b      	lsrs	r3, r3, #8
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	e005      	b.n	8002720 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002714:	4b2d      	ldr	r3, [pc, #180]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	091b      	lsrs	r3, r3, #4
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002720:	4a2b      	ldr	r2, [pc, #172]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002728:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d10d      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002734:	e00a      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	2b04      	cmp	r3, #4
 800273a:	d102      	bne.n	8002742 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800273c:	4b25      	ldr	r3, [pc, #148]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800273e:	61bb      	str	r3, [r7, #24]
 8002740:	e004      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	2b08      	cmp	r3, #8
 8002746:	d101      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002748:	4b23      	ldr	r3, [pc, #140]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800274a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	2b0c      	cmp	r3, #12
 8002750:	d134      	bne.n	80027bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002752:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d003      	beq.n	800276a <HAL_RCC_GetSysClockFreq+0xa6>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b03      	cmp	r3, #3
 8002766:	d003      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0xac>
 8002768:	e005      	b.n	8002776 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800276a:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800276c:	617b      	str	r3, [r7, #20]
      break;
 800276e:	e005      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002770:	4b19      	ldr	r3, [pc, #100]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002772:	617b      	str	r3, [r7, #20]
      break;
 8002774:	e002      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	617b      	str	r3, [r7, #20]
      break;
 800277a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800277c:	4b13      	ldr	r3, [pc, #76]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	091b      	lsrs	r3, r3, #4
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	3301      	adds	r3, #1
 8002788:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800278a:	4b10      	ldr	r3, [pc, #64]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	0a1b      	lsrs	r3, r3, #8
 8002790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	fb03 f202 	mul.w	r2, r3, r2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027a2:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <HAL_RCC_GetSysClockFreq+0x108>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	0e5b      	lsrs	r3, r3, #25
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	3301      	adds	r3, #1
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027bc:	69bb      	ldr	r3, [r7, #24]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3724      	adds	r7, #36	; 0x24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000
 80027d0:	0800609c 	.word	0x0800609c
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	007a1200 	.word	0x007a1200

080027dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e0:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000064 	.word	0x20000064

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027f8:	f7ff fff0 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 80027fc:	4602      	mov	r2, r0
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0a1b      	lsrs	r3, r3, #8
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4904      	ldr	r1, [pc, #16]	; (800281c <HAL_RCC_GetPCLK1Freq+0x28>)
 800280a:	5ccb      	ldrb	r3, [r1, r3]
 800280c:	f003 031f 	and.w	r3, r3, #31
 8002810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002814:	4618      	mov	r0, r3
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	08006094 	.word	0x08006094

08002820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002824:	f7ff ffda 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 8002828:	4602      	mov	r2, r0
 800282a:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_RCC_GetPCLK2Freq+0x24>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	0adb      	lsrs	r3, r3, #11
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	4904      	ldr	r1, [pc, #16]	; (8002848 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002836:	5ccb      	ldrb	r3, [r1, r3]
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002840:	4618      	mov	r0, r3
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021000 	.word	0x40021000
 8002848:	08006094 	.word	0x08006094

0800284c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002858:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800285a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800285c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002864:	f7ff f9ee 	bl	8001c44 <HAL_PWREx_GetVoltageRange>
 8002868:	6178      	str	r0, [r7, #20]
 800286a:	e014      	b.n	8002896 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800286c:	4b25      	ldr	r3, [pc, #148]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	4a24      	ldr	r2, [pc, #144]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002872:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002876:	6593      	str	r3, [r2, #88]	; 0x58
 8002878:	4b22      	ldr	r3, [pc, #136]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800287a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002884:	f7ff f9de 	bl	8001c44 <HAL_PWREx_GetVoltageRange>
 8002888:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800288a:	4b1e      	ldr	r3, [pc, #120]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800288e:	4a1d      	ldr	r2, [pc, #116]	; (8002904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002890:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002894:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800289c:	d10b      	bne.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b80      	cmp	r3, #128	; 0x80
 80028a2:	d919      	bls.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2ba0      	cmp	r3, #160	; 0xa0
 80028a8:	d902      	bls.n	80028b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028aa:	2302      	movs	r3, #2
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	e013      	b.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028b0:	2301      	movs	r3, #1
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e010      	b.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b80      	cmp	r3, #128	; 0x80
 80028ba:	d902      	bls.n	80028c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028bc:	2303      	movs	r3, #3
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	e00a      	b.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b80      	cmp	r3, #128	; 0x80
 80028c6:	d102      	bne.n	80028ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028c8:	2302      	movs	r3, #2
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	e004      	b.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b70      	cmp	r3, #112	; 0x70
 80028d2:	d101      	bne.n	80028d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028d4:	2301      	movs	r3, #1
 80028d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f023 0207 	bic.w	r2, r3, #7
 80028e0:	4909      	ldr	r1, [pc, #36]	; (8002908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d001      	beq.n	80028fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e000      	b.n	80028fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40021000 	.word	0x40021000
 8002908:	40022000 	.word	0x40022000

0800290c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002914:	2300      	movs	r3, #0
 8002916:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002918:	2300      	movs	r3, #0
 800291a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002924:	2b00      	cmp	r3, #0
 8002926:	d041      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800292c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002930:	d02a      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002932:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002936:	d824      	bhi.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002938:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800293c:	d008      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800293e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002942:	d81e      	bhi.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002948:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800294c:	d010      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800294e:	e018      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002950:	4b86      	ldr	r3, [pc, #536]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4a85      	ldr	r2, [pc, #532]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800295a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800295c:	e015      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3304      	adds	r3, #4
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f000 facb 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 800296a:	4603      	mov	r3, r0
 800296c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800296e:	e00c      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	3320      	adds	r3, #32
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f000 fbb6 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 800297c:	4603      	mov	r3, r0
 800297e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002980:	e003      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	74fb      	strb	r3, [r7, #19]
      break;
 8002986:	e000      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002988:	bf00      	nop
    }

    if(ret == HAL_OK)
 800298a:	7cfb      	ldrb	r3, [r7, #19]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10b      	bne.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002990:	4b76      	ldr	r3, [pc, #472]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002996:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800299e:	4973      	ldr	r1, [pc, #460]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80029a6:	e001      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a8:	7cfb      	ldrb	r3, [r7, #19]
 80029aa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d041      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029bc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029c0:	d02a      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029c2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029c6:	d824      	bhi.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029cc:	d008      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029d2:	d81e      	bhi.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029dc:	d010      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029de:	e018      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029e0:	4b62      	ldr	r3, [pc, #392]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	4a61      	ldr	r2, [pc, #388]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029ec:	e015      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3304      	adds	r3, #4
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f000 fa83 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 80029fa:	4603      	mov	r3, r0
 80029fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029fe:	e00c      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3320      	adds	r3, #32
 8002a04:	2100      	movs	r1, #0
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 fb6e 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a10:	e003      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	74fb      	strb	r3, [r7, #19]
      break;
 8002a16:	e000      	b.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a1a:	7cfb      	ldrb	r3, [r7, #19]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10b      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a20:	4b52      	ldr	r3, [pc, #328]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a26:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a2e:	494f      	ldr	r1, [pc, #316]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a36:	e001      	b.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a38:	7cfb      	ldrb	r3, [r7, #19]
 8002a3a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 80a0 	beq.w	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a4e:	4b47      	ldr	r3, [pc, #284]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00d      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a64:	4b41      	ldr	r3, [pc, #260]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	4a40      	ldr	r2, [pc, #256]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a70:	4b3e      	ldr	r3, [pc, #248]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a80:	4b3b      	ldr	r3, [pc, #236]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a3a      	ldr	r2, [pc, #232]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a8c:	f7fe fbf0 	bl	8001270 <HAL_GetTick>
 8002a90:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a92:	e009      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a94:	f7fe fbec 	bl	8001270 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d902      	bls.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	74fb      	strb	r3, [r7, #19]
        break;
 8002aa6:	e005      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002aa8:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d0ef      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ab4:	7cfb      	ldrb	r3, [r7, #19]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d15c      	bne.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002aba:	4b2c      	ldr	r3, [pc, #176]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ac0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ac4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d01f      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d019      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ad8:	4b24      	ldr	r3, [pc, #144]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ae2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ae4:	4b21      	ldr	r3, [pc, #132]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aea:	4a20      	ldr	r2, [pc, #128]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002af0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002af4:	4b1d      	ldr	r3, [pc, #116]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	4a1c      	ldr	r2, [pc, #112]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b04:	4a19      	ldr	r2, [pc, #100]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d016      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b16:	f7fe fbab 	bl	8001270 <HAL_GetTick>
 8002b1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b1c:	e00b      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1e:	f7fe fba7 	bl	8001270 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d902      	bls.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	74fb      	strb	r3, [r7, #19]
            break;
 8002b34:	e006      	b.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b36:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0ec      	beq.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b44:	7cfb      	ldrb	r3, [r7, #19]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b4a:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b5a:	4904      	ldr	r1, [pc, #16]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b62:	e009      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b64:	7cfb      	ldrb	r3, [r7, #19]
 8002b66:	74bb      	strb	r3, [r7, #18]
 8002b68:	e006      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b6a:	bf00      	nop
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b74:	7cfb      	ldrb	r3, [r7, #19]
 8002b76:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b78:	7c7b      	ldrb	r3, [r7, #17]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d105      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b7e:	4b9e      	ldr	r3, [pc, #632]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b82:	4a9d      	ldr	r2, [pc, #628]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b88:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00a      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b96:	4b98      	ldr	r3, [pc, #608]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9c:	f023 0203 	bic.w	r2, r3, #3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba4:	4994      	ldr	r1, [pc, #592]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bb8:	4b8f      	ldr	r3, [pc, #572]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bbe:	f023 020c 	bic.w	r2, r3, #12
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc6:	498c      	ldr	r1, [pc, #560]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bda:	4b87      	ldr	r3, [pc, #540]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002be0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	4983      	ldr	r1, [pc, #524]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0308 	and.w	r3, r3, #8
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00a      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bfc:	4b7e      	ldr	r3, [pc, #504]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	497b      	ldr	r1, [pc, #492]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00a      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c1e:	4b76      	ldr	r3, [pc, #472]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c2c:	4972      	ldr	r1, [pc, #456]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0320 	and.w	r3, r3, #32
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00a      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c40:	4b6d      	ldr	r3, [pc, #436]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c46:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c4e:	496a      	ldr	r1, [pc, #424]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00a      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c62:	4b65      	ldr	r3, [pc, #404]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c70:	4961      	ldr	r1, [pc, #388]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00a      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c84:	4b5c      	ldr	r3, [pc, #368]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c92:	4959      	ldr	r1, [pc, #356]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00a      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ca6:	4b54      	ldr	r3, [pc, #336]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cb4:	4950      	ldr	r1, [pc, #320]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00a      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cc8:	4b4b      	ldr	r3, [pc, #300]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd6:	4948      	ldr	r1, [pc, #288]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cea:	4b43      	ldr	r3, [pc, #268]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	493f      	ldr	r1, [pc, #252]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d028      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d0c:	4b3a      	ldr	r3, [pc, #232]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d1a:	4937      	ldr	r1, [pc, #220]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d2a:	d106      	bne.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d2c:	4b32      	ldr	r3, [pc, #200]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	4a31      	ldr	r2, [pc, #196]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d36:	60d3      	str	r3, [r2, #12]
 8002d38:	e011      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d42:	d10c      	bne.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3304      	adds	r3, #4
 8002d48:	2101      	movs	r1, #1
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 f8d8 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002d50:	4603      	mov	r3, r0
 8002d52:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d54:	7cfb      	ldrb	r3, [r7, #19]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d5a:	7cfb      	ldrb	r3, [r7, #19]
 8002d5c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d028      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d6a:	4b23      	ldr	r3, [pc, #140]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d70:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	491f      	ldr	r1, [pc, #124]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d84:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d88:	d106      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d8a:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	4a1a      	ldr	r2, [pc, #104]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d94:	60d3      	str	r3, [r2, #12]
 8002d96:	e011      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002da0:	d10c      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	3304      	adds	r3, #4
 8002da6:	2101      	movs	r1, #1
 8002da8:	4618      	mov	r0, r3
 8002daa:	f000 f8a9 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002dae:	4603      	mov	r3, r0
 8002db0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002db2:	7cfb      	ldrb	r3, [r7, #19]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
 8002dba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d02b      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dc8:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dd6:	4908      	ldr	r1, [pc, #32]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002de2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002de6:	d109      	bne.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002de8:	4b03      	ldr	r3, [pc, #12]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4a02      	ldr	r2, [pc, #8]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002df2:	60d3      	str	r3, [r2, #12]
 8002df4:	e014      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e00:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	3304      	adds	r3, #4
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 f877 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002e12:	4603      	mov	r3, r0
 8002e14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e16:	7cfb      	ldrb	r3, [r7, #19]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e1c:	7cfb      	ldrb	r3, [r7, #19]
 8002e1e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d02f      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e2c:	4b2b      	ldr	r3, [pc, #172]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e32:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e3a:	4928      	ldr	r1, [pc, #160]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e4a:	d10d      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	2102      	movs	r1, #2
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f854 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d014      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e62:	7cfb      	ldrb	r3, [r7, #19]
 8002e64:	74bb      	strb	r3, [r7, #18]
 8002e66:	e011      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e70:	d10c      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3320      	adds	r3, #32
 8002e76:	2102      	movs	r1, #2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 f935 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e82:	7cfb      	ldrb	r3, [r7, #19]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e88:	7cfb      	ldrb	r3, [r7, #19]
 8002e8a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00a      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e98:	4b10      	ldr	r3, [pc, #64]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ea6:	490d      	ldr	r1, [pc, #52]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002eba:	4b08      	ldr	r3, [pc, #32]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002eca:	4904      	ldr	r1, [pc, #16]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ed2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40021000 	.word	0x40021000

08002ee0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002ee4:	4b05      	ldr	r3, [pc, #20]	; (8002efc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a04      	ldr	r2, [pc, #16]	; (8002efc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002eea:	f043 0304 	orr.w	r3, r3, #4
 8002eee:	6013      	str	r3, [r2, #0]
}
 8002ef0:	bf00      	nop
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40021000 	.word	0x40021000

08002f00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f0e:	4b75      	ldr	r3, [pc, #468]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d018      	beq.n	8002f4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f1a:	4b72      	ldr	r3, [pc, #456]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f003 0203 	and.w	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d10d      	bne.n	8002f46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d009      	beq.n	8002f46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f32:	4b6c      	ldr	r3, [pc, #432]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	091b      	lsrs	r3, r3, #4
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
       ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d047      	beq.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
 8002f4a:	e044      	b.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d018      	beq.n	8002f86 <RCCEx_PLLSAI1_Config+0x86>
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d825      	bhi.n	8002fa4 <RCCEx_PLLSAI1_Config+0xa4>
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d002      	beq.n	8002f62 <RCCEx_PLLSAI1_Config+0x62>
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d009      	beq.n	8002f74 <RCCEx_PLLSAI1_Config+0x74>
 8002f60:	e020      	b.n	8002fa4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f62:	4b60      	ldr	r3, [pc, #384]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d11d      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f72:	e01a      	b.n	8002faa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f74:	4b5b      	ldr	r3, [pc, #364]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d116      	bne.n	8002fae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f84:	e013      	b.n	8002fae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f86:	4b57      	ldr	r3, [pc, #348]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10f      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f92:	4b54      	ldr	r3, [pc, #336]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d109      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002fa2:	e006      	b.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa8:	e004      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002faa:	bf00      	nop
 8002fac:	e002      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e000      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10d      	bne.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fba:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6819      	ldr	r1, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	4944      	ldr	r1, [pc, #272]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d17d      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fdc:	4b41      	ldr	r3, [pc, #260]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a40      	ldr	r2, [pc, #256]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fe6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe8:	f7fe f942 	bl	8001270 <HAL_GetTick>
 8002fec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fee:	e009      	b.n	8003004 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ff0:	f7fe f93e 	bl	8001270 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d902      	bls.n	8003004 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	73fb      	strb	r3, [r7, #15]
        break;
 8003002:	e005      	b.n	8003010 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003004:	4b37      	ldr	r3, [pc, #220]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ef      	bne.n	8002ff0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d160      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d111      	bne.n	8003040 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800301c:	4b31      	ldr	r3, [pc, #196]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6892      	ldr	r2, [r2, #8]
 800302c:	0211      	lsls	r1, r2, #8
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	68d2      	ldr	r2, [r2, #12]
 8003032:	0912      	lsrs	r2, r2, #4
 8003034:	0452      	lsls	r2, r2, #17
 8003036:	430a      	orrs	r2, r1
 8003038:	492a      	ldr	r1, [pc, #168]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303a:	4313      	orrs	r3, r2
 800303c:	610b      	str	r3, [r1, #16]
 800303e:	e027      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d112      	bne.n	800306c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003046:	4b27      	ldr	r3, [pc, #156]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800304e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	0211      	lsls	r1, r2, #8
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6912      	ldr	r2, [r2, #16]
 800305c:	0852      	lsrs	r2, r2, #1
 800305e:	3a01      	subs	r2, #1
 8003060:	0552      	lsls	r2, r2, #21
 8003062:	430a      	orrs	r2, r1
 8003064:	491f      	ldr	r1, [pc, #124]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003066:	4313      	orrs	r3, r2
 8003068:	610b      	str	r3, [r1, #16]
 800306a:	e011      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800306c:	4b1d      	ldr	r3, [pc, #116]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003074:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6892      	ldr	r2, [r2, #8]
 800307c:	0211      	lsls	r1, r2, #8
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6952      	ldr	r2, [r2, #20]
 8003082:	0852      	lsrs	r2, r2, #1
 8003084:	3a01      	subs	r2, #1
 8003086:	0652      	lsls	r2, r2, #25
 8003088:	430a      	orrs	r2, r1
 800308a:	4916      	ldr	r1, [pc, #88]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308c:	4313      	orrs	r3, r2
 800308e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003090:	4b14      	ldr	r3, [pc, #80]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a13      	ldr	r2, [pc, #76]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003096:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800309a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309c:	f7fe f8e8 	bl	8001270 <HAL_GetTick>
 80030a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030a2:	e009      	b.n	80030b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030a4:	f7fe f8e4 	bl	8001270 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d902      	bls.n	80030b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	73fb      	strb	r3, [r7, #15]
          break;
 80030b6:	e005      	b.n	80030c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030b8:	4b0a      	ldr	r3, [pc, #40]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0ef      	beq.n	80030a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030ca:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030cc:	691a      	ldr	r2, [r3, #16]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	4904      	ldr	r1, [pc, #16]	; (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40021000 	.word	0x40021000

080030e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030f6:	4b6a      	ldr	r3, [pc, #424]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d018      	beq.n	8003134 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003102:	4b67      	ldr	r3, [pc, #412]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0203 	and.w	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d10d      	bne.n	800312e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
       ||
 8003116:	2b00      	cmp	r3, #0
 8003118:	d009      	beq.n	800312e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800311a:	4b61      	ldr	r3, [pc, #388]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	091b      	lsrs	r3, r3, #4
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
       ||
 800312a:	429a      	cmp	r2, r3
 800312c:	d047      	beq.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
 8003132:	e044      	b.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b03      	cmp	r3, #3
 800313a:	d018      	beq.n	800316e <RCCEx_PLLSAI2_Config+0x86>
 800313c:	2b03      	cmp	r3, #3
 800313e:	d825      	bhi.n	800318c <RCCEx_PLLSAI2_Config+0xa4>
 8003140:	2b01      	cmp	r3, #1
 8003142:	d002      	beq.n	800314a <RCCEx_PLLSAI2_Config+0x62>
 8003144:	2b02      	cmp	r3, #2
 8003146:	d009      	beq.n	800315c <RCCEx_PLLSAI2_Config+0x74>
 8003148:	e020      	b.n	800318c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800314a:	4b55      	ldr	r3, [pc, #340]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11d      	bne.n	8003192 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800315a:	e01a      	b.n	8003192 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800315c:	4b50      	ldr	r3, [pc, #320]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003164:	2b00      	cmp	r3, #0
 8003166:	d116      	bne.n	8003196 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800316c:	e013      	b.n	8003196 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800316e:	4b4c      	ldr	r3, [pc, #304]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10f      	bne.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800317a:	4b49      	ldr	r3, [pc, #292]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d109      	bne.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800318a:	e006      	b.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
      break;
 8003190:	e004      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003192:	bf00      	nop
 8003194:	e002      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003196:	bf00      	nop
 8003198:	e000      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800319a:	bf00      	nop
    }

    if(status == HAL_OK)
 800319c:	7bfb      	ldrb	r3, [r7, #15]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10d      	bne.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031a2:	4b3f      	ldr	r3, [pc, #252]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6819      	ldr	r1, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	430b      	orrs	r3, r1
 80031b8:	4939      	ldr	r1, [pc, #228]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031be:	7bfb      	ldrb	r3, [r7, #15]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d167      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80031c4:	4b36      	ldr	r3, [pc, #216]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a35      	ldr	r2, [pc, #212]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031d0:	f7fe f84e 	bl	8001270 <HAL_GetTick>
 80031d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031d6:	e009      	b.n	80031ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031d8:	f7fe f84a 	bl	8001270 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d902      	bls.n	80031ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	73fb      	strb	r3, [r7, #15]
        break;
 80031ea:	e005      	b.n	80031f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031ec:	4b2c      	ldr	r3, [pc, #176]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1ef      	bne.n	80031d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d14a      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d111      	bne.n	8003228 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003204:	4b26      	ldr	r3, [pc, #152]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800320c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6892      	ldr	r2, [r2, #8]
 8003214:	0211      	lsls	r1, r2, #8
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68d2      	ldr	r2, [r2, #12]
 800321a:	0912      	lsrs	r2, r2, #4
 800321c:	0452      	lsls	r2, r2, #17
 800321e:	430a      	orrs	r2, r1
 8003220:	491f      	ldr	r1, [pc, #124]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003222:	4313      	orrs	r3, r2
 8003224:	614b      	str	r3, [r1, #20]
 8003226:	e011      	b.n	800324c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003228:	4b1d      	ldr	r3, [pc, #116]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003230:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6892      	ldr	r2, [r2, #8]
 8003238:	0211      	lsls	r1, r2, #8
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6912      	ldr	r2, [r2, #16]
 800323e:	0852      	lsrs	r2, r2, #1
 8003240:	3a01      	subs	r2, #1
 8003242:	0652      	lsls	r2, r2, #25
 8003244:	430a      	orrs	r2, r1
 8003246:	4916      	ldr	r1, [pc, #88]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003248:	4313      	orrs	r3, r2
 800324a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800324c:	4b14      	ldr	r3, [pc, #80]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a13      	ldr	r2, [pc, #76]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003252:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003256:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003258:	f7fe f80a 	bl	8001270 <HAL_GetTick>
 800325c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800325e:	e009      	b.n	8003274 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003260:	f7fe f806 	bl	8001270 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d902      	bls.n	8003274 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	73fb      	strb	r3, [r7, #15]
          break;
 8003272:	e005      	b.n	8003280 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003274:	4b0a      	ldr	r3, [pc, #40]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0ef      	beq.n	8003260 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003286:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	4904      	ldr	r1, [pc, #16]	; (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003290:	4313      	orrs	r3, r2
 8003292:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000

080032a4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d079      	beq.n	80033aa <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fd fcc6 	bl	8000c5c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	f003 0310 	and.w	r3, r3, #16
 80032e2:	2b10      	cmp	r3, #16
 80032e4:	d058      	beq.n	8003398 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	22ca      	movs	r2, #202	; 0xca
 80032ec:	625a      	str	r2, [r3, #36]	; 0x24
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2253      	movs	r2, #83	; 0x53
 80032f4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f880 	bl	80033fc <RTC_EnterInitMode>
 80032fc:	4603      	mov	r3, r0
 80032fe:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003300:	7bfb      	ldrb	r3, [r7, #15]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d127      	bne.n	8003356 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003318:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6899      	ldr	r1, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	431a      	orrs	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	430a      	orrs	r2, r1
 8003336:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	68d2      	ldr	r2, [r2, #12]
 8003340:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6919      	ldr	r1, [r3, #16]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	041a      	lsls	r2, r3, #16
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f884 	bl	8003464 <RTC_ExitInitMode>
 800335c:	4603      	mov	r3, r0
 800335e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003360:	7bfb      	ldrb	r3, [r7, #15]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d113      	bne.n	800338e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0203 	bic.w	r2, r2, #3
 8003374:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69da      	ldr	r2, [r3, #28]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	431a      	orrs	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	22ff      	movs	r2, #255	; 0xff
 8003394:	625a      	str	r2, [r3, #36]	; 0x24
 8003396:	e001      	b.n	800339c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800339c:	7bfb      	ldrb	r3, [r7, #15]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d103      	bne.n	80033aa <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a0d      	ldr	r2, [pc, #52]	; (80033f8 <HAL_RTC_WaitForSynchro+0x44>)
 80033c2:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80033c4:	f7fd ff54 	bl	8001270 <HAL_GetTick>
 80033c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80033ca:	e009      	b.n	80033e0 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80033cc:	f7fd ff50 	bl	8001270 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033da:	d901      	bls.n	80033e0 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e007      	b.n	80033f0 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 0320 	and.w	r3, r3, #32
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0ee      	beq.n	80033cc <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	0003ff5f 	.word	0x0003ff5f

080033fc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003412:	2b00      	cmp	r3, #0
 8003414:	d120      	bne.n	8003458 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f04f 32ff 	mov.w	r2, #4294967295
 800341e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003420:	f7fd ff26 	bl	8001270 <HAL_GetTick>
 8003424:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003426:	e00d      	b.n	8003444 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003428:	f7fd ff22 	bl	8001270 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003436:	d905      	bls.n	8003444 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2203      	movs	r2, #3
 8003440:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d102      	bne.n	8003458 <RTC_EnterInitMode+0x5c>
 8003452:	7bfb      	ldrb	r3, [r7, #15]
 8003454:	2b03      	cmp	r3, #3
 8003456:	d1e7      	bne.n	8003428 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003458:	7bfb      	ldrb	r3, [r7, #15]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003470:	4b1a      	ldr	r3, [pc, #104]	; (80034dc <RTC_ExitInitMode+0x78>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	4a19      	ldr	r2, [pc, #100]	; (80034dc <RTC_ExitInitMode+0x78>)
 8003476:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800347a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800347c:	4b17      	ldr	r3, [pc, #92]	; (80034dc <RTC_ExitInitMode+0x78>)
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10c      	bne.n	80034a2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f7ff ff93 	bl	80033b4 <HAL_RTC_WaitForSynchro>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01e      	beq.n	80034d2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2203      	movs	r2, #3
 8003498:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	73fb      	strb	r3, [r7, #15]
 80034a0:	e017      	b.n	80034d2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80034a2:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <RTC_ExitInitMode+0x78>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	4a0d      	ldr	r2, [pc, #52]	; (80034dc <RTC_ExitInitMode+0x78>)
 80034a8:	f023 0320 	bic.w	r3, r3, #32
 80034ac:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f7ff ff80 	bl	80033b4 <HAL_RTC_WaitForSynchro>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2203      	movs	r2, #3
 80034be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80034c6:	4b05      	ldr	r3, [pc, #20]	; (80034dc <RTC_ExitInitMode+0x78>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	4a04      	ldr	r2, [pc, #16]	; (80034dc <RTC_ExitInitMode+0x78>)
 80034cc:	f043 0320 	orr.w	r3, r3, #32
 80034d0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80034d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40002800 	.word	0x40002800

080034e0 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80034f6:	2302      	movs	r3, #2
 80034f8:	e07f      	b.n	80035fa <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2202      	movs	r2, #2
 8003506:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	22ca      	movs	r2, #202	; 0xca
 8003510:	625a      	str	r2, [r3, #36]	; 0x24
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2253      	movs	r2, #83	; 0x53
 8003518:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003528:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	b2da      	uxtb	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800353a:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	d120      	bne.n	800358c <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 800354a:	f7fd fe91 	bl	8001270 <HAL_GetTick>
 800354e:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8003550:	e015      	b.n	800357e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003552:	f7fd fe8d 	bl	8001270 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003560:	d90d      	bls.n	800357e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	22ff      	movs	r2, #255	; 0xff
 8003568:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2203      	movs	r2, #3
 800356e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e03d      	b.n	80035fa <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0e2      	beq.n	8003552 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68ba      	ldr	r2, [r7, #8]
 8003592:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f023 0107 	bic.w	r1, r3, #7
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80035a8:	4b16      	ldr	r3, [pc, #88]	; (8003604 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a15      	ldr	r2, [pc, #84]	; (8003604 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80035ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035b2:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80035b4:	4b13      	ldr	r3, [pc, #76]	; (8003604 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4a12      	ldr	r2, [pc, #72]	; (8003604 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80035ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035be:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035ce:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035de:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	22ff      	movs	r2, #255	; 0xff
 80035e6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	40010400 	.word	0x40010400

08003608 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 800361a:	2302      	movs	r3, #2
 800361c:	e04d      	b.n	80036ba <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2202      	movs	r2, #2
 800362a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	22ca      	movs	r2, #202	; 0xca
 8003634:	625a      	str	r2, [r3, #36]	; 0x24
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2253      	movs	r2, #83	; 0x53
 800363c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800364c:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800365c:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 800365e:	f7fd fe07 	bl	8001270 <HAL_GetTick>
 8003662:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003664:	e015      	b.n	8003692 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003666:	f7fd fe03 	bl	8001270 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003674:	d90d      	bls.n	8003692 <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	22ff      	movs	r2, #255	; 0xff
 800367c:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2203      	movs	r2, #3
 8003682:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e013      	b.n	80036ba <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0e2      	beq.n	8003666 <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80036cc:	4b0f      	ldr	r3, [pc, #60]	; (800370c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80036ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80036d2:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00b      	beq.n	80036fa <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	b2da      	uxtb	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80036f2:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f80b 	bl	8003710 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40010400 	.word	0x40010400

08003710 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e049      	b.n	80037ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d106      	bne.n	8003750 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7fd fba0 	bl	8000e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3304      	adds	r3, #4
 8003760:	4619      	mov	r1, r3
 8003762:	4610      	mov	r0, r2
 8003764:	f000 f8c6 	bl	80038f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d001      	beq.n	80037ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e047      	b.n	800387c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2202      	movs	r2, #2
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a23      	ldr	r2, [pc, #140]	; (8003888 <HAL_TIM_Base_Start+0xb4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d01d      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003806:	d018      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a1f      	ldr	r2, [pc, #124]	; (800388c <HAL_TIM_Base_Start+0xb8>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d013      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a1e      	ldr	r2, [pc, #120]	; (8003890 <HAL_TIM_Base_Start+0xbc>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00e      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1c      	ldr	r2, [pc, #112]	; (8003894 <HAL_TIM_Base_Start+0xc0>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d009      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <HAL_TIM_Base_Start+0xc4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d004      	beq.n	800383a <HAL_TIM_Base_Start+0x66>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a19      	ldr	r2, [pc, #100]	; (800389c <HAL_TIM_Base_Start+0xc8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d115      	bne.n	8003866 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	4b17      	ldr	r3, [pc, #92]	; (80038a0 <HAL_TIM_Base_Start+0xcc>)
 8003842:	4013      	ands	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2b06      	cmp	r3, #6
 800384a:	d015      	beq.n	8003878 <HAL_TIM_Base_Start+0xa4>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003852:	d011      	beq.n	8003878 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003864:	e008      	b.n	8003878 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0201 	orr.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	e000      	b.n	800387a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003878:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	40012c00 	.word	0x40012c00
 800388c:	40000400 	.word	0x40000400
 8003890:	40000800 	.word	0x40000800
 8003894:	40000c00 	.word	0x40000c00
 8003898:	40013400 	.word	0x40013400
 800389c:	40014000 	.word	0x40014000
 80038a0:	00010007 	.word	0x00010007

080038a4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6a1a      	ldr	r2, [r3, #32]
 80038b2:	f241 1311 	movw	r3, #4369	; 0x1111
 80038b6:	4013      	ands	r3, r2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10f      	bne.n	80038dc <HAL_TIM_Base_Stop+0x38>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6a1a      	ldr	r2, [r3, #32]
 80038c2:	f240 4344 	movw	r3, #1092	; 0x444
 80038c6:	4013      	ands	r3, r2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d107      	bne.n	80038dc <HAL_TIM_Base_Stop+0x38>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0201 	bic.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a40      	ldr	r2, [pc, #256]	; (8003a08 <TIM_Base_SetConfig+0x114>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d013      	beq.n	8003934 <TIM_Base_SetConfig+0x40>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003912:	d00f      	beq.n	8003934 <TIM_Base_SetConfig+0x40>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a3d      	ldr	r2, [pc, #244]	; (8003a0c <TIM_Base_SetConfig+0x118>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00b      	beq.n	8003934 <TIM_Base_SetConfig+0x40>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a3c      	ldr	r2, [pc, #240]	; (8003a10 <TIM_Base_SetConfig+0x11c>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d007      	beq.n	8003934 <TIM_Base_SetConfig+0x40>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3b      	ldr	r2, [pc, #236]	; (8003a14 <TIM_Base_SetConfig+0x120>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d003      	beq.n	8003934 <TIM_Base_SetConfig+0x40>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a3a      	ldr	r2, [pc, #232]	; (8003a18 <TIM_Base_SetConfig+0x124>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d108      	bne.n	8003946 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800393a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a2f      	ldr	r2, [pc, #188]	; (8003a08 <TIM_Base_SetConfig+0x114>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01f      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003954:	d01b      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a2c      	ldr	r2, [pc, #176]	; (8003a0c <TIM_Base_SetConfig+0x118>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d017      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a2b      	ldr	r2, [pc, #172]	; (8003a10 <TIM_Base_SetConfig+0x11c>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d013      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a2a      	ldr	r2, [pc, #168]	; (8003a14 <TIM_Base_SetConfig+0x120>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00f      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a29      	ldr	r2, [pc, #164]	; (8003a18 <TIM_Base_SetConfig+0x124>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d00b      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a28      	ldr	r2, [pc, #160]	; (8003a1c <TIM_Base_SetConfig+0x128>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d007      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a27      	ldr	r2, [pc, #156]	; (8003a20 <TIM_Base_SetConfig+0x12c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d003      	beq.n	800398e <TIM_Base_SetConfig+0x9a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a26      	ldr	r2, [pc, #152]	; (8003a24 <TIM_Base_SetConfig+0x130>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d108      	bne.n	80039a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a10      	ldr	r2, [pc, #64]	; (8003a08 <TIM_Base_SetConfig+0x114>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d00f      	beq.n	80039ec <TIM_Base_SetConfig+0xf8>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a12      	ldr	r2, [pc, #72]	; (8003a18 <TIM_Base_SetConfig+0x124>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00b      	beq.n	80039ec <TIM_Base_SetConfig+0xf8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a11      	ldr	r2, [pc, #68]	; (8003a1c <TIM_Base_SetConfig+0x128>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <TIM_Base_SetConfig+0xf8>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a10      	ldr	r2, [pc, #64]	; (8003a20 <TIM_Base_SetConfig+0x12c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d003      	beq.n	80039ec <TIM_Base_SetConfig+0xf8>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a0f      	ldr	r2, [pc, #60]	; (8003a24 <TIM_Base_SetConfig+0x130>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d103      	bne.n	80039f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	615a      	str	r2, [r3, #20]
}
 80039fa:	bf00      	nop
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40012c00 	.word	0x40012c00
 8003a0c:	40000400 	.word	0x40000400
 8003a10:	40000800 	.word	0x40000800
 8003a14:	40000c00 	.word	0x40000c00
 8003a18:	40013400 	.word	0x40013400
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	40014400 	.word	0x40014400
 8003a24:	40014800 	.word	0x40014800

08003a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d101      	bne.n	8003a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	e068      	b.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a2e      	ldr	r2, [pc, #184]	; (8003b20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d004      	beq.n	8003a74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a2d      	ldr	r2, [pc, #180]	; (8003b24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d108      	bne.n	8003a86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003a7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a1e      	ldr	r2, [pc, #120]	; (8003b20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01d      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab2:	d018      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a1b      	ldr	r2, [pc, #108]	; (8003b28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a1a      	ldr	r2, [pc, #104]	; (8003b2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d00e      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a18      	ldr	r2, [pc, #96]	; (8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d009      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a13      	ldr	r2, [pc, #76]	; (8003b24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d004      	beq.n	8003ae6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a14      	ldr	r2, [pc, #80]	; (8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d10c      	bne.n	8003b00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3714      	adds	r7, #20
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40012c00 	.word	0x40012c00
 8003b24:	40013400 	.word	0x40013400
 8003b28:	40000400 	.word	0x40000400
 8003b2c:	40000800 	.word	0x40000800
 8003b30:	40000c00 	.word	0x40000c00
 8003b34:	40014000 	.word	0x40014000

08003b38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e040      	b.n	8003bcc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d106      	bne.n	8003b60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fd fa18 	bl	8000f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2224      	movs	r2, #36	; 0x24
 8003b64:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f022 0201 	bic.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d002      	beq.n	8003b84 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 ff52 	bl	8004a28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 fc97 	bl	80044b8 <UART_SetConfig>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e01b      	b.n	8003bcc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ba2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 ffd1 	bl	8004b6c <UART_CheckIdleState>
 8003bca:	4603      	mov	r3, r0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e02f      	b.n	8003c46 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2224      	movs	r2, #36	; 0x24
 8003bea:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0201 	bic.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2200      	movs	r2, #0
 8003c12:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f7fd fa65 	bl	80010e4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_RESET;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b08a      	sub	sp, #40	; 0x28
 8003c52:	af02      	add	r7, sp, #8
 8003c54:	60f8      	str	r0, [r7, #12]
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	603b      	str	r3, [r7, #0]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	d178      	bne.n	8003d58 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <HAL_UART_Transmit+0x24>
 8003c6c:	88fb      	ldrh	r3, [r7, #6]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e071      	b.n	8003d5a <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2221      	movs	r2, #33	; 0x21
 8003c82:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c84:	f7fd faf4 	bl	8001270 <HAL_GetTick>
 8003c88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	88fa      	ldrh	r2, [r7, #6]
 8003c8e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	88fa      	ldrh	r2, [r7, #6]
 8003c96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ca2:	d108      	bne.n	8003cb6 <HAL_UART_Transmit+0x68>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d104      	bne.n	8003cb6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	61bb      	str	r3, [r7, #24]
 8003cb4:	e003      	b.n	8003cbe <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cbe:	e030      	b.n	8003d22 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	2180      	movs	r1, #128	; 0x80
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 fff6 	bl	8004cbc <UART_WaitOnFlagUntilTimeout>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d004      	beq.n	8003ce0 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e03c      	b.n	8003d5a <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10b      	bne.n	8003cfe <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	881a      	ldrh	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cf2:	b292      	uxth	r2, r2
 8003cf4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	e008      	b.n	8003d10 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	781a      	ldrb	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	b292      	uxth	r2, r2
 8003d08:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1c8      	bne.n	8003cc0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2200      	movs	r2, #0
 8003d36:	2140      	movs	r1, #64	; 0x40
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 ffbf 	bl	8004cbc <UART_WaitOnFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d004      	beq.n	8003d4e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2220      	movs	r2, #32
 8003d48:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e005      	b.n	8003d5a <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	e000      	b.n	8003d5a <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003d58:	2302      	movs	r3, #2
  }
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b08b      	sub	sp, #44	; 0x2c
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d147      	bne.n	8003e0a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <HAL_UART_Transmit_IT+0x22>
 8003d80:	88fb      	ldrh	r3, [r7, #6]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e040      	b.n	8003e0c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	88fa      	ldrh	r2, [r7, #6]
 8003d94:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2221      	movs	r2, #33	; 0x21
 8003db2:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dbc:	d107      	bne.n	8003dce <HAL_UART_Transmit_IT+0x6a>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d103      	bne.n	8003dce <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4a13      	ldr	r2, [pc, #76]	; (8003e18 <HAL_UART_Transmit_IT+0xb4>)
 8003dca:	66da      	str	r2, [r3, #108]	; 0x6c
 8003dcc:	e002      	b.n	8003dd4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <HAL_UART_Transmit_IT+0xb8>)
 8003dd2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	613b      	str	r3, [r7, #16]
   return(result);
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	623b      	str	r3, [r7, #32]
 8003df4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df6:	69f9      	ldr	r1, [r7, #28]
 8003df8:	6a3a      	ldr	r2, [r7, #32]
 8003dfa:	e841 2300 	strex	r3, r2, [r1]
 8003dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e6      	bne.n	8003dd4 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	e000      	b.n	8003e0c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
  }
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	372c      	adds	r7, #44	; 0x2c
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	080050c5 	.word	0x080050c5
 8003e1c:	0800500d 	.word	0x0800500d

08003e20 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e34:	2b20      	cmp	r3, #32
 8003e36:	d137      	bne.n	8003ea8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_UART_Receive_IT+0x24>
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e030      	b.n	8003eaa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a18      	ldr	r2, [pc, #96]	; (8003eb4 <HAL_UART_Receive_IT+0x94>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d01f      	beq.n	8003e98 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d018      	beq.n	8003e98 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	e853 3f00 	ldrex	r3, [r3]
 8003e72:	613b      	str	r3, [r7, #16]
   return(result);
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e84:	623b      	str	r3, [r7, #32]
 8003e86:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e88:	69f9      	ldr	r1, [r7, #28]
 8003e8a:	6a3a      	ldr	r2, [r7, #32]
 8003e8c:	e841 2300 	strex	r3, r2, [r1]
 8003e90:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1e6      	bne.n	8003e66 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003e98:	88fb      	ldrh	r3, [r7, #6]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	68b9      	ldr	r1, [r7, #8]
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 ff74 	bl	8004d8c <UART_Start_Receive_IT>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	e000      	b.n	8003eaa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ea8:	2302      	movs	r3, #2
  }
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3728      	adds	r7, #40	; 0x28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	40008000 	.word	0x40008000

08003eb8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b0ba      	sub	sp, #232	; 0xe8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	69db      	ldr	r3, [r3, #28]
 8003ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003ede:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003ee2:	f640 030f 	movw	r3, #2063	; 0x80f
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003eec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d115      	bne.n	8003f20 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ef8:	f003 0320 	and.w	r3, r3, #32
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00f      	beq.n	8003f20 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f04:	f003 0320 	and.w	r3, r3, #32
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d009      	beq.n	8003f20 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 82ae 	beq.w	8004472 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	4798      	blx	r3
      }
      return;
 8003f1e:	e2a8      	b.n	8004472 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003f20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 8117 	beq.w	8004158 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003f2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d106      	bne.n	8003f44 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003f36:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003f3a:	4b85      	ldr	r3, [pc, #532]	; (8004150 <HAL_UART_IRQHandler+0x298>)
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 810a 	beq.w	8004158 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d011      	beq.n	8003f74 <HAL_UART_IRQHandler+0xbc>
 8003f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00b      	beq.n	8003f74 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2201      	movs	r2, #1
 8003f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f6a:	f043 0201 	orr.w	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d011      	beq.n	8003fa4 <HAL_UART_IRQHandler+0xec>
 8003f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00b      	beq.n	8003fa4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2202      	movs	r2, #2
 8003f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f9a:	f043 0204 	orr.w	r2, r3, #4
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d011      	beq.n	8003fd4 <HAL_UART_IRQHandler+0x11c>
 8003fb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fb4:	f003 0301 	and.w	r3, r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00b      	beq.n	8003fd4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2204      	movs	r2, #4
 8003fc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fca:	f043 0202 	orr.w	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d017      	beq.n	8004010 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fe4:	f003 0320 	and.w	r3, r3, #32
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d105      	bne.n	8003ff8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003fec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ff0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00b      	beq.n	8004010 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2208      	movs	r2, #8
 8003ffe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004006:	f043 0208 	orr.w	r2, r3, #8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004014:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004018:	2b00      	cmp	r3, #0
 800401a:	d012      	beq.n	8004042 <HAL_UART_IRQHandler+0x18a>
 800401c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004020:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00c      	beq.n	8004042 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004030:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004038:	f043 0220 	orr.w	r2, r3, #32
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 8214 	beq.w	8004476 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800404e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004052:	f003 0320 	and.w	r3, r3, #32
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00d      	beq.n	8004076 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800405a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d007      	beq.n	8004076 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800407c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408a:	2b40      	cmp	r3, #64	; 0x40
 800408c:	d005      	beq.n	800409a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800408e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004092:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004096:	2b00      	cmp	r3, #0
 8004098:	d04f      	beq.n	800413a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 ff3c 	bl	8004f18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040aa:	2b40      	cmp	r3, #64	; 0x40
 80040ac:	d141      	bne.n	8004132 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3308      	adds	r3, #8
 80040b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80040bc:	e853 3f00 	ldrex	r3, [r3]
 80040c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80040c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80040c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	3308      	adds	r3, #8
 80040d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80040da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80040de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80040e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1d9      	bne.n	80040ae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d013      	beq.n	800412a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004106:	4a13      	ldr	r2, [pc, #76]	; (8004154 <HAL_UART_IRQHandler+0x29c>)
 8004108:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800410e:	4618      	mov	r0, r3
 8004110:	f7fd fa5f 	bl	80015d2 <HAL_DMA_Abort_IT>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d017      	beq.n	800414a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004124:	4610      	mov	r0, r2
 8004126:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004128:	e00f      	b.n	800414a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f9ae 	bl	800448c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004130:	e00b      	b.n	800414a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f9aa 	bl	800448c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004138:	e007      	b.n	800414a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f9a6 	bl	800448c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004148:	e195      	b.n	8004476 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800414a:	bf00      	nop
    return;
 800414c:	e193      	b.n	8004476 <HAL_UART_IRQHandler+0x5be>
 800414e:	bf00      	nop
 8004150:	04000120 	.word	0x04000120
 8004154:	08004fe1 	.word	0x08004fe1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800415c:	2b01      	cmp	r3, #1
 800415e:	f040 814e 	bne.w	80043fe <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 8147 	beq.w	80043fe <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004174:	f003 0310 	and.w	r3, r3, #16
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 8140 	beq.w	80043fe <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2210      	movs	r2, #16
 8004184:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004190:	2b40      	cmp	r3, #64	; 0x40
 8004192:	f040 80b8 	bne.w	8004306 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80041a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 8167 	beq.w	800447a <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80041b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041b6:	429a      	cmp	r2, r3
 80041b8:	f080 815f 	bcs.w	800447a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80041c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0320 	and.w	r3, r3, #32
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f040 8086 	bne.w	80042e4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041e4:	e853 3f00 	ldrex	r3, [r3]
 80041e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	461a      	mov	r2, r3
 80041fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004202:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004206:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800420e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004212:	e841 2300 	strex	r3, r2, [r1]
 8004216:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800421a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1da      	bne.n	80041d8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3308      	adds	r3, #8
 8004228:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800422c:	e853 3f00 	ldrex	r3, [r3]
 8004230:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004232:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004234:	f023 0301 	bic.w	r3, r3, #1
 8004238:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	3308      	adds	r3, #8
 8004242:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004246:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800424a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800424e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004258:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e1      	bne.n	8004222 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3308      	adds	r3, #8
 8004264:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004266:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004268:	e853 3f00 	ldrex	r3, [r3]
 800426c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800426e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004270:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004274:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3308      	adds	r3, #8
 800427e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004282:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004284:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004286:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004288:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800428a:	e841 2300 	strex	r3, r2, [r1]
 800428e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004290:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1e3      	bne.n	800425e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2220      	movs	r2, #32
 800429a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ac:	e853 3f00 	ldrex	r3, [r3]
 80042b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80042b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042b4:	f023 0310 	bic.w	r3, r3, #16
 80042b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	461a      	mov	r2, r3
 80042c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80042c8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80042cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80042d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1e4      	bne.n	80042a4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042de:	4618      	mov	r0, r3
 80042e0:	f7fd f939 	bl	8001556 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	4619      	mov	r1, r3
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f8ce 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004304:	e0b9      	b.n	800447a <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004312:	b29b      	uxth	r3, r3
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 80ab 	beq.w	800447e <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8004328:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 80a6 	beq.w	800447e <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800433a:	e853 3f00 	ldrex	r3, [r3]
 800433e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004342:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004346:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	461a      	mov	r2, r3
 8004350:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004354:	647b      	str	r3, [r7, #68]	; 0x44
 8004356:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800435a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800435c:	e841 2300 	strex	r3, r2, [r1]
 8004360:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e4      	bne.n	8004332 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	3308      	adds	r3, #8
 800436e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	e853 3f00 	ldrex	r3, [r3]
 8004376:	623b      	str	r3, [r7, #32]
   return(result);
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	3308      	adds	r3, #8
 8004388:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800438c:	633a      	str	r2, [r7, #48]	; 0x30
 800438e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004390:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004394:	e841 2300 	strex	r3, r2, [r1]
 8004398:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800439a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1e3      	bne.n	8004368 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2220      	movs	r2, #32
 80043a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	e853 3f00 	ldrex	r3, [r3]
 80043c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f023 0310 	bic.w	r3, r3, #16
 80043c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043d6:	61fb      	str	r3, [r7, #28]
 80043d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	69b9      	ldr	r1, [r7, #24]
 80043dc:	69fa      	ldr	r2, [r7, #28]
 80043de:	e841 2300 	strex	r3, r2, [r1]
 80043e2:	617b      	str	r3, [r7, #20]
   return(result);
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1e4      	bne.n	80043b4 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2202      	movs	r2, #2
 80043ee:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043f4:	4619      	mov	r1, r3
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f852 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043fc:	e03f      	b.n	800447e <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80043fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00e      	beq.n	8004428 <HAL_UART_IRQHandler+0x570>
 800440a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800440e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800441e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f001 f895 	bl	8005550 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004426:	e02d      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800442c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00e      	beq.n	8004452 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443c:	2b00      	cmp	r3, #0
 800443e:	d008      	beq.n	8004452 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01c      	beq.n	8004482 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	4798      	blx	r3
    }
    return;
 8004450:	e017      	b.n	8004482 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d012      	beq.n	8004484 <HAL_UART_IRQHandler+0x5cc>
 800445e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 fe8a 	bl	8005184 <UART_EndTransmit_IT>
    return;
 8004470:	e008      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004472:	bf00      	nop
 8004474:	e006      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004476:	bf00      	nop
 8004478:	e004      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
      return;
 800447a:	bf00      	nop
 800447c:	e002      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
      return;
 800447e:	bf00      	nop
 8004480:	e000      	b.n	8004484 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004482:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004484:	37e8      	adds	r7, #232	; 0xe8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop

0800448c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044bc:	b08a      	sub	sp, #40	; 0x28
 80044be:	af00      	add	r7, sp, #0
 80044c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	431a      	orrs	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	431a      	orrs	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	69db      	ldr	r3, [r3, #28]
 80044dc:	4313      	orrs	r3, r2
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	4ba4      	ldr	r3, [pc, #656]	; (8004778 <UART_SetConfig+0x2c0>)
 80044e8:	4013      	ands	r3, r2
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	6812      	ldr	r2, [r2, #0]
 80044ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044f0:	430b      	orrs	r3, r1
 80044f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a99      	ldr	r2, [pc, #612]	; (800477c <UART_SetConfig+0x2c4>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d004      	beq.n	8004524 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004520:	4313      	orrs	r3, r2
 8004522:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004534:	430a      	orrs	r2, r1
 8004536:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a90      	ldr	r2, [pc, #576]	; (8004780 <UART_SetConfig+0x2c8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d126      	bne.n	8004590 <UART_SetConfig+0xd8>
 8004542:	4b90      	ldr	r3, [pc, #576]	; (8004784 <UART_SetConfig+0x2cc>)
 8004544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004548:	f003 0303 	and.w	r3, r3, #3
 800454c:	2b03      	cmp	r3, #3
 800454e:	d81b      	bhi.n	8004588 <UART_SetConfig+0xd0>
 8004550:	a201      	add	r2, pc, #4	; (adr r2, 8004558 <UART_SetConfig+0xa0>)
 8004552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004556:	bf00      	nop
 8004558:	08004569 	.word	0x08004569
 800455c:	08004579 	.word	0x08004579
 8004560:	08004571 	.word	0x08004571
 8004564:	08004581 	.word	0x08004581
 8004568:	2301      	movs	r3, #1
 800456a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800456e:	e116      	b.n	800479e <UART_SetConfig+0x2e6>
 8004570:	2302      	movs	r3, #2
 8004572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004576:	e112      	b.n	800479e <UART_SetConfig+0x2e6>
 8004578:	2304      	movs	r3, #4
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800457e:	e10e      	b.n	800479e <UART_SetConfig+0x2e6>
 8004580:	2308      	movs	r3, #8
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004586:	e10a      	b.n	800479e <UART_SetConfig+0x2e6>
 8004588:	2310      	movs	r3, #16
 800458a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800458e:	e106      	b.n	800479e <UART_SetConfig+0x2e6>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a7c      	ldr	r2, [pc, #496]	; (8004788 <UART_SetConfig+0x2d0>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d138      	bne.n	800460c <UART_SetConfig+0x154>
 800459a:	4b7a      	ldr	r3, [pc, #488]	; (8004784 <UART_SetConfig+0x2cc>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a0:	f003 030c 	and.w	r3, r3, #12
 80045a4:	2b0c      	cmp	r3, #12
 80045a6:	d82d      	bhi.n	8004604 <UART_SetConfig+0x14c>
 80045a8:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <UART_SetConfig+0xf8>)
 80045aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ae:	bf00      	nop
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	08004605 	.word	0x08004605
 80045b8:	08004605 	.word	0x08004605
 80045bc:	08004605 	.word	0x08004605
 80045c0:	080045f5 	.word	0x080045f5
 80045c4:	08004605 	.word	0x08004605
 80045c8:	08004605 	.word	0x08004605
 80045cc:	08004605 	.word	0x08004605
 80045d0:	080045ed 	.word	0x080045ed
 80045d4:	08004605 	.word	0x08004605
 80045d8:	08004605 	.word	0x08004605
 80045dc:	08004605 	.word	0x08004605
 80045e0:	080045fd 	.word	0x080045fd
 80045e4:	2300      	movs	r3, #0
 80045e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ea:	e0d8      	b.n	800479e <UART_SetConfig+0x2e6>
 80045ec:	2302      	movs	r3, #2
 80045ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f2:	e0d4      	b.n	800479e <UART_SetConfig+0x2e6>
 80045f4:	2304      	movs	r3, #4
 80045f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045fa:	e0d0      	b.n	800479e <UART_SetConfig+0x2e6>
 80045fc:	2308      	movs	r3, #8
 80045fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004602:	e0cc      	b.n	800479e <UART_SetConfig+0x2e6>
 8004604:	2310      	movs	r3, #16
 8004606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800460a:	e0c8      	b.n	800479e <UART_SetConfig+0x2e6>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a5e      	ldr	r2, [pc, #376]	; (800478c <UART_SetConfig+0x2d4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d125      	bne.n	8004662 <UART_SetConfig+0x1aa>
 8004616:	4b5b      	ldr	r3, [pc, #364]	; (8004784 <UART_SetConfig+0x2cc>)
 8004618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800461c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004620:	2b30      	cmp	r3, #48	; 0x30
 8004622:	d016      	beq.n	8004652 <UART_SetConfig+0x19a>
 8004624:	2b30      	cmp	r3, #48	; 0x30
 8004626:	d818      	bhi.n	800465a <UART_SetConfig+0x1a2>
 8004628:	2b20      	cmp	r3, #32
 800462a:	d00a      	beq.n	8004642 <UART_SetConfig+0x18a>
 800462c:	2b20      	cmp	r3, #32
 800462e:	d814      	bhi.n	800465a <UART_SetConfig+0x1a2>
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <UART_SetConfig+0x182>
 8004634:	2b10      	cmp	r3, #16
 8004636:	d008      	beq.n	800464a <UART_SetConfig+0x192>
 8004638:	e00f      	b.n	800465a <UART_SetConfig+0x1a2>
 800463a:	2300      	movs	r3, #0
 800463c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004640:	e0ad      	b.n	800479e <UART_SetConfig+0x2e6>
 8004642:	2302      	movs	r3, #2
 8004644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004648:	e0a9      	b.n	800479e <UART_SetConfig+0x2e6>
 800464a:	2304      	movs	r3, #4
 800464c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004650:	e0a5      	b.n	800479e <UART_SetConfig+0x2e6>
 8004652:	2308      	movs	r3, #8
 8004654:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004658:	e0a1      	b.n	800479e <UART_SetConfig+0x2e6>
 800465a:	2310      	movs	r3, #16
 800465c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004660:	e09d      	b.n	800479e <UART_SetConfig+0x2e6>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a4a      	ldr	r2, [pc, #296]	; (8004790 <UART_SetConfig+0x2d8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d125      	bne.n	80046b8 <UART_SetConfig+0x200>
 800466c:	4b45      	ldr	r3, [pc, #276]	; (8004784 <UART_SetConfig+0x2cc>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004672:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004676:	2bc0      	cmp	r3, #192	; 0xc0
 8004678:	d016      	beq.n	80046a8 <UART_SetConfig+0x1f0>
 800467a:	2bc0      	cmp	r3, #192	; 0xc0
 800467c:	d818      	bhi.n	80046b0 <UART_SetConfig+0x1f8>
 800467e:	2b80      	cmp	r3, #128	; 0x80
 8004680:	d00a      	beq.n	8004698 <UART_SetConfig+0x1e0>
 8004682:	2b80      	cmp	r3, #128	; 0x80
 8004684:	d814      	bhi.n	80046b0 <UART_SetConfig+0x1f8>
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <UART_SetConfig+0x1d8>
 800468a:	2b40      	cmp	r3, #64	; 0x40
 800468c:	d008      	beq.n	80046a0 <UART_SetConfig+0x1e8>
 800468e:	e00f      	b.n	80046b0 <UART_SetConfig+0x1f8>
 8004690:	2300      	movs	r3, #0
 8004692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004696:	e082      	b.n	800479e <UART_SetConfig+0x2e6>
 8004698:	2302      	movs	r3, #2
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800469e:	e07e      	b.n	800479e <UART_SetConfig+0x2e6>
 80046a0:	2304      	movs	r3, #4
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046a6:	e07a      	b.n	800479e <UART_SetConfig+0x2e6>
 80046a8:	2308      	movs	r3, #8
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ae:	e076      	b.n	800479e <UART_SetConfig+0x2e6>
 80046b0:	2310      	movs	r3, #16
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b6:	e072      	b.n	800479e <UART_SetConfig+0x2e6>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a35      	ldr	r2, [pc, #212]	; (8004794 <UART_SetConfig+0x2dc>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d12a      	bne.n	8004718 <UART_SetConfig+0x260>
 80046c2:	4b30      	ldr	r3, [pc, #192]	; (8004784 <UART_SetConfig+0x2cc>)
 80046c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046d0:	d01a      	beq.n	8004708 <UART_SetConfig+0x250>
 80046d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046d6:	d81b      	bhi.n	8004710 <UART_SetConfig+0x258>
 80046d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046dc:	d00c      	beq.n	80046f8 <UART_SetConfig+0x240>
 80046de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046e2:	d815      	bhi.n	8004710 <UART_SetConfig+0x258>
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <UART_SetConfig+0x238>
 80046e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046ec:	d008      	beq.n	8004700 <UART_SetConfig+0x248>
 80046ee:	e00f      	b.n	8004710 <UART_SetConfig+0x258>
 80046f0:	2300      	movs	r3, #0
 80046f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046f6:	e052      	b.n	800479e <UART_SetConfig+0x2e6>
 80046f8:	2302      	movs	r3, #2
 80046fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046fe:	e04e      	b.n	800479e <UART_SetConfig+0x2e6>
 8004700:	2304      	movs	r3, #4
 8004702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004706:	e04a      	b.n	800479e <UART_SetConfig+0x2e6>
 8004708:	2308      	movs	r3, #8
 800470a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800470e:	e046      	b.n	800479e <UART_SetConfig+0x2e6>
 8004710:	2310      	movs	r3, #16
 8004712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004716:	e042      	b.n	800479e <UART_SetConfig+0x2e6>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a17      	ldr	r2, [pc, #92]	; (800477c <UART_SetConfig+0x2c4>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d13a      	bne.n	8004798 <UART_SetConfig+0x2e0>
 8004722:	4b18      	ldr	r3, [pc, #96]	; (8004784 <UART_SetConfig+0x2cc>)
 8004724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004728:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800472c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004730:	d01a      	beq.n	8004768 <UART_SetConfig+0x2b0>
 8004732:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004736:	d81b      	bhi.n	8004770 <UART_SetConfig+0x2b8>
 8004738:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800473c:	d00c      	beq.n	8004758 <UART_SetConfig+0x2a0>
 800473e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004742:	d815      	bhi.n	8004770 <UART_SetConfig+0x2b8>
 8004744:	2b00      	cmp	r3, #0
 8004746:	d003      	beq.n	8004750 <UART_SetConfig+0x298>
 8004748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474c:	d008      	beq.n	8004760 <UART_SetConfig+0x2a8>
 800474e:	e00f      	b.n	8004770 <UART_SetConfig+0x2b8>
 8004750:	2300      	movs	r3, #0
 8004752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004756:	e022      	b.n	800479e <UART_SetConfig+0x2e6>
 8004758:	2302      	movs	r3, #2
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800475e:	e01e      	b.n	800479e <UART_SetConfig+0x2e6>
 8004760:	2304      	movs	r3, #4
 8004762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004766:	e01a      	b.n	800479e <UART_SetConfig+0x2e6>
 8004768:	2308      	movs	r3, #8
 800476a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800476e:	e016      	b.n	800479e <UART_SetConfig+0x2e6>
 8004770:	2310      	movs	r3, #16
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004776:	e012      	b.n	800479e <UART_SetConfig+0x2e6>
 8004778:	efff69f3 	.word	0xefff69f3
 800477c:	40008000 	.word	0x40008000
 8004780:	40013800 	.word	0x40013800
 8004784:	40021000 	.word	0x40021000
 8004788:	40004400 	.word	0x40004400
 800478c:	40004800 	.word	0x40004800
 8004790:	40004c00 	.word	0x40004c00
 8004794:	40005000 	.word	0x40005000
 8004798:	2310      	movs	r3, #16
 800479a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a9f      	ldr	r2, [pc, #636]	; (8004a20 <UART_SetConfig+0x568>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d17a      	bne.n	800489e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d824      	bhi.n	80047fa <UART_SetConfig+0x342>
 80047b0:	a201      	add	r2, pc, #4	; (adr r2, 80047b8 <UART_SetConfig+0x300>)
 80047b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b6:	bf00      	nop
 80047b8:	080047dd 	.word	0x080047dd
 80047bc:	080047fb 	.word	0x080047fb
 80047c0:	080047e5 	.word	0x080047e5
 80047c4:	080047fb 	.word	0x080047fb
 80047c8:	080047eb 	.word	0x080047eb
 80047cc:	080047fb 	.word	0x080047fb
 80047d0:	080047fb 	.word	0x080047fb
 80047d4:	080047fb 	.word	0x080047fb
 80047d8:	080047f3 	.word	0x080047f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047dc:	f7fe f80a 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 80047e0:	61f8      	str	r0, [r7, #28]
        break;
 80047e2:	e010      	b.n	8004806 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047e4:	4b8f      	ldr	r3, [pc, #572]	; (8004a24 <UART_SetConfig+0x56c>)
 80047e6:	61fb      	str	r3, [r7, #28]
        break;
 80047e8:	e00d      	b.n	8004806 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ea:	f7fd ff6b 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 80047ee:	61f8      	str	r0, [r7, #28]
        break;
 80047f0:	e009      	b.n	8004806 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047f6:	61fb      	str	r3, [r7, #28]
        break;
 80047f8:	e005      	b.n	8004806 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80047fa:	2300      	movs	r3, #0
 80047fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004804:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 80fb 	beq.w	8004a04 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	4413      	add	r3, r2
 8004818:	69fa      	ldr	r2, [r7, #28]
 800481a:	429a      	cmp	r2, r3
 800481c:	d305      	bcc.n	800482a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004824:	69fa      	ldr	r2, [r7, #28]
 8004826:	429a      	cmp	r2, r3
 8004828:	d903      	bls.n	8004832 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004830:	e0e8      	b.n	8004a04 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	2200      	movs	r2, #0
 8004836:	461c      	mov	r4, r3
 8004838:	4615      	mov	r5, r2
 800483a:	f04f 0200 	mov.w	r2, #0
 800483e:	f04f 0300 	mov.w	r3, #0
 8004842:	022b      	lsls	r3, r5, #8
 8004844:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004848:	0222      	lsls	r2, r4, #8
 800484a:	68f9      	ldr	r1, [r7, #12]
 800484c:	6849      	ldr	r1, [r1, #4]
 800484e:	0849      	lsrs	r1, r1, #1
 8004850:	2000      	movs	r0, #0
 8004852:	4688      	mov	r8, r1
 8004854:	4681      	mov	r9, r0
 8004856:	eb12 0a08 	adds.w	sl, r2, r8
 800485a:	eb43 0b09 	adc.w	fp, r3, r9
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	603b      	str	r3, [r7, #0]
 8004866:	607a      	str	r2, [r7, #4]
 8004868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800486c:	4650      	mov	r0, sl
 800486e:	4659      	mov	r1, fp
 8004870:	f7fb fd06 	bl	8000280 <__aeabi_uldivmod>
 8004874:	4602      	mov	r2, r0
 8004876:	460b      	mov	r3, r1
 8004878:	4613      	mov	r3, r2
 800487a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004882:	d308      	bcc.n	8004896 <UART_SetConfig+0x3de>
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800488a:	d204      	bcs.n	8004896 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	60da      	str	r2, [r3, #12]
 8004894:	e0b6      	b.n	8004a04 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800489c:	e0b2      	b.n	8004a04 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048a6:	d15e      	bne.n	8004966 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80048a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d828      	bhi.n	8004902 <UART_SetConfig+0x44a>
 80048b0:	a201      	add	r2, pc, #4	; (adr r2, 80048b8 <UART_SetConfig+0x400>)
 80048b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b6:	bf00      	nop
 80048b8:	080048dd 	.word	0x080048dd
 80048bc:	080048e5 	.word	0x080048e5
 80048c0:	080048ed 	.word	0x080048ed
 80048c4:	08004903 	.word	0x08004903
 80048c8:	080048f3 	.word	0x080048f3
 80048cc:	08004903 	.word	0x08004903
 80048d0:	08004903 	.word	0x08004903
 80048d4:	08004903 	.word	0x08004903
 80048d8:	080048fb 	.word	0x080048fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048dc:	f7fd ff8a 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 80048e0:	61f8      	str	r0, [r7, #28]
        break;
 80048e2:	e014      	b.n	800490e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048e4:	f7fd ff9c 	bl	8002820 <HAL_RCC_GetPCLK2Freq>
 80048e8:	61f8      	str	r0, [r7, #28]
        break;
 80048ea:	e010      	b.n	800490e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ec:	4b4d      	ldr	r3, [pc, #308]	; (8004a24 <UART_SetConfig+0x56c>)
 80048ee:	61fb      	str	r3, [r7, #28]
        break;
 80048f0:	e00d      	b.n	800490e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f2:	f7fd fee7 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 80048f6:	61f8      	str	r0, [r7, #28]
        break;
 80048f8:	e009      	b.n	800490e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048fe:	61fb      	str	r3, [r7, #28]
        break;
 8004900:	e005      	b.n	800490e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004902:	2300      	movs	r3, #0
 8004904:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800490c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d077      	beq.n	8004a04 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	005a      	lsls	r2, r3, #1
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	085b      	lsrs	r3, r3, #1
 800491e:	441a      	add	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	fbb2 f3f3 	udiv	r3, r2, r3
 8004928:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	2b0f      	cmp	r3, #15
 800492e:	d916      	bls.n	800495e <UART_SetConfig+0x4a6>
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004936:	d212      	bcs.n	800495e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	b29b      	uxth	r3, r3
 800493c:	f023 030f 	bic.w	r3, r3, #15
 8004940:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	085b      	lsrs	r3, r3, #1
 8004946:	b29b      	uxth	r3, r3
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	b29a      	uxth	r2, r3
 800494e:	8afb      	ldrh	r3, [r7, #22]
 8004950:	4313      	orrs	r3, r2
 8004952:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	8afa      	ldrh	r2, [r7, #22]
 800495a:	60da      	str	r2, [r3, #12]
 800495c:	e052      	b.n	8004a04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004964:	e04e      	b.n	8004a04 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004966:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800496a:	2b08      	cmp	r3, #8
 800496c:	d827      	bhi.n	80049be <UART_SetConfig+0x506>
 800496e:	a201      	add	r2, pc, #4	; (adr r2, 8004974 <UART_SetConfig+0x4bc>)
 8004970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004974:	08004999 	.word	0x08004999
 8004978:	080049a1 	.word	0x080049a1
 800497c:	080049a9 	.word	0x080049a9
 8004980:	080049bf 	.word	0x080049bf
 8004984:	080049af 	.word	0x080049af
 8004988:	080049bf 	.word	0x080049bf
 800498c:	080049bf 	.word	0x080049bf
 8004990:	080049bf 	.word	0x080049bf
 8004994:	080049b7 	.word	0x080049b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004998:	f7fd ff2c 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 800499c:	61f8      	str	r0, [r7, #28]
        break;
 800499e:	e014      	b.n	80049ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049a0:	f7fd ff3e 	bl	8002820 <HAL_RCC_GetPCLK2Freq>
 80049a4:	61f8      	str	r0, [r7, #28]
        break;
 80049a6:	e010      	b.n	80049ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049a8:	4b1e      	ldr	r3, [pc, #120]	; (8004a24 <UART_SetConfig+0x56c>)
 80049aa:	61fb      	str	r3, [r7, #28]
        break;
 80049ac:	e00d      	b.n	80049ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049ae:	f7fd fe89 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 80049b2:	61f8      	str	r0, [r7, #28]
        break;
 80049b4:	e009      	b.n	80049ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049ba:	61fb      	str	r3, [r7, #28]
        break;
 80049bc:	e005      	b.n	80049ca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80049c8:	bf00      	nop
    }

    if (pclk != 0U)
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d019      	beq.n	8004a04 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	085a      	lsrs	r2, r3, #1
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	441a      	add	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	2b0f      	cmp	r3, #15
 80049e8:	d909      	bls.n	80049fe <UART_SetConfig+0x546>
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049f0:	d205      	bcs.n	80049fe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	60da      	str	r2, [r3, #12]
 80049fc:	e002      	b.n	8004a04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004a10:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3728      	adds	r7, #40	; 0x28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a1e:	bf00      	nop
 8004a20:	40008000 	.word	0x40008000
 8004a24:	00f42400 	.word	0x00f42400

08004a28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	f003 0320 	and.w	r3, r3, #32
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	430a      	orrs	r2, r1
 8004afa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01a      	beq.n	8004b3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b26:	d10a      	bne.n	8004b3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00a      	beq.n	8004b60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	605a      	str	r2, [r3, #4]
  }
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b098      	sub	sp, #96	; 0x60
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b7c:	f7fc fb78 	bl	8001270 <HAL_GetTick>
 8004b80:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0308 	and.w	r3, r3, #8
 8004b8c:	2b08      	cmp	r3, #8
 8004b8e:	d12e      	bne.n	8004bee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f88c 	bl	8004cbc <UART_WaitOnFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d021      	beq.n	8004bee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb2:	e853 3f00 	ldrex	r3, [r3]
 8004bb6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bbe:	653b      	str	r3, [r7, #80]	; 0x50
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bc8:	647b      	str	r3, [r7, #68]	; 0x44
 8004bca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bcc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bd0:	e841 2300 	strex	r3, r2, [r1]
 8004bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1e6      	bne.n	8004baa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2220      	movs	r2, #32
 8004be0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e062      	b.n	8004cb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d149      	bne.n	8004c90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c04:	2200      	movs	r2, #0
 8004c06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f856 	bl	8004cbc <UART_WaitOnFlagUntilTimeout>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d03c      	beq.n	8004c90 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	623b      	str	r3, [r7, #32]
   return(result);
 8004c24:	6a3b      	ldr	r3, [r7, #32]
 8004c26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c34:	633b      	str	r3, [r7, #48]	; 0x30
 8004c36:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c3c:	e841 2300 	strex	r3, r2, [r1]
 8004c40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e6      	bne.n	8004c16 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3308      	adds	r3, #8
 8004c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0301 	bic.w	r3, r3, #1
 8004c5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3308      	adds	r3, #8
 8004c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c68:	61fa      	str	r2, [r7, #28]
 8004c6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6c:	69b9      	ldr	r1, [r7, #24]
 8004c6e:	69fa      	ldr	r2, [r7, #28]
 8004c70:	e841 2300 	strex	r3, r2, [r1]
 8004c74:	617b      	str	r3, [r7, #20]
   return(result);
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1e5      	bne.n	8004c48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e011      	b.n	8004cb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2220      	movs	r2, #32
 8004c94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3758      	adds	r7, #88	; 0x58
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ccc:	e049      	b.n	8004d62 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d045      	beq.n	8004d62 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd6:	f7fc facb 	bl	8001270 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d302      	bcc.n	8004cec <UART_WaitOnFlagUntilTimeout+0x30>
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e048      	b.n	8004d82 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0304 	and.w	r3, r3, #4
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d031      	beq.n	8004d62 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	f003 0308 	and.w	r3, r3, #8
 8004d08:	2b08      	cmp	r3, #8
 8004d0a:	d110      	bne.n	8004d2e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2208      	movs	r2, #8
 8004d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f8ff 	bl	8004f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2208      	movs	r2, #8
 8004d1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e029      	b.n	8004d82 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d3c:	d111      	bne.n	8004d62 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f8e5 	bl	8004f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2220      	movs	r2, #32
 8004d52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e00f      	b.n	8004d82 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	bf0c      	ite	eq
 8004d72:	2301      	moveq	r3, #1
 8004d74:	2300      	movne	r3, #0
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	461a      	mov	r2, r3
 8004d7a:	79fb      	ldrb	r3, [r7, #7]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d0a6      	beq.n	8004cce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b097      	sub	sp, #92	; 0x5c
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	88fa      	ldrh	r2, [r7, #6]
 8004da4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	88fa      	ldrh	r2, [r7, #6]
 8004dac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbe:	d10e      	bne.n	8004dde <UART_Start_Receive_IT+0x52>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d105      	bne.n	8004dd4 <UART_Start_Receive_IT+0x48>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004dce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004dd2:	e02d      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	22ff      	movs	r2, #255	; 0xff
 8004dd8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ddc:	e028      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10d      	bne.n	8004e02 <UART_Start_Receive_IT+0x76>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d104      	bne.n	8004df8 <UART_Start_Receive_IT+0x6c>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	22ff      	movs	r2, #255	; 0xff
 8004df2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004df6:	e01b      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	227f      	movs	r2, #127	; 0x7f
 8004dfc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e00:	e016      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e0a:	d10d      	bne.n	8004e28 <UART_Start_Receive_IT+0x9c>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d104      	bne.n	8004e1e <UART_Start_Receive_IT+0x92>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	227f      	movs	r2, #127	; 0x7f
 8004e18:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e1c:	e008      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	223f      	movs	r2, #63	; 0x3f
 8004e22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004e26:	e003      	b.n	8004e30 <UART_Start_Receive_IT+0xa4>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2222      	movs	r2, #34	; 0x22
 8004e3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	3308      	adds	r3, #8
 8004e46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e4a:	e853 3f00 	ldrex	r3, [r3]
 8004e4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e52:	f043 0301 	orr.w	r3, r3, #1
 8004e56:	657b      	str	r3, [r7, #84]	; 0x54
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3308      	adds	r3, #8
 8004e5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004e60:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e62:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e68:	e841 2300 	strex	r3, r2, [r1]
 8004e6c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1e5      	bne.n	8004e40 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e7c:	d107      	bne.n	8004e8e <UART_Start_Receive_IT+0x102>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d103      	bne.n	8004e8e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	4a21      	ldr	r2, [pc, #132]	; (8004f10 <UART_Start_Receive_IT+0x184>)
 8004e8a:	669a      	str	r2, [r3, #104]	; 0x68
 8004e8c:	e002      	b.n	8004e94 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	4a20      	ldr	r2, [pc, #128]	; (8004f14 <UART_Start_Receive_IT+0x188>)
 8004e92:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d019      	beq.n	8004ed0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea4:	e853 3f00 	ldrex	r3, [r3]
 8004ea8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eac:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004eb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eba:	637b      	str	r3, [r7, #52]	; 0x34
 8004ebc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ec0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e6      	bne.n	8004e9c <UART_Start_Receive_IT+0x110>
 8004ece:	e018      	b.n	8004f02 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	613b      	str	r3, [r7, #16]
   return(result);
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f043 0320 	orr.w	r3, r3, #32
 8004ee4:	653b      	str	r3, [r7, #80]	; 0x50
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eee:	623b      	str	r3, [r7, #32]
 8004ef0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef2:	69f9      	ldr	r1, [r7, #28]
 8004ef4:	6a3a      	ldr	r2, [r7, #32]
 8004ef6:	e841 2300 	strex	r3, r2, [r1]
 8004efa:	61bb      	str	r3, [r7, #24]
   return(result);
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1e6      	bne.n	8004ed0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	375c      	adds	r7, #92	; 0x5c
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr
 8004f10:	08005395 	.word	0x08005395
 8004f14:	080051d9 	.word	0x080051d9

08004f18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b095      	sub	sp, #84	; 0x54
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f28:	e853 3f00 	ldrex	r3, [r3]
 8004f2c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f3e:	643b      	str	r3, [r7, #64]	; 0x40
 8004f40:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004f46:	e841 2300 	strex	r3, r2, [r1]
 8004f4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1e6      	bne.n	8004f20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	3308      	adds	r3, #8
 8004f58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	e853 3f00 	ldrex	r3, [r3]
 8004f60:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	f023 0301 	bic.w	r3, r3, #1
 8004f68:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	3308      	adds	r3, #8
 8004f70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f7a:	e841 2300 	strex	r3, r2, [r1]
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e5      	bne.n	8004f52 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d118      	bne.n	8004fc0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0310 	bic.w	r3, r3, #16
 8004fa2:	647b      	str	r3, [r7, #68]	; 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	461a      	mov	r2, r3
 8004faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	6979      	ldr	r1, [r7, #20]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e6      	bne.n	8004f8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004fd4:	bf00      	nop
 8004fd6:	3754      	adds	r7, #84	; 0x54
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f7ff fa44 	bl	800448c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005004:	bf00      	nop
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}

0800500c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800500c:	b480      	push	{r7}
 800500e:	b08f      	sub	sp, #60	; 0x3c
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005018:	2b21      	cmp	r3, #33	; 0x21
 800501a:	d14d      	bne.n	80050b8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d132      	bne.n	800508e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	e853 3f00 	ldrex	r3, [r3]
 8005034:	61fb      	str	r3, [r7, #28]
   return(result);
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800503c:	637b      	str	r3, [r7, #52]	; 0x34
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005046:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005048:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800504c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800504e:	e841 2300 	strex	r3, r2, [r1]
 8005052:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1e6      	bne.n	8005028 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	e853 3f00 	ldrex	r3, [r3]
 8005066:	60bb      	str	r3, [r7, #8]
   return(result);
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800506e:	633b      	str	r3, [r7, #48]	; 0x30
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005078:	61bb      	str	r3, [r7, #24]
 800507a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507c:	6979      	ldr	r1, [r7, #20]
 800507e:	69ba      	ldr	r2, [r7, #24]
 8005080:	e841 2300 	strex	r3, r2, [r1]
 8005084:	613b      	str	r3, [r7, #16]
   return(result);
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1e6      	bne.n	800505a <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800508c:	e014      	b.n	80050b8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005092:	781a      	ldrb	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	b292      	uxth	r2, r2
 800509a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050a0:	1c5a      	adds	r2, r3, #1
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	3b01      	subs	r3, #1
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80050b8:	bf00      	nop
 80050ba:	373c      	adds	r7, #60	; 0x3c
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b091      	sub	sp, #68	; 0x44
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050d0:	2b21      	cmp	r3, #33	; 0x21
 80050d2:	d151      	bne.n	8005178 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80050da:	b29b      	uxth	r3, r3
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d132      	bne.n	8005146 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	e853 3f00 	ldrex	r3, [r3]
 80050ec:	623b      	str	r3, [r7, #32]
   return(result);
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fe:	633b      	str	r3, [r7, #48]	; 0x30
 8005100:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005104:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e6      	bne.n	80050e0 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005126:	637b      	str	r3, [r7, #52]	; 0x34
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005130:	61fb      	str	r3, [r7, #28]
 8005132:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	69b9      	ldr	r1, [r7, #24]
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	e841 2300 	strex	r3, r2, [r1]
 800513c:	617b      	str	r3, [r7, #20]
   return(result);
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1e6      	bne.n	8005112 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005144:	e018      	b.n	8005178 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514a:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800514c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800514e:	881a      	ldrh	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005158:	b292      	uxth	r2, r2
 800515a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005160:	1c9a      	adds	r2, r3, #2
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005178:	bf00      	nop
 800517a:	3744      	adds	r7, #68	; 0x44
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	60bb      	str	r3, [r7, #8]
   return(result);
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a0:	61fb      	str	r3, [r7, #28]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	61bb      	str	r3, [r7, #24]
 80051ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	6979      	ldr	r1, [r7, #20]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	613b      	str	r3, [r7, #16]
   return(result);
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e6      	bne.n	800518c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2220      	movs	r2, #32
 80051c2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7fb fcb4 	bl	8000b38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051d0:	bf00      	nop
 80051d2:	3720      	adds	r7, #32
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b09c      	sub	sp, #112	; 0x70
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80051e6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051f0:	2b22      	cmp	r3, #34	; 0x22
 80051f2:	f040 80be 	bne.w	8005372 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80051fc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005200:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005204:	b2d9      	uxtb	r1, r3
 8005206:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800520a:	b2da      	uxtb	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005210:	400a      	ands	r2, r1
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	f040 80a3 	bne.w	8005386 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005248:	e853 3f00 	ldrex	r3, [r3]
 800524c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800524e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005250:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005254:	66bb      	str	r3, [r7, #104]	; 0x68
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800525e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005260:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005262:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005264:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005266:	e841 2300 	strex	r3, r2, [r1]
 800526a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800526c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e6      	bne.n	8005240 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3308      	adds	r3, #8
 8005278:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005284:	f023 0301 	bic.w	r3, r3, #1
 8005288:	667b      	str	r3, [r7, #100]	; 0x64
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3308      	adds	r3, #8
 8005290:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005292:	647a      	str	r2, [r7, #68]	; 0x44
 8005294:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005296:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005298:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800529a:	e841 2300 	strex	r3, r2, [r1]
 800529e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e5      	bne.n	8005272 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a34      	ldr	r2, [pc, #208]	; (8005390 <UART_RxISR_8BIT+0x1b8>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d01f      	beq.n	8005304 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d018      	beq.n	8005304 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	623b      	str	r3, [r7, #32]
   return(result);
 80052e0:	6a3b      	ldr	r3, [r7, #32]
 80052e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80052e6:	663b      	str	r3, [r7, #96]	; 0x60
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052f0:	633b      	str	r3, [r7, #48]	; 0x30
 80052f2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f8:	e841 2300 	strex	r3, r2, [r1]
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e6      	bne.n	80052d2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005308:	2b01      	cmp	r3, #1
 800530a:	d12e      	bne.n	800536a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	e853 3f00 	ldrex	r3, [r3]
 800531e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0310 	bic.w	r3, r3, #16
 8005326:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	461a      	mov	r2, r3
 800532e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005330:	61fb      	str	r3, [r7, #28]
 8005332:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005334:	69b9      	ldr	r1, [r7, #24]
 8005336:	69fa      	ldr	r2, [r7, #28]
 8005338:	e841 2300 	strex	r3, r2, [r1]
 800533c:	617b      	str	r3, [r7, #20]
   return(result);
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1e6      	bne.n	8005312 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	f003 0310 	and.w	r3, r3, #16
 800534e:	2b10      	cmp	r3, #16
 8005350:	d103      	bne.n	800535a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2210      	movs	r2, #16
 8005358:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005360:	4619      	mov	r1, r3
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7ff f89c 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005368:	e00d      	b.n	8005386 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7fb fc0a 	bl	8000b84 <HAL_UART_RxCpltCallback>
}
 8005370:	e009      	b.n	8005386 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	8b1b      	ldrh	r3, [r3, #24]
 8005378:	b29a      	uxth	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0208 	orr.w	r2, r2, #8
 8005382:	b292      	uxth	r2, r2
 8005384:	831a      	strh	r2, [r3, #24]
}
 8005386:	bf00      	nop
 8005388:	3770      	adds	r7, #112	; 0x70
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	40008000 	.word	0x40008000

08005394 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b09c      	sub	sp, #112	; 0x70
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80053a2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053ac:	2b22      	cmp	r3, #34	; 0x22
 80053ae:	f040 80be 	bne.w	800552e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053b8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80053c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80053c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80053ca:	4013      	ands	r3, r2
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d6:	1c9a      	adds	r2, r3, #2
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f040 80a3 	bne.w	8005542 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005404:	e853 3f00 	ldrex	r3, [r3]
 8005408:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800540a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800540c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005410:	667b      	str	r3, [r7, #100]	; 0x64
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800541a:	657b      	str	r3, [r7, #84]	; 0x54
 800541c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005420:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005422:	e841 2300 	strex	r3, r2, [r1]
 8005426:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1e6      	bne.n	80053fc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3308      	adds	r3, #8
 8005434:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005438:	e853 3f00 	ldrex	r3, [r3]
 800543c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800543e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005440:	f023 0301 	bic.w	r3, r3, #1
 8005444:	663b      	str	r3, [r7, #96]	; 0x60
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3308      	adds	r3, #8
 800544c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800544e:	643a      	str	r2, [r7, #64]	; 0x40
 8005450:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005452:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005454:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005456:	e841 2300 	strex	r3, r2, [r1]
 800545a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800545c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1e5      	bne.n	800542e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2220      	movs	r2, #32
 8005466:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a34      	ldr	r2, [pc, #208]	; (800554c <UART_RxISR_16BIT+0x1b8>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d01f      	beq.n	80054c0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d018      	beq.n	80054c0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	e853 3f00 	ldrex	r3, [r3]
 800549a:	61fb      	str	r3, [r7, #28]
   return(result);
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80054a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	461a      	mov	r2, r3
 80054aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054ae:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054b4:	e841 2300 	strex	r3, r2, [r1]
 80054b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1e6      	bne.n	800548e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d12e      	bne.n	8005526 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	e853 3f00 	ldrex	r3, [r3]
 80054da:	60bb      	str	r3, [r7, #8]
   return(result);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f023 0310 	bic.w	r3, r3, #16
 80054e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054ec:	61bb      	str	r3, [r7, #24]
 80054ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f0:	6979      	ldr	r1, [r7, #20]
 80054f2:	69ba      	ldr	r2, [r7, #24]
 80054f4:	e841 2300 	strex	r3, r2, [r1]
 80054f8:	613b      	str	r3, [r7, #16]
   return(result);
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1e6      	bne.n	80054ce <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f003 0310 	and.w	r3, r3, #16
 800550a:	2b10      	cmp	r3, #16
 800550c:	d103      	bne.n	8005516 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2210      	movs	r2, #16
 8005514:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800551c:	4619      	mov	r1, r3
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fe ffbe 	bl	80044a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005524:	e00d      	b.n	8005542 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7fb fb2c 	bl	8000b84 <HAL_UART_RxCpltCallback>
}
 800552c:	e009      	b.n	8005542 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	8b1b      	ldrh	r3, [r3, #24]
 8005534:	b29a      	uxth	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0208 	orr.w	r2, r2, #8
 800553e:	b292      	uxth	r2, r2
 8005540:	831a      	strh	r2, [r3, #24]
}
 8005542:	bf00      	nop
 8005544:	3770      	adds	r7, #112	; 0x70
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40008000 	.word	0x40008000

08005550 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <atoi>:
 8005564:	220a      	movs	r2, #10
 8005566:	2100      	movs	r1, #0
 8005568:	f000 b882 	b.w	8005670 <strtol>

0800556c <_strtol_l.constprop.0>:
 800556c:	2b01      	cmp	r3, #1
 800556e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005572:	d001      	beq.n	8005578 <_strtol_l.constprop.0+0xc>
 8005574:	2b24      	cmp	r3, #36	; 0x24
 8005576:	d906      	bls.n	8005586 <_strtol_l.constprop.0+0x1a>
 8005578:	f000 f8c2 	bl	8005700 <__errno>
 800557c:	2316      	movs	r3, #22
 800557e:	6003      	str	r3, [r0, #0]
 8005580:	2000      	movs	r0, #0
 8005582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005586:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800566c <_strtol_l.constprop.0+0x100>
 800558a:	460d      	mov	r5, r1
 800558c:	462e      	mov	r6, r5
 800558e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005592:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8005596:	f017 0708 	ands.w	r7, r7, #8
 800559a:	d1f7      	bne.n	800558c <_strtol_l.constprop.0+0x20>
 800559c:	2c2d      	cmp	r4, #45	; 0x2d
 800559e:	d132      	bne.n	8005606 <_strtol_l.constprop.0+0x9a>
 80055a0:	782c      	ldrb	r4, [r5, #0]
 80055a2:	2701      	movs	r7, #1
 80055a4:	1cb5      	adds	r5, r6, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d05b      	beq.n	8005662 <_strtol_l.constprop.0+0xf6>
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d109      	bne.n	80055c2 <_strtol_l.constprop.0+0x56>
 80055ae:	2c30      	cmp	r4, #48	; 0x30
 80055b0:	d107      	bne.n	80055c2 <_strtol_l.constprop.0+0x56>
 80055b2:	782c      	ldrb	r4, [r5, #0]
 80055b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80055b8:	2c58      	cmp	r4, #88	; 0x58
 80055ba:	d14d      	bne.n	8005658 <_strtol_l.constprop.0+0xec>
 80055bc:	786c      	ldrb	r4, [r5, #1]
 80055be:	2310      	movs	r3, #16
 80055c0:	3502      	adds	r5, #2
 80055c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80055c6:	f108 38ff 	add.w	r8, r8, #4294967295
 80055ca:	f04f 0e00 	mov.w	lr, #0
 80055ce:	fbb8 f9f3 	udiv	r9, r8, r3
 80055d2:	4676      	mov	r6, lr
 80055d4:	fb03 8a19 	mls	sl, r3, r9, r8
 80055d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80055dc:	f1bc 0f09 	cmp.w	ip, #9
 80055e0:	d816      	bhi.n	8005610 <_strtol_l.constprop.0+0xa4>
 80055e2:	4664      	mov	r4, ip
 80055e4:	42a3      	cmp	r3, r4
 80055e6:	dd24      	ble.n	8005632 <_strtol_l.constprop.0+0xc6>
 80055e8:	f1be 3fff 	cmp.w	lr, #4294967295
 80055ec:	d008      	beq.n	8005600 <_strtol_l.constprop.0+0x94>
 80055ee:	45b1      	cmp	r9, r6
 80055f0:	d31c      	bcc.n	800562c <_strtol_l.constprop.0+0xc0>
 80055f2:	d101      	bne.n	80055f8 <_strtol_l.constprop.0+0x8c>
 80055f4:	45a2      	cmp	sl, r4
 80055f6:	db19      	blt.n	800562c <_strtol_l.constprop.0+0xc0>
 80055f8:	fb06 4603 	mla	r6, r6, r3, r4
 80055fc:	f04f 0e01 	mov.w	lr, #1
 8005600:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005604:	e7e8      	b.n	80055d8 <_strtol_l.constprop.0+0x6c>
 8005606:	2c2b      	cmp	r4, #43	; 0x2b
 8005608:	bf04      	itt	eq
 800560a:	782c      	ldrbeq	r4, [r5, #0]
 800560c:	1cb5      	addeq	r5, r6, #2
 800560e:	e7ca      	b.n	80055a6 <_strtol_l.constprop.0+0x3a>
 8005610:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005614:	f1bc 0f19 	cmp.w	ip, #25
 8005618:	d801      	bhi.n	800561e <_strtol_l.constprop.0+0xb2>
 800561a:	3c37      	subs	r4, #55	; 0x37
 800561c:	e7e2      	b.n	80055e4 <_strtol_l.constprop.0+0x78>
 800561e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005622:	f1bc 0f19 	cmp.w	ip, #25
 8005626:	d804      	bhi.n	8005632 <_strtol_l.constprop.0+0xc6>
 8005628:	3c57      	subs	r4, #87	; 0x57
 800562a:	e7db      	b.n	80055e4 <_strtol_l.constprop.0+0x78>
 800562c:	f04f 3eff 	mov.w	lr, #4294967295
 8005630:	e7e6      	b.n	8005600 <_strtol_l.constprop.0+0x94>
 8005632:	f1be 3fff 	cmp.w	lr, #4294967295
 8005636:	d105      	bne.n	8005644 <_strtol_l.constprop.0+0xd8>
 8005638:	2322      	movs	r3, #34	; 0x22
 800563a:	6003      	str	r3, [r0, #0]
 800563c:	4646      	mov	r6, r8
 800563e:	b942      	cbnz	r2, 8005652 <_strtol_l.constprop.0+0xe6>
 8005640:	4630      	mov	r0, r6
 8005642:	e79e      	b.n	8005582 <_strtol_l.constprop.0+0x16>
 8005644:	b107      	cbz	r7, 8005648 <_strtol_l.constprop.0+0xdc>
 8005646:	4276      	negs	r6, r6
 8005648:	2a00      	cmp	r2, #0
 800564a:	d0f9      	beq.n	8005640 <_strtol_l.constprop.0+0xd4>
 800564c:	f1be 0f00 	cmp.w	lr, #0
 8005650:	d000      	beq.n	8005654 <_strtol_l.constprop.0+0xe8>
 8005652:	1e69      	subs	r1, r5, #1
 8005654:	6011      	str	r1, [r2, #0]
 8005656:	e7f3      	b.n	8005640 <_strtol_l.constprop.0+0xd4>
 8005658:	2430      	movs	r4, #48	; 0x30
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1b1      	bne.n	80055c2 <_strtol_l.constprop.0+0x56>
 800565e:	2308      	movs	r3, #8
 8005660:	e7af      	b.n	80055c2 <_strtol_l.constprop.0+0x56>
 8005662:	2c30      	cmp	r4, #48	; 0x30
 8005664:	d0a5      	beq.n	80055b2 <_strtol_l.constprop.0+0x46>
 8005666:	230a      	movs	r3, #10
 8005668:	e7ab      	b.n	80055c2 <_strtol_l.constprop.0+0x56>
 800566a:	bf00      	nop
 800566c:	080060cd 	.word	0x080060cd

08005670 <strtol>:
 8005670:	4613      	mov	r3, r2
 8005672:	460a      	mov	r2, r1
 8005674:	4601      	mov	r1, r0
 8005676:	4802      	ldr	r0, [pc, #8]	; (8005680 <strtol+0x10>)
 8005678:	6800      	ldr	r0, [r0, #0]
 800567a:	f7ff bf77 	b.w	800556c <_strtol_l.constprop.0>
 800567e:	bf00      	nop
 8005680:	200000bc 	.word	0x200000bc

08005684 <siprintf>:
 8005684:	b40e      	push	{r1, r2, r3}
 8005686:	b500      	push	{lr}
 8005688:	b09c      	sub	sp, #112	; 0x70
 800568a:	ab1d      	add	r3, sp, #116	; 0x74
 800568c:	9002      	str	r0, [sp, #8]
 800568e:	9006      	str	r0, [sp, #24]
 8005690:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005694:	4809      	ldr	r0, [pc, #36]	; (80056bc <siprintf+0x38>)
 8005696:	9107      	str	r1, [sp, #28]
 8005698:	9104      	str	r1, [sp, #16]
 800569a:	4909      	ldr	r1, [pc, #36]	; (80056c0 <siprintf+0x3c>)
 800569c:	f853 2b04 	ldr.w	r2, [r3], #4
 80056a0:	9105      	str	r1, [sp, #20]
 80056a2:	6800      	ldr	r0, [r0, #0]
 80056a4:	9301      	str	r3, [sp, #4]
 80056a6:	a902      	add	r1, sp, #8
 80056a8:	f000 f9a8 	bl	80059fc <_svfiprintf_r>
 80056ac:	9b02      	ldr	r3, [sp, #8]
 80056ae:	2200      	movs	r2, #0
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	b01c      	add	sp, #112	; 0x70
 80056b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056b8:	b003      	add	sp, #12
 80056ba:	4770      	bx	lr
 80056bc:	200000bc 	.word	0x200000bc
 80056c0:	ffff0208 	.word	0xffff0208

080056c4 <memset>:
 80056c4:	4402      	add	r2, r0
 80056c6:	4603      	mov	r3, r0
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d100      	bne.n	80056ce <memset+0xa>
 80056cc:	4770      	bx	lr
 80056ce:	f803 1b01 	strb.w	r1, [r3], #1
 80056d2:	e7f9      	b.n	80056c8 <memset+0x4>

080056d4 <strstr>:
 80056d4:	780a      	ldrb	r2, [r1, #0]
 80056d6:	b570      	push	{r4, r5, r6, lr}
 80056d8:	b96a      	cbnz	r2, 80056f6 <strstr+0x22>
 80056da:	bd70      	pop	{r4, r5, r6, pc}
 80056dc:	429a      	cmp	r2, r3
 80056de:	d109      	bne.n	80056f4 <strstr+0x20>
 80056e0:	460c      	mov	r4, r1
 80056e2:	4605      	mov	r5, r0
 80056e4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d0f6      	beq.n	80056da <strstr+0x6>
 80056ec:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80056f0:	429e      	cmp	r6, r3
 80056f2:	d0f7      	beq.n	80056e4 <strstr+0x10>
 80056f4:	3001      	adds	r0, #1
 80056f6:	7803      	ldrb	r3, [r0, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1ef      	bne.n	80056dc <strstr+0x8>
 80056fc:	4618      	mov	r0, r3
 80056fe:	e7ec      	b.n	80056da <strstr+0x6>

08005700 <__errno>:
 8005700:	4b01      	ldr	r3, [pc, #4]	; (8005708 <__errno+0x8>)
 8005702:	6818      	ldr	r0, [r3, #0]
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	200000bc 	.word	0x200000bc

0800570c <__libc_init_array>:
 800570c:	b570      	push	{r4, r5, r6, lr}
 800570e:	4d0d      	ldr	r5, [pc, #52]	; (8005744 <__libc_init_array+0x38>)
 8005710:	4c0d      	ldr	r4, [pc, #52]	; (8005748 <__libc_init_array+0x3c>)
 8005712:	1b64      	subs	r4, r4, r5
 8005714:	10a4      	asrs	r4, r4, #2
 8005716:	2600      	movs	r6, #0
 8005718:	42a6      	cmp	r6, r4
 800571a:	d109      	bne.n	8005730 <__libc_init_array+0x24>
 800571c:	4d0b      	ldr	r5, [pc, #44]	; (800574c <__libc_init_array+0x40>)
 800571e:	4c0c      	ldr	r4, [pc, #48]	; (8005750 <__libc_init_array+0x44>)
 8005720:	f000 fc6a 	bl	8005ff8 <_init>
 8005724:	1b64      	subs	r4, r4, r5
 8005726:	10a4      	asrs	r4, r4, #2
 8005728:	2600      	movs	r6, #0
 800572a:	42a6      	cmp	r6, r4
 800572c:	d105      	bne.n	800573a <__libc_init_array+0x2e>
 800572e:	bd70      	pop	{r4, r5, r6, pc}
 8005730:	f855 3b04 	ldr.w	r3, [r5], #4
 8005734:	4798      	blx	r3
 8005736:	3601      	adds	r6, #1
 8005738:	e7ee      	b.n	8005718 <__libc_init_array+0xc>
 800573a:	f855 3b04 	ldr.w	r3, [r5], #4
 800573e:	4798      	blx	r3
 8005740:	3601      	adds	r6, #1
 8005742:	e7f2      	b.n	800572a <__libc_init_array+0x1e>
 8005744:	08006208 	.word	0x08006208
 8005748:	08006208 	.word	0x08006208
 800574c:	08006208 	.word	0x08006208
 8005750:	0800620c 	.word	0x0800620c

08005754 <__retarget_lock_acquire_recursive>:
 8005754:	4770      	bx	lr

08005756 <__retarget_lock_release_recursive>:
 8005756:	4770      	bx	lr

08005758 <_free_r>:
 8005758:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800575a:	2900      	cmp	r1, #0
 800575c:	d044      	beq.n	80057e8 <_free_r+0x90>
 800575e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005762:	9001      	str	r0, [sp, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	f1a1 0404 	sub.w	r4, r1, #4
 800576a:	bfb8      	it	lt
 800576c:	18e4      	addlt	r4, r4, r3
 800576e:	f000 f8df 	bl	8005930 <__malloc_lock>
 8005772:	4a1e      	ldr	r2, [pc, #120]	; (80057ec <_free_r+0x94>)
 8005774:	9801      	ldr	r0, [sp, #4]
 8005776:	6813      	ldr	r3, [r2, #0]
 8005778:	b933      	cbnz	r3, 8005788 <_free_r+0x30>
 800577a:	6063      	str	r3, [r4, #4]
 800577c:	6014      	str	r4, [r2, #0]
 800577e:	b003      	add	sp, #12
 8005780:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005784:	f000 b8da 	b.w	800593c <__malloc_unlock>
 8005788:	42a3      	cmp	r3, r4
 800578a:	d908      	bls.n	800579e <_free_r+0x46>
 800578c:	6825      	ldr	r5, [r4, #0]
 800578e:	1961      	adds	r1, r4, r5
 8005790:	428b      	cmp	r3, r1
 8005792:	bf01      	itttt	eq
 8005794:	6819      	ldreq	r1, [r3, #0]
 8005796:	685b      	ldreq	r3, [r3, #4]
 8005798:	1949      	addeq	r1, r1, r5
 800579a:	6021      	streq	r1, [r4, #0]
 800579c:	e7ed      	b.n	800577a <_free_r+0x22>
 800579e:	461a      	mov	r2, r3
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	b10b      	cbz	r3, 80057a8 <_free_r+0x50>
 80057a4:	42a3      	cmp	r3, r4
 80057a6:	d9fa      	bls.n	800579e <_free_r+0x46>
 80057a8:	6811      	ldr	r1, [r2, #0]
 80057aa:	1855      	adds	r5, r2, r1
 80057ac:	42a5      	cmp	r5, r4
 80057ae:	d10b      	bne.n	80057c8 <_free_r+0x70>
 80057b0:	6824      	ldr	r4, [r4, #0]
 80057b2:	4421      	add	r1, r4
 80057b4:	1854      	adds	r4, r2, r1
 80057b6:	42a3      	cmp	r3, r4
 80057b8:	6011      	str	r1, [r2, #0]
 80057ba:	d1e0      	bne.n	800577e <_free_r+0x26>
 80057bc:	681c      	ldr	r4, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	6053      	str	r3, [r2, #4]
 80057c2:	440c      	add	r4, r1
 80057c4:	6014      	str	r4, [r2, #0]
 80057c6:	e7da      	b.n	800577e <_free_r+0x26>
 80057c8:	d902      	bls.n	80057d0 <_free_r+0x78>
 80057ca:	230c      	movs	r3, #12
 80057cc:	6003      	str	r3, [r0, #0]
 80057ce:	e7d6      	b.n	800577e <_free_r+0x26>
 80057d0:	6825      	ldr	r5, [r4, #0]
 80057d2:	1961      	adds	r1, r4, r5
 80057d4:	428b      	cmp	r3, r1
 80057d6:	bf04      	itt	eq
 80057d8:	6819      	ldreq	r1, [r3, #0]
 80057da:	685b      	ldreq	r3, [r3, #4]
 80057dc:	6063      	str	r3, [r4, #4]
 80057de:	bf04      	itt	eq
 80057e0:	1949      	addeq	r1, r1, r5
 80057e2:	6021      	streq	r1, [r4, #0]
 80057e4:	6054      	str	r4, [r2, #4]
 80057e6:	e7ca      	b.n	800577e <_free_r+0x26>
 80057e8:	b003      	add	sp, #12
 80057ea:	bd30      	pop	{r4, r5, pc}
 80057ec:	2000174c 	.word	0x2000174c

080057f0 <sbrk_aligned>:
 80057f0:	b570      	push	{r4, r5, r6, lr}
 80057f2:	4e0e      	ldr	r6, [pc, #56]	; (800582c <sbrk_aligned+0x3c>)
 80057f4:	460c      	mov	r4, r1
 80057f6:	6831      	ldr	r1, [r6, #0]
 80057f8:	4605      	mov	r5, r0
 80057fa:	b911      	cbnz	r1, 8005802 <sbrk_aligned+0x12>
 80057fc:	f000 fba6 	bl	8005f4c <_sbrk_r>
 8005800:	6030      	str	r0, [r6, #0]
 8005802:	4621      	mov	r1, r4
 8005804:	4628      	mov	r0, r5
 8005806:	f000 fba1 	bl	8005f4c <_sbrk_r>
 800580a:	1c43      	adds	r3, r0, #1
 800580c:	d00a      	beq.n	8005824 <sbrk_aligned+0x34>
 800580e:	1cc4      	adds	r4, r0, #3
 8005810:	f024 0403 	bic.w	r4, r4, #3
 8005814:	42a0      	cmp	r0, r4
 8005816:	d007      	beq.n	8005828 <sbrk_aligned+0x38>
 8005818:	1a21      	subs	r1, r4, r0
 800581a:	4628      	mov	r0, r5
 800581c:	f000 fb96 	bl	8005f4c <_sbrk_r>
 8005820:	3001      	adds	r0, #1
 8005822:	d101      	bne.n	8005828 <sbrk_aligned+0x38>
 8005824:	f04f 34ff 	mov.w	r4, #4294967295
 8005828:	4620      	mov	r0, r4
 800582a:	bd70      	pop	{r4, r5, r6, pc}
 800582c:	20001750 	.word	0x20001750

08005830 <_malloc_r>:
 8005830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005834:	1ccd      	adds	r5, r1, #3
 8005836:	f025 0503 	bic.w	r5, r5, #3
 800583a:	3508      	adds	r5, #8
 800583c:	2d0c      	cmp	r5, #12
 800583e:	bf38      	it	cc
 8005840:	250c      	movcc	r5, #12
 8005842:	2d00      	cmp	r5, #0
 8005844:	4607      	mov	r7, r0
 8005846:	db01      	blt.n	800584c <_malloc_r+0x1c>
 8005848:	42a9      	cmp	r1, r5
 800584a:	d905      	bls.n	8005858 <_malloc_r+0x28>
 800584c:	230c      	movs	r3, #12
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	2600      	movs	r6, #0
 8005852:	4630      	mov	r0, r6
 8005854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005858:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800592c <_malloc_r+0xfc>
 800585c:	f000 f868 	bl	8005930 <__malloc_lock>
 8005860:	f8d8 3000 	ldr.w	r3, [r8]
 8005864:	461c      	mov	r4, r3
 8005866:	bb5c      	cbnz	r4, 80058c0 <_malloc_r+0x90>
 8005868:	4629      	mov	r1, r5
 800586a:	4638      	mov	r0, r7
 800586c:	f7ff ffc0 	bl	80057f0 <sbrk_aligned>
 8005870:	1c43      	adds	r3, r0, #1
 8005872:	4604      	mov	r4, r0
 8005874:	d155      	bne.n	8005922 <_malloc_r+0xf2>
 8005876:	f8d8 4000 	ldr.w	r4, [r8]
 800587a:	4626      	mov	r6, r4
 800587c:	2e00      	cmp	r6, #0
 800587e:	d145      	bne.n	800590c <_malloc_r+0xdc>
 8005880:	2c00      	cmp	r4, #0
 8005882:	d048      	beq.n	8005916 <_malloc_r+0xe6>
 8005884:	6823      	ldr	r3, [r4, #0]
 8005886:	4631      	mov	r1, r6
 8005888:	4638      	mov	r0, r7
 800588a:	eb04 0903 	add.w	r9, r4, r3
 800588e:	f000 fb5d 	bl	8005f4c <_sbrk_r>
 8005892:	4581      	cmp	r9, r0
 8005894:	d13f      	bne.n	8005916 <_malloc_r+0xe6>
 8005896:	6821      	ldr	r1, [r4, #0]
 8005898:	1a6d      	subs	r5, r5, r1
 800589a:	4629      	mov	r1, r5
 800589c:	4638      	mov	r0, r7
 800589e:	f7ff ffa7 	bl	80057f0 <sbrk_aligned>
 80058a2:	3001      	adds	r0, #1
 80058a4:	d037      	beq.n	8005916 <_malloc_r+0xe6>
 80058a6:	6823      	ldr	r3, [r4, #0]
 80058a8:	442b      	add	r3, r5
 80058aa:	6023      	str	r3, [r4, #0]
 80058ac:	f8d8 3000 	ldr.w	r3, [r8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d038      	beq.n	8005926 <_malloc_r+0xf6>
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	42a2      	cmp	r2, r4
 80058b8:	d12b      	bne.n	8005912 <_malloc_r+0xe2>
 80058ba:	2200      	movs	r2, #0
 80058bc:	605a      	str	r2, [r3, #4]
 80058be:	e00f      	b.n	80058e0 <_malloc_r+0xb0>
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	1b52      	subs	r2, r2, r5
 80058c4:	d41f      	bmi.n	8005906 <_malloc_r+0xd6>
 80058c6:	2a0b      	cmp	r2, #11
 80058c8:	d917      	bls.n	80058fa <_malloc_r+0xca>
 80058ca:	1961      	adds	r1, r4, r5
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	6025      	str	r5, [r4, #0]
 80058d0:	bf18      	it	ne
 80058d2:	6059      	strne	r1, [r3, #4]
 80058d4:	6863      	ldr	r3, [r4, #4]
 80058d6:	bf08      	it	eq
 80058d8:	f8c8 1000 	streq.w	r1, [r8]
 80058dc:	5162      	str	r2, [r4, r5]
 80058de:	604b      	str	r3, [r1, #4]
 80058e0:	4638      	mov	r0, r7
 80058e2:	f104 060b 	add.w	r6, r4, #11
 80058e6:	f000 f829 	bl	800593c <__malloc_unlock>
 80058ea:	f026 0607 	bic.w	r6, r6, #7
 80058ee:	1d23      	adds	r3, r4, #4
 80058f0:	1af2      	subs	r2, r6, r3
 80058f2:	d0ae      	beq.n	8005852 <_malloc_r+0x22>
 80058f4:	1b9b      	subs	r3, r3, r6
 80058f6:	50a3      	str	r3, [r4, r2]
 80058f8:	e7ab      	b.n	8005852 <_malloc_r+0x22>
 80058fa:	42a3      	cmp	r3, r4
 80058fc:	6862      	ldr	r2, [r4, #4]
 80058fe:	d1dd      	bne.n	80058bc <_malloc_r+0x8c>
 8005900:	f8c8 2000 	str.w	r2, [r8]
 8005904:	e7ec      	b.n	80058e0 <_malloc_r+0xb0>
 8005906:	4623      	mov	r3, r4
 8005908:	6864      	ldr	r4, [r4, #4]
 800590a:	e7ac      	b.n	8005866 <_malloc_r+0x36>
 800590c:	4634      	mov	r4, r6
 800590e:	6876      	ldr	r6, [r6, #4]
 8005910:	e7b4      	b.n	800587c <_malloc_r+0x4c>
 8005912:	4613      	mov	r3, r2
 8005914:	e7cc      	b.n	80058b0 <_malloc_r+0x80>
 8005916:	230c      	movs	r3, #12
 8005918:	603b      	str	r3, [r7, #0]
 800591a:	4638      	mov	r0, r7
 800591c:	f000 f80e 	bl	800593c <__malloc_unlock>
 8005920:	e797      	b.n	8005852 <_malloc_r+0x22>
 8005922:	6025      	str	r5, [r4, #0]
 8005924:	e7dc      	b.n	80058e0 <_malloc_r+0xb0>
 8005926:	605b      	str	r3, [r3, #4]
 8005928:	deff      	udf	#255	; 0xff
 800592a:	bf00      	nop
 800592c:	2000174c 	.word	0x2000174c

08005930 <__malloc_lock>:
 8005930:	4801      	ldr	r0, [pc, #4]	; (8005938 <__malloc_lock+0x8>)
 8005932:	f7ff bf0f 	b.w	8005754 <__retarget_lock_acquire_recursive>
 8005936:	bf00      	nop
 8005938:	20001748 	.word	0x20001748

0800593c <__malloc_unlock>:
 800593c:	4801      	ldr	r0, [pc, #4]	; (8005944 <__malloc_unlock+0x8>)
 800593e:	f7ff bf0a 	b.w	8005756 <__retarget_lock_release_recursive>
 8005942:	bf00      	nop
 8005944:	20001748 	.word	0x20001748

08005948 <__ssputs_r>:
 8005948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800594c:	688e      	ldr	r6, [r1, #8]
 800594e:	461f      	mov	r7, r3
 8005950:	42be      	cmp	r6, r7
 8005952:	680b      	ldr	r3, [r1, #0]
 8005954:	4682      	mov	sl, r0
 8005956:	460c      	mov	r4, r1
 8005958:	4690      	mov	r8, r2
 800595a:	d82c      	bhi.n	80059b6 <__ssputs_r+0x6e>
 800595c:	898a      	ldrh	r2, [r1, #12]
 800595e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005962:	d026      	beq.n	80059b2 <__ssputs_r+0x6a>
 8005964:	6965      	ldr	r5, [r4, #20]
 8005966:	6909      	ldr	r1, [r1, #16]
 8005968:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800596c:	eba3 0901 	sub.w	r9, r3, r1
 8005970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005974:	1c7b      	adds	r3, r7, #1
 8005976:	444b      	add	r3, r9
 8005978:	106d      	asrs	r5, r5, #1
 800597a:	429d      	cmp	r5, r3
 800597c:	bf38      	it	cc
 800597e:	461d      	movcc	r5, r3
 8005980:	0553      	lsls	r3, r2, #21
 8005982:	d527      	bpl.n	80059d4 <__ssputs_r+0x8c>
 8005984:	4629      	mov	r1, r5
 8005986:	f7ff ff53 	bl	8005830 <_malloc_r>
 800598a:	4606      	mov	r6, r0
 800598c:	b360      	cbz	r0, 80059e8 <__ssputs_r+0xa0>
 800598e:	6921      	ldr	r1, [r4, #16]
 8005990:	464a      	mov	r2, r9
 8005992:	f000 faeb 	bl	8005f6c <memcpy>
 8005996:	89a3      	ldrh	r3, [r4, #12]
 8005998:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800599c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059a0:	81a3      	strh	r3, [r4, #12]
 80059a2:	6126      	str	r6, [r4, #16]
 80059a4:	6165      	str	r5, [r4, #20]
 80059a6:	444e      	add	r6, r9
 80059a8:	eba5 0509 	sub.w	r5, r5, r9
 80059ac:	6026      	str	r6, [r4, #0]
 80059ae:	60a5      	str	r5, [r4, #8]
 80059b0:	463e      	mov	r6, r7
 80059b2:	42be      	cmp	r6, r7
 80059b4:	d900      	bls.n	80059b8 <__ssputs_r+0x70>
 80059b6:	463e      	mov	r6, r7
 80059b8:	6820      	ldr	r0, [r4, #0]
 80059ba:	4632      	mov	r2, r6
 80059bc:	4641      	mov	r1, r8
 80059be:	f000 faab 	bl	8005f18 <memmove>
 80059c2:	68a3      	ldr	r3, [r4, #8]
 80059c4:	1b9b      	subs	r3, r3, r6
 80059c6:	60a3      	str	r3, [r4, #8]
 80059c8:	6823      	ldr	r3, [r4, #0]
 80059ca:	4433      	add	r3, r6
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	2000      	movs	r0, #0
 80059d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059d4:	462a      	mov	r2, r5
 80059d6:	f000 fad7 	bl	8005f88 <_realloc_r>
 80059da:	4606      	mov	r6, r0
 80059dc:	2800      	cmp	r0, #0
 80059de:	d1e0      	bne.n	80059a2 <__ssputs_r+0x5a>
 80059e0:	6921      	ldr	r1, [r4, #16]
 80059e2:	4650      	mov	r0, sl
 80059e4:	f7ff feb8 	bl	8005758 <_free_r>
 80059e8:	230c      	movs	r3, #12
 80059ea:	f8ca 3000 	str.w	r3, [sl]
 80059ee:	89a3      	ldrh	r3, [r4, #12]
 80059f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059f4:	81a3      	strh	r3, [r4, #12]
 80059f6:	f04f 30ff 	mov.w	r0, #4294967295
 80059fa:	e7e9      	b.n	80059d0 <__ssputs_r+0x88>

080059fc <_svfiprintf_r>:
 80059fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a00:	4698      	mov	r8, r3
 8005a02:	898b      	ldrh	r3, [r1, #12]
 8005a04:	061b      	lsls	r3, r3, #24
 8005a06:	b09d      	sub	sp, #116	; 0x74
 8005a08:	4607      	mov	r7, r0
 8005a0a:	460d      	mov	r5, r1
 8005a0c:	4614      	mov	r4, r2
 8005a0e:	d50e      	bpl.n	8005a2e <_svfiprintf_r+0x32>
 8005a10:	690b      	ldr	r3, [r1, #16]
 8005a12:	b963      	cbnz	r3, 8005a2e <_svfiprintf_r+0x32>
 8005a14:	2140      	movs	r1, #64	; 0x40
 8005a16:	f7ff ff0b 	bl	8005830 <_malloc_r>
 8005a1a:	6028      	str	r0, [r5, #0]
 8005a1c:	6128      	str	r0, [r5, #16]
 8005a1e:	b920      	cbnz	r0, 8005a2a <_svfiprintf_r+0x2e>
 8005a20:	230c      	movs	r3, #12
 8005a22:	603b      	str	r3, [r7, #0]
 8005a24:	f04f 30ff 	mov.w	r0, #4294967295
 8005a28:	e0d0      	b.n	8005bcc <_svfiprintf_r+0x1d0>
 8005a2a:	2340      	movs	r3, #64	; 0x40
 8005a2c:	616b      	str	r3, [r5, #20]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	9309      	str	r3, [sp, #36]	; 0x24
 8005a32:	2320      	movs	r3, #32
 8005a34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a3c:	2330      	movs	r3, #48	; 0x30
 8005a3e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005be4 <_svfiprintf_r+0x1e8>
 8005a42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a46:	f04f 0901 	mov.w	r9, #1
 8005a4a:	4623      	mov	r3, r4
 8005a4c:	469a      	mov	sl, r3
 8005a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a52:	b10a      	cbz	r2, 8005a58 <_svfiprintf_r+0x5c>
 8005a54:	2a25      	cmp	r2, #37	; 0x25
 8005a56:	d1f9      	bne.n	8005a4c <_svfiprintf_r+0x50>
 8005a58:	ebba 0b04 	subs.w	fp, sl, r4
 8005a5c:	d00b      	beq.n	8005a76 <_svfiprintf_r+0x7a>
 8005a5e:	465b      	mov	r3, fp
 8005a60:	4622      	mov	r2, r4
 8005a62:	4629      	mov	r1, r5
 8005a64:	4638      	mov	r0, r7
 8005a66:	f7ff ff6f 	bl	8005948 <__ssputs_r>
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	f000 80a9 	beq.w	8005bc2 <_svfiprintf_r+0x1c6>
 8005a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a72:	445a      	add	r2, fp
 8005a74:	9209      	str	r2, [sp, #36]	; 0x24
 8005a76:	f89a 3000 	ldrb.w	r3, [sl]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f000 80a1 	beq.w	8005bc2 <_svfiprintf_r+0x1c6>
 8005a80:	2300      	movs	r3, #0
 8005a82:	f04f 32ff 	mov.w	r2, #4294967295
 8005a86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a8a:	f10a 0a01 	add.w	sl, sl, #1
 8005a8e:	9304      	str	r3, [sp, #16]
 8005a90:	9307      	str	r3, [sp, #28]
 8005a92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a96:	931a      	str	r3, [sp, #104]	; 0x68
 8005a98:	4654      	mov	r4, sl
 8005a9a:	2205      	movs	r2, #5
 8005a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aa0:	4850      	ldr	r0, [pc, #320]	; (8005be4 <_svfiprintf_r+0x1e8>)
 8005aa2:	f7fa fb9d 	bl	80001e0 <memchr>
 8005aa6:	9a04      	ldr	r2, [sp, #16]
 8005aa8:	b9d8      	cbnz	r0, 8005ae2 <_svfiprintf_r+0xe6>
 8005aaa:	06d0      	lsls	r0, r2, #27
 8005aac:	bf44      	itt	mi
 8005aae:	2320      	movmi	r3, #32
 8005ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ab4:	0711      	lsls	r1, r2, #28
 8005ab6:	bf44      	itt	mi
 8005ab8:	232b      	movmi	r3, #43	; 0x2b
 8005aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005abe:	f89a 3000 	ldrb.w	r3, [sl]
 8005ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac4:	d015      	beq.n	8005af2 <_svfiprintf_r+0xf6>
 8005ac6:	9a07      	ldr	r2, [sp, #28]
 8005ac8:	4654      	mov	r4, sl
 8005aca:	2000      	movs	r0, #0
 8005acc:	f04f 0c0a 	mov.w	ip, #10
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ad6:	3b30      	subs	r3, #48	; 0x30
 8005ad8:	2b09      	cmp	r3, #9
 8005ada:	d94d      	bls.n	8005b78 <_svfiprintf_r+0x17c>
 8005adc:	b1b0      	cbz	r0, 8005b0c <_svfiprintf_r+0x110>
 8005ade:	9207      	str	r2, [sp, #28]
 8005ae0:	e014      	b.n	8005b0c <_svfiprintf_r+0x110>
 8005ae2:	eba0 0308 	sub.w	r3, r0, r8
 8005ae6:	fa09 f303 	lsl.w	r3, r9, r3
 8005aea:	4313      	orrs	r3, r2
 8005aec:	9304      	str	r3, [sp, #16]
 8005aee:	46a2      	mov	sl, r4
 8005af0:	e7d2      	b.n	8005a98 <_svfiprintf_r+0x9c>
 8005af2:	9b03      	ldr	r3, [sp, #12]
 8005af4:	1d19      	adds	r1, r3, #4
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	9103      	str	r1, [sp, #12]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	bfbb      	ittet	lt
 8005afe:	425b      	neglt	r3, r3
 8005b00:	f042 0202 	orrlt.w	r2, r2, #2
 8005b04:	9307      	strge	r3, [sp, #28]
 8005b06:	9307      	strlt	r3, [sp, #28]
 8005b08:	bfb8      	it	lt
 8005b0a:	9204      	strlt	r2, [sp, #16]
 8005b0c:	7823      	ldrb	r3, [r4, #0]
 8005b0e:	2b2e      	cmp	r3, #46	; 0x2e
 8005b10:	d10c      	bne.n	8005b2c <_svfiprintf_r+0x130>
 8005b12:	7863      	ldrb	r3, [r4, #1]
 8005b14:	2b2a      	cmp	r3, #42	; 0x2a
 8005b16:	d134      	bne.n	8005b82 <_svfiprintf_r+0x186>
 8005b18:	9b03      	ldr	r3, [sp, #12]
 8005b1a:	1d1a      	adds	r2, r3, #4
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	9203      	str	r2, [sp, #12]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	bfb8      	it	lt
 8005b24:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b28:	3402      	adds	r4, #2
 8005b2a:	9305      	str	r3, [sp, #20]
 8005b2c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8005bf4 <_svfiprintf_r+0x1f8>
 8005b30:	7821      	ldrb	r1, [r4, #0]
 8005b32:	2203      	movs	r2, #3
 8005b34:	4650      	mov	r0, sl
 8005b36:	f7fa fb53 	bl	80001e0 <memchr>
 8005b3a:	b138      	cbz	r0, 8005b4c <_svfiprintf_r+0x150>
 8005b3c:	9b04      	ldr	r3, [sp, #16]
 8005b3e:	eba0 000a 	sub.w	r0, r0, sl
 8005b42:	2240      	movs	r2, #64	; 0x40
 8005b44:	4082      	lsls	r2, r0
 8005b46:	4313      	orrs	r3, r2
 8005b48:	3401      	adds	r4, #1
 8005b4a:	9304      	str	r3, [sp, #16]
 8005b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b50:	4825      	ldr	r0, [pc, #148]	; (8005be8 <_svfiprintf_r+0x1ec>)
 8005b52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b56:	2206      	movs	r2, #6
 8005b58:	f7fa fb42 	bl	80001e0 <memchr>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d038      	beq.n	8005bd2 <_svfiprintf_r+0x1d6>
 8005b60:	4b22      	ldr	r3, [pc, #136]	; (8005bec <_svfiprintf_r+0x1f0>)
 8005b62:	bb1b      	cbnz	r3, 8005bac <_svfiprintf_r+0x1b0>
 8005b64:	9b03      	ldr	r3, [sp, #12]
 8005b66:	3307      	adds	r3, #7
 8005b68:	f023 0307 	bic.w	r3, r3, #7
 8005b6c:	3308      	adds	r3, #8
 8005b6e:	9303      	str	r3, [sp, #12]
 8005b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b72:	4433      	add	r3, r6
 8005b74:	9309      	str	r3, [sp, #36]	; 0x24
 8005b76:	e768      	b.n	8005a4a <_svfiprintf_r+0x4e>
 8005b78:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	2001      	movs	r0, #1
 8005b80:	e7a6      	b.n	8005ad0 <_svfiprintf_r+0xd4>
 8005b82:	2300      	movs	r3, #0
 8005b84:	3401      	adds	r4, #1
 8005b86:	9305      	str	r3, [sp, #20]
 8005b88:	4619      	mov	r1, r3
 8005b8a:	f04f 0c0a 	mov.w	ip, #10
 8005b8e:	4620      	mov	r0, r4
 8005b90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b94:	3a30      	subs	r2, #48	; 0x30
 8005b96:	2a09      	cmp	r2, #9
 8005b98:	d903      	bls.n	8005ba2 <_svfiprintf_r+0x1a6>
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d0c6      	beq.n	8005b2c <_svfiprintf_r+0x130>
 8005b9e:	9105      	str	r1, [sp, #20]
 8005ba0:	e7c4      	b.n	8005b2c <_svfiprintf_r+0x130>
 8005ba2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e7f0      	b.n	8005b8e <_svfiprintf_r+0x192>
 8005bac:	ab03      	add	r3, sp, #12
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	462a      	mov	r2, r5
 8005bb2:	4b0f      	ldr	r3, [pc, #60]	; (8005bf0 <_svfiprintf_r+0x1f4>)
 8005bb4:	a904      	add	r1, sp, #16
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f3af 8000 	nop.w
 8005bbc:	1c42      	adds	r2, r0, #1
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	d1d6      	bne.n	8005b70 <_svfiprintf_r+0x174>
 8005bc2:	89ab      	ldrh	r3, [r5, #12]
 8005bc4:	065b      	lsls	r3, r3, #25
 8005bc6:	f53f af2d 	bmi.w	8005a24 <_svfiprintf_r+0x28>
 8005bca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bcc:	b01d      	add	sp, #116	; 0x74
 8005bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd2:	ab03      	add	r3, sp, #12
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	462a      	mov	r2, r5
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <_svfiprintf_r+0x1f4>)
 8005bda:	a904      	add	r1, sp, #16
 8005bdc:	4638      	mov	r0, r7
 8005bde:	f000 f879 	bl	8005cd4 <_printf_i>
 8005be2:	e7eb      	b.n	8005bbc <_svfiprintf_r+0x1c0>
 8005be4:	080061cd 	.word	0x080061cd
 8005be8:	080061d7 	.word	0x080061d7
 8005bec:	00000000 	.word	0x00000000
 8005bf0:	08005949 	.word	0x08005949
 8005bf4:	080061d3 	.word	0x080061d3

08005bf8 <_printf_common>:
 8005bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bfc:	4616      	mov	r6, r2
 8005bfe:	4699      	mov	r9, r3
 8005c00:	688a      	ldr	r2, [r1, #8]
 8005c02:	690b      	ldr	r3, [r1, #16]
 8005c04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	bfb8      	it	lt
 8005c0c:	4613      	movlt	r3, r2
 8005c0e:	6033      	str	r3, [r6, #0]
 8005c10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c14:	4607      	mov	r7, r0
 8005c16:	460c      	mov	r4, r1
 8005c18:	b10a      	cbz	r2, 8005c1e <_printf_common+0x26>
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	6033      	str	r3, [r6, #0]
 8005c1e:	6823      	ldr	r3, [r4, #0]
 8005c20:	0699      	lsls	r1, r3, #26
 8005c22:	bf42      	ittt	mi
 8005c24:	6833      	ldrmi	r3, [r6, #0]
 8005c26:	3302      	addmi	r3, #2
 8005c28:	6033      	strmi	r3, [r6, #0]
 8005c2a:	6825      	ldr	r5, [r4, #0]
 8005c2c:	f015 0506 	ands.w	r5, r5, #6
 8005c30:	d106      	bne.n	8005c40 <_printf_common+0x48>
 8005c32:	f104 0a19 	add.w	sl, r4, #25
 8005c36:	68e3      	ldr	r3, [r4, #12]
 8005c38:	6832      	ldr	r2, [r6, #0]
 8005c3a:	1a9b      	subs	r3, r3, r2
 8005c3c:	42ab      	cmp	r3, r5
 8005c3e:	dc26      	bgt.n	8005c8e <_printf_common+0x96>
 8005c40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c44:	1e13      	subs	r3, r2, #0
 8005c46:	6822      	ldr	r2, [r4, #0]
 8005c48:	bf18      	it	ne
 8005c4a:	2301      	movne	r3, #1
 8005c4c:	0692      	lsls	r2, r2, #26
 8005c4e:	d42b      	bmi.n	8005ca8 <_printf_common+0xb0>
 8005c50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c54:	4649      	mov	r1, r9
 8005c56:	4638      	mov	r0, r7
 8005c58:	47c0      	blx	r8
 8005c5a:	3001      	adds	r0, #1
 8005c5c:	d01e      	beq.n	8005c9c <_printf_common+0xa4>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	6922      	ldr	r2, [r4, #16]
 8005c62:	f003 0306 	and.w	r3, r3, #6
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	bf02      	ittt	eq
 8005c6a:	68e5      	ldreq	r5, [r4, #12]
 8005c6c:	6833      	ldreq	r3, [r6, #0]
 8005c6e:	1aed      	subeq	r5, r5, r3
 8005c70:	68a3      	ldr	r3, [r4, #8]
 8005c72:	bf0c      	ite	eq
 8005c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c78:	2500      	movne	r5, #0
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	bfc4      	itt	gt
 8005c7e:	1a9b      	subgt	r3, r3, r2
 8005c80:	18ed      	addgt	r5, r5, r3
 8005c82:	2600      	movs	r6, #0
 8005c84:	341a      	adds	r4, #26
 8005c86:	42b5      	cmp	r5, r6
 8005c88:	d11a      	bne.n	8005cc0 <_printf_common+0xc8>
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	e008      	b.n	8005ca0 <_printf_common+0xa8>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	4652      	mov	r2, sl
 8005c92:	4649      	mov	r1, r9
 8005c94:	4638      	mov	r0, r7
 8005c96:	47c0      	blx	r8
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d103      	bne.n	8005ca4 <_printf_common+0xac>
 8005c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca4:	3501      	adds	r5, #1
 8005ca6:	e7c6      	b.n	8005c36 <_printf_common+0x3e>
 8005ca8:	18e1      	adds	r1, r4, r3
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	2030      	movs	r0, #48	; 0x30
 8005cae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cb2:	4422      	add	r2, r4
 8005cb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cbc:	3302      	adds	r3, #2
 8005cbe:	e7c7      	b.n	8005c50 <_printf_common+0x58>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	4622      	mov	r2, r4
 8005cc4:	4649      	mov	r1, r9
 8005cc6:	4638      	mov	r0, r7
 8005cc8:	47c0      	blx	r8
 8005cca:	3001      	adds	r0, #1
 8005ccc:	d0e6      	beq.n	8005c9c <_printf_common+0xa4>
 8005cce:	3601      	adds	r6, #1
 8005cd0:	e7d9      	b.n	8005c86 <_printf_common+0x8e>
	...

08005cd4 <_printf_i>:
 8005cd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd8:	7e0f      	ldrb	r7, [r1, #24]
 8005cda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005cdc:	2f78      	cmp	r7, #120	; 0x78
 8005cde:	4691      	mov	r9, r2
 8005ce0:	4680      	mov	r8, r0
 8005ce2:	460c      	mov	r4, r1
 8005ce4:	469a      	mov	sl, r3
 8005ce6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005cea:	d807      	bhi.n	8005cfc <_printf_i+0x28>
 8005cec:	2f62      	cmp	r7, #98	; 0x62
 8005cee:	d80a      	bhi.n	8005d06 <_printf_i+0x32>
 8005cf0:	2f00      	cmp	r7, #0
 8005cf2:	f000 80d4 	beq.w	8005e9e <_printf_i+0x1ca>
 8005cf6:	2f58      	cmp	r7, #88	; 0x58
 8005cf8:	f000 80c0 	beq.w	8005e7c <_printf_i+0x1a8>
 8005cfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d04:	e03a      	b.n	8005d7c <_printf_i+0xa8>
 8005d06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d0a:	2b15      	cmp	r3, #21
 8005d0c:	d8f6      	bhi.n	8005cfc <_printf_i+0x28>
 8005d0e:	a101      	add	r1, pc, #4	; (adr r1, 8005d14 <_printf_i+0x40>)
 8005d10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d14:	08005d6d 	.word	0x08005d6d
 8005d18:	08005d81 	.word	0x08005d81
 8005d1c:	08005cfd 	.word	0x08005cfd
 8005d20:	08005cfd 	.word	0x08005cfd
 8005d24:	08005cfd 	.word	0x08005cfd
 8005d28:	08005cfd 	.word	0x08005cfd
 8005d2c:	08005d81 	.word	0x08005d81
 8005d30:	08005cfd 	.word	0x08005cfd
 8005d34:	08005cfd 	.word	0x08005cfd
 8005d38:	08005cfd 	.word	0x08005cfd
 8005d3c:	08005cfd 	.word	0x08005cfd
 8005d40:	08005e85 	.word	0x08005e85
 8005d44:	08005dad 	.word	0x08005dad
 8005d48:	08005e3f 	.word	0x08005e3f
 8005d4c:	08005cfd 	.word	0x08005cfd
 8005d50:	08005cfd 	.word	0x08005cfd
 8005d54:	08005ea7 	.word	0x08005ea7
 8005d58:	08005cfd 	.word	0x08005cfd
 8005d5c:	08005dad 	.word	0x08005dad
 8005d60:	08005cfd 	.word	0x08005cfd
 8005d64:	08005cfd 	.word	0x08005cfd
 8005d68:	08005e47 	.word	0x08005e47
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	1d1a      	adds	r2, r3, #4
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	602a      	str	r2, [r5, #0]
 8005d74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e09f      	b.n	8005ec0 <_printf_i+0x1ec>
 8005d80:	6820      	ldr	r0, [r4, #0]
 8005d82:	682b      	ldr	r3, [r5, #0]
 8005d84:	0607      	lsls	r7, r0, #24
 8005d86:	f103 0104 	add.w	r1, r3, #4
 8005d8a:	6029      	str	r1, [r5, #0]
 8005d8c:	d501      	bpl.n	8005d92 <_printf_i+0xbe>
 8005d8e:	681e      	ldr	r6, [r3, #0]
 8005d90:	e003      	b.n	8005d9a <_printf_i+0xc6>
 8005d92:	0646      	lsls	r6, r0, #25
 8005d94:	d5fb      	bpl.n	8005d8e <_printf_i+0xba>
 8005d96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005d9a:	2e00      	cmp	r6, #0
 8005d9c:	da03      	bge.n	8005da6 <_printf_i+0xd2>
 8005d9e:	232d      	movs	r3, #45	; 0x2d
 8005da0:	4276      	negs	r6, r6
 8005da2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005da6:	485a      	ldr	r0, [pc, #360]	; (8005f10 <_printf_i+0x23c>)
 8005da8:	230a      	movs	r3, #10
 8005daa:	e012      	b.n	8005dd2 <_printf_i+0xfe>
 8005dac:	682b      	ldr	r3, [r5, #0]
 8005dae:	6820      	ldr	r0, [r4, #0]
 8005db0:	1d19      	adds	r1, r3, #4
 8005db2:	6029      	str	r1, [r5, #0]
 8005db4:	0605      	lsls	r5, r0, #24
 8005db6:	d501      	bpl.n	8005dbc <_printf_i+0xe8>
 8005db8:	681e      	ldr	r6, [r3, #0]
 8005dba:	e002      	b.n	8005dc2 <_printf_i+0xee>
 8005dbc:	0641      	lsls	r1, r0, #25
 8005dbe:	d5fb      	bpl.n	8005db8 <_printf_i+0xe4>
 8005dc0:	881e      	ldrh	r6, [r3, #0]
 8005dc2:	4853      	ldr	r0, [pc, #332]	; (8005f10 <_printf_i+0x23c>)
 8005dc4:	2f6f      	cmp	r7, #111	; 0x6f
 8005dc6:	bf0c      	ite	eq
 8005dc8:	2308      	moveq	r3, #8
 8005dca:	230a      	movne	r3, #10
 8005dcc:	2100      	movs	r1, #0
 8005dce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005dd2:	6865      	ldr	r5, [r4, #4]
 8005dd4:	60a5      	str	r5, [r4, #8]
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	bfa2      	ittt	ge
 8005dda:	6821      	ldrge	r1, [r4, #0]
 8005ddc:	f021 0104 	bicge.w	r1, r1, #4
 8005de0:	6021      	strge	r1, [r4, #0]
 8005de2:	b90e      	cbnz	r6, 8005de8 <_printf_i+0x114>
 8005de4:	2d00      	cmp	r5, #0
 8005de6:	d04b      	beq.n	8005e80 <_printf_i+0x1ac>
 8005de8:	4615      	mov	r5, r2
 8005dea:	fbb6 f1f3 	udiv	r1, r6, r3
 8005dee:	fb03 6711 	mls	r7, r3, r1, r6
 8005df2:	5dc7      	ldrb	r7, [r0, r7]
 8005df4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005df8:	4637      	mov	r7, r6
 8005dfa:	42bb      	cmp	r3, r7
 8005dfc:	460e      	mov	r6, r1
 8005dfe:	d9f4      	bls.n	8005dea <_printf_i+0x116>
 8005e00:	2b08      	cmp	r3, #8
 8005e02:	d10b      	bne.n	8005e1c <_printf_i+0x148>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	07de      	lsls	r6, r3, #31
 8005e08:	d508      	bpl.n	8005e1c <_printf_i+0x148>
 8005e0a:	6923      	ldr	r3, [r4, #16]
 8005e0c:	6861      	ldr	r1, [r4, #4]
 8005e0e:	4299      	cmp	r1, r3
 8005e10:	bfde      	ittt	le
 8005e12:	2330      	movle	r3, #48	; 0x30
 8005e14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e1c:	1b52      	subs	r2, r2, r5
 8005e1e:	6122      	str	r2, [r4, #16]
 8005e20:	f8cd a000 	str.w	sl, [sp]
 8005e24:	464b      	mov	r3, r9
 8005e26:	aa03      	add	r2, sp, #12
 8005e28:	4621      	mov	r1, r4
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	f7ff fee4 	bl	8005bf8 <_printf_common>
 8005e30:	3001      	adds	r0, #1
 8005e32:	d14a      	bne.n	8005eca <_printf_i+0x1f6>
 8005e34:	f04f 30ff 	mov.w	r0, #4294967295
 8005e38:	b004      	add	sp, #16
 8005e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e3e:	6823      	ldr	r3, [r4, #0]
 8005e40:	f043 0320 	orr.w	r3, r3, #32
 8005e44:	6023      	str	r3, [r4, #0]
 8005e46:	4833      	ldr	r0, [pc, #204]	; (8005f14 <_printf_i+0x240>)
 8005e48:	2778      	movs	r7, #120	; 0x78
 8005e4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	6829      	ldr	r1, [r5, #0]
 8005e52:	061f      	lsls	r7, r3, #24
 8005e54:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e58:	d402      	bmi.n	8005e60 <_printf_i+0x18c>
 8005e5a:	065f      	lsls	r7, r3, #25
 8005e5c:	bf48      	it	mi
 8005e5e:	b2b6      	uxthmi	r6, r6
 8005e60:	07df      	lsls	r7, r3, #31
 8005e62:	bf48      	it	mi
 8005e64:	f043 0320 	orrmi.w	r3, r3, #32
 8005e68:	6029      	str	r1, [r5, #0]
 8005e6a:	bf48      	it	mi
 8005e6c:	6023      	strmi	r3, [r4, #0]
 8005e6e:	b91e      	cbnz	r6, 8005e78 <_printf_i+0x1a4>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	f023 0320 	bic.w	r3, r3, #32
 8005e76:	6023      	str	r3, [r4, #0]
 8005e78:	2310      	movs	r3, #16
 8005e7a:	e7a7      	b.n	8005dcc <_printf_i+0xf8>
 8005e7c:	4824      	ldr	r0, [pc, #144]	; (8005f10 <_printf_i+0x23c>)
 8005e7e:	e7e4      	b.n	8005e4a <_printf_i+0x176>
 8005e80:	4615      	mov	r5, r2
 8005e82:	e7bd      	b.n	8005e00 <_printf_i+0x12c>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	6826      	ldr	r6, [r4, #0]
 8005e88:	6961      	ldr	r1, [r4, #20]
 8005e8a:	1d18      	adds	r0, r3, #4
 8005e8c:	6028      	str	r0, [r5, #0]
 8005e8e:	0635      	lsls	r5, r6, #24
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	d501      	bpl.n	8005e98 <_printf_i+0x1c4>
 8005e94:	6019      	str	r1, [r3, #0]
 8005e96:	e002      	b.n	8005e9e <_printf_i+0x1ca>
 8005e98:	0670      	lsls	r0, r6, #25
 8005e9a:	d5fb      	bpl.n	8005e94 <_printf_i+0x1c0>
 8005e9c:	8019      	strh	r1, [r3, #0]
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6123      	str	r3, [r4, #16]
 8005ea2:	4615      	mov	r5, r2
 8005ea4:	e7bc      	b.n	8005e20 <_printf_i+0x14c>
 8005ea6:	682b      	ldr	r3, [r5, #0]
 8005ea8:	1d1a      	adds	r2, r3, #4
 8005eaa:	602a      	str	r2, [r5, #0]
 8005eac:	681d      	ldr	r5, [r3, #0]
 8005eae:	6862      	ldr	r2, [r4, #4]
 8005eb0:	2100      	movs	r1, #0
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	f7fa f994 	bl	80001e0 <memchr>
 8005eb8:	b108      	cbz	r0, 8005ebe <_printf_i+0x1ea>
 8005eba:	1b40      	subs	r0, r0, r5
 8005ebc:	6060      	str	r0, [r4, #4]
 8005ebe:	6863      	ldr	r3, [r4, #4]
 8005ec0:	6123      	str	r3, [r4, #16]
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ec8:	e7aa      	b.n	8005e20 <_printf_i+0x14c>
 8005eca:	6923      	ldr	r3, [r4, #16]
 8005ecc:	462a      	mov	r2, r5
 8005ece:	4649      	mov	r1, r9
 8005ed0:	4640      	mov	r0, r8
 8005ed2:	47d0      	blx	sl
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d0ad      	beq.n	8005e34 <_printf_i+0x160>
 8005ed8:	6823      	ldr	r3, [r4, #0]
 8005eda:	079b      	lsls	r3, r3, #30
 8005edc:	d413      	bmi.n	8005f06 <_printf_i+0x232>
 8005ede:	68e0      	ldr	r0, [r4, #12]
 8005ee0:	9b03      	ldr	r3, [sp, #12]
 8005ee2:	4298      	cmp	r0, r3
 8005ee4:	bfb8      	it	lt
 8005ee6:	4618      	movlt	r0, r3
 8005ee8:	e7a6      	b.n	8005e38 <_printf_i+0x164>
 8005eea:	2301      	movs	r3, #1
 8005eec:	4632      	mov	r2, r6
 8005eee:	4649      	mov	r1, r9
 8005ef0:	4640      	mov	r0, r8
 8005ef2:	47d0      	blx	sl
 8005ef4:	3001      	adds	r0, #1
 8005ef6:	d09d      	beq.n	8005e34 <_printf_i+0x160>
 8005ef8:	3501      	adds	r5, #1
 8005efa:	68e3      	ldr	r3, [r4, #12]
 8005efc:	9903      	ldr	r1, [sp, #12]
 8005efe:	1a5b      	subs	r3, r3, r1
 8005f00:	42ab      	cmp	r3, r5
 8005f02:	dcf2      	bgt.n	8005eea <_printf_i+0x216>
 8005f04:	e7eb      	b.n	8005ede <_printf_i+0x20a>
 8005f06:	2500      	movs	r5, #0
 8005f08:	f104 0619 	add.w	r6, r4, #25
 8005f0c:	e7f5      	b.n	8005efa <_printf_i+0x226>
 8005f0e:	bf00      	nop
 8005f10:	080061de 	.word	0x080061de
 8005f14:	080061ef 	.word	0x080061ef

08005f18 <memmove>:
 8005f18:	4288      	cmp	r0, r1
 8005f1a:	b510      	push	{r4, lr}
 8005f1c:	eb01 0402 	add.w	r4, r1, r2
 8005f20:	d902      	bls.n	8005f28 <memmove+0x10>
 8005f22:	4284      	cmp	r4, r0
 8005f24:	4623      	mov	r3, r4
 8005f26:	d807      	bhi.n	8005f38 <memmove+0x20>
 8005f28:	1e43      	subs	r3, r0, #1
 8005f2a:	42a1      	cmp	r1, r4
 8005f2c:	d008      	beq.n	8005f40 <memmove+0x28>
 8005f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f36:	e7f8      	b.n	8005f2a <memmove+0x12>
 8005f38:	4402      	add	r2, r0
 8005f3a:	4601      	mov	r1, r0
 8005f3c:	428a      	cmp	r2, r1
 8005f3e:	d100      	bne.n	8005f42 <memmove+0x2a>
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f4a:	e7f7      	b.n	8005f3c <memmove+0x24>

08005f4c <_sbrk_r>:
 8005f4c:	b538      	push	{r3, r4, r5, lr}
 8005f4e:	4d06      	ldr	r5, [pc, #24]	; (8005f68 <_sbrk_r+0x1c>)
 8005f50:	2300      	movs	r3, #0
 8005f52:	4604      	mov	r4, r0
 8005f54:	4608      	mov	r0, r1
 8005f56:	602b      	str	r3, [r5, #0]
 8005f58:	f7fa ff1c 	bl	8000d94 <_sbrk>
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	d102      	bne.n	8005f66 <_sbrk_r+0x1a>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	b103      	cbz	r3, 8005f66 <_sbrk_r+0x1a>
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	20001744 	.word	0x20001744

08005f6c <memcpy>:
 8005f6c:	440a      	add	r2, r1
 8005f6e:	4291      	cmp	r1, r2
 8005f70:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f74:	d100      	bne.n	8005f78 <memcpy+0xc>
 8005f76:	4770      	bx	lr
 8005f78:	b510      	push	{r4, lr}
 8005f7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f82:	4291      	cmp	r1, r2
 8005f84:	d1f9      	bne.n	8005f7a <memcpy+0xe>
 8005f86:	bd10      	pop	{r4, pc}

08005f88 <_realloc_r>:
 8005f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f8c:	4680      	mov	r8, r0
 8005f8e:	4614      	mov	r4, r2
 8005f90:	460e      	mov	r6, r1
 8005f92:	b921      	cbnz	r1, 8005f9e <_realloc_r+0x16>
 8005f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f98:	4611      	mov	r1, r2
 8005f9a:	f7ff bc49 	b.w	8005830 <_malloc_r>
 8005f9e:	b92a      	cbnz	r2, 8005fac <_realloc_r+0x24>
 8005fa0:	f7ff fbda 	bl	8005758 <_free_r>
 8005fa4:	4625      	mov	r5, r4
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fac:	f000 f81b 	bl	8005fe6 <_malloc_usable_size_r>
 8005fb0:	4284      	cmp	r4, r0
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	d802      	bhi.n	8005fbc <_realloc_r+0x34>
 8005fb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fba:	d812      	bhi.n	8005fe2 <_realloc_r+0x5a>
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	f7ff fc36 	bl	8005830 <_malloc_r>
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d0ed      	beq.n	8005fa6 <_realloc_r+0x1e>
 8005fca:	42bc      	cmp	r4, r7
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4631      	mov	r1, r6
 8005fd0:	bf28      	it	cs
 8005fd2:	463a      	movcs	r2, r7
 8005fd4:	f7ff ffca 	bl	8005f6c <memcpy>
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4640      	mov	r0, r8
 8005fdc:	f7ff fbbc 	bl	8005758 <_free_r>
 8005fe0:	e7e1      	b.n	8005fa6 <_realloc_r+0x1e>
 8005fe2:	4635      	mov	r5, r6
 8005fe4:	e7df      	b.n	8005fa6 <_realloc_r+0x1e>

08005fe6 <_malloc_usable_size_r>:
 8005fe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fea:	1f18      	subs	r0, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	bfbc      	itt	lt
 8005ff0:	580b      	ldrlt	r3, [r1, r0]
 8005ff2:	18c0      	addlt	r0, r0, r3
 8005ff4:	4770      	bx	lr
	...

08005ff8 <_init>:
 8005ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ffa:	bf00      	nop
 8005ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ffe:	bc08      	pop	{r3}
 8006000:	469e      	mov	lr, r3
 8006002:	4770      	bx	lr

08006004 <_fini>:
 8006004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006006:	bf00      	nop
 8006008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800600a:	bc08      	pop	{r3}
 800600c:	469e      	mov	lr, r3
 800600e:	4770      	bx	lr
