// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in = true, sel = address[9..11], a = l1, b = l2, c = l3, d = l4, e = l5, f = l6, g = l7, h = l8);
   And(a = l1, b = load, out = la);
   And(a = l2, b = load, out = lb);
   And(a = l3, b = load, out = lc);
   And(a = l4, b = load, out = ld);
   And(a = l5, b = load, out = le);
   And(a = l6, b = load, out = lf);
   And(a = l7, b = load, out = lg);
   And(a = l8, b = load, out = lh);
   RAM512(in = in, load = la, address = address[0..8], out = a);
   RAM512(in = in, load = lb, address = address[0..8], out = b);
   RAM512(in = in, load = lc, address = address[0..8], out = c);
   RAM512(in = in, load = ld, address = address[0..8], out = d);
   RAM512(in = in, load = le, address = address[0..8], out = e);
   RAM512(in = in, load = lf, address = address[0..8], out = f);
   RAM512(in = in, load = lg, address = address[0..8], out = g);
   RAM512(in = in, load = lh, address = address[0..8], out = h);
   Mux8Way16(a = a, b = b, c = c, d = d, e = e, f = f, g = g, h = h, sel = address[9..11], out = out);
}