///Register `ENR1` reader
pub type R = crate::R<ENR1rs>;
///Register `ENR1` writer
pub type W = crate::W<ENR1rs>;
///Field `DMAC1` reader - write 1 to set module enable, write 0 to disable module
pub type Dmac1R = crate::BitReader;
///Field `DMAC1` writer - write 1 to set module enable, write 0 to disable module
pub type Dmac1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MAILBOX1` reader - write 1 to set module enable, write 0 to disable module
pub type Mailbox1R = crate::BitReader;
///Field `MAILBOX1` writer - write 1 to set module enable, write 0 to disable module
pub type Mailbox1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PINMUX1` reader - write 1 to set module enable, write 0 to disable module
pub type Pinmux1R = crate::BitReader;
///Field `PINMUX1` writer - write 1 to set module enable, write 0 to disable module
pub type Pinmux1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD6` reader -
pub type Rsvd6R = crate::BitReader;
///Field `RSVD6` writer -
pub type Rsvd6W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2` reader - write 1 to set module enable, write 0 to disable module
pub type Usart2R = crate::BitReader;
///Field `USART2` writer - write 1 to set module enable, write 0 to disable module
pub type Usart2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EZIP1` reader - write 1 to set module enable, write 0 to disable module
pub type Ezip1R = crate::BitReader;
///Field `EZIP1` writer - write 1 to set module enable, write 0 to disable module
pub type Ezip1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EPIC` reader - write 1 to set module enable, write 0 to disable module
pub type EpicR = crate::BitReader;
///Field `EPIC` writer - write 1 to set module enable, write 0 to disable module
pub type EpicW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LCDC1` reader - write 1 to set module enable, write 0 to disable module
pub type Lcdc1R = crate::BitReader;
///Field `LCDC1` writer - write 1 to set module enable, write 0 to disable module
pub type Lcdc1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1` reader - write 1 to set module enable, write 0 to disable module
pub type I2s1R = crate::BitReader;
///Field `I2S1` writer - write 1 to set module enable, write 0 to disable module
pub type I2s1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD5` reader -
pub type Rsvd5R = crate::BitReader;
///Field `RSVD5` writer -
pub type Rsvd5W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSCFG1` reader - write 1 to set module enable, write 0 to disable module
pub type Syscfg1R = crate::BitReader;
///Field `SYSCFG1` writer - write 1 to set module enable, write 0 to disable module
pub type Syscfg1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EFUSEC` reader - write 1 to set module enable, write 0 to disable module
pub type EfusecR = crate::BitReader;
///Field `EFUSEC` writer - write 1 to set module enable, write 0 to disable module
pub type EfusecW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AES` reader - write 1 to set module enable, write 0 to disable module
pub type AesR = crate::BitReader;
///Field `AES` writer - write 1 to set module enable, write 0 to disable module
pub type AesW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRC1` reader - write 1 to set module enable, write 0 to disable module
pub type Crc1R = crate::BitReader;
///Field `CRC1` writer - write 1 to set module enable, write 0 to disable module
pub type Crc1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRNG` reader - write 1 to set module enable, write 0 to disable module
pub type TrngR = crate::BitReader;
///Field `TRNG` writer - write 1 to set module enable, write 0 to disable module
pub type TrngW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPTIM1` reader - write 1 to set module enable, write 0 to disable module
pub type Gptim1R = crate::BitReader;
///Field `GPTIM1` writer - write 1 to set module enable, write 0 to disable module
pub type Gptim1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPTIM2` reader - write 1 to set module enable, write 0 to disable module
pub type Gptim2R = crate::BitReader;
///Field `GPTIM2` writer - write 1 to set module enable, write 0 to disable module
pub type Gptim2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BTIM1` reader - write 1 to set module enable, write 0 to disable module
pub type Btim1R = crate::BitReader;
///Field `BTIM1` writer - write 1 to set module enable, write 0 to disable module
pub type Btim1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BTIM2` reader - write 1 to set module enable, write 0 to disable module
pub type Btim2R = crate::BitReader;
///Field `BTIM2` writer - write 1 to set module enable, write 0 to disable module
pub type Btim2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD4` reader -
pub type Rsvd4R = crate::BitReader;
///Field `RSVD4` writer -
pub type Rsvd4W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI1` reader - write 1 to set module enable, write 0 to disable module
pub type Spi1R = crate::BitReader;
///Field `SPI1` writer - write 1 to set module enable, write 0 to disable module
pub type Spi1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2` reader - write 1 to set module enable, write 0 to disable module
pub type Spi2R = crate::BitReader;
///Field `SPI2` writer - write 1 to set module enable, write 0 to disable module
pub type Spi2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTDMA` reader - write 1 to set module enable, write 0 to disable module
pub type ExtdmaR = crate::BitReader;
///Field `EXTDMA` writer - write 1 to set module enable, write 0 to disable module
pub type ExtdmaW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SECU1` reader - write 1 to set module enable, write 0 to disable module
pub type Secu1R = crate::BitReader;
///Field `SECU1` writer - write 1 to set module enable, write 0 to disable module
pub type Secu1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD3` reader -
pub type Rsvd3R = crate::BitReader;
///Field `RSVD3` writer -
pub type Rsvd3W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PDM1` reader - write 1 to set module enable, write 0 to disable module
pub type Pdm1R = crate::BitReader;
///Field `PDM1` writer - write 1 to set module enable, write 0 to disable module
pub type Pdm1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD2` reader -
pub type Rsvd2R = crate::BitReader;
///Field `RSVD2` writer -
pub type Rsvd2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1` reader - write 1 to set module enable, write 0 to disable module
pub type I2c1R = crate::BitReader;
///Field `I2C1` writer - write 1 to set module enable, write 0 to disable module
pub type I2c1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2` reader - write 1 to set module enable, write 0 to disable module
pub type I2c2R = crate::BitReader;
///Field `I2C2` writer - write 1 to set module enable, write 0 to disable module
pub type I2c2W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RSVD` reader -
pub type RsvdR = crate::FieldReader;
///Field `RSVD` writer -
pub type RsvdW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `PTC1` reader - write 1 to set module enable, write 0 to disable module
pub type Ptc1R = crate::BitReader;
///Field `PTC1` writer - write 1 to set module enable, write 0 to disable module
pub type Ptc1W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn dmac1(&self) -> Dmac1R {
        Dmac1R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn mailbox1(&self) -> Mailbox1R {
        Mailbox1R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn pinmux1(&self) -> Pinmux1R {
        Pinmux1R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3
    #[inline(always)]
    pub fn rsvd6(&self) -> Rsvd6R {
        Rsvd6R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn usart2(&self) -> Usart2R {
        Usart2R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn ezip1(&self) -> Ezip1R {
        Ezip1R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn epic(&self) -> EpicR {
        EpicR::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn lcdc1(&self) -> Lcdc1R {
        Lcdc1R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2s1(&self) -> I2s1R {
        I2s1R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9
    #[inline(always)]
    pub fn rsvd5(&self) -> Rsvd5R {
        Rsvd5R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn syscfg1(&self) -> Syscfg1R {
        Syscfg1R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn efusec(&self) -> EfusecR {
        EfusecR::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn aes(&self) -> AesR {
        AesR::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn crc1(&self) -> Crc1R {
        Crc1R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn trng(&self) -> TrngR {
        TrngR::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn gptim1(&self) -> Gptim1R {
        Gptim1R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn gptim2(&self) -> Gptim2R {
        Gptim2R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn btim1(&self) -> Btim1R {
        Btim1R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn btim2(&self) -> Btim2R {
        Btim2R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19
    #[inline(always)]
    pub fn rsvd4(&self) -> Rsvd4R {
        Rsvd4R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn spi1(&self) -> Spi1R {
        Spi1R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn spi2(&self) -> Spi2R {
        Spi2R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn extdma(&self) -> ExtdmaR {
        ExtdmaR::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn secu1(&self) -> Secu1R {
        Secu1R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24
    #[inline(always)]
    pub fn rsvd3(&self) -> Rsvd3R {
        Rsvd3R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn pdm1(&self) -> Pdm1R {
        Pdm1R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26
    #[inline(always)]
    pub fn rsvd2(&self) -> Rsvd2R {
        Rsvd2R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2c1(&self) -> I2c1R {
        I2c1R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2c2(&self) -> I2c2R {
        I2c2R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bits 29:30
    #[inline(always)]
    pub fn rsvd(&self) -> RsvdR {
        RsvdR::new(((self.bits >> 29) & 3) as u8)
    }
    ///Bit 31 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn ptc1(&self) -> Ptc1R {
        Ptc1R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ENR1")
            .field("ptc1", &self.ptc1())
            .field("rsvd", &self.rsvd())
            .field("i2c2", &self.i2c2())
            .field("i2c1", &self.i2c1())
            .field("rsvd2", &self.rsvd2())
            .field("pdm1", &self.pdm1())
            .field("rsvd3", &self.rsvd3())
            .field("secu1", &self.secu1())
            .field("extdma", &self.extdma())
            .field("spi2", &self.spi2())
            .field("spi1", &self.spi1())
            .field("rsvd4", &self.rsvd4())
            .field("btim2", &self.btim2())
            .field("btim1", &self.btim1())
            .field("gptim2", &self.gptim2())
            .field("gptim1", &self.gptim1())
            .field("trng", &self.trng())
            .field("crc1", &self.crc1())
            .field("aes", &self.aes())
            .field("efusec", &self.efusec())
            .field("syscfg1", &self.syscfg1())
            .field("rsvd5", &self.rsvd5())
            .field("i2s1", &self.i2s1())
            .field("lcdc1", &self.lcdc1())
            .field("epic", &self.epic())
            .field("ezip1", &self.ezip1())
            .field("usart2", &self.usart2())
            .field("rsvd6", &self.rsvd6())
            .field("pinmux1", &self.pinmux1())
            .field("mailbox1", &self.mailbox1())
            .field("dmac1", &self.dmac1())
            .finish()
    }
}
impl W {
    ///Bit 0 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn dmac1(&mut self) -> Dmac1W<ENR1rs> {
        Dmac1W::new(self, 0)
    }
    ///Bit 1 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn mailbox1(&mut self) -> Mailbox1W<ENR1rs> {
        Mailbox1W::new(self, 1)
    }
    ///Bit 2 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn pinmux1(&mut self) -> Pinmux1W<ENR1rs> {
        Pinmux1W::new(self, 2)
    }
    ///Bit 3
    #[inline(always)]
    pub fn rsvd6(&mut self) -> Rsvd6W<ENR1rs> {
        Rsvd6W::new(self, 3)
    }
    ///Bit 4 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn usart2(&mut self) -> Usart2W<ENR1rs> {
        Usart2W::new(self, 4)
    }
    ///Bit 5 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn ezip1(&mut self) -> Ezip1W<ENR1rs> {
        Ezip1W::new(self, 5)
    }
    ///Bit 6 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn epic(&mut self) -> EpicW<ENR1rs> {
        EpicW::new(self, 6)
    }
    ///Bit 7 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn lcdc1(&mut self) -> Lcdc1W<ENR1rs> {
        Lcdc1W::new(self, 7)
    }
    ///Bit 8 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2s1(&mut self) -> I2s1W<ENR1rs> {
        I2s1W::new(self, 8)
    }
    ///Bit 9
    #[inline(always)]
    pub fn rsvd5(&mut self) -> Rsvd5W<ENR1rs> {
        Rsvd5W::new(self, 9)
    }
    ///Bit 10 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn syscfg1(&mut self) -> Syscfg1W<ENR1rs> {
        Syscfg1W::new(self, 10)
    }
    ///Bit 11 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn efusec(&mut self) -> EfusecW<ENR1rs> {
        EfusecW::new(self, 11)
    }
    ///Bit 12 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn aes(&mut self) -> AesW<ENR1rs> {
        AesW::new(self, 12)
    }
    ///Bit 13 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn crc1(&mut self) -> Crc1W<ENR1rs> {
        Crc1W::new(self, 13)
    }
    ///Bit 14 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn trng(&mut self) -> TrngW<ENR1rs> {
        TrngW::new(self, 14)
    }
    ///Bit 15 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn gptim1(&mut self) -> Gptim1W<ENR1rs> {
        Gptim1W::new(self, 15)
    }
    ///Bit 16 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn gptim2(&mut self) -> Gptim2W<ENR1rs> {
        Gptim2W::new(self, 16)
    }
    ///Bit 17 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn btim1(&mut self) -> Btim1W<ENR1rs> {
        Btim1W::new(self, 17)
    }
    ///Bit 18 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn btim2(&mut self) -> Btim2W<ENR1rs> {
        Btim2W::new(self, 18)
    }
    ///Bit 19
    #[inline(always)]
    pub fn rsvd4(&mut self) -> Rsvd4W<ENR1rs> {
        Rsvd4W::new(self, 19)
    }
    ///Bit 20 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn spi1(&mut self) -> Spi1W<ENR1rs> {
        Spi1W::new(self, 20)
    }
    ///Bit 21 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn spi2(&mut self) -> Spi2W<ENR1rs> {
        Spi2W::new(self, 21)
    }
    ///Bit 22 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn extdma(&mut self) -> ExtdmaW<ENR1rs> {
        ExtdmaW::new(self, 22)
    }
    ///Bit 23 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn secu1(&mut self) -> Secu1W<ENR1rs> {
        Secu1W::new(self, 23)
    }
    ///Bit 24
    #[inline(always)]
    pub fn rsvd3(&mut self) -> Rsvd3W<ENR1rs> {
        Rsvd3W::new(self, 24)
    }
    ///Bit 25 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn pdm1(&mut self) -> Pdm1W<ENR1rs> {
        Pdm1W::new(self, 25)
    }
    ///Bit 26
    #[inline(always)]
    pub fn rsvd2(&mut self) -> Rsvd2W<ENR1rs> {
        Rsvd2W::new(self, 26)
    }
    ///Bit 27 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2c1(&mut self) -> I2c1W<ENR1rs> {
        I2c1W::new(self, 27)
    }
    ///Bit 28 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn i2c2(&mut self) -> I2c2W<ENR1rs> {
        I2c2W::new(self, 28)
    }
    ///Bits 29:30
    #[inline(always)]
    pub fn rsvd(&mut self) -> RsvdW<ENR1rs> {
        RsvdW::new(self, 29)
    }
    ///Bit 31 - write 1 to set module enable, write 0 to disable module
    #[inline(always)]
    pub fn ptc1(&mut self) -> Ptc1W<ENR1rs> {
        Ptc1W::new(self, 31)
    }
}
///Enable Register 1
///
///You can [`read`](crate::Reg::read) this register and get [`enr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`enr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct ENR1rs;
impl crate::RegisterSpec for ENR1rs {
    type Ux = u32;
}
///`read()` method returns [`enr1::R`](R) reader structure
impl crate::Readable for ENR1rs {}
///`write(|w| ..)` method takes [`enr1::W`](W) writer structure
impl crate::Writable for ENR1rs {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets ENR1 to value 0
impl crate::Resettable for ENR1rs {
    const RESET_VALUE: u32 = 0;
}
