{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605236737875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605236737904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 21:05:37 2020 " "Processing started: Thu Nov 12 21:05:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605236737904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236737904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236737905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605236738663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605236738663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755950 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hdl/control_rom.sv " "Can't analyze file -- file hdl/control_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605236755952 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BAD_MUX_SEL WB.sv(64) " "Verilog HDL Compiler Directive warning at WB.sv(64): text macro \"BAD_MUX_SEL\" is undefined" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/WB.sv" 64 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1605236755958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_MEM_WB " "Found entity 1: sreg_MEM_WB" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236755994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236755994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/IF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756036 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BAD_MUX_SEL hdl/pipeline/WB.sv 64 cpu_datapath.sv(2) " "Verilog HDL macro warning at cpu_datapath.sv(2): overriding existing definition for macro \"BAD_MUX_SEL\", which was defined in \"hdl/pipeline/WB.sv\", line 64" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1605236756042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/data_array.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_way.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_way.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_way " "Found entity 1: cache_way" {  } { { "hdl/cache/cache_way.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/cache_way.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756070 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BAD_MUX_SEL hdl/pipeline/WB.sv 64 cache_datapath.sv(5) " "Verilog HDL macro warning at cache_datapath.sv(5): overriding existing definition for macro \"BAD_MUX_SEL\", which was defined in \"hdl/pipeline/WB.sv\", line 64" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/cache_datapath.sv" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1605236756078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/cache_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/cache_control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/cache.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/bus_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/bus_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_adapter " "Found entity 1: bus_adapter" {  } { { "hdl/cache/bus_adapter.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/bus_adapter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cache/array.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605236756129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_out control_rom.sv(48) " "Verilog HDL Implicit Net warning at control_rom.sv(48): created implicit net for \"ir_out\"" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/control_rom.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd WB.sv(20) " "Verilog HDL Implicit Net warning at WB.sv(20): created implicit net for \"rd\"" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/WB.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arith_funct3 sreg_EX_MEM.sv(27) " "Verilog HDL Implicit Net warning at sreg_EX_MEM.sv(27): created implicit net for \"arith_funct3\"" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_EX_MEM.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_funct3 sreg_EX_MEM.sv(28) " "Verilog HDL Implicit Net warning at sreg_EX_MEM.sv(28): created implicit net for \"branch_funct3\"" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_EX_MEM.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_funct3 sreg_EX_MEM.sv(29) " "Verilog HDL Implicit Net warning at sreg_EX_MEM.sv(29): created implicit net for \"load_funct3\"" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_EX_MEM.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_funct3 sreg_EX_MEM.sv(30) " "Verilog HDL Implicit Net warning at sreg_EX_MEM.sv(30): created implicit net for \"store_funct3\"" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_EX_MEM.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst IF.sv(21) " "Verilog HDL Implicit Net warning at IF.sv(21): created implicit net for \"rst\"" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/IF.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcmux_out IF.sv(23) " "Verilog HDL Implicit Net warning at IF.sv(23): created implicit net for \"pcmux_out\"" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/IF.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst ID.sv(29) " "Verilog HDL Implicit Net warning at ID.sv(29): created implicit net for \"rst\"" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/ID.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alumux1_out EX.sv(20) " "Verilog HDL Implicit Net warning at EX.sv(20): created implicit net for \"alumux1_out\"" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/EX.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alumux2_out EX.sv(21) " "Verilog HDL Implicit Net warning at EX.sv(21): created implicit net for \"alumux2_out\"" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/EX.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmp_mux_out EX.sv(30) " "Verilog HDL Implicit Net warning at EX.sv(30): created implicit net for \"cmp_mux_out\"" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/pipeline/EX.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mem_address cpu_datapath.sv(76) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(76): created implicit net for \"i_mem_address\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IF_ID_addr_out cpu_datapath.sv(97) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(97): created implicit net for \"IF_ID_addr_out\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_addr_out cpu_datapath.sv(196) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(196): created implicit net for \"mem_addr_out\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_read_data cpu_datapath.sv(217) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(217): created implicit net for \"mem_read_data\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs1 cpu_datapath.sv(228) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(228): created implicit net for \"rs1\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs2 cpu_datapath.sv(229) " "Verilog HDL Implicit Net warning at cpu_datapath.sv(229): created implicit net for \"rs2\"" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605236756131 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "load_regfile stage_WB WB no such object is visible in the present scope cpu_datapath.sv(226) " "SystemVerilog error at cpu_datapath.sv(226): can't implicitly connect port \"load_regfile\" on instance \"stage_WB\" of module \"WB\" - no such object is visible in the present scope" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydrationiskey/mp4/hdl/cpu/cpu_datapath.sv" 226 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1053 " "Peak virtual memory: 1053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605236756283 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 21:05:56 2020 " "Processing ended: Thu Nov 12 21:05:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605236756283 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605236756283 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605236756283 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236756283 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605236761018 ""}
