Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Mar 27 16:27:09 2019
| Host             : tlf27.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
| Command          : 
| Design           : Wrapper
| Device           : xc7a35ticpg236-1L
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 31.156 |
| Dynamic (W)              | 30.826 |
| Device Static (W)        | 0.330  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 0.0    |
| Junction Temperature (C) | 125.0  |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.015 |     1563 |       --- |             --- |
|   LUT as Logic |     2.749 |      731 |     20800 |            3.51 |
|   CARRY4       |     0.137 |       63 |      8150 |            0.77 |
|   Register     |     0.100 |      577 |     41600 |            1.39 |
|   F7/F8 Muxes  |     0.023 |       40 |     32600 |            0.12 |
|   BUFG         |     0.005 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       40 |       --- |             --- |
| Signals        |     2.870 |     1238 |       --- |             --- |
| Block RAM      |     0.562 |      1.5 |        50 |            3.00 |
| I/O            |    24.379 |       47 |       106 |           44.34 |
| Static Power   |     0.330 |          |           |                 |
| Total          |    31.156 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     6.957 |       6.745 |      0.212 |
| Vccaux    |       1.800 |     0.941 |       0.893 |      0.048 |
| Vcco33    |       3.300 |     6.900 |       6.899 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.052 |       0.045 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| Wrapper                 |    30.826 |
|   CLK_MOUSE_IOBUF_inst  |     0.000 |
|   DATA_MOUSE_IOBUF_inst |     0.027 |
|   IR                    |     1.037 |
|     IR_Transmitter_SM   |     0.547 |
|     counter             |     0.491 |
|   LED                   |    <0.001 |
|   MicroProcessor        |     1.913 |
|     ALU0                |     0.387 |
|   Mouse                 |     0.970 |
|     Transceiver         |     0.958 |
|       MSM               |     0.316 |
|       R                 |     0.091 |
|       T                 |     0.262 |
|   RAM                   |     0.174 |
|   ROM                   |     0.695 |
|   SevenSeg              |     0.169 |
|     Bit17Counter        |     0.167 |
|     Bit2Counter         |     0.001 |
|   Timer                 |     0.534 |
|   vga                   |     0.897 |
|     frame_buffer        |     0.514 |
|     vga                 |     0.284 |
|       Bit2Counter       |     0.073 |
|       HonSynCounter     |     0.053 |
|       VerSynCounter     |    <0.001 |
+-------------------------+-----------+


