library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
entity shizaigonglv is
  port(clk:in std_logic;
  --The apparent power only needs to calculate the multiplication result in 1 second
  --it can be 8k
       u_youxiaozhi:in std_logic_vector(13 downto 0);
       i_youxiaozhi:in std_logic_vector(13 downto 0);
       shizaigonglv:out std_logic_vector(17 downto 0));
end shizaigonglv;
architecture art of shizaigonglv is
  begin 
  process(clk)
  begin
  if(clk'event and clk='1') then
  shizaigonglv<=i_youxiaozhi*u_youxiaozhi;
  end if;
  end process;
end architecture;


  