
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.466
   Kernels:                vadd
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          8440efae-5975-eabf-03b0-0791aecfcee9
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:                Fri Apr  1 11:16:28 2022
   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 135 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 135 MHz
   Achieved Freq:  135 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (void* points_coords_dram, void* points_children_dram, void* rand1, void* rand2, void* rand3, void* rand4, void* rand5, void* rand6, void* orig, void* outs, void* proj, unsigned int n_points_real, unsigned int maxlevel, unsigned int minlevel, unsigned int amount, unsigned int vector_size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0xBC
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: 0x800000

   Argument:          points_coords_dram
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          points_children_dram
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          rand1
   Register Offset:   0x28
   Port:              M_AXI_GMEM6
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          rand2
   Register Offset:   0x34
   Port:              M_AXI_GMEM7
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          rand3
   Register Offset:   0x40
   Port:              M_AXI_GMEM8
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          rand4
   Register Offset:   0x4C
   Port:              M_AXI_GMEM9
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          rand5
   Register Offset:   0x58
   Port:              M_AXI_GMEM10
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          rand6
   Register Offset:   0x64
   Port:              M_AXI_GMEM11
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          orig
   Register Offset:   0x70
   Port:              M_AXI_GMEM4
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          outs
   Register Offset:   0x7C
   Port:              M_AXI_GMEM3
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          proj
   Register Offset:   0x88
   Port:              M_AXI_GMEM5
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          n_points_real
   Register Offset:   0x94
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          maxlevel
   Register Offset:   0x9C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          minlevel
   Register Offset:   0xA4
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          amount
   Register Offset:   0xAC
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vector_size
   Register Offset:   0xB4
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --config connectivity.cfg --connectivity.nk vadd:1:vadd_1 --connectivity.sp vadd_1.points_coords_dram:HBM[0] --connectivity.sp vadd_1.points_children_dram:HBM[1] --connectivity.sp vadd_1.rand1:HBM[2] --connectivity.sp vadd_1.rand2:HBM[3] --connectivity.sp vadd_1.rand3:HBM[4] --connectivity.sp vadd_1.rand4:HBM[5] --connectivity.sp vadd_1.rand5:HBM[6] --connectivity.sp vadd_1.rand6:HBM[7] --connectivity.sp vadd_1.orig:HBM[8] --connectivity.sp vadd_1.outs:HBM[9] --connectivity.sp vadd_1.proj:HBM[10] --debug --input_files xclbin/vadd.hw.xo --kernel_frequency 135 --link --optimize 0 --output xclbin/vadd.hw.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --profile.data all:all:all --report_level 0 --save-temps --target hw --temp_dir ./_x.hw --vivado.prop run.impl_1.strategy=Performance_SpreadSLLs 
   Options:       --config connectivity.cfg
                  --connectivity.nk vadd:1:vadd_1
                  --connectivity.sp vadd_1.points_coords_dram:HBM[0]
                  --connectivity.sp vadd_1.points_children_dram:HBM[1]
                  --connectivity.sp vadd_1.rand1:HBM[2]
                  --connectivity.sp vadd_1.rand2:HBM[3]
                  --connectivity.sp vadd_1.rand3:HBM[4]
                  --connectivity.sp vadd_1.rand4:HBM[5]
                  --connectivity.sp vadd_1.rand5:HBM[6]
                  --connectivity.sp vadd_1.rand6:HBM[7]
                  --connectivity.sp vadd_1.orig:HBM[8]
                  --connectivity.sp vadd_1.outs:HBM[9]
                  --connectivity.sp vadd_1.proj:HBM[10]
                  --debug
                  --input_files xclbin/vadd.hw.xo
                  --kernel_frequency 135
                  --link
                  --optimize 0
                  --output xclbin/vadd.hw.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --profile.data all:all:all
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw
                  --vivado.prop run.impl_1.strategy=Performance_SpreadSLLs 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
