// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        p_ZL4demo_0_0_address0,
        p_ZL4demo_0_0_ce0,
        p_ZL4demo_0_0_we0,
        p_ZL4demo_0_0_d0,
        p_ZL4demo_0_1_address0,
        p_ZL4demo_0_1_ce0,
        p_ZL4demo_0_1_we0,
        p_ZL4demo_0_1_d0,
        p_ZL4demo_0_2_address0,
        p_ZL4demo_0_2_ce0,
        p_ZL4demo_0_2_we0,
        p_ZL4demo_0_2_d0,
        p_ZL4demo_1_0_address0,
        p_ZL4demo_1_0_ce0,
        p_ZL4demo_1_0_we0,
        p_ZL4demo_1_0_d0,
        p_ZL4demo_1_1_address0,
        p_ZL4demo_1_1_ce0,
        p_ZL4demo_1_1_we0,
        p_ZL4demo_1_1_d0,
        p_ZL4demo_1_2_address0,
        p_ZL4demo_1_2_ce0,
        p_ZL4demo_1_2_we0,
        p_ZL4demo_1_2_d0,
        p_ZL4demo_2_0_address0,
        p_ZL4demo_2_0_ce0,
        p_ZL4demo_2_0_we0,
        p_ZL4demo_2_0_d0,
        p_ZL4demo_2_1_address0,
        p_ZL4demo_2_1_ce0,
        p_ZL4demo_2_1_we0,
        p_ZL4demo_2_1_d0,
        p_ZL4demo_2_2_address0,
        p_ZL4demo_2_2_ce0,
        p_ZL4demo_2_2_we0,
        p_ZL4demo_2_2_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
input  [7:0] A_q0;
output  [13:0] p_ZL4demo_0_0_address0;
output   p_ZL4demo_0_0_ce0;
output   p_ZL4demo_0_0_we0;
output  [7:0] p_ZL4demo_0_0_d0;
output  [13:0] p_ZL4demo_0_1_address0;
output   p_ZL4demo_0_1_ce0;
output   p_ZL4demo_0_1_we0;
output  [7:0] p_ZL4demo_0_1_d0;
output  [13:0] p_ZL4demo_0_2_address0;
output   p_ZL4demo_0_2_ce0;
output   p_ZL4demo_0_2_we0;
output  [7:0] p_ZL4demo_0_2_d0;
output  [13:0] p_ZL4demo_1_0_address0;
output   p_ZL4demo_1_0_ce0;
output   p_ZL4demo_1_0_we0;
output  [7:0] p_ZL4demo_1_0_d0;
output  [13:0] p_ZL4demo_1_1_address0;
output   p_ZL4demo_1_1_ce0;
output   p_ZL4demo_1_1_we0;
output  [7:0] p_ZL4demo_1_1_d0;
output  [13:0] p_ZL4demo_1_2_address0;
output   p_ZL4demo_1_2_ce0;
output   p_ZL4demo_1_2_we0;
output  [7:0] p_ZL4demo_1_2_d0;
output  [13:0] p_ZL4demo_2_0_address0;
output   p_ZL4demo_2_0_ce0;
output   p_ZL4demo_2_0_we0;
output  [7:0] p_ZL4demo_2_0_d0;
output  [13:0] p_ZL4demo_2_1_address0;
output   p_ZL4demo_2_1_ce0;
output   p_ZL4demo_2_1_we0;
output  [7:0] p_ZL4demo_2_1_d0;
output  [13:0] p_ZL4demo_2_2_address0;
output   p_ZL4demo_2_2_ce0;
output   p_ZL4demo_2_2_we0;
output  [7:0] p_ZL4demo_2_2_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln131_fu_286_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln131_reg_623;
wire   [0:0] icmp_ln132_fu_309_p2;
reg   [0:0] icmp_ln132_reg_627;
reg   [0:0] icmp_ln132_reg_627_pp0_iter2_reg;
wire   [0:0] xor_ln131_fu_315_p2;
reg   [0:0] xor_ln131_reg_635;
wire   [0:0] icmp_ln133_fu_321_p2;
reg   [0:0] icmp_ln133_reg_640;
wire   [0:0] and_ln131_2_fu_327_p2;
reg   [0:0] and_ln131_2_reg_645;
wire   [0:0] empty_fu_333_p2;
reg   [0:0] empty_reg_651;
wire   [4:0] select_ln132_fu_433_p3;
reg   [4:0] select_ln132_reg_656;
reg   [4:0] select_ln132_reg_656_pp0_iter3_reg;
wire   [1:0] y_mid2_fu_456_p3;
reg   [1:0] y_mid2_reg_662;
reg   [1:0] y_mid2_reg_662_pp0_iter3_reg;
wire   [1:0] select_ln133_fu_465_p3;
reg   [1:0] select_ln133_reg_667;
reg   [1:0] select_ln133_reg_667_pp0_iter3_reg;
wire   [4:0] select_ln131_2_fu_511_p3;
reg   [4:0] select_ln131_2_reg_672;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln135_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_30_cast_fu_561_p1;
reg   [1:0] y_fu_74;
wire   [1:0] add_ln134_fu_481_p2;
wire    ap_loop_init;
reg   [1:0] x_fu_78;
reg   [3:0] indvar_flatten_fu_82;
wire   [3:0] select_ln133_2_fu_345_p3;
reg   [4:0] j_fu_86;
reg   [8:0] indvar_flatten12_fu_90;
wire   [8:0] select_ln132_2_fu_359_p3;
reg   [4:0] i_fu_94;
reg   [12:0] indvar_flatten35_fu_98;
wire   [12:0] add_ln131_2_fu_292_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten35_load;
reg    A_ce0_local;
reg    p_ZL4demo_1_1_we0_local;
reg    p_ZL4demo_1_1_ce0_local;
reg    p_ZL4demo_1_0_we0_local;
reg    p_ZL4demo_1_0_ce0_local;
reg    p_ZL4demo_1_2_we0_local;
reg    p_ZL4demo_1_2_ce0_local;
reg    p_ZL4demo_0_1_we0_local;
reg    p_ZL4demo_0_1_ce0_local;
reg    p_ZL4demo_0_0_we0_local;
reg    p_ZL4demo_0_0_ce0_local;
reg    p_ZL4demo_0_2_we0_local;
reg    p_ZL4demo_0_2_ce0_local;
reg    p_ZL4demo_2_1_we0_local;
reg    p_ZL4demo_2_1_ce0_local;
reg    p_ZL4demo_2_0_we0_local;
reg    p_ZL4demo_2_0_ce0_local;
reg    p_ZL4demo_2_2_we0_local;
reg    p_ZL4demo_2_2_ce0_local;
wire   [3:0] add_ln133_2_fu_339_p2;
wire   [8:0] add_ln132_2_fu_353_p2;
wire   [4:0] select_ln131_fu_386_p3;
wire   [0:0] exitcond_flatten_not_fu_412_p2;
wire   [0:0] not_exitcond_flatten_mid234_fu_417_p2;
wire   [0:0] and_ln131_fu_422_p2;
wire   [0:0] icmp_ln134_fu_393_p2;
wire   [4:0] add_ln132_fu_399_p2;
wire   [1:0] x_mid26_fu_405_p3;
wire   [0:0] icmp_ln134_mid211_fu_427_p2;
wire   [0:0] empty_27_fu_446_p2;
wire   [0:0] empty_28_fu_451_p2;
wire   [1:0] add_ln133_fu_440_p2;
wire   [4:0] add_ln131_fu_505_p2;
wire   [4:0] zext_ln133_fu_518_p1;
wire   [4:0] zext_ln134_fu_527_p1;
wire   [4:0] empty_29_fu_521_p2;
wire   [4:0] add_ln135_fu_530_p2;
wire   [9:0] tmp_2_fu_535_p3;
wire   [11:0] tmp_s_fu_553_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 y_fu_74 = 2'd0;
#0 x_fu_78 = 2'd0;
#0 indvar_flatten_fu_82 = 4'd0;
#0 j_fu_86 = 5'd0;
#0 indvar_flatten12_fu_90 = 9'd0;
#0 i_fu_94 = 5'd0;
#0 indvar_flatten35_fu_98 = 13'd0;
#0 ap_done_reg = 1'b0;
end

real_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            i_fu_94 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            i_fu_94 <= select_ln131_2_fu_511_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_90 <= 9'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln131_reg_623 == 1'd0))) begin
            indvar_flatten12_fu_90 <= select_ln132_2_fu_359_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln131_fu_286_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten35_fu_98 <= add_ln131_2_fu_292_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten35_fu_98 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_82 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln131_reg_623 == 1'd0))) begin
            indvar_flatten_fu_82 <= select_ln133_2_fu_345_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            j_fu_86 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            j_fu_86 <= select_ln132_fu_433_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            x_fu_78 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            x_fu_78 <= select_ln133_fu_465_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            y_fu_74 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            y_fu_74 <= add_ln134_fu_481_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln131_2_reg_645 <= and_ln131_2_fu_327_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_651 <= empty_fu_333_p2;
        icmp_ln131_reg_623 <= icmp_ln131_fu_286_p2;
        icmp_ln132_reg_627 <= icmp_ln132_fu_309_p2;
        icmp_ln133_reg_640 <= icmp_ln133_fu_321_p2;
        xor_ln131_reg_635 <= xor_ln131_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln132_reg_627_pp0_iter2_reg <= icmp_ln132_reg_627;
        select_ln131_2_reg_672 <= select_ln131_2_fu_511_p3;
        select_ln132_reg_656 <= select_ln132_fu_433_p3;
        select_ln132_reg_656_pp0_iter3_reg <= select_ln132_reg_656;
        select_ln133_reg_667 <= select_ln133_fu_465_p3;
        select_ln133_reg_667_pp0_iter3_reg <= select_ln133_reg_667;
        y_mid2_reg_662 <= y_mid2_fu_456_p3;
        y_mid2_reg_662_pp0_iter3_reg <= y_mid2_reg_662;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        A_ce0_local = 1'b1;
    end else begin
        A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln131_fu_286_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln131_reg_623 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten35_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten35_load = indvar_flatten35_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd0) & (y_mid2_reg_662_pp0_iter3_reg == 2'd0))) begin
        p_ZL4demo_0_0_we0_local = 1'b1;
    end else begin
        p_ZL4demo_0_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd0) & (y_mid2_reg_662_pp0_iter3_reg == 2'd1))) begin
        p_ZL4demo_0_1_we0_local = 1'b1;
    end else begin
        p_ZL4demo_0_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(y_mid2_reg_662_pp0_iter3_reg == 2'd0) & ~(y_mid2_reg_662_pp0_iter3_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd0))) begin
        p_ZL4demo_0_2_we0_local = 1'b1;
    end else begin
        p_ZL4demo_0_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd1) & (y_mid2_reg_662_pp0_iter3_reg == 2'd0))) begin
        p_ZL4demo_1_0_we0_local = 1'b1;
    end else begin
        p_ZL4demo_1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd1) & (y_mid2_reg_662_pp0_iter3_reg == 2'd1))) begin
        p_ZL4demo_1_1_we0_local = 1'b1;
    end else begin
        p_ZL4demo_1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(y_mid2_reg_662_pp0_iter3_reg == 2'd0) & ~(y_mid2_reg_662_pp0_iter3_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln133_reg_667_pp0_iter3_reg == 2'd1))) begin
        p_ZL4demo_1_2_we0_local = 1'b1;
    end else begin
        p_ZL4demo_1_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln133_reg_667_pp0_iter3_reg == 2'd0) & ~(select_ln133_reg_667_pp0_iter3_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (y_mid2_reg_662_pp0_iter3_reg == 2'd0))) begin
        p_ZL4demo_2_0_we0_local = 1'b1;
    end else begin
        p_ZL4demo_2_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln133_reg_667_pp0_iter3_reg == 2'd0) & ~(select_ln133_reg_667_pp0_iter3_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (y_mid2_reg_662_pp0_iter3_reg == 2'd1))) begin
        p_ZL4demo_2_1_we0_local = 1'b1;
    end else begin
        p_ZL4demo_2_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln133_reg_667_pp0_iter3_reg == 2'd0) & ~(y_mid2_reg_662_pp0_iter3_reg == 2'd0) & ~(y_mid2_reg_662_pp0_iter3_reg == 2'd1) & ~(select_ln133_reg_667_pp0_iter3_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZL4demo_2_2_we0_local = 1'b1;
    end else begin
        p_ZL4demo_2_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln135_fu_543_p1;

assign A_ce0 = A_ce0_local;

assign add_ln131_2_fu_292_p2 = (ap_sig_allocacmp_indvar_flatten35_load + 13'd1);

assign add_ln131_fu_505_p2 = (i_fu_94 + 5'd1);

assign add_ln132_2_fu_353_p2 = (indvar_flatten12_fu_90 + 9'd1);

assign add_ln132_fu_399_p2 = (select_ln131_fu_386_p3 + 5'd1);

assign add_ln133_2_fu_339_p2 = (indvar_flatten_fu_82 + 4'd1);

assign add_ln133_fu_440_p2 = (x_mid26_fu_405_p3 + 2'd1);

assign add_ln134_fu_481_p2 = (y_mid2_fu_456_p3 + 2'd1);

assign add_ln135_fu_530_p2 = (zext_ln134_fu_527_p1 + select_ln132_reg_656);

assign and_ln131_2_fu_327_p2 = (xor_ln131_fu_315_p2 & icmp_ln133_fu_321_p2);

assign and_ln131_fu_422_p2 = (xor_ln131_reg_635 & not_exitcond_flatten_mid234_fu_417_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_27_fu_446_p2 = (icmp_ln134_mid211_fu_427_p2 | and_ln131_2_reg_645);

assign empty_28_fu_451_p2 = (icmp_ln132_reg_627 | empty_27_fu_446_p2);

assign empty_29_fu_521_p2 = (zext_ln133_fu_518_p1 + select_ln131_2_fu_511_p3);

assign empty_fu_333_p2 = (icmp_ln132_fu_309_p2 | and_ln131_2_fu_327_p2);

assign exitcond_flatten_not_fu_412_p2 = (icmp_ln133_reg_640 ^ 1'd1);

assign icmp_ln131_fu_286_p2 = ((ap_sig_allocacmp_indvar_flatten35_load == 13'd8100) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_309_p2 = ((indvar_flatten12_fu_90 == 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_321_p2 = ((indvar_flatten_fu_82 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_393_p2 = ((y_fu_74 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln134_mid211_fu_427_p2 = (icmp_ln134_fu_393_p2 & and_ln131_fu_422_p2);

assign not_exitcond_flatten_mid234_fu_417_p2 = (icmp_ln132_reg_627 | exitcond_flatten_not_fu_412_p2);

assign p_ZL4demo_0_0_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_0_0_ce0 = p_ZL4demo_0_0_ce0_local;

assign p_ZL4demo_0_0_d0 = A_q0;

assign p_ZL4demo_0_0_we0 = p_ZL4demo_0_0_we0_local;

assign p_ZL4demo_0_1_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_0_1_ce0 = p_ZL4demo_0_1_ce0_local;

assign p_ZL4demo_0_1_d0 = A_q0;

assign p_ZL4demo_0_1_we0 = p_ZL4demo_0_1_we0_local;

assign p_ZL4demo_0_2_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_0_2_ce0 = p_ZL4demo_0_2_ce0_local;

assign p_ZL4demo_0_2_d0 = A_q0;

assign p_ZL4demo_0_2_we0 = p_ZL4demo_0_2_we0_local;

assign p_ZL4demo_1_0_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_1_0_ce0 = p_ZL4demo_1_0_ce0_local;

assign p_ZL4demo_1_0_d0 = A_q0;

assign p_ZL4demo_1_0_we0 = p_ZL4demo_1_0_we0_local;

assign p_ZL4demo_1_1_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_1_1_ce0 = p_ZL4demo_1_1_ce0_local;

assign p_ZL4demo_1_1_d0 = A_q0;

assign p_ZL4demo_1_1_we0 = p_ZL4demo_1_1_we0_local;

assign p_ZL4demo_1_2_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_1_2_ce0 = p_ZL4demo_1_2_ce0_local;

assign p_ZL4demo_1_2_d0 = A_q0;

assign p_ZL4demo_1_2_we0 = p_ZL4demo_1_2_we0_local;

assign p_ZL4demo_2_0_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_2_0_ce0 = p_ZL4demo_2_0_ce0_local;

assign p_ZL4demo_2_0_d0 = A_q0;

assign p_ZL4demo_2_0_we0 = p_ZL4demo_2_0_we0_local;

assign p_ZL4demo_2_1_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_2_1_ce0 = p_ZL4demo_2_1_ce0_local;

assign p_ZL4demo_2_1_d0 = A_q0;

assign p_ZL4demo_2_1_we0 = p_ZL4demo_2_1_we0_local;

assign p_ZL4demo_2_2_address0 = tmp_30_cast_fu_561_p1;

assign p_ZL4demo_2_2_ce0 = p_ZL4demo_2_2_ce0_local;

assign p_ZL4demo_2_2_d0 = A_q0;

assign p_ZL4demo_2_2_we0 = p_ZL4demo_2_2_we0_local;

assign select_ln131_2_fu_511_p3 = ((icmp_ln132_reg_627_pp0_iter2_reg[0:0] == 1'b1) ? add_ln131_fu_505_p2 : i_fu_94);

assign select_ln131_fu_386_p3 = ((icmp_ln132_reg_627[0:0] == 1'b1) ? 5'd0 : j_fu_86);

assign select_ln132_2_fu_359_p3 = ((icmp_ln132_fu_309_p2[0:0] == 1'b1) ? 9'd1 : add_ln132_2_fu_353_p2);

assign select_ln132_fu_433_p3 = ((and_ln131_2_reg_645[0:0] == 1'b1) ? add_ln132_fu_399_p2 : select_ln131_fu_386_p3);

assign select_ln133_2_fu_345_p3 = ((empty_fu_333_p2[0:0] == 1'b1) ? 4'd1 : add_ln133_2_fu_339_p2);

assign select_ln133_fu_465_p3 = ((icmp_ln134_mid211_fu_427_p2[0:0] == 1'b1) ? add_ln133_fu_440_p2 : x_mid26_fu_405_p3);

assign tmp_2_fu_535_p3 = {{empty_29_fu_521_p2}, {add_ln135_fu_530_p2}};

assign tmp_30_cast_fu_561_p1 = tmp_s_fu_553_p4;

assign tmp_s_fu_553_p4 = {{{select_ln131_2_reg_672}, {2'd0}}, {select_ln132_reg_656_pp0_iter3_reg}};

assign x_mid26_fu_405_p3 = ((empty_reg_651[0:0] == 1'b1) ? 2'd0 : x_fu_78);

assign xor_ln131_fu_315_p2 = (icmp_ln132_fu_309_p2 ^ 1'd1);

assign y_mid2_fu_456_p3 = ((empty_28_fu_451_p2[0:0] == 1'b1) ? 2'd0 : y_fu_74);

assign zext_ln133_fu_518_p1 = select_ln133_reg_667;

assign zext_ln134_fu_527_p1 = y_mid2_reg_662;

assign zext_ln135_fu_543_p1 = tmp_2_fu_535_p3;

endmodule //real_top_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_1
