

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Wed Jun  3 18:19:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   75|   67|   75|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_93   |sin_or_cos_double_s  |   43|   51|   43|   51|   none  |
        |grp_sin_or_cos_double_s_fu_112  |sin_or_cos_double_s  |   43|   51|   43|   51|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|      2|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       16|    194|  12074|  17590|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    121|    -|
|Register         |        -|      -|    347|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       16|    194|  12421|  17713|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       13|    242|     35|    100|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_sin_or_cos_double_s_fu_93   |sin_or_cos_double_s   |        8|     88|  4885|  6725|    0|
    |grp_sin_or_cos_double_s_fu_112  |sin_or_cos_double_s   |        8|     88|  4885|  6725|    0|
    |top_level_fadd_32qcK_U34        |top_level_fadd_32qcK  |        0|      2|   205|   390|    0|
    |top_level_fadd_32qcK_U35        |top_level_fadd_32qcK  |        0|      2|   205|   390|    0|
    |top_level_fadd_32qcK_U36        |top_level_fadd_32qcK  |        0|      2|   205|   390|    0|
    |top_level_fdiv_32sc4_U41        |top_level_fdiv_32sc4  |        0|      0|   761|   994|    0|
    |top_level_fmul_32rcU_U37        |top_level_fmul_32rcU  |        0|      3|   143|   321|    0|
    |top_level_fmul_32rcU_U38        |top_level_fmul_32rcU  |        0|      3|   143|   321|    0|
    |top_level_fmul_32rcU_U39        |top_level_fmul_32rcU  |        0|      3|   143|   321|    0|
    |top_level_fmul_32rcU_U40        |top_level_fmul_32rcU  |        0|      3|   143|   321|    0|
    |top_level_fpext_3udo_U44        |top_level_fpext_3udo  |        0|      0|   100|   138|    0|
    |top_level_fptrunctde_U42        |top_level_fptrunctde  |        0|      0|   128|   277|    0|
    |top_level_fptrunctde_U43        |top_level_fptrunctde  |        0|      0|   128|   277|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       16|    194| 12074| 17590|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state15_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  121|         26|    1|         26|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  121|         26|    1|         26|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  25|   0|   25|          0|
    |cos_steer_reg_221                            |  32|   0|   32|          0|
    |grp_sin_or_cos_double_s_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_93_ap_start_reg   |   1|   0|    1|          0|
    |sin_steer_reg_226                            |  32|   0|   32|          0|
    |tmp_1_i_reg_232                              |  32|   0|   32|          0|
    |tmp_2_i_reg_242                              |  32|   0|   32|          0|
    |tmp_4_i_reg_247                              |  32|   0|   32|          0|
    |tmp_6_i_reg_253                              |  32|   0|   32|          0|
    |tmp_7_i_reg_258                              |  32|   0|   32|          0|
    |wheel_angularVelocit                         |  32|   0|   32|          0|
    |x_assign_reg_205                             |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 347|   0|  347|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   top_level   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   top_level   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   top_level   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   top_level   | return value |
|deltaTime          |  in |   32|   ap_none  |   deltaTime   |    scalar    |
|torque             |  in |   32|   ap_none  |     torque    |    scalar    |
|velocity_x         |  in |   32|   ap_none  |   velocity_x  |    scalar    |
|velocity_z         |  in |   32|   ap_none  |   velocity_z  |    scalar    |
|load               |  in |   32|   ap_none  |      load     |    scalar    |
|steeringAngle      |  in |   32|   ap_none  | steeringAngle |    scalar    |
|force_x            | out |   32|   ap_vld   |    force_x    |    pointer   |
|force_x_ap_vld     | out |    1|   ap_vld   |    force_x    |    pointer   |
|force_z            | out |   32|   ap_vld   |    force_z    |    pointer   |
|force_z_ap_vld     | out |    1|   ap_vld   |    force_z    |    pointer   |
|angularVel         | out |   32|   ap_vld   |   angularVel  |    pointer   |
|angularVel_ap_vld  | out |    1|   ap_vld   |   angularVel  |    pointer   |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%torque_read = call float @_ssdm_op_Read.ap_auto.float(float %torque) nounwind" [CarSimOnFPGA/top_level.cpp:4]   --->   Operation 26 'read' 'torque_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [16/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 27 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 28 [15/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 28 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 29 [14/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 29 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 30 [13/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 30 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 31 [12/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 31 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 32 [11/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 32 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 33 [10/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 33 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 34 [9/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 34 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 35 [8/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 35 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 36 [7/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 36 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 37 [6/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 37 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%steeringAngle_read = call float @_ssdm_op_Read.ap_auto.float(float %steeringAngle) nounwind" [CarSimOnFPGA/top_level.cpp:4]   --->   Operation 38 'read' 'steeringAngle_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [2/2] (4.43ns)   --->   "%x_assign = fpext float %steeringAngle_read to double" [CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 39 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 40 [5/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 40 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 41 [1/2] (4.43ns)   --->   "%x_assign = fpext float %steeringAngle_read to double" [CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 41 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 42 [4/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 42 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.59>
ST_14 : Operation 43 [2/2] (7.59ns)   --->   "%tmp_i_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 43 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 44 [2/2] (7.59ns)   --->   "%tmp_i_i1_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:23->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 44 'call' 'tmp_i_i1_i' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 45 [3/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 45 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.19>
ST_15 : Operation 46 [1/2] (0.99ns)   --->   "%tmp_i_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 46 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 47 [2/2] (5.20ns)   --->   "%cos_steer = fptrunc double %tmp_i_i_i to float" [CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 47 'fptrunc' 'cos_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 48 [1/2] (0.99ns)   --->   "%tmp_i_i1_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:23->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 48 'call' 'tmp_i_i1_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 49 [2/2] (5.20ns)   --->   "%sin_steer = fptrunc double %tmp_i_i1_i to float" [CarSimOnFPGA/Wheel.cpp:23->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 49 'fptrunc' 'sin_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 50 [2/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 50 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 51 [1/2] (5.20ns)   --->   "%cos_steer = fptrunc double %tmp_i_i_i to float" [CarSimOnFPGA/Wheel.cpp:22->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 51 'fptrunc' 'cos_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 52 [1/2] (5.20ns)   --->   "%sin_steer = fptrunc double %tmp_i_i1_i to float" [CarSimOnFPGA/Wheel.cpp:23->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 52 'fptrunc' 'sin_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 53 [1/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %torque_read, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 53 'fdiv' 'tmp_1_i' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%deltaTime_read = call float @_ssdm_op_Read.ap_auto.float(float %deltaTime) nounwind" [CarSimOnFPGA/top_level.cpp:4]   --->   Operation 54 'read' 'deltaTime_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [4/4] (5.70ns)   --->   "%tmp_2_i = fmul float %tmp_1_i, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 55 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 56 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %cos_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 56 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 57 [4/4] (5.70ns)   --->   "%tmp_6_i = fmul float %sin_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 57 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 58 [4/4] (5.70ns)   --->   "%tmp_7_i = fmul float %sin_steer, -0.000000e+00" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 58 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 59 [3/4] (5.70ns)   --->   "%tmp_2_i = fmul float %tmp_1_i, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 59 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 60 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %cos_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 60 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 61 [3/4] (5.70ns)   --->   "%tmp_6_i = fmul float %sin_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 61 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 62 [3/4] (5.70ns)   --->   "%tmp_7_i = fmul float %sin_steer, -0.000000e+00" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 62 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 63 [2/4] (5.70ns)   --->   "%tmp_2_i = fmul float %tmp_1_i, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 63 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 64 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %cos_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 64 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 65 [2/4] (5.70ns)   --->   "%tmp_6_i = fmul float %sin_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 65 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 66 [2/4] (5.70ns)   --->   "%tmp_7_i = fmul float %sin_steer, -0.000000e+00" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 66 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 67 [1/4] (5.70ns)   --->   "%tmp_2_i = fmul float %tmp_1_i, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 67 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 68 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %cos_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 68 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 69 [1/4] (5.70ns)   --->   "%tmp_6_i = fmul float %sin_steer, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 69 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 70 [1/4] (5.70ns)   --->   "%tmp_7_i = fmul float %sin_steer, -0.000000e+00" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 70 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%wheel_angularVelocit_1 = load float* @wheel_angularVelocit, align 4" [CarSimOnFPGA/Wheel.cpp:33->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 71 'load' 'wheel_angularVelocit_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 72 [5/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_2_i" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 72 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 73 [5/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_4_i, %tmp_6_i" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 73 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 74 [5/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_7_i, %tmp_4_i" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 74 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 75 [4/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_2_i" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 75 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 76 [4/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_4_i, %tmp_6_i" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 76 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 77 [4/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_7_i, %tmp_4_i" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 77 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 78 [3/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_2_i" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 78 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 79 [3/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_4_i, %tmp_6_i" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 79 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 80 [3/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_7_i, %tmp_4_i" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 80 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 81 [2/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_2_i" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 81 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 82 [2/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_4_i, %tmp_6_i" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 82 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 83 [2/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_7_i, %tmp_4_i" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 83 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %deltaTime) nounwind, !map !21"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %torque) nounwind, !map !27"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %velocity_x) nounwind, !map !31"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %velocity_z) nounwind, !map !35"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %load) nounwind, !map !39"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %steeringAngle) nounwind, !map !43"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %force_x) nounwind, !map !47"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %force_z) nounwind, !map !53"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %angularVel) nounwind, !map !57"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @top_level_str) nounwind"   --->   Operation 93 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 94 [1/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_2_i" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 94 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 95 [1/1] (0.00ns)   --->   "store float %angularVel_write_ass, float* @wheel_angularVelocit, align 4" [CarSimOnFPGA/Wheel.cpp:64->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 96 [1/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_4_i, %tmp_6_i" [CarSimOnFPGA/Wheel.cpp:66->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 96 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 97 [1/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_7_i, %tmp_4_i" [CarSimOnFPGA/Wheel.cpp:67->CarSimOnFPGA/top_level.cpp:15]   --->   Operation 97 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %force_x, float %force_x_write_assign) nounwind" [CarSimOnFPGA/top_level.cpp:15]   --->   Operation 98 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %force_z, float %force_z_write_assign) nounwind" [CarSimOnFPGA/top_level.cpp:15]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %angularVel, float %angularVel_write_ass) nounwind" [CarSimOnFPGA/top_level.cpp:15]   --->   Operation 100 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [CarSimOnFPGA/top_level.cpp:16]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ deltaTime]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ torque]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ velocity_x]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ velocity_z]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ steeringAngle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ force_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ force_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angularVel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ wheel_angularVelocit]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
torque_read            (read         ) [ 00111111111111111000000000]
steeringAngle_read     (read         ) [ 00000000000001000000000000]
x_assign               (fpext        ) [ 00000000000000110000000000]
tmp_i_i_i              (call         ) [ 00000000000000001000000000]
tmp_i_i1_i             (call         ) [ 00000000000000001000000000]
cos_steer              (fptrunc      ) [ 00000000000000000111100000]
sin_steer              (fptrunc      ) [ 00000000000000000111100000]
tmp_1_i                (fdiv         ) [ 00000000000000000111100000]
deltaTime_read         (read         ) [ 00000000000000000011100000]
tmp_2_i                (fmul         ) [ 00000000000000000000011111]
tmp_4_i                (fmul         ) [ 00000000000000000000011111]
tmp_6_i                (fmul         ) [ 00000000000000000000011111]
tmp_7_i                (fmul         ) [ 00000000000000000000011111]
wheel_angularVelocit_1 (load         ) [ 00000000000000000000001111]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000000000000000]
spectopmodule_ln0      (spectopmodule) [ 00000000000000000000000000]
angularVel_write_ass   (fadd         ) [ 00000000000000000000000000]
store_ln64             (store        ) [ 00000000000000000000000000]
force_x_write_assign   (fadd         ) [ 00000000000000000000000000]
force_z_write_assign   (fadd         ) [ 00000000000000000000000000]
write_ln15             (write        ) [ 00000000000000000000000000]
write_ln15             (write        ) [ 00000000000000000000000000]
write_ln15             (write        ) [ 00000000000000000000000000]
ret_ln16               (ret          ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="deltaTime">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deltaTime"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="torque">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="torque"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="velocity_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="velocity_x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="velocity_z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="velocity_z"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="steeringAngle">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="steeringAngle"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="force_x">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="force_x"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="force_z">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="force_z"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="angularVel">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angularVel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wheel_angularVelocit">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wheel_angularVelocit"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="torque_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="torque_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="steeringAngle_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="steeringAngle_read/12 "/>
</bind>
</comp>

<comp id="66" class="1004" name="deltaTime_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="deltaTime_read/17 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln15_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/25 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln15_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/25 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln15_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/25 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_sin_or_cos_double_s_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="1"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="0" index="3" bw="256" slack="0"/>
<pin id="98" dir="0" index="4" bw="59" slack="0"/>
<pin id="99" dir="0" index="5" bw="52" slack="0"/>
<pin id="100" dir="0" index="6" bw="44" slack="0"/>
<pin id="101" dir="0" index="7" bw="33" slack="0"/>
<pin id="102" dir="0" index="8" bw="25" slack="0"/>
<pin id="103" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i_i/14 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_sin_or_cos_double_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="1"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="256" slack="0"/>
<pin id="117" dir="0" index="4" bw="59" slack="0"/>
<pin id="118" dir="0" index="5" bw="52" slack="0"/>
<pin id="119" dir="0" index="6" bw="44" slack="0"/>
<pin id="120" dir="0" index="7" bw="33" slack="0"/>
<pin id="121" dir="0" index="8" bw="25" slack="0"/>
<pin id="122" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i1_i/14 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="angularVel_write_ass/21 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="force_x_write_assign/21 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="force_z_write_assign/21 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i/17 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_i/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i/17 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="cos_steer/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="sin_steer/15 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="wheel_angularVelocit_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wheel_angularVelocit_1/21 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln64_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/25 "/>
</bind>
</comp>

<comp id="195" class="1005" name="torque_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="torque_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="steeringAngle_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="steeringAngle_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="x_assign_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_i_i_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_i_i1_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i "/>
</bind>
</comp>

<comp id="221" class="1005" name="cos_steer_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_steer "/>
</bind>
</comp>

<comp id="226" class="1005" name="sin_steer_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_steer "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_1_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="237" class="1005" name="deltaTime_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="deltaTime_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_2_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_4_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_6_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_7_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="wheel_angularVelocit_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wheel_angularVelocit_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="93" pin=4"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="93" pin=5"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="93" pin=6"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="93" pin=7"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="93" pin=8"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="135"><net_src comp="131" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="140"><net_src comp="136" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="145"><net_src comp="141" pin="2"/><net_sink comp="79" pin=2"/></net>

<net id="150"><net_src comp="66" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="54" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="93" pin="9"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="112" pin="9"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="60" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="193"><net_src comp="131" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="54" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="203"><net_src comp="60" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="208"><net_src comp="180" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="214"><net_src comp="93" pin="9"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="219"><net_src comp="112" pin="9"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="224"><net_src comp="172" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="229"><net_src comp="176" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="235"><net_src comp="166" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="240"><net_src comp="66" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="245"><net_src comp="146" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="250"><net_src comp="151" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="256"><net_src comp="156" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="261"><net_src comp="161" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="266"><net_src comp="184" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: force_x | {25 }
	Port: force_z | {25 }
	Port: angularVel | {25 }
	Port: wheel_angularVelocit | {25 }
 - Input state : 
	Port: top_level : deltaTime | {17 }
	Port: top_level : torque | {1 }
	Port: top_level : steeringAngle | {12 }
	Port: top_level : ref_4oPi_table_256_V | {14 15 }
	Port: top_level : fourth_order_double_4 | {14 15 }
	Port: top_level : fourth_order_double_5 | {14 15 }
	Port: top_level : fourth_order_double_6 | {14 15 }
	Port: top_level : fourth_order_double_7 | {14 15 }
	Port: top_level : fourth_order_double_s | {14 15 }
	Port: top_level : wheel_angularVelocit | {21 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		cos_steer : 1
		sin_steer : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		angularVel_write_ass : 1
	State 22
	State 23
	State 24
	State 25
		store_ln64 : 1
		write_ln15 : 1
		write_ln15 : 1
		write_ln15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |  grp_sin_or_cos_double_s_fu_93 |    88   |  44.225 |   6258  |   5732  |
|          | grp_sin_or_cos_double_s_fu_112 |    88   |  44.225 |   6258  |   5732  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_146           |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_151           |    3    |    0    |   143   |   321   |
|          |           grp_fu_156           |    3    |    0    |   143   |   321   |
|          |           grp_fu_161           |    3    |    0    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_131           |    2    |    0    |   205   |   390   |
|   fadd   |           grp_fu_136           |    2    |    0    |   205   |   390   |
|          |           grp_fu_141           |    2    |    0    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fdiv   |           grp_fu_166           |    0    |    0    |   761   |   994   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_172           |    0    |    0    |   128   |   277   |
|          |           grp_fu_176           |    0    |    0    |   128   |   277   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_180           |    0    |    0    |   100   |   138   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     torque_read_read_fu_54     |    0    |    0    |    0    |    0    |
|   read   |  steeringAngle_read_read_fu_60 |    0    |    0    |    0    |    0    |
|          |    deltaTime_read_read_fu_66   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     write_ln15_write_fu_72     |    0    |    0    |    0    |    0    |
|   write  |     write_ln15_write_fu_79     |    0    |    0    |    0    |    0    |
|          |     write_ln15_write_fu_86     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   194   |  88.45  |  14820  |  15604  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |
|fourth_order_double_5|    -   |   52   |   208  |
|fourth_order_double_6|    -   |   44   |   176  |
|fourth_order_double_7|    -   |   33   |   132  |
|fourth_order_double_s|    -   |   25   |   100  |
| ref_4oPi_table_256_V|    8   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    8   |   213  |   852  |
+---------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       cos_steer_reg_221      |   32   |
|    deltaTime_read_reg_237    |   32   |
|       sin_steer_reg_226      |   32   |
|  steeringAngle_read_reg_200  |   32   |
|        tmp_1_i_reg_232       |   32   |
|        tmp_2_i_reg_242       |   32   |
|        tmp_4_i_reg_247       |   32   |
|        tmp_6_i_reg_253       |   32   |
|        tmp_7_i_reg_258       |   32   |
|      tmp_i_i1_i_reg_216      |   64   |
|       tmp_i_i_i_reg_211      |   64   |
|      torque_read_reg_195     |   32   |
|wheel_angularVelocit_1_reg_263|   32   |
|       x_assign_reg_205       |   64   |
+------------------------------+--------+
|             Total            |   544  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_131 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_166 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_172 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_176 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_180 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  10.614 ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   194  |   88   |  14820 |  15604 |
|   Memory  |    8   |    -   |    -   |   213  |   852  |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   194  |   99   |  15577 |  16510 |
+-----------+--------+--------+--------+--------+--------+
