library ieee;
use ieee.std_logic_1164.all;

entity sequential_multiplier is
	port(
		multiplicator: in std_logic_vector(3 downto 0);
		multiplicand: in std_logic_vector(3 downto 0);
		product: out std_logic_vector(7 downto 0)
	);
end sequential_multiplier;


architecture rtl of sequential_multiplier is
begin
	
	

end rtl;
