#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b87e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17b8970 .scope module, "tb" "tb" 3 65;
 .timescale -12 -12;
L_0x17a88d0 .functor NOT 1, L_0x180e430, C4<0>, C4<0>, C4<0>;
L_0x180c350 .functor XOR 32, L_0x180e250, L_0x180e2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x17a8db0 .functor XOR 32, L_0x180c350, L_0x180e390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1809bf0_0 .net *"_ivl_10", 31 0, L_0x180e390;  1 drivers
v0x1809cf0_0 .net *"_ivl_12", 31 0, L_0x17a8db0;  1 drivers
v0x1809dd0_0 .net *"_ivl_2", 31 0, L_0x180e1b0;  1 drivers
v0x1809e90_0 .net *"_ivl_4", 31 0, L_0x180e250;  1 drivers
v0x1809f70_0 .net *"_ivl_6", 31 0, L_0x180e2f0;  1 drivers
v0x180a0a0_0 .net *"_ivl_8", 31 0, L_0x180c350;  1 drivers
v0x180a180_0 .net "a", 4 0, v0x18067e0_0;  1 drivers
v0x180a240_0 .net "b", 4 0, v0x18068a0_0;  1 drivers
v0x180a300_0 .net "c", 4 0, v0x1806940_0;  1 drivers
v0x180a3c0_0 .var "clk", 0 0;
v0x180a460_0 .net "d", 4 0, v0x1806a80_0;  1 drivers
v0x180a500_0 .net "e", 4 0, v0x1806b70_0;  1 drivers
v0x180a5c0_0 .net "f", 4 0, v0x1806c10_0;  1 drivers
v0x180a680_0 .var/2u "stats1", 351 0;
v0x180a760_0 .var/2u "strobe", 0 0;
v0x180a820_0 .net "tb_match", 0 0, L_0x180e430;  1 drivers
v0x180a8e0_0 .net "tb_mismatch", 0 0, L_0x17a88d0;  1 drivers
v0x180a9a0_0 .net "w_dut", 7 0, L_0x180bdf0;  1 drivers
v0x180aa60_0 .net "w_ref", 7 0, L_0x180b120;  1 drivers
v0x180ab00_0 .net "wavedrom_enable", 0 0, v0x1806ce0_0;  1 drivers
v0x180aba0_0 .net "wavedrom_title", 511 0, v0x1806d80_0;  1 drivers
v0x180ac40_0 .net "x_dut", 7 0, L_0x180c460;  1 drivers
v0x180ace0_0 .net "x_ref", 7 0, L_0x180b1c0;  1 drivers
v0x180ad80_0 .net "y_dut", 7 0, L_0x180cb10;  1 drivers
v0x180ae50_0 .net "y_ref", 7 0, L_0x180b300;  1 drivers
v0x180af20_0 .net "z_dut", 7 0, L_0x180dd50;  1 drivers
v0x180aff0_0 .net "z_ref", 7 0, L_0x180b3f0;  1 drivers
L_0x180e1b0 .concat [ 8 8 8 8], L_0x180b3f0, L_0x180b300, L_0x180b1c0, L_0x180b120;
L_0x180e250 .concat [ 8 8 8 8], L_0x180b3f0, L_0x180b300, L_0x180b1c0, L_0x180b120;
L_0x180e2f0 .concat [ 8 8 8 8], L_0x180dd50, L_0x180cb10, L_0x180c460, L_0x180bdf0;
L_0x180e390 .concat [ 8 8 8 8], L_0x180b3f0, L_0x180b300, L_0x180b1c0, L_0x180b120;
L_0x180e430 .cmp/eeq 32, L_0x180e1b0, L_0x17a8db0;
S_0x17c26d0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x17b8970;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0x7f3d0fa55018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x17a8020_0 .net/2u *"_ivl_5", 1 0, L_0x7f3d0fa55018;  1 drivers
v0x17a8500_0 .net *"_ivl_7", 31 0, L_0x180b510;  1 drivers
v0x17a89e0_0 .net "a", 4 0, v0x18067e0_0;  alias, 1 drivers
v0x17a8ec0_0 .net "b", 4 0, v0x18068a0_0;  alias, 1 drivers
v0x17a9370_0 .net "c", 4 0, v0x1806940_0;  alias, 1 drivers
v0x17a9850_0 .net "d", 4 0, v0x1806a80_0;  alias, 1 drivers
v0x17a9d30_0 .net "e", 4 0, v0x1806b70_0;  alias, 1 drivers
v0x1805ae0_0 .net "f", 4 0, v0x1806c10_0;  alias, 1 drivers
v0x1805bc0_0 .net "w", 7 0, L_0x180b120;  alias, 1 drivers
v0x1805ca0_0 .net "x", 7 0, L_0x180b1c0;  alias, 1 drivers
v0x1805d80_0 .net "y", 7 0, L_0x180b300;  alias, 1 drivers
v0x1805e60_0 .net "z", 7 0, L_0x180b3f0;  alias, 1 drivers
L_0x180b120 .part L_0x180b510, 24, 8;
L_0x180b1c0 .part L_0x180b510, 16, 8;
L_0x180b300 .part L_0x180b510, 8, 8;
L_0x180b3f0 .part L_0x180b510, 0, 8;
LS_0x180b510_0_0 .concat [ 2 5 5 5], L_0x7f3d0fa55018, v0x1806c10_0, v0x1806b70_0, v0x1806a80_0;
LS_0x180b510_0_4 .concat [ 5 5 5 0], v0x1806940_0, v0x18068a0_0, v0x18067e0_0;
L_0x180b510 .concat [ 17 15 0 0], LS_0x180b510_0_0, LS_0x180b510_0_4;
S_0x1806080 .scope module, "stim1" "stimulus_gen" 3 117, 3 22 0, S_0x17b8970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "a";
    .port_info 2 /OUTPUT 5 "b";
    .port_info 3 /OUTPUT 5 "c";
    .port_info 4 /OUTPUT 5 "d";
    .port_info 5 /OUTPUT 5 "e";
    .port_info 6 /OUTPUT 5 "f";
    .port_info 7 /OUTPUT 512 "wavedrom_title";
    .port_info 8 /OUTPUT 1 "wavedrom_enable";
v0x18067e0_0 .var "a", 4 0;
v0x18068a0_0 .var "b", 4 0;
v0x1806940_0 .var "c", 4 0;
v0x18069e0_0 .net "clk", 0 0, v0x180a3c0_0;  1 drivers
v0x1806a80_0 .var "d", 4 0;
v0x1806b70_0 .var "e", 4 0;
v0x1806c10_0 .var "f", 4 0;
v0x1806ce0_0 .var "wavedrom_enable", 0 0;
v0x1806d80_0 .var "wavedrom_title", 511 0;
E_0x17b72a0/0 .event negedge, v0x18069e0_0;
E_0x17b72a0/1 .event posedge, v0x18069e0_0;
E_0x17b72a0 .event/or E_0x17b72a0/0, E_0x17b72a0/1;
E_0x17b7710 .event negedge, v0x18069e0_0;
E_0x17b7b80 .event posedge, v0x18069e0_0;
S_0x18062e0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1806080;
 .timescale -12 -12;
v0x18064e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18065e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1806080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1807010 .scope module, "top_module1" "top_module" 3 138, 4 1 0, S_0x17b8970;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
v0x1807320_0 .net *"_ivl_1", 0 0, L_0x180b960;  1 drivers
v0x1807400_0 .net *"_ivl_11", 0 0, L_0x180bce0;  1 drivers
L_0x7f3d0fa55060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x18074e0_0 .net/2u *"_ivl_12", 1 0, L_0x7f3d0fa55060;  1 drivers
v0x18075d0_0 .net *"_ivl_17", 0 0, L_0x180bf80;  1 drivers
v0x18076b0_0 .net *"_ivl_19", 0 0, L_0x180c070;  1 drivers
v0x18077e0_0 .net *"_ivl_21", 0 0, L_0x180c110;  1 drivers
v0x18078c0_0 .net *"_ivl_23", 0 0, L_0x180c210;  1 drivers
v0x18079a0_0 .net *"_ivl_25", 0 0, L_0x180c2b0;  1 drivers
v0x1807a80_0 .net *"_ivl_27", 0 0, L_0x180c3c0;  1 drivers
L_0x7f3d0fa550a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1807bf0_0 .net/2u *"_ivl_28", 1 0, L_0x7f3d0fa550a8;  1 drivers
v0x1807cd0_0 .net *"_ivl_3", 0 0, L_0x180ba00;  1 drivers
v0x1807db0_0 .net *"_ivl_33", 0 0, L_0x180c800;  1 drivers
v0x1807e90_0 .net *"_ivl_35", 0 0, L_0x180c8a0;  1 drivers
v0x1807f70_0 .net *"_ivl_37", 0 0, L_0x180c9d0;  1 drivers
v0x1808050_0 .net *"_ivl_39", 0 0, L_0x180ca70;  1 drivers
v0x1808130_0 .net *"_ivl_41", 0 0, L_0x180cbb0;  1 drivers
v0x1808210_0 .net *"_ivl_43", 0 0, L_0x180cc50;  1 drivers
L_0x7f3d0fa550f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x18082f0_0 .net/2u *"_ivl_44", 1 0, L_0x7f3d0fa550f0;  1 drivers
v0x18083d0_0 .net *"_ivl_49", 0 0, L_0x180d070;  1 drivers
v0x18084b0_0 .net *"_ivl_5", 0 0, L_0x180baa0;  1 drivers
v0x1808590_0 .net *"_ivl_51", 0 0, L_0x180d2e0;  1 drivers
v0x1808670_0 .net *"_ivl_53", 0 0, L_0x180d490;  1 drivers
v0x1808750_0 .net *"_ivl_55", 0 0, L_0x180d710;  1 drivers
v0x1808830_0 .net *"_ivl_57", 0 0, L_0x180d8c0;  1 drivers
v0x1808910_0 .net *"_ivl_59", 0 0, L_0x180db50;  1 drivers
L_0x7f3d0fa55138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x18089f0_0 .net/2u *"_ivl_60", 1 0, L_0x7f3d0fa55138;  1 drivers
v0x1808ad0_0 .net *"_ivl_7", 0 0, L_0x180bb40;  1 drivers
v0x1808bb0_0 .net *"_ivl_9", 0 0, L_0x180bc10;  1 drivers
v0x1808c90_0 .net "a", 4 0, v0x18067e0_0;  alias, 1 drivers
v0x1808d50_0 .net "b", 4 0, v0x18068a0_0;  alias, 1 drivers
v0x1808e60_0 .net "c", 4 0, v0x1806940_0;  alias, 1 drivers
v0x1808f70_0 .net "d", 4 0, v0x1806a80_0;  alias, 1 drivers
v0x1809080_0 .net "e", 4 0, v0x1806b70_0;  alias, 1 drivers
v0x18093a0_0 .net "f", 4 0, v0x1806c10_0;  alias, 1 drivers
v0x18094b0_0 .net "w", 7 0, L_0x180bdf0;  alias, 1 drivers
v0x1809590_0 .net "x", 7 0, L_0x180c460;  alias, 1 drivers
v0x1809670_0 .net "y", 7 0, L_0x180cb10;  alias, 1 drivers
v0x1809750_0 .net "z", 7 0, L_0x180dd50;  alias, 1 drivers
L_0x180b960 .part v0x18067e0_0, 4, 1;
L_0x180ba00 .part v0x18068a0_0, 4, 1;
L_0x180baa0 .part v0x1806940_0, 4, 1;
L_0x180bb40 .part v0x1806a80_0, 4, 1;
L_0x180bc10 .part v0x1806b70_0, 4, 1;
L_0x180bce0 .part v0x1806c10_0, 4, 1;
LS_0x180bdf0_0_0 .concat [ 2 1 1 1], L_0x7f3d0fa55060, L_0x180bce0, L_0x180bc10, L_0x180bb40;
LS_0x180bdf0_0_4 .concat [ 1 1 1 0], L_0x180baa0, L_0x180ba00, L_0x180b960;
L_0x180bdf0 .concat [ 5 3 0 0], LS_0x180bdf0_0_0, LS_0x180bdf0_0_4;
L_0x180bf80 .part v0x18067e0_0, 3, 1;
L_0x180c070 .part v0x18068a0_0, 3, 1;
L_0x180c110 .part v0x1806940_0, 3, 1;
L_0x180c210 .part v0x1806a80_0, 3, 1;
L_0x180c2b0 .part v0x1806b70_0, 3, 1;
L_0x180c3c0 .part v0x1806c10_0, 3, 1;
LS_0x180c460_0_0 .concat [ 2 1 1 1], L_0x7f3d0fa550a8, L_0x180c3c0, L_0x180c2b0, L_0x180c210;
LS_0x180c460_0_4 .concat [ 1 1 1 0], L_0x180c110, L_0x180c070, L_0x180bf80;
L_0x180c460 .concat [ 5 3 0 0], LS_0x180c460_0_0, LS_0x180c460_0_4;
L_0x180c800 .part v0x18067e0_0, 2, 1;
L_0x180c8a0 .part v0x18068a0_0, 2, 1;
L_0x180c9d0 .part v0x1806940_0, 2, 1;
L_0x180ca70 .part v0x1806a80_0, 2, 1;
L_0x180cbb0 .part v0x1806b70_0, 2, 1;
L_0x180cc50 .part v0x1806c10_0, 2, 1;
LS_0x180cb10_0_0 .concat [ 2 1 1 1], L_0x7f3d0fa550f0, L_0x180cc50, L_0x180cbb0, L_0x180ca70;
LS_0x180cb10_0_4 .concat [ 1 1 1 0], L_0x180c9d0, L_0x180c8a0, L_0x180c800;
L_0x180cb10 .concat [ 5 3 0 0], LS_0x180cb10_0_0, LS_0x180cb10_0_4;
L_0x180d070 .part v0x18067e0_0, 1, 1;
L_0x180d2e0 .part v0x18068a0_0, 1, 1;
L_0x180d490 .part v0x1806940_0, 1, 1;
L_0x180d710 .part v0x1806a80_0, 1, 1;
L_0x180d8c0 .part v0x1806b70_0, 1, 1;
L_0x180db50 .part v0x1806c10_0, 1, 1;
LS_0x180dd50_0_0 .concat [ 2 1 1 1], L_0x7f3d0fa55138, L_0x180db50, L_0x180d8c0, L_0x180d710;
LS_0x180dd50_0_4 .concat [ 1 1 1 0], L_0x180d490, L_0x180d2e0, L_0x180d070;
L_0x180dd50 .concat [ 5 3 0 0], LS_0x180dd50_0_0, LS_0x180dd50_0_4;
S_0x18099d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 152, 3 152 0, S_0x17b8970;
 .timescale -12 -12;
E_0x179c9f0 .event anyedge, v0x180a760_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180a760_0;
    %nor/r;
    %assign/vec4 v0x180a760_0, 0;
    %wait E_0x179c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1806080;
T_3 ;
    %wait E_0x17b7b80;
    %pushi/vec4 0, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 1, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 2, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 4, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 8, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 16, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 32, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 64, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 128, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 256, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 512, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 1024, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7b80;
    %pushi/vec4 1041204192, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %wait E_0x17b7710;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18065e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b72a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 30;
    %split/vec4 5;
    %assign/vec4 v0x1806c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806a80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1806940_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x18068a0_0, 0;
    %assign/vec4 v0x18067e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17b8970;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180a760_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17b8970;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x180a3c0_0;
    %inv;
    %store/vec4 v0x180a3c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17b8970;
T_6 ;
    %vpi_call/w 3 109 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 110 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18069e0_0, v0x180a8e0_0, v0x180a180_0, v0x180a240_0, v0x180a300_0, v0x180a460_0, v0x180a500_0, v0x180a5c0_0, v0x180aa60_0, v0x180a9a0_0, v0x180ace0_0, v0x180ac40_0, v0x180ae50_0, v0x180ad80_0, v0x180aff0_0, v0x180af20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17b8970;
T_7 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "w", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has no mismatches.", "w" {0 0 0};
T_7.1 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "x", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has no mismatches.", "x" {0 0 0};
T_7.3 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "y" {0 0 0};
T_7.5 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.7 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 171 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180a680_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 172 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17b8970;
T_8 ;
    %wait E_0x17b72a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180a680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
    %load/vec4 v0x180a820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180a680_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x180aa60_0;
    %load/vec4 v0x180aa60_0;
    %load/vec4 v0x180a9a0_0;
    %xor;
    %load/vec4 v0x180aa60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 187 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x180ace0_0;
    %load/vec4 v0x180ace0_0;
    %load/vec4 v0x180ac40_0;
    %xor;
    %load/vec4 v0x180ace0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x180ae50_0;
    %load/vec4 v0x180ae50_0;
    %load/vec4 v0x180ad80_0;
    %xor;
    %load/vec4 v0x180ae50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x180aff0_0;
    %load/vec4 v0x180aff0_0;
    %load/vec4 v0x180af20_0;
    %xor;
    %load/vec4 v0x180aff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 196 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x180a680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a680_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector3/vector3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/vector3/iter0/response20/top_module.sv";
