Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Spi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Spi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Spi"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Spi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SPI.v" in library work
Module <Spi> compiled
No errors in compilation
Analysis of file <"Spi.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Spi> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Spi>.
Module <Spi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Spi> has a constant value of 0101000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Spi>.
    Related source file is "SPI.v".
WARNING:Xst:653 - Signal <B9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B8> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B7> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B6> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B5> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B4> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B39> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B38> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B37> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B36> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B35> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B34> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B33> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B32> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B31> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B30> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B3> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B29> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B28> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B27> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B26> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B25> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B24> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B23> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B22> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B21> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B20> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B19> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B18> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B17> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B16> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B15> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B14> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B13> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B12> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B11> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B10> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit tristate buffer for signal <MIC0>.
    Found 1-bit tristate buffer for signal <MIC1>.
    Found 1-bit tristate buffer for signal <MIC10>.
    Found 1-bit tristate buffer for signal <MIC11>.
    Found 1-bit tristate buffer for signal <MIC12>.
    Found 1-bit tristate buffer for signal <MIC13>.
    Found 1-bit tristate buffer for signal <MIC14>.
    Found 1-bit tristate buffer for signal <MIC15>.
    Found 1-bit tristate buffer for signal <MIC16>.
    Found 1-bit tristate buffer for signal <MIC17>.
    Found 1-bit tristate buffer for signal <MIC18>.
    Found 1-bit tristate buffer for signal <MIC19>.
    Found 1-bit tristate buffer for signal <MIC2>.
    Found 1-bit tristate buffer for signal <MIC20>.
    Found 1-bit tristate buffer for signal <MIC21>.
    Found 1-bit tristate buffer for signal <MIC22>.
    Found 1-bit tristate buffer for signal <MIC23>.
    Found 1-bit tristate buffer for signal <MIC24>.
    Found 1-bit tristate buffer for signal <MIC25>.
    Found 1-bit tristate buffer for signal <MIC26>.
    Found 1-bit tristate buffer for signal <MIC27>.
    Found 1-bit tristate buffer for signal <MIC28>.
    Found 1-bit tristate buffer for signal <MIC29>.
    Found 1-bit tristate buffer for signal <MIC3>.
    Found 1-bit tristate buffer for signal <MIC30>.
    Found 1-bit tristate buffer for signal <MIC31>.
    Found 1-bit tristate buffer for signal <MIC32>.
    Found 1-bit tristate buffer for signal <MIC33>.
    Found 1-bit tristate buffer for signal <MIC34>.
    Found 1-bit tristate buffer for signal <MIC35>.
    Found 1-bit tristate buffer for signal <MIC36>.
    Found 1-bit tristate buffer for signal <MIC37>.
    Found 1-bit tristate buffer for signal <MIC38>.
    Found 1-bit tristate buffer for signal <MIC39>.
    Found 1-bit tristate buffer for signal <MIC4>.
    Found 1-bit tristate buffer for signal <MIC5>.
    Found 1-bit tristate buffer for signal <MIC6>.
    Found 1-bit tristate buffer for signal <MIC7>.
    Found 1-bit tristate buffer for signal <MIC8>.
    Found 1-bit tristate buffer for signal <MIC9>.
    Found 1-bit tristate buffer for signal <ZIF0>.
    Found 1-bit tristate buffer for signal <ZIF1>.
    Found 1-bit tristate buffer for signal <ZIF10>.
    Found 1-bit tristate buffer for signal <ZIF11>.
    Found 1-bit tristate buffer for signal <ZIF12>.
    Found 1-bit tristate buffer for signal <ZIF13>.
    Found 1-bit tristate buffer for signal <ZIF14>.
    Found 1-bit tristate buffer for signal <ZIF15>.
    Found 1-bit tristate buffer for signal <ZIF16>.
    Found 1-bit tristate buffer for signal <ZIF17>.
    Found 1-bit tristate buffer for signal <ZIF18>.
    Found 1-bit tristate buffer for signal <ZIF19>.
    Found 1-bit tristate buffer for signal <ZIF2>.
    Found 1-bit tristate buffer for signal <ZIF20>.
    Found 1-bit tristate buffer for signal <ZIF21>.
    Found 1-bit tristate buffer for signal <ZIF22>.
    Found 1-bit tristate buffer for signal <ZIF23>.
    Found 1-bit tristate buffer for signal <ZIF24>.
    Found 1-bit tristate buffer for signal <ZIF25>.
    Found 1-bit tristate buffer for signal <ZIF26>.
    Found 1-bit tristate buffer for signal <ZIF27>.
    Found 1-bit tristate buffer for signal <ZIF28>.
    Found 1-bit tristate buffer for signal <ZIF29>.
    Found 1-bit tristate buffer for signal <ZIF3>.
    Found 1-bit tristate buffer for signal <ZIF30>.
    Found 1-bit tristate buffer for signal <ZIF31>.
    Found 1-bit tristate buffer for signal <ZIF32>.
    Found 1-bit tristate buffer for signal <ZIF33>.
    Found 1-bit tristate buffer for signal <ZIF34>.
    Found 1-bit tristate buffer for signal <ZIF35>.
    Found 1-bit tristate buffer for signal <ZIF36>.
    Found 1-bit tristate buffer for signal <ZIF37>.
    Found 1-bit tristate buffer for signal <ZIF38>.
    Found 1-bit tristate buffer for signal <ZIF39>.
    Found 1-bit tristate buffer for signal <ZIF4>.
    Found 1-bit tristate buffer for signal <ZIF5>.
    Found 1-bit tristate buffer for signal <ZIF6>.
    Found 1-bit tristate buffer for signal <ZIF7>.
    Found 1-bit tristate buffer for signal <ZIF8>.
    Found 1-bit tristate buffer for signal <ZIF9>.
    Found 1-bit register for signal <A0>.
    Found 1-bit register for signal <A1>.
    Found 1-bit register for signal <A10>.
    Found 1-bit register for signal <A11>.
    Found 1-bit register for signal <A12>.
    Found 1-bit register for signal <A13>.
    Found 1-bit register for signal <A14>.
    Found 1-bit register for signal <A15>.
    Found 1-bit register for signal <A16>.
    Found 1-bit register for signal <A17>.
    Found 1-bit register for signal <A18>.
    Found 1-bit register for signal <A19>.
    Found 1-bit register for signal <A2>.
    Found 1-bit register for signal <A20>.
    Found 1-bit register for signal <A21>.
    Found 1-bit register for signal <A22>.
    Found 1-bit register for signal <A23>.
    Found 1-bit register for signal <A24>.
    Found 1-bit register for signal <A25>.
    Found 1-bit register for signal <A26>.
    Found 1-bit register for signal <A27>.
    Found 1-bit register for signal <A28>.
    Found 1-bit register for signal <A29>.
    Found 1-bit register for signal <A3>.
    Found 1-bit register for signal <A30>.
    Found 1-bit register for signal <A31>.
    Found 1-bit register for signal <A32>.
    Found 1-bit register for signal <A33>.
    Found 1-bit register for signal <A34>.
    Found 1-bit register for signal <A35>.
    Found 1-bit register for signal <A36>.
    Found 1-bit register for signal <A37>.
    Found 1-bit register for signal <A38>.
    Found 1-bit register for signal <A39>.
    Found 1-bit register for signal <A4>.
    Found 1-bit register for signal <A5>.
    Found 1-bit register for signal <A6>.
    Found 1-bit register for signal <A7>.
    Found 1-bit register for signal <A8>.
    Found 1-bit register for signal <A9>.
    Found 1-bit register for signal <B0>.
    Found 8-bit register for signal <SPIData0>.
    Found 8-bit register for signal <SPIData1>.
    Found 8-bit register for signal <SPIData10>.
    Found 8-bit register for signal <SPIData11>.
    Found 8-bit register for signal <SPIData12>.
    Found 8-bit register for signal <SPIData13>.
    Found 8-bit register for signal <SPIData14>.
    Found 8-bit register for signal <SPIData15>.
    Found 8-bit register for signal <SPIData16>.
    Found 8-bit register for signal <SPIData17>.
    Found 8-bit register for signal <SPIData18>.
    Found 8-bit register for signal <SPIData19>.
    Found 8-bit register for signal <SPIData2>.
    Found 8-bit register for signal <SPIData20>.
    Found 8-bit register for signal <SPIData21>.
    Found 8-bit register for signal <SPIData22>.
    Found 8-bit register for signal <SPIData23>.
    Found 8-bit register for signal <SPIData24>.
    Found 8-bit register for signal <SPIData25>.
    Found 8-bit register for signal <SPIData26>.
    Found 8-bit register for signal <SPIData27>.
    Found 8-bit register for signal <SPIData28>.
    Found 8-bit register for signal <SPIData29>.
    Found 8-bit register for signal <SPIData3>.
    Found 8-bit register for signal <SPIData30>.
    Found 8-bit register for signal <SPIData31>.
    Found 8-bit register for signal <SPIData32>.
    Found 8-bit register for signal <SPIData33>.
    Found 8-bit register for signal <SPIData34>.
    Found 8-bit register for signal <SPIData35>.
    Found 8-bit register for signal <SPIData36>.
    Found 8-bit register for signal <SPIData37>.
    Found 8-bit register for signal <SPIData38>.
    Found 8-bit register for signal <SPIData39>.
    Found 8-bit register for signal <SPIData4>.
    Found 8-bit register for signal <SPIData5>.
    Found 8-bit register for signal <SPIData6>.
    Found 8-bit register for signal <SPIData7>.
    Found 8-bit register for signal <SPIData8>.
    Found 8-bit register for signal <SPIData9>.
    Summary:
	inferred 361 D-type flip-flop(s).
	inferred  80 Tristate(s).
Unit <Spi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 81
 1-bit register                                        : 41
 8-bit register                                        : 40
# Tristates                                            : 80
 1-bit tristate buffer                                 : 80

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 361
 Flip-Flops                                            : 361

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <SPIData2_7> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_7> <SPIData1_7> <SPIData5_7> <SPIData3_7> <SPIData4_7> <SPIData8_7> <SPIData6_7> <SPIData7_7> <SPIData9_7> <SPIData10_7> <SPIData13_7> <SPIData11_7> <SPIData12_7> <SPIData14_7> <SPIData15_7> <SPIData18_7> <SPIData16_7> <SPIData17_7> <SPIData19_7> <SPIData20_7> <SPIData23_7> <SPIData21_7> <SPIData22_7> <SPIData24_7> <SPIData25_7> <SPIData28_7> <SPIData26_7> <SPIData27_7> <SPIData29_7> <SPIData30_7> <SPIData33_7> <SPIData31_7> <SPIData32_7> <SPIData34_7> <SPIData35_7> <SPIData38_7> <SPIData36_7> <SPIData37_7> <SPIData39_7> 
INFO:Xst:2261 - The FF/Latch <SPIData2_6> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_6> <SPIData1_6> <SPIData5_6> <SPIData3_6> <SPIData4_6> <SPIData8_6> <SPIData6_6> <SPIData7_6> <SPIData9_6> <SPIData10_6> <SPIData13_6> <SPIData11_6> <SPIData12_6> <SPIData14_6> <SPIData15_6> <SPIData18_6> <SPIData16_6> <SPIData17_6> <SPIData19_6> <SPIData20_6> <SPIData23_6> <SPIData21_6> <SPIData22_6> <SPIData24_6> <SPIData25_6> <SPIData28_6> <SPIData26_6> <SPIData27_6> <SPIData29_6> <SPIData30_6> <SPIData33_6> <SPIData31_6> <SPIData32_6> <SPIData34_6> <SPIData35_6> <SPIData38_6> <SPIData36_6> <SPIData37_6> <SPIData39_6> 
INFO:Xst:2261 - The FF/Latch <SPIData2_5> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_5> <SPIData1_5> <SPIData5_5> <SPIData3_5> <SPIData4_5> <SPIData8_5> <SPIData6_5> <SPIData7_5> <SPIData9_5> <SPIData10_5> <SPIData13_5> <SPIData11_5> <SPIData12_5> <SPIData14_5> <SPIData15_5> <SPIData18_5> <SPIData16_5> <SPIData17_5> <SPIData19_5> <SPIData20_5> <SPIData23_5> <SPIData21_5> <SPIData22_5> <SPIData24_5> <SPIData25_5> <SPIData28_5> <SPIData26_5> <SPIData27_5> <SPIData29_5> <SPIData30_5> <SPIData33_5> <SPIData31_5> <SPIData32_5> <SPIData34_5> <SPIData35_5> <SPIData38_5> <SPIData36_5> <SPIData37_5> <SPIData39_5> 

Optimizing unit <Spi> ...
INFO:Xst:2261 - The FF/Latch <SPIData2_4> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_4> <SPIData1_4> <SPIData5_4> <SPIData3_4> <SPIData4_4> <SPIData8_4> <SPIData6_4> <SPIData7_4> <SPIData9_4> <SPIData10_4> <SPIData13_4> <SPIData11_4> <SPIData12_4> <SPIData14_4> <SPIData15_4> <SPIData18_4> <SPIData16_4> <SPIData17_4> <SPIData19_4> <SPIData20_4> <SPIData23_4> <SPIData21_4> <SPIData22_4> <SPIData24_4> <SPIData25_4> <SPIData28_4> <SPIData26_4> <SPIData27_4> <SPIData29_4> <SPIData30_4> <SPIData33_4> <SPIData31_4> <SPIData32_4> <SPIData34_4> <SPIData35_4> <SPIData38_4> <SPIData36_4> <SPIData37_4> <SPIData39_4> 
INFO:Xst:2261 - The FF/Latch <SPIData2_3> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_3> <SPIData1_3> <SPIData5_3> <SPIData3_3> <SPIData4_3> <SPIData8_3> <SPIData6_3> <SPIData7_3> <SPIData9_3> <SPIData10_3> <SPIData13_3> <SPIData11_3> <SPIData12_3> <SPIData14_3> <SPIData15_3> <SPIData18_3> <SPIData16_3> <SPIData17_3> <SPIData19_3> <SPIData20_3> <SPIData23_3> <SPIData21_3> <SPIData22_3> <SPIData24_3> <SPIData25_3> <SPIData28_3> <SPIData26_3> <SPIData27_3> <SPIData29_3> <SPIData30_3> <SPIData33_3> <SPIData31_3> <SPIData32_3> <SPIData34_3> <SPIData35_3> <SPIData38_3> <SPIData36_3> <SPIData37_3> <SPIData39_3> 
INFO:Xst:2261 - The FF/Latch <SPIData2_2> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_2> <SPIData1_2> <SPIData5_2> <SPIData3_2> <SPIData4_2> <SPIData8_2> <SPIData6_2> <SPIData7_2> <SPIData9_2> <SPIData10_2> <SPIData13_2> <SPIData11_2> <SPIData12_2> <SPIData14_2> <SPIData15_2> <SPIData18_2> <SPIData16_2> <SPIData17_2> <SPIData19_2> <SPIData20_2> <SPIData23_2> <SPIData21_2> <SPIData22_2> <SPIData24_2> <SPIData25_2> <SPIData28_2> <SPIData26_2> <SPIData27_2> <SPIData29_2> <SPIData30_2> <SPIData33_2> <SPIData31_2> <SPIData32_2> <SPIData34_2> <SPIData35_2> <SPIData38_2> <SPIData36_2> <SPIData37_2> <SPIData39_2> 
INFO:Xst:2261 - The FF/Latch <SPIData2_1> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_1> <SPIData1_1> <SPIData5_1> <SPIData3_1> <SPIData4_1> <SPIData8_1> <SPIData6_1> <SPIData7_1> <SPIData9_1> <SPIData10_1> <SPIData13_1> <SPIData11_1> <SPIData12_1> <SPIData14_1> <SPIData15_1> <SPIData18_1> <SPIData16_1> <SPIData17_1> <SPIData19_1> <SPIData20_1> <SPIData23_1> <SPIData21_1> <SPIData22_1> <SPIData24_1> <SPIData25_1> <SPIData28_1> <SPIData26_1> <SPIData27_1> <SPIData29_1> <SPIData30_1> <SPIData33_1> <SPIData31_1> <SPIData32_1> <SPIData34_1> <SPIData35_1> <SPIData38_1> <SPIData36_1> <SPIData37_1> <SPIData39_1> 
INFO:Xst:2261 - The FF/Latch <SPIData2_0> in Unit <Spi> is equivalent to the following 39 FFs/Latches, which will be removed : <SPIData0_0> <SPIData1_0> <SPIData5_0> <SPIData3_0> <SPIData4_0> <SPIData8_0> <SPIData6_0> <SPIData7_0> <SPIData9_0> <SPIData10_0> <SPIData13_0> <SPIData11_0> <SPIData12_0> <SPIData14_0> <SPIData15_0> <SPIData18_0> <SPIData16_0> <SPIData17_0> <SPIData19_0> <SPIData20_0> <SPIData23_0> <SPIData21_0> <SPIData22_0> <SPIData24_0> <SPIData25_0> <SPIData28_0> <SPIData26_0> <SPIData27_0> <SPIData29_0> <SPIData30_0> <SPIData33_0> <SPIData31_0> <SPIData32_0> <SPIData34_0> <SPIData35_0> <SPIData38_0> <SPIData36_0> <SPIData37_0> <SPIData39_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Spi, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Spi.ngr
Top Level Output File Name         : Spi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 84

Cell Usage :
# BELS                             : 114
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 24
#      LUT4                        : 84
#      MUXF5                       : 3
# FlipFlops/Latches                : 49
#      FD                          : 40
#      FDE                         : 8
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 3
#      IOBUF                       : 41
#      OBUFT                       : 39
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       63  out of   4656     1%  
 Number of Slice Flip Flops:             49  out of   9312     0%  
 Number of 4 input LUTs:                110  out of   9312     1%  
 Number of IOs:                          84
 Number of bonded IOBs:                  84  out of    232    36%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCK                                | BUFGP                  | 8     |
CS                                 | IBUF+BUFG              | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.077ns (Maximum Frequency: 324.992MHz)
   Minimum input arrival time before clock: 6.851ns
   Maximum output required time after clock: 7.267ns
   Maximum combinational path delay: 7.081ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 2.162ns (frequency: 462.636MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.162ns (Levels of Logic = 0)
  Source:            SPIData2_2 (FF)
  Destination:       SPIData2_1 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: SPIData2_2 to SPIData2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.591   1.263  SPIData2_2 (SPIData2_2)
     FDE:D                     0.308          SPIData2_1
    ----------------------------------------
    Total                      2.162ns (0.899ns logic, 1.263ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CS'
  Clock period: 3.077ns (frequency: 324.992MHz)
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Delay:               3.077ns (Levels of Logic = 1)
  Source:            B0 (FF)
  Destination:       B0 (FF)
  Source Clock:      CS rising
  Destination Clock: CS rising

  Data Path: B0 to B0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.451  B0 (B0)
     LUT4:I3->O            1   0.704   0.420  B0_mux00005 (B0_mux00005)
     FDS:S                     0.911          B0
    ----------------------------------------
    Total                      3.077ns (2.206ns logic, 0.871ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.681ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPIData2_0 (FF)
  Destination Clock: SCK rising

  Data Path: CS to SPIData2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  CS_IBUF (CS_IBUF1)
     INV:I->O              8   0.704   0.757  CS_inv401_INV_0 (CS_inv)
     FDE:CE                    0.555          SPIData2_0
    ----------------------------------------
    Total                      3.681ns (2.477ns logic, 1.204ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CS'
  Total number of paths / destination ports: 80 / 41
-------------------------------------------------------------------------
Offset:              6.851ns (Levels of Logic = 6)
  Source:            ZIF12 (PAD)
  Destination:       B0 (FF)
  Destination Clock: CS rising

  Data Path: ZIF12 to B0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.499  ZIF12_IOBUF (N140)
     LUT4:I1->O            1   0.704   0.595  B0_mux0000377 (B0_mux0000377)
     LUT4:I0->O            1   0.704   0.499  B0_mux0000422 (B0_mux0000422)
     LUT4:I1->O            1   0.704   0.595  B0_mux0000466 (B0_mux0000466)
     LUT4:I0->O            1   0.704   0.000  B0_mux000053611 (B0_mux00005361)
     MUXF5:I0->O           1   0.321   0.000  B0_mux00005361_f5 (B0_mux0000536)
     FDS:D                     0.308          B0
    ----------------------------------------
    Total                      6.851ns (4.663ns logic, 2.188ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CS'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            B0 (FF)
  Destination:       MIC0 (PAD)
  Source Clock:      CS rising

  Data Path: B0 to MIC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  B0 (B0)
     IOBUF:I->IO               3.272          MIC0_IOBUF (MIC0)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCK'
  Total number of paths / destination ports: 160 / 80
-------------------------------------------------------------------------
Offset:              7.267ns (Levels of Logic = 2)
  Source:            SPIData2_0 (FF)
  Destination:       ZIF10 (PAD)
  Source Clock:      SCK rising

  Data Path: SPIData2_0 to ZIF10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.591   1.435  SPIData2_0 (SPIData2_0)
     LUT3:I0->O           40   0.704   1.265  ZIF0_or0000_inv1 (ZIF0_or0000_inv)
     IOBUF:T->IO               3.272          ZIF10_IOBUF (ZIF10)
    ----------------------------------------
    Total                      7.267ns (4.567ns logic, 2.700ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Delay:               7.081ns (Levels of Logic = 3)
  Source:            WR (PAD)
  Destination:       MIC0 (PAD)

  Data Path: WR to MIC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  WR_IBUF (WR_IBUF)
     LUT3:I0->O           40   0.704   1.265  MIC0_or0000_inv1 (MIC0_or0000_inv)
     OBUFT:T->O                3.272          MIC1_OBUFT (MIC1)
    ----------------------------------------
    Total                      7.081ns (5.194ns logic, 1.887ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.57 secs
 
--> 

Total memory usage is 440252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    9 (   0 filtered)

