# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"datapath_tb_func_impl.v" \
"../../../../../ece369finalproject.srcs/sim_1/new/Datapath_tb.v" \

# Do not sort compile order
nosort
