// Seed: 1707625159
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  bit id_3, id_4;
  bit  id_5;
  wire id_6;
  initial begin : LABEL_0
    id_5 <= id_3;
  end
  parameter real id_7 = 1;
  assign id_5 = id_5 == 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    output wor id_5,
    input supply0 id_6,
    id_8
);
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
