// Seed: 312657728
module module_0;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1
);
  always @(posedge -1) begin : LABEL_0
    if (1 && 1'b0) begin : LABEL_1
      id_3(-1'b0 == id_1);
    end
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  module_0 modCall_1 ();
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : id_6] id_18;
  logic id_19;
  wire id_20;
  logic id_21 = id_19;
endmodule
