library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;

entity Adder is
	generic(n := 8);
	port(in : op0 std_logic_vector(n-1 downto 0),
		in : op1 std_logic_vector(n-1 downto 0),
		out : s std_logic_vector(n-1 downto 0));
end Adder;

architecture Arithm of Adder is
begin
	s <= std_logic_vector(unsigned(op0)+unsigned(op1));
end Arithm;