{"position": "Post-si Validation Engineer", "company": "Intel Corporation", "profiles": ["Skills SystemVerilog SSD RTL design PCIe Debugging SATA ASIC SoC Logic Design Functional Verification Verilog Embedded Systems SCSI FPGA Hardware Architecture Processors Firmware See 2+ \u00a0 \u00a0 See less Skills  SystemVerilog SSD RTL design PCIe Debugging SATA ASIC SoC Logic Design Functional Verification Verilog Embedded Systems SCSI FPGA Hardware Architecture Processors Firmware See 2+ \u00a0 \u00a0 See less SystemVerilog SSD RTL design PCIe Debugging SATA ASIC SoC Logic Design Functional Verification Verilog Embedded Systems SCSI FPGA Hardware Architecture Processors Firmware See 2+ \u00a0 \u00a0 See less SystemVerilog SSD RTL design PCIe Debugging SATA ASIC SoC Logic Design Functional Verification Verilog Embedded Systems SCSI FPGA Hardware Architecture Processors Firmware See 2+ \u00a0 \u00a0 See less ", "Experience Post-Si Validation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) folsom, california Intel 3rd/6th Generation Core CPU functional validation. \nTechnical lead. Post-Si Validation Engineer Intel Corporation August 2012  \u2013  July 2014  (2 years) Haifa, Israel International job assignment of two years in Israel Development Center. \nForming/leading a team validating PCIe(Gen1/2/3), Intel On-Package Interface and Visualization of Internal Signal Architecture, Intel On-Chip System Fabric of the Intel 6th generation Core CPU. \nMentoring/Coaching. \nValidation planning, test development and debug in pre-si emulation, post-si environment. Software Engineer Intel Corporation December 2007  \u2013  June 2010  (2 years 7 months) Folsom, California Chipset firmware functional validation - Intel Manageability Engine Software Engineer Marvell Semiconductor November 2006  \u2013  December 2007  (1 year 2 months) Chandler, AZ SoC post silicon functional validation Software Engineer Intel Corporation September 2005  \u2013  November 2006  (1 year 3 months) Chandler, AZ SoC post silicon functional validation Software Engineer Gigalink, Lernout & Hauspie January 1995  \u2013  December 2002  (8 years) Korea Firmware development on Network equipment/Consumer Electronics/Industrial Electronics Post-Si Validation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) folsom, california Intel 3rd/6th Generation Core CPU functional validation. \nTechnical lead. Post-Si Validation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) folsom, california Intel 3rd/6th Generation Core CPU functional validation. \nTechnical lead. Post-Si Validation Engineer Intel Corporation August 2012  \u2013  July 2014  (2 years) Haifa, Israel International job assignment of two years in Israel Development Center. \nForming/leading a team validating PCIe(Gen1/2/3), Intel On-Package Interface and Visualization of Internal Signal Architecture, Intel On-Chip System Fabric of the Intel 6th generation Core CPU. \nMentoring/Coaching. \nValidation planning, test development and debug in pre-si emulation, post-si environment. Post-Si Validation Engineer Intel Corporation August 2012  \u2013  July 2014  (2 years) Haifa, Israel International job assignment of two years in Israel Development Center. \nForming/leading a team validating PCIe(Gen1/2/3), Intel On-Package Interface and Visualization of Internal Signal Architecture, Intel On-Chip System Fabric of the Intel 6th generation Core CPU. \nMentoring/Coaching. \nValidation planning, test development and debug in pre-si emulation, post-si environment. Software Engineer Intel Corporation December 2007  \u2013  June 2010  (2 years 7 months) Folsom, California Chipset firmware functional validation - Intel Manageability Engine Software Engineer Intel Corporation December 2007  \u2013  June 2010  (2 years 7 months) Folsom, California Chipset firmware functional validation - Intel Manageability Engine Software Engineer Marvell Semiconductor November 2006  \u2013  December 2007  (1 year 2 months) Chandler, AZ SoC post silicon functional validation Software Engineer Marvell Semiconductor November 2006  \u2013  December 2007  (1 year 2 months) Chandler, AZ SoC post silicon functional validation Software Engineer Intel Corporation September 2005  \u2013  November 2006  (1 year 3 months) Chandler, AZ SoC post silicon functional validation Software Engineer Intel Corporation September 2005  \u2013  November 2006  (1 year 3 months) Chandler, AZ SoC post silicon functional validation Software Engineer Gigalink, Lernout & Hauspie January 1995  \u2013  December 2002  (8 years) Korea Firmware development on Network equipment/Consumer Electronics/Industrial Electronics Software Engineer Gigalink, Lernout & Hauspie January 1995  \u2013  December 2002  (8 years) Korea Firmware development on Network equipment/Consumer Electronics/Industrial Electronics Skills PCI express Processors Firmware SW debugging HW debugging Memory Debugging Skills  PCI express Processors Firmware SW debugging HW debugging Memory Debugging PCI express Processors Firmware SW debugging HW debugging Memory Debugging PCI express Processors Firmware SW debugging HW debugging Memory Debugging ", "Experience Software Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Software Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Software Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Education Technion - Israel Institute of Technology B.Sc. Technion - Israel Institute of Technology B.Sc. Technion - Israel Institute of Technology B.Sc. Technion - Israel Institute of Technology B.Sc. ", "Summary Currently I am working for Intel Corporation as a System Validation Engineer doing Post Silicon Power & Performance Validation for low power ATOM SoC products.  \n \nSpecialties: Low Power Design, Power Management, Power Simulation Tools, OS based Validation, Pre-Si/Post-Si Debug, Digital Logic Design, Computer Arctitecture, DFT, Verilog, C, C++, Assembly Languages, Perl, Python Simulation tools, Unix/Linux, Windows, Android Summary Currently I am working for Intel Corporation as a System Validation Engineer doing Post Silicon Power & Performance Validation for low power ATOM SoC products.  \n \nSpecialties: Low Power Design, Power Management, Power Simulation Tools, OS based Validation, Pre-Si/Post-Si Debug, Digital Logic Design, Computer Arctitecture, DFT, Verilog, C, C++, Assembly Languages, Perl, Python Simulation tools, Unix/Linux, Windows, Android Currently I am working for Intel Corporation as a System Validation Engineer doing Post Silicon Power & Performance Validation for low power ATOM SoC products.  \n \nSpecialties: Low Power Design, Power Management, Power Simulation Tools, OS based Validation, Pre-Si/Post-Si Debug, Digital Logic Design, Computer Arctitecture, DFT, Verilog, C, C++, Assembly Languages, Perl, Python Simulation tools, Unix/Linux, Windows, Android Currently I am working for Intel Corporation as a System Validation Engineer doing Post Silicon Power & Performance Validation for low power ATOM SoC products.  \n \nSpecialties: Low Power Design, Power Management, Power Simulation Tools, OS based Validation, Pre-Si/Post-Si Debug, Digital Logic Design, Computer Arctitecture, DFT, Verilog, C, C++, Assembly Languages, Perl, Python Simulation tools, Unix/Linux, Windows, Android Experience Post Si Validation Engineer - Low Power Atom SoC Group Intel Corporation 2011  \u2013 Present (4 years) Austin, Texas Area Post Si - Power & Performance Validation for Intel\u2019s next generation low power Atom SoC's \n\u2022Power Modeling development at SoC & System level \n\u2022Power Management C/P/S States & SoC Power/Performance Analysis Graduate Student The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Graduate Research Assistant The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Research Interest: Low Power FPGA's \n\u2022Power dissipation in FPGA's & Low power design techniques \n\u2022Power estimation for low power FPGA circuits \n\u2022Next generation FPGA's & Future scope of low power FPGA design Hardware Engineering Intern Servomax India Limited December 2008  \u2013  May 2009  (6 months) India Validated a RISC \u03bcC (PIC 16f877A) & RTC(DS12C887) based Smart Sequential Controller. Test Engineering Intern Electronics Corporation of India Limited December 2007  \u2013  May 2008  (6 months) India Implemented & Tested Electronic Energy Meter using IC AD7751 with on chip fault detection & verified bench level measurements. Post Si Validation Engineer - Low Power Atom SoC Group Intel Corporation 2011  \u2013 Present (4 years) Austin, Texas Area Post Si - Power & Performance Validation for Intel\u2019s next generation low power Atom SoC's \n\u2022Power Modeling development at SoC & System level \n\u2022Power Management C/P/S States & SoC Power/Performance Analysis Post Si Validation Engineer - Low Power Atom SoC Group Intel Corporation 2011  \u2013 Present (4 years) Austin, Texas Area Post Si - Power & Performance Validation for Intel\u2019s next generation low power Atom SoC's \n\u2022Power Modeling development at SoC & System level \n\u2022Power Management C/P/S States & SoC Power/Performance Analysis Graduate Student The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Graduate Student The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Graduate Research Assistant The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Research Interest: Low Power FPGA's \n\u2022Power dissipation in FPGA's & Low power design techniques \n\u2022Power estimation for low power FPGA circuits \n\u2022Next generation FPGA's & Future scope of low power FPGA design Graduate Research Assistant The University of Texas at San Antonio August 2009  \u2013  December 2011  (2 years 5 months) San Antonio, Texas Area Research Interest: Low Power FPGA's \n\u2022Power dissipation in FPGA's & Low power design techniques \n\u2022Power estimation for low power FPGA circuits \n\u2022Next generation FPGA's & Future scope of low power FPGA design Hardware Engineering Intern Servomax India Limited December 2008  \u2013  May 2009  (6 months) India Validated a RISC \u03bcC (PIC 16f877A) & RTC(DS12C887) based Smart Sequential Controller. Hardware Engineering Intern Servomax India Limited December 2008  \u2013  May 2009  (6 months) India Validated a RISC \u03bcC (PIC 16f877A) & RTC(DS12C887) based Smart Sequential Controller. Test Engineering Intern Electronics Corporation of India Limited December 2007  \u2013  May 2008  (6 months) India Implemented & Tested Electronic Energy Meter using IC AD7751 with on chip fault detection & verified bench level measurements. Test Engineering Intern Electronics Corporation of India Limited December 2007  \u2013  May 2008  (6 months) India Implemented & Tested Electronic Energy Meter using IC AD7751 with on chip fault detection & verified bench level measurements. Languages English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills RTL Synthesis Static Timing Analysis Verilog ASIC Perl TCL FPGA Place & Route Cadence Virtuoso Verification ModelSim Synopsys DC C C++ System Verilog Primetime VHDL Unix NC-Verilog Xilinx Matlab Microprocessors x86 Assembly Cache Memory RTL design System Verification Physical Design Circuit Design Validation Digital Hardware Design Computer Architecture Reliability Analysis SystemVerilog python Synopsys tools Functional Verification IC DFT CMOS Semiconductors Simulations Xilinx ISE Low-power Design Microcontrollers Analog See 30+ \u00a0 \u00a0 See less Skills  RTL Synthesis Static Timing Analysis Verilog ASIC Perl TCL FPGA Place & Route Cadence Virtuoso Verification ModelSim Synopsys DC C C++ System Verilog Primetime VHDL Unix NC-Verilog Xilinx Matlab Microprocessors x86 Assembly Cache Memory RTL design System Verification Physical Design Circuit Design Validation Digital Hardware Design Computer Architecture Reliability Analysis SystemVerilog python Synopsys tools Functional Verification IC DFT CMOS Semiconductors Simulations Xilinx ISE Low-power Design Microcontrollers Analog See 30+ \u00a0 \u00a0 See less RTL Synthesis Static Timing Analysis Verilog ASIC Perl TCL FPGA Place & Route Cadence Virtuoso Verification ModelSim Synopsys DC C C++ System Verilog Primetime VHDL Unix NC-Verilog Xilinx Matlab Microprocessors x86 Assembly Cache Memory RTL design System Verification Physical Design Circuit Design Validation Digital Hardware Design Computer Architecture Reliability Analysis SystemVerilog python Synopsys tools Functional Verification IC DFT CMOS Semiconductors Simulations Xilinx ISE Low-power Design Microcontrollers Analog See 30+ \u00a0 \u00a0 See less RTL Synthesis Static Timing Analysis Verilog ASIC Perl TCL FPGA Place & Route Cadence Virtuoso Verification ModelSim Synopsys DC C C++ System Verilog Primetime VHDL Unix NC-Verilog Xilinx Matlab Microprocessors x86 Assembly Cache Memory RTL design System Verification Physical Design Circuit Design Validation Digital Hardware Design Computer Architecture Reliability Analysis SystemVerilog python Synopsys tools Functional Verification IC DFT CMOS Semiconductors Simulations Xilinx ISE Low-power Design Microcontrollers Analog See 30+ \u00a0 \u00a0 See less Education The University of Texas at San Antonio Master of Science,  Computer Engineering 2009  \u2013 2011 Emphasis: Digital VLSI/Computer Architecture Activities and Societies:\u00a0 Eta Kappa Nu ,  UTSA-IEEE Student Chapter ,  Indian Students Association Jawaharlal Nehru Technological University Bachelor of Technology,  Electrical & Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 SNIST Electronics Society Member ,  SNIST Technical Association EEE Dept Member ,  Enigma Project Member ,  JNTU-IEEE Student Chapter ,  JNTU CSI Student Chapter ,  ISTE Member(2005 -2009) ,  SNIST Cricket Team ,  .. Narayana Junior College Intermediate,  Math ,  Physics ,  Chemistry 2003  \u2013 2005 Hyderabad Public School, Ramanthapur Tenth Grade,  CBSE 1993  \u2013 2003 The University of Texas at San Antonio Master of Science,  Computer Engineering 2009  \u2013 2011 Emphasis: Digital VLSI/Computer Architecture Activities and Societies:\u00a0 Eta Kappa Nu ,  UTSA-IEEE Student Chapter ,  Indian Students Association The University of Texas at San Antonio Master of Science,  Computer Engineering 2009  \u2013 2011 Emphasis: Digital VLSI/Computer Architecture Activities and Societies:\u00a0 Eta Kappa Nu ,  UTSA-IEEE Student Chapter ,  Indian Students Association The University of Texas at San Antonio Master of Science,  Computer Engineering 2009  \u2013 2011 Emphasis: Digital VLSI/Computer Architecture Activities and Societies:\u00a0 Eta Kappa Nu ,  UTSA-IEEE Student Chapter ,  Indian Students Association Jawaharlal Nehru Technological University Bachelor of Technology,  Electrical & Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 SNIST Electronics Society Member ,  SNIST Technical Association EEE Dept Member ,  Enigma Project Member ,  JNTU-IEEE Student Chapter ,  JNTU CSI Student Chapter ,  ISTE Member(2005 -2009) ,  SNIST Cricket Team ,  .. Jawaharlal Nehru Technological University Bachelor of Technology,  Electrical & Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 SNIST Electronics Society Member ,  SNIST Technical Association EEE Dept Member ,  Enigma Project Member ,  JNTU-IEEE Student Chapter ,  JNTU CSI Student Chapter ,  ISTE Member(2005 -2009) ,  SNIST Cricket Team ,  .. Jawaharlal Nehru Technological University Bachelor of Technology,  Electrical & Electronics Engineering 2005  \u2013 2009 Activities and Societies:\u00a0 SNIST Electronics Society Member ,  SNIST Technical Association EEE Dept Member ,  Enigma Project Member ,  JNTU-IEEE Student Chapter ,  JNTU CSI Student Chapter ,  ISTE Member(2005 -2009) ,  SNIST Cricket Team ,  .. Narayana Junior College Intermediate,  Math ,  Physics ,  Chemistry 2003  \u2013 2005 Narayana Junior College Intermediate,  Math ,  Physics ,  Chemistry 2003  \u2013 2005 Narayana Junior College Intermediate,  Math ,  Physics ,  Chemistry 2003  \u2013 2005 Hyderabad Public School, Ramanthapur Tenth Grade,  CBSE 1993  \u2013 2003 Hyderabad Public School, Ramanthapur Tenth Grade,  CBSE 1993  \u2013 2003 Hyderabad Public School, Ramanthapur Tenth Grade,  CBSE 1993  \u2013 2003 Honors & Awards ", "Experience Post SI Validation Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Research Assistant University of North Texas January 2010  \u2013  May 2011  (1 year 5 months) Research on Sensors Battery Charging using RF Energy Harvesting. \nResearched on Determination of Emotions in Speech, Music, and Sounds for Improved Human-Computer Interaction R&D Design Engineer LEAD TECH DESIGN July 2007  \u2013  June 2008  (1 year) Worked with Design Team to develop and design IP (Asics and FPGAs) of complete electronic systems in the fields of Networks, Telecommunications and Professional Video. Internship Texas Instruments Nice December 2006  \u2013  June 2007  (7 months) Digital Design of JTAG Test Access Port Controller: From RTL to synthesis, including DFT_ATPG, Static Time Analysis and formal verification. Internship STMicroelectronics Design Center June 2006  \u2013  August 2006  (3 months) MATLAB conception of a graphical interface for SIMULINK and RTL models validation. Internship Research Center Hospital IBN SINA May 2005  \u2013  July 2005  (3 months) Pattern Recognition for Medical Image Processing via MATLAB. Post SI Validation Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Post SI Validation Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Research Assistant University of North Texas January 2010  \u2013  May 2011  (1 year 5 months) Research on Sensors Battery Charging using RF Energy Harvesting. \nResearched on Determination of Emotions in Speech, Music, and Sounds for Improved Human-Computer Interaction Research Assistant University of North Texas January 2010  \u2013  May 2011  (1 year 5 months) Research on Sensors Battery Charging using RF Energy Harvesting. \nResearched on Determination of Emotions in Speech, Music, and Sounds for Improved Human-Computer Interaction R&D Design Engineer LEAD TECH DESIGN July 2007  \u2013  June 2008  (1 year) Worked with Design Team to develop and design IP (Asics and FPGAs) of complete electronic systems in the fields of Networks, Telecommunications and Professional Video. R&D Design Engineer LEAD TECH DESIGN July 2007  \u2013  June 2008  (1 year) Worked with Design Team to develop and design IP (Asics and FPGAs) of complete electronic systems in the fields of Networks, Telecommunications and Professional Video. Internship Texas Instruments Nice December 2006  \u2013  June 2007  (7 months) Digital Design of JTAG Test Access Port Controller: From RTL to synthesis, including DFT_ATPG, Static Time Analysis and formal verification. Internship Texas Instruments Nice December 2006  \u2013  June 2007  (7 months) Digital Design of JTAG Test Access Port Controller: From RTL to synthesis, including DFT_ATPG, Static Time Analysis and formal verification. Internship STMicroelectronics Design Center June 2006  \u2013  August 2006  (3 months) MATLAB conception of a graphical interface for SIMULINK and RTL models validation. Internship STMicroelectronics Design Center June 2006  \u2013  August 2006  (3 months) MATLAB conception of a graphical interface for SIMULINK and RTL models validation. Internship Research Center Hospital IBN SINA May 2005  \u2013  July 2005  (3 months) Pattern Recognition for Medical Image Processing via MATLAB. Internship Research Center Hospital IBN SINA May 2005  \u2013  July 2005  (3 months) Pattern Recognition for Medical Image Processing via MATLAB. Languages French Arabic French Arabic French Arabic Skills FPGA ASIC Integrated Circuit... Matlab TCP/IP Logic Synthesis Electronics Solaris Formal Verification RF Sensors IP Simulink Telecommunications VHDL Verilog Circuit Design See 2+ \u00a0 \u00a0 See less Skills  FPGA ASIC Integrated Circuit... Matlab TCP/IP Logic Synthesis Electronics Solaris Formal Verification RF Sensors IP Simulink Telecommunications VHDL Verilog Circuit Design See 2+ \u00a0 \u00a0 See less FPGA ASIC Integrated Circuit... Matlab TCP/IP Logic Synthesis Electronics Solaris Formal Verification RF Sensors IP Simulink Telecommunications VHDL Verilog Circuit Design See 2+ \u00a0 \u00a0 See less FPGA ASIC Integrated Circuit... Matlab TCP/IP Logic Synthesis Electronics Solaris Formal Verification RF Sensors IP Simulink Telecommunications VHDL Verilog Circuit Design See 2+ \u00a0 \u00a0 See less Education University of North Texas Master's Degree,  Electrical Engineering 2010  \u2013 2011 Richland Community College Certificate,  Unix System Administration 2008  \u2013 2009 \u2022Installation of Hardware: Sun, Solaris and Cisco Hardware. \n\u2022Configuration: TCP/IP, Jumpstart, Veritas Volume Manager. \n\u2022Server: Solaris Production, Apache, Sun Server. Universit\u00e9 Sidi Mohammed Ben Abdellah-F\u00e8s B.S/ M.S,  Telecommunication Systems and Microelectronics 2001  \u2013 2007 University of North Texas Master's Degree,  Electrical Engineering 2010  \u2013 2011 University of North Texas Master's Degree,  Electrical Engineering 2010  \u2013 2011 University of North Texas Master's Degree,  Electrical Engineering 2010  \u2013 2011 Richland Community College Certificate,  Unix System Administration 2008  \u2013 2009 \u2022Installation of Hardware: Sun, Solaris and Cisco Hardware. \n\u2022Configuration: TCP/IP, Jumpstart, Veritas Volume Manager. \n\u2022Server: Solaris Production, Apache, Sun Server. Richland Community College Certificate,  Unix System Administration 2008  \u2013 2009 \u2022Installation of Hardware: Sun, Solaris and Cisco Hardware. \n\u2022Configuration: TCP/IP, Jumpstart, Veritas Volume Manager. \n\u2022Server: Solaris Production, Apache, Sun Server. Richland Community College Certificate,  Unix System Administration 2008  \u2013 2009 \u2022Installation of Hardware: Sun, Solaris and Cisco Hardware. \n\u2022Configuration: TCP/IP, Jumpstart, Veritas Volume Manager. \n\u2022Server: Solaris Production, Apache, Sun Server. Universit\u00e9 Sidi Mohammed Ben Abdellah-F\u00e8s B.S/ M.S,  Telecommunication Systems and Microelectronics 2001  \u2013 2007 Universit\u00e9 Sidi Mohammed Ben Abdellah-F\u00e8s B.S/ M.S,  Telecommunication Systems and Microelectronics 2001  \u2013 2007 Universit\u00e9 Sidi Mohammed Ben Abdellah-F\u00e8s B.S/ M.S,  Telecommunication Systems and Microelectronics 2001  \u2013 2007 Honors & Awards Additional Honors & Awards Phi Kappa Phi Additional Honors & Awards Phi Kappa Phi Additional Honors & Awards Phi Kappa Phi Additional Honors & Awards Phi Kappa Phi ", "Experience Post Si Validation Engineer Intel Corporation Post Si Validation Engineer Intel Corporation Post Si Validation Engineer Intel Corporation ", "Experience System Validation Engineer Intel Corporation September 2013  \u2013 Present (2 years) Working in the HPC fabric system validation team. Engineer II Cray Inc. January 2009  \u2013  September 2013  (4 years 9 months) Worked on team responsible for implementing diagnostics to verify functionality of HPC interconnect ASICs. \n \nImplemented functional simulators of Aries & Pisces HPC interconnects. Improved simulation framework to support multiple nodes and connectivity to QEMU,  \n \nPorted, maintained, and improved diagnostic test framework, drivers, and configuration libraries across 3 generations of interconnects.  \n \nWas heavily involved in getting diagnostics to run on emulated hardware and first hardware received from the fab.  \n \nDeveloped x86_64 random instruction test. System Validation Engineer Intel Corporation September 2013  \u2013 Present (2 years) Working in the HPC fabric system validation team. System Validation Engineer Intel Corporation September 2013  \u2013 Present (2 years) Working in the HPC fabric system validation team. Engineer II Cray Inc. January 2009  \u2013  September 2013  (4 years 9 months) Worked on team responsible for implementing diagnostics to verify functionality of HPC interconnect ASICs. \n \nImplemented functional simulators of Aries & Pisces HPC interconnects. Improved simulation framework to support multiple nodes and connectivity to QEMU,  \n \nPorted, maintained, and improved diagnostic test framework, drivers, and configuration libraries across 3 generations of interconnects.  \n \nWas heavily involved in getting diagnostics to run on emulated hardware and first hardware received from the fab.  \n \nDeveloped x86_64 random instruction test. Engineer II Cray Inc. January 2009  \u2013  September 2013  (4 years 9 months) Worked on team responsible for implementing diagnostics to verify functionality of HPC interconnect ASICs. \n \nImplemented functional simulators of Aries & Pisces HPC interconnects. Improved simulation framework to support multiple nodes and connectivity to QEMU,  \n \nPorted, maintained, and improved diagnostic test framework, drivers, and configuration libraries across 3 generations of interconnects.  \n \nWas heavily involved in getting diagnostics to run on emulated hardware and first hardware received from the fab.  \n \nDeveloped x86_64 random instruction test. Skills C++ Computer Architecture Verilog Multithreading Socket Programming Bash Linux Simics x86 Assembly ARM High Performance... Interconnects Debugging C Python FGPA See 1+ \u00a0 \u00a0 See less Skills  C++ Computer Architecture Verilog Multithreading Socket Programming Bash Linux Simics x86 Assembly ARM High Performance... Interconnects Debugging C Python FGPA See 1+ \u00a0 \u00a0 See less C++ Computer Architecture Verilog Multithreading Socket Programming Bash Linux Simics x86 Assembly ARM High Performance... Interconnects Debugging C Python FGPA See 1+ \u00a0 \u00a0 See less C++ Computer Architecture Verilog Multithreading Socket Programming Bash Linux Simics x86 Assembly ARM High Performance... Interconnects Debugging C Python FGPA See 1+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Bachelor of Engineering (B.E.),  Computer Engineering 2005  \u2013 2008 Learned how computers work from transistors to high level programming languages and everything in between. University of Wisconsin-Madison Bachelor of Engineering (B.E.),  Computer Engineering 2005  \u2013 2008 Learned how computers work from transistors to high level programming languages and everything in between. University of Wisconsin-Madison Bachelor of Engineering (B.E.),  Computer Engineering 2005  \u2013 2008 Learned how computers work from transistors to high level programming languages and everything in between. University of Wisconsin-Madison Bachelor of Engineering (B.E.),  Computer Engineering 2005  \u2013 2008 Learned how computers work from transistors to high level programming languages and everything in between. "]}