{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558960684099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558960684107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 14:38:03 2019 " "Processing started: Mon May 27 14:38:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558960684107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960684107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl1 -c digital_cam_impl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl1 -c digital_cam_impl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960684108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558960686089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558960686089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704002 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704006 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704010 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_003-rtl " "Found design unit 1: nios_system_rst_controller_003-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_003.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_003.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704014 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_003 " "Found entity 1: nios_system_rst_controller_003" {  } { { "nios_system/synthesis/nios_system_rst_controller_003.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704107 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704152 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704152 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704152 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704152 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704193 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_021_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704203 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_021 " "Found entity 2: nios_system_mm_interconnect_0_router_021" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_020_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_020_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704207 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_020 " "Found entity 2: nios_system_mm_interconnect_0_router_020" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_008_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704211 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_008 " "Found entity 2: nios_system_mm_interconnect_0_router_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704215 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_007 " "Found entity 2: nios_system_mm_interconnect_0_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_006_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704219 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_006 " "Found entity 2: nios_system_mm_interconnect_0_router_006" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704222 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704230 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704234 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704238 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558960704241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704243 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cam_in_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cam_in_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cam_in_0 " "Found entity 1: nios_system_cam_in_0" {  } { { "nios_system/synthesis/submodules/nios_system_cam_in_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_cam_in_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_System_PLL " "Found entity 1: nios_system_System_PLL" {  } { { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SRAM " "Found entity 1: nios_system_SRAM" {  } { { "nios_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_input_efifo_module " "Found entity 1: nios_system_SDRAM_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704299 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM " "Found entity 2: nios_system_SDRAM" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(238) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558960704304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(239) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558960704304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(240) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558960704304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(241) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558960704304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_test_component_ram_module " "Found entity 1: nios_system_SDRAM_test_component_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704305 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM_test_component " "Found entity 2: nios_system_SDRAM_test_component" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core " "Found entity 1: nios_system_Nios2_2nd_Core" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960704308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960704308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: nios_system_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: nios_system_Nios2_2nd_Core_cpu_bht_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: nios_system_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: nios_system_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: nios_system_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: nios_system_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: nios_system_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: nios_system_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: nios_system_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_Nios2_2nd_Core_cpu " "Found entity 27: nios_system_Nios2_2nd_Core_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_tck.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_mult_cell.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: nios_system_Nios2_2nd_Core_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_test_bench.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2 " "Found entity 1: nios_system_Nios2" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960705415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960705415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_ic_data_module " "Found entity 1: nios_system_Nios2_cpu_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Nios2_cpu_ic_tag_module " "Found entity 2: nios_system_Nios2_cpu_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Nios2_cpu_bht_module " "Found entity 3: nios_system_Nios2_cpu_bht_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Nios2_cpu_register_bank_a_module " "Found entity 4: nios_system_Nios2_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Nios2_cpu_register_bank_b_module " "Found entity 5: nios_system_Nios2_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Nios2_cpu_nios2_oci_debug " "Found entity 6: nios_system_Nios2_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Nios2_cpu_nios2_oci_break " "Found entity 7: nios_system_Nios2_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: nios_system_Nios2_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Nios2_cpu_nios2_oci_match_single " "Found entity 9: nios_system_Nios2_cpu_nios2_oci_match_single" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: nios_system_Nios2_cpu_nios2_oci_match_paired" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: nios_system_Nios2_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Nios2_cpu_nios2_oci_itrace " "Found entity 12: nios_system_Nios2_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: nios_system_Nios2_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: nios_system_Nios2_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Nios2_cpu_nios2_oci_fifo " "Found entity 18: nios_system_Nios2_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Nios2_cpu_nios2_oci_pib " "Found entity 19: nios_system_Nios2_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Nios2_cpu_nios2_oci_im " "Found entity 21: nios_system_Nios2_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_Nios2_cpu_nios2_performance_monitors " "Found entity 22: nios_system_Nios2_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_Nios2_cpu_nios2_avalon_reg " "Found entity 23: nios_system_Nios2_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_Nios2_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_Nios2_cpu_nios2_ocimem " "Found entity 25: nios_system_Nios2_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_Nios2_cpu_nios2_oci " "Found entity 26: nios_system_Nios2_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_Nios2_cpu " "Found entity 27: nios_system_Nios2_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Nios2_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_debug_slave_tck " "Found entity 1: nios_system_Nios2_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Nios2_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_mult_cell " "Found entity 1: nios_system_Nios2_cpu_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Nios2_cpu_test_bench " "Found entity 1: nios_system_Nios2_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_test_bench.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706497 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706497 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706497 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706497 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segmentout " "Found design unit 1: segment-segmentout" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/segment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706519 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition_register-Recognize_register " "Found design unit 1: Colour_Recognition_register-Recognize_register" {  } { { "Colour_Recognition_register.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition_register.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition_register " "Found entity 1: Colour_Recognition_register" {  } { { "Colour_Recognition_register.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition-Recognize " "Found design unit 1: Colour_Recognition-Recognize" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition " "Found entity 1: Colour_Recognition" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706532 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706534 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl1-my_structural " "Found design unit 1: digital_cam_impl1-my_structural" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706537 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl1 " "Found entity 1: digital_cam_impl1" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706540 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_capture.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/frame_buffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706548 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/address_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706554 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_frame_buffer_15to0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706557 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_frame_buffer_15to0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960706557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960706557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(318) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558960706657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(328) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558960706657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(338) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558960706657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(682) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558960706660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_cam_impl1 " "Elaborating entity \"digital_cam_impl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558960707054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_group_pixels top_level.vhd(26) " "VHDL Signal Declaration warning at top_level.vhd(26): used implicit default value for signal \"led_group_pixels\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960707062 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledR top_level.vhd(54) " "VHDL Signal Declaration warning at top_level.vhd(54): used implicit default value for signal \"ledR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960707063 "|digital_cam_impl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "top_level.vhd" "u0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\"" {  } { { "nios_system/synthesis/nios_system.vhd" "flash" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART nios_system:u0\|nios_system_JTAG_UART:jtag_uart " "Elaborating entity \"nios_system_JTAG_UART\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_w nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w " "Elaborating entity \"nios_system_JTAG_UART_scfifo_w\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_w" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "wfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960707757 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960707757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960707848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960707848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960707875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960707875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960707904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960707904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960707981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960707981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960707984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960708120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960708120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960708203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960708203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_r nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r " "Elaborating entity \"nios_system_JTAG_UART_scfifo_r\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_r" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "nios_system_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960708720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960708720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960708720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960708720 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960708720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960708854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2 nios_system:u0\|nios_system_Nios2:nios2 " "Elaborating entity \"nios_system_Nios2\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960709417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu " "Elaborating entity \"nios_system_Nios2_cpu\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2.v" "cpu" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960709487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_test_bench nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_test_bench:the_nios_system_Nios2_cpu_test_bench " "Elaborating entity \"nios_system_Nios2_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_test_bench:the_nios_system_Nios2_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_test_bench" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 6180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_ic_data_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data " "Elaborating entity \"nios_system_Nios2_cpu_ic_data_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_ic_data" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 7182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960710418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960710418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_data_module:nios_system_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_ic_tag_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag " "Elaborating entity \"nios_system_Nios2_cpu_ic_tag_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_ic_tag" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 7248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cad1 " "Found entity 1: altsyncram_cad1" {  } { { "db/altsyncram_cad1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_cad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960710632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960710632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cad1 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cad1:auto_generated " "Elaborating entity \"altsyncram_cad1\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_ic_tag_module:nios_system_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_bht_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht " "Elaborating entity \"nios_system_Nios2_cpu_bht_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_bht" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 7446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960710793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960710793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_bht_module:nios_system_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_register_bank_a_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a " "Elaborating entity \"nios_system_Nios2_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_register_bank_a" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 8404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960710903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960711014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960711014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_a_module:nios_system_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_register_bank_b_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_b_module:nios_system_Nios2_cpu_register_bank_b " "Elaborating entity \"nios_system_Nios2_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_register_bank_b_module:nios_system_Nios2_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_register_bank_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 8422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_mult_cell nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell " "Elaborating entity \"nios_system_Nios2_cpu_mult_cell\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_mult_cell" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 9041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_udu2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960711344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960711344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_udu2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960711957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_eou2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960712579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960712579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_eou2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960712957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_dou2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960713326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960713326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_dou2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960713981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_t2v2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960714070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960714070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altera_mult_add_t2v2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 9579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_debug nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_debug" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960714972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_break nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_break:the_nios_system_Nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_break:the_nios_system_Nios2_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_break" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_xbrk:the_nios_system_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_xbrk:the_nios_system_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_match_single nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk\|nios_system_Nios2_cpu_nios2_oci_match_single:nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk\|nios_system_Nios2_cpu_nios2_oci_match_single:nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_match_paired nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk\|nios_system_Nios2_cpu_nios2_oci_match_paired:nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dbrk:the_nios_system_Nios2_cpu_nios2_oci_dbrk\|nios_system_Nios2_cpu_nios2_oci_match_paired:nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_itrace nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dtrace:the_nios_system_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dtrace:the_nios_system_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960715957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dtrace:the_nios_system_Nios2_cpu_nios2_oci_dtrace\|nios_system_Nios2_cpu_nios2_oci_td_mode:nios_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_dtrace:the_nios_system_Nios2_cpu_nios2_oci_dtrace\|nios_system_Nios2_cpu_nios2_oci_td_mode:nios_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_fifo nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_fifo:the_nios_system_Nios2_cpu_nios2_oci_fifo\|nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_pib nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_pib:the_nios_system_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_pib:the_nios_system_Nios2_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_pib" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_oci_im nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_system_Nios2_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_im" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960716713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960716713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_avalon_reg nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_avalon_reg:the_nios_system_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_avalon_reg:the_nios_system_Nios2_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_avalon_reg" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_nios2_ocimem nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_system_Nios2_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_ocimem" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_ociram_sp_ram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960716997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960717083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960717083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_ocimem:the_nios_system_Nios2_cpu_nios2_ocimem\|nios_system_Nios2_cpu_ociram_sp_ram_module:nios_system_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_debug_slave_wrapper nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_debug_slave_wrapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_debug_slave_tck nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_system_Nios2_cpu_debug_slave_tck\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|nios_system_Nios2_cpu_debug_slave_tck:the_nios_system_Nios2_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" "the_nios_system_Nios2_cpu_debug_slave_tck" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_cpu_debug_slave_sysclk nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|nios_system_Nios2_cpu_debug_slave_sysclk:the_nios_system_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|nios_system_Nios2_cpu_debug_slave_sysclk:the_nios_system_Nios2_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" "the_nios_system_Nios2_cpu_debug_slave_sysclk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" "nios_system_Nios2_cpu_debug_slave_phy" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_debug_slave_wrapper:the_nios_system_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core " "Elaborating entity \"nios_system_Nios2_2nd_Core\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_2nd_core" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core.v" "cpu" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960717820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_test_bench nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_test_bench:the_nios_system_Nios2_2nd_Core_cpu_test_bench " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_test_bench:the_nios_system_Nios2_2nd_Core_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_test_bench" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 6180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_ic_data_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_ic_data_module:nios_system_Nios2_2nd_Core_cpu_ic_data " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_ic_data_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_ic_data_module:nios_system_Nios2_2nd_Core_cpu_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_ic_data" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 7182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_ic_tag_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_ic_tag_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_ic_tag_module:nios_system_Nios2_2nd_Core_cpu_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_ic_tag" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 7248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_bht_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_bht_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_bht_module:nios_system_Nios2_2nd_Core_cpu_bht\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_bht" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 7446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_register_bank_a_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_register_bank_a_module:nios_system_Nios2_2nd_Core_cpu_register_bank_a " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_register_bank_a_module:nios_system_Nios2_2nd_Core_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_register_bank_a" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 8404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_register_bank_b_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_register_bank_b_module:nios_system_Nios2_2nd_Core_cpu_register_bank_b " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_register_bank_b_module:nios_system_Nios2_2nd_Core_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_register_bank_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 8422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_mult_cell nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_mult_cell\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_mult_cell" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 9041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960718956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 9579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960720751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960720858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_break nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_break:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_break " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_break:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_break" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960720944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_xbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single:nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_single:nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired:nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_match_paired:nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960721936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode:nios_system_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_td_mode:nios_system_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_pib" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_oci_im nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_avalon_reg" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960722967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_nios2_ocimem nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_ocimem:the_nios_system_Nios2_2nd_Core_cpu_nios2_ocimem " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_ocimem:the_nios_system_Nios2_2nd_Core_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_ocimem" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_ocimem:the_nios_system_Nios2_2nd_Core_cpu_nios2_ocimem\|nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module:nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_ocimem:the_nios_system_Nios2_2nd_Core_cpu_nios2_ocimem\|nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram_module:nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_ociram_sp_ram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_debug_slave_tck nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_debug_slave_tck\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\|nios_system_Nios2_2nd_Core_cpu_debug_slave_tck:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_nios_system_Nios2_2nd_Core_cpu_debug_slave_tck" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\|nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper\|nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_nios_system_Nios2_2nd_Core_cpu_debug_slave_sysclk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM nios_system:u0\|nios_system_SDRAM:sdram " "Elaborating entity \"nios_system_SDRAM\" for hierarchy \"nios_system:u0\|nios_system_SDRAM:sdram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM_input_efifo_module nios_system:u0\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module " "Elaborating entity \"nios_system_SDRAM_input_efifo_module\" for hierarchy \"nios_system:u0\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "the_nios_system_SDRAM_input_efifo_module" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SRAM nios_system:u0\|nios_system_SRAM:sram " "Elaborating entity \"nios_system_SRAM\" for hierarchy \"nios_system:u0\|nios_system_SRAM:sram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_System_PLL nios_system:u0\|nios_system_System_PLL:system_pll " "Elaborating entity \"nios_system_System_PLL\" for hierarchy \"nios_system:u0\|nios_system_System_PLL:system_pll\"" {  } { { "nios_system/synthesis/nios_system.vhd" "system_pll" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "sys_pll" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_System_PLL.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960723688 ""}  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960723688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960723779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960723779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "reset_from_locked" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_System_PLL.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cam_in_0 nios_system:u0\|nios_system_cam_in_0:cam_in_0 " "Elaborating entity \"nios_system_cam_in_0\" for hierarchy \"nios_system:u0\|nios_system_cam_in_0:cam_in_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cam_in_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "mm_interconnect_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960723885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "flash_flash_data_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "flash_flash_erase_control_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_in_8_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_in_8_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cam_in_8_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_2nd_core_data_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960725806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_router_004\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_system_mm_interconnect_0_router_006\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_007 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios_system_mm_interconnect_0_router_007\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_007:router_007\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_007_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_007:router_007\|nios_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_007:router_007\|nios_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_008 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios_system_mm_interconnect_0_router_008\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_008" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_008_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\|nios_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\|nios_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_020 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_020:router_020 " "Elaborating entity \"nios_system_mm_interconnect_0_router_020\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_020:router_020\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_020" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_020_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_020:router_020\|nios_system_mm_interconnect_0_router_020_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_020_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_020:router_020\|nios_system_mm_interconnect_0_router_020_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_020.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"nios_system_mm_interconnect_0_router_021\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_021" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_021_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_2nd_core_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_2nd_core_instruction_master_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_limiter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960726969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_rsp_width_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558960727865 "|digital_cam_impl1|nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558960727866 "|digital_cam_impl1|nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558960727867 "|digital_cam_impl1|nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sram_avalon_sram_slave_cmd_width_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960727984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:u0\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728230 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at nios_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960728231 "|digital_cam_impl1|nios_system:u0|nios_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:u0\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728308 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nios_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960728309 "|digital_cam_impl1|nios_system:u0|nios_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_003 nios_system:u0\|nios_system_rst_controller_003:rst_controller_003 " "Elaborating entity \"nios_system_rst_controller_003\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_003" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_003.vhd(55) " "VHDL Signal Declaration warning at nios_system_rst_controller_003.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_003.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_003.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960728377 "|digital_cam_impl1|nios_system:u0|nios_system_rst_controller_003:rst_controller_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_003.vhd" "rst_controller_003" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system_rst_controller_003.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_vga_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\"" {  } { { "top_level.vhd" "Inst_vga_pll" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728496 ""}  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960728496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960728580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960728580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buffer " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buffer\"" {  } { { "top_level.vhd" "Inst_frame_buffer" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/frame_buffer.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960728745 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960728745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iip3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iip3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iip3 " "Found entity 1: altsyncram_iip3" {  } { { "db/altsyncram_iip3.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_iip3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960728850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960728850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iip3 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated " "Elaborating entity \"altsyncram_iip3\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960728991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960728991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_iip3.tdf" "decode2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_iip3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960728993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960729108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960729108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_iip3.tdf" "rden_decode_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_iip3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960729214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960729214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3 " "Elaborating entity \"mux_mob\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_iip3.tdf" "mux3" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_iip3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colour_Recognition_register Colour_Recognition_register:Inst_Colour_Recognition_register " "Elaborating entity \"Colour_Recognition_register\" for hierarchy \"Colour_Recognition_register:Inst_Colour_Recognition_register\"" {  } { { "top_level.vhd" "Inst_Colour_Recognition_register" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeInhoud Colour_Recognition_register.vhd(100) " "Verilog HDL or VHDL warning at Colour_Recognition_register.vhd(100): object \"activeInhoud\" assigned a value but never read" {  } { { "Colour_Recognition_register.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition_register.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558960729318 "|digital_cam_impl1|Colour_Recognition_register:Inst_Colour_Recognition_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colour_Recognition Colour_Recognition_register:Inst_Colour_Recognition_register\|Colour_Recognition:\\gen:0:Inst_Colour_Recognition " "Elaborating entity \"Colour_Recognition\" for hierarchy \"Colour_Recognition_register:Inst_Colour_Recognition_register\|Colour_Recognition:\\gen:0:Inst_Colour_Recognition\"" {  } { { "Colour_Recognition_register.vhd" "\\gen:0:Inst_Colour_Recognition" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition_register.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_blue Colour_Recognition.vhd(26) " "Verilog HDL or VHDL warning at Colour_Recognition.vhd(26): object \"temp_blue\" assigned a value but never read" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/Colour_Recognition.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558960729722 "|digital_cam_impl1|Colour_Recognition_register:Inst_Colour_Recognition_register|Colour_Recognition:\gen:0:Inst_Colour_Recognition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:Inst_segment " "Elaborating entity \"segment\" for hierarchy \"segment:Inst_segment\"" {  } { { "top_level.vhd" "Inst_segment" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960729902 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558960734845 "|digital_cam_impl1|nios_system:u0|nios_system_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558960734859 "|digital_cam_impl1|nios_system:u0|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558960734863 "|digital_cam_impl1|nios_system:u0|nios_system_Nios2_2nd_Core:nios2_2nd_core|nios_system_Nios2_2nd_Core_cpu:cpu|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558960735026 "|digital_cam_impl1|nios_system:u0|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im|nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_Nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_Nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "the_nios_system_Nios2_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558960735030 "|digital_cam_impl1|nios_system:u0|nios_system_Nios2:nios2|nios_system_Nios2_cpu:cpu|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558960737570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.27.14:39:06 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl " "2019.05.27.14:39:06 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960746462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960751557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960751900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960756752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960756995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960757252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960757553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960757564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960757565 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558960758344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3417974f/alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960758695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960758695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960758880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960758880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960758884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960758884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960758985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960758985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960759140 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960759140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960759140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960759256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960759256 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE digital_cam_impl1.digital_cam_impl10.rtl.mif " "Parameter INIT_FILE set to digital_cam_impl1.digital_cam_impl10.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558960783081 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783081 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558960783081 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_mult_cell:the_nios_system_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558960783087 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558960783087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960783139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE digital_cam_impl1.digital_cam_impl10.rtl.mif " "Parameter \"INIT_FILE\" = \"digital_cam_impl1.digital_cam_impl10.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960783139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h11 " "Found entity 1: altsyncram_6h11" {  } { { "db/altsyncram_6h11.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altsyncram_6h11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960783210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960783210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960783329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783329 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960783329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558960783399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960783399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960783452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783453 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960783453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960783491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783491 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960783491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960783541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_mult_cell:the_nios_system_Nios2_2nd_Core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558960783541 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558960783541 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1558960785959 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1558960785959 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1558960786130 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1558960786130 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1558960786130 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1558960786130 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1558960786130 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1558960786130 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558960786198 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 442 -1 0 } } { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 154 -1 0 } } { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 356 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 7842 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 7842 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 352 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 398 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 6104 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 7851 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 6104 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 2989 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 2989 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 4340 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 4340 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.v" 6044 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.v" 6044 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558960786793 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558960786794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_group_pixels GND " "Pin \"led_group_pixels\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|led_group_pixels"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|ov7670_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledR GND " "Pin \"ledR\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|ledR"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558960797813 "|digital_cam_impl1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558960797813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960799197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "223 " "223 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558960811597 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960812485 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "digital_cam_impl2 24 " "Ignored 24 assignments for entity \"digital_cam_impl2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558960813135 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558960813135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/output_files/digital_cam_impl1.map.smsg " "Generated suppressed messages file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/output_files/digital_cam_impl1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960814766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558960821443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558960821443 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_System_PLL.v" 35 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 843 0 0 } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 387 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1558960822286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13399 " "Implemented 13399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_OPINS" "159 " "Implemented 159 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12527 " "Implemented 12527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_RAMS" "620 " "Implemented 620 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558960823258 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558960823258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558960823258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5220 " "Peak virtual memory: 5220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558960823502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 14:40:23 2019 " "Processing ended: Mon May 27 14:40:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558960823502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558960823502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558960823502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558960823502 ""}
