{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77303,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79412,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0269735,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0338898,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0070117,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0338898,
	"finish__design__instance__count__class:antenna_cell": 184,
	"finish__design__instance__area__class:antenna_cell": 460.442,
	"finish__design__instance__count__class:clock_buffer": 398,
	"finish__design__instance__area__class:clock_buffer": 8657.05,
	"finish__design__instance__count__class:timing_repair_buffer": 1151,
	"finish__design__instance__area__class:timing_repair_buffer": 10948,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2687.58,
	"finish__design__instance__count__class:clock_inverter": 182,
	"finish__design__instance__area__class:clock_inverter": 1861.79,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79263.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11776,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158243,
	"finish__design__instance__count": 17136,
	"finish__design__instance__area": 262121,
	"finish__timing__setup__tns": -6.79561,
	"finish__timing__setup__ws": -1.04994,
	"finish__clock__skew__setup": 0.0886389,
	"finish__clock__skew__hold": 0.0886389,
	"finish__timing__drv__max_slew_limit": 0.0243268,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.732464,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 17,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.250945,
	"finish__power__switching__total": 0.324806,
	"finish__power__leakage__total": 1.03055e-07,
	"finish__power__total": 0.575752,
	"finish__design__io": 771,
	"finish__design__die__area": 393041,
	"finish__design__core__area": 388814,
	"finish__design__instance__count": 22333,
	"finish__design__instance__area": 268624,
	"finish__design__instance__count__stdcell": 22333,
	"finish__design__instance__area__stdcell": 268624,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.69088,
	"finish__design__instance__utilization__stdcell": 0.69088,
	"finish__design__rows": 229,
	"finish__design__rows:unithd": 229,
	"finish__design__sites": 310753,
	"finish__design__sites:unithd": 310753,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}