{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484503204385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484503204387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 18:00:04 2017 " "Processing started: Sun Jan 15 18:00:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484503204387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484503204387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484503204388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484503204637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205193 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_comparator-rtl " "Found design unit 1: address_comparator-rtl" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205196 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_comparator " "Found entity 1: address_comparator" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_output_mux-behavior " "Found design unit 1: register_output_mux-behavior" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205197 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_output_mux " "Found entity 1: register_output_mux" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit_split-rtl " "Found design unit 1: register_12_bit_split-rtl" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205199 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit_split " "Found entity 1: register_12_bit_split" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit-rtl " "Found design unit 1: register_12_bit-rtl" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205200 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit " "Found entity 1: register_12_bit" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_subsystem-rtl " "Found design unit 1: control_subsystem-rtl" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205202 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_subsystem " "Found entity 1: control_subsystem" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205204 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484503205204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484503205204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484503205284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_data_bus_out top_level.vhd(6) " "VHDL Signal Declaration warning at top_level.vhd(6): used implicit default value for signal \"mem_data_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205287 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_bus top_level.vhd(132) " "VHDL Signal Declaration warning at top_level.vhd(132): used implicit default value for signal \"top_bus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205288 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MA_register_output top_level.vhd(134) " "Verilog HDL or VHDL warning at top_level.vhd(134): object \"MA_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205288 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MD_register_output top_level.vhd(135) " "Verilog HDL or VHDL warning at top_level.vhd(135): object \"MD_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205288 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_register_output top_level.vhd(136) " "Verilog HDL or VHDL warning at top_level.vhd(136): object \"PC_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205288 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AC_register_output top_level.vhd(138) " "Verilog HDL or VHDL warning at top_level.vhd(138): object \"AC_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205288 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LINK_register_output top_level.vhd(139) " "Verilog HDL or VHDL warning at top_level.vhd(139): object \"LINK_register_output\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_link_output top_level.vhd(141) " "VHDL Signal Declaration warning at top_level.vhd(141): used implicit default value for signal \"ALU_link_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk top_level.vhd(143) " "VHDL Signal Declaration warning at top_level.vhd(143): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_LOAD_HI top_level.vhd(164) " "VHDL Signal Declaration warning at top_level.vhd(164): used implicit default value for signal \"PC_LOAD_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_LOAD_LO top_level.vhd(165) " "VHDL Signal Declaration warning at top_level.vhd(165): used implicit default value for signal \"PC_LOAD_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_CLR_HI top_level.vhd(166) " "VHDL Signal Declaration warning at top_level.vhd(166): used implicit default value for signal \"PC_CLR_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205289 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_CLR_LO top_level.vhd(167) " "VHDL Signal Declaration warning at top_level.vhd(167): used implicit default value for signal \"PC_CLR_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_LOAD_HI top_level.vhd(168) " "VHDL Signal Declaration warning at top_level.vhd(168): used implicit default value for signal \"MA_LOAD_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_LOAD_LO top_level.vhd(169) " "VHDL Signal Declaration warning at top_level.vhd(169): used implicit default value for signal \"MA_LOAD_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_CLR_HI top_level.vhd(171) " "VHDL Signal Declaration warning at top_level.vhd(171): used implicit default value for signal \"MA_CLR_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_CLR_LO top_level.vhd(172) " "VHDL Signal Declaration warning at top_level.vhd(172): used implicit default value for signal \"MA_CLR_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MD_CLR top_level.vhd(175) " "VHDL Signal Declaration warning at top_level.vhd(175): used implicit default value for signal \"MD_CLR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MD_LOAD top_level.vhd(176) " "VHDL Signal Declaration warning at top_level.vhd(176): used implicit default value for signal \"MD_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AC_LOAD top_level.vhd(178) " "VHDL Signal Declaration warning at top_level.vhd(178): used implicit default value for signal \"AC_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205290 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LINK_LOAD top_level.vhd(179) " "VHDL Signal Declaration warning at top_level.vhd(179): used implicit default value for signal \"LINK_LOAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484503205291 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit_split register_12_bit_split:MA_register " "Elaborating entity \"register_12_bit_split\" for hierarchy \"register_12_bit_split:MA_register\"" {  } { { "top_level.vhd" "MA_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit_split.vhd(32) " "Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205314 "|top_level|register_12_bit_split:MA_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit register_12_bit:MD_register " "Elaborating entity \"register_12_bit\" for hierarchy \"register_12_bit:MD_register\"" {  } { { "top_level.vhd" "MD_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit.vhd(29) " "Verilog HDL or VHDL warning at register_12_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205351 "|top_level|register_12_bit:MD_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit register_1_bit:LINK_register " "Elaborating entity \"register_1_bit\" for hierarchy \"register_1_bit:LINK_register\"" {  } { { "top_level.vhd" "LINK_register" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484503205438 "|top_level|register_1_bit:LINK_register"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_0 ms_jk_ff " "Node instance \"ms_jk_ff_0\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205445 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_1 ms_jk_ff " "Node instance \"ms_jk_ff_1\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_1" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205445 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_2 ms_jk_ff " "Node instance \"ms_jk_ff_2\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_2" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205445 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_3 ms_jk_ff " "Node instance \"ms_jk_ff_3\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_3" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_4 ms_jk_ff " "Node instance \"ms_jk_ff_4\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_4" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_5 ms_jk_ff " "Node instance \"ms_jk_ff_5\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_5" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_6 ms_jk_ff " "Node instance \"ms_jk_ff_6\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_6" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_7 ms_jk_ff " "Node instance \"ms_jk_ff_7\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_7" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_8 ms_jk_ff " "Node instance \"ms_jk_ff_8\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_8" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_9 ms_jk_ff " "Node instance \"ms_jk_ff_9\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_9" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_10 ms_jk_ff " "Node instance \"ms_jk_ff_10\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_10" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_11 ms_jk_ff " "Node instance \"ms_jk_ff_11\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_11" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_0 ms_jk_ff " "Node instance \"ms_jk_ff_0\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_1 ms_jk_ff " "Node instance \"ms_jk_ff_1\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_1" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_2 ms_jk_ff " "Node instance \"ms_jk_ff_2\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_2" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_3 ms_jk_ff " "Node instance \"ms_jk_ff_3\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_3" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_4 ms_jk_ff " "Node instance \"ms_jk_ff_4\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_4" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_5 ms_jk_ff " "Node instance \"ms_jk_ff_5\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_5" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_6 ms_jk_ff " "Node instance \"ms_jk_ff_6\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_6" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_7 ms_jk_ff " "Node instance \"ms_jk_ff_7\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_7" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_8 ms_jk_ff " "Node instance \"ms_jk_ff_8\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_8" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_9 ms_jk_ff " "Node instance \"ms_jk_ff_9\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_9" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205446 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_10 ms_jk_ff " "Node instance \"ms_jk_ff_10\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_10" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_11 ms_jk_ff " "Node instance \"ms_jk_ff_11\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_11" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_0 ms_jk_ff " "Node instance \"ms_jk_ff_0\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_1 ms_jk_ff " "Node instance \"ms_jk_ff_1\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_1" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_2 ms_jk_ff " "Node instance \"ms_jk_ff_2\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_2" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_3 ms_jk_ff " "Node instance \"ms_jk_ff_3\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_3" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_4 ms_jk_ff " "Node instance \"ms_jk_ff_4\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_4" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_5 ms_jk_ff " "Node instance \"ms_jk_ff_5\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_5" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_6 ms_jk_ff " "Node instance \"ms_jk_ff_6\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_6" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_7 ms_jk_ff " "Node instance \"ms_jk_ff_7\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_7" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_8 ms_jk_ff " "Node instance \"ms_jk_ff_8\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_8" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_9 ms_jk_ff " "Node instance \"ms_jk_ff_9\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_9" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_10 ms_jk_ff " "Node instance \"ms_jk_ff_10\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_10" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_11 ms_jk_ff " "Node instance \"ms_jk_ff_11\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_11" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_0 ms_jk_ff " "Node instance \"ms_jk_ff_0\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_1 ms_jk_ff " "Node instance \"ms_jk_ff_1\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_1" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_2 ms_jk_ff " "Node instance \"ms_jk_ff_2\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_2" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_3 ms_jk_ff " "Node instance \"ms_jk_ff_3\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_3" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 64 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_4 ms_jk_ff " "Node instance \"ms_jk_ff_4\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_4" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205447 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_5 ms_jk_ff " "Node instance \"ms_jk_ff_5\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_5" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_6 ms_jk_ff " "Node instance \"ms_jk_ff_6\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_6" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_7 ms_jk_ff " "Node instance \"ms_jk_ff_7\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_7" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_8 ms_jk_ff " "Node instance \"ms_jk_ff_8\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_8" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_9 ms_jk_ff " "Node instance \"ms_jk_ff_9\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_9" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_10 ms_jk_ff " "Node instance \"ms_jk_ff_10\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_10" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_11 ms_jk_ff " "Node instance \"ms_jk_ff_11\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_12_bit.vhd" "ms_jk_ff_11" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ms_jk_ff_0 ms_jk_ff " "Node instance \"ms_jk_ff_0\" instantiates undefined entity \"ms_jk_ff\"" {  } { { "../12_bit_register/register_1_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 37 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484503205448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 49 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 49 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484503205577 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 15 18:00:05 2017 " "Processing ended: Sun Jan 15 18:00:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484503205577 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484503205577 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484503205577 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484503205577 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 51 s 25 s " "Quartus II Full Compilation was unsuccessful. 51 errors, 25 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484503205662 ""}
