@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":42:4:42:7|Removing sequential instance mult_demod_lmr_inst.y_in_rd_en because it is equivalent to instance mult_demod_lmr_inst.x_in_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":87:4:87:7|Found signal identified as System clock which controls 290 sequential elements including fir_cmplx_inst.yreal_out_din[31:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":63:4:63:12|Found inferred clock fm_radio|clock which controls 3410 sequential elements including read_iq_fifo_in_inst.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
