##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_QENC
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 31.88 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 58.56 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 49.74 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_QENC     Clock_QENC     83333.3          51963       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     41666.7          29094       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          24589       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2146563     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
M1_D1(0)_PAD     24868         CyBUS_CLK:R                  
M1_IN1(0)_PAD    21021         Clock_PWM(fixed-function):R  
M1_IN1_1(0)_PAD  24854         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD    35639         Clock_PWM(fixed-function):R  
M1_IN2_1(0)_PAD  33813         Clock_PWM(fixed-function):R  
M2_D1(0)_PAD     25870         CyBUS_CLK:R                  
Tx_1(0)_PAD      29042         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 31.88 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27141
-------------------------------------   ----- 
End-of-path arrival time (ps)           27141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8013  11513  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14863  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7148  22011  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27141  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27141  51963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 24589p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13567
-------------------------------------   ----- 
End-of-path arrival time (ps)           13567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_postpoll\/main_3  macrocell23   5031   6984  24589  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell23   3350  10334  24589  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell73   3234  13567  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.74 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13913
-------------------------------------   ----- 
End-of-path arrival time (ps)           13913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell68     1250   1250  2146563  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell19     6406   7656  2146563  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19     3350  11006  2146563  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2908  13913  2146563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)/fb
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 29094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)/fb                                    iocell4       2503   2503  29094  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell30   6560   9063  29094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell30         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 24589p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13567
-------------------------------------   ----- 
End-of-path arrival time (ps)           13567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_postpoll\/main_3  macrocell23   5031   6984  24589  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell23   3350  10334  24589  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell73   3234  13567  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1


5.3::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27141
-------------------------------------   ----- 
End-of-path arrival time (ps)           27141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8013  11513  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14863  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7148  22011  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27141  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27141  51963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13913
-------------------------------------   ----- 
End-of-path arrival time (ps)           13913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell68     1250   1250  2146563  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell19     6406   7656  2146563  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19     3350  11006  2146563  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2908  13913  2146563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 24589p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13567
-------------------------------------   ----- 
End-of-path arrival time (ps)           13567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_postpoll\/main_3  macrocell23   5031   6984  24589  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell23   3350  10334  24589  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell73   3234  13567  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 24589p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13567
-------------------------------------   ----- 
End-of-path arrival time (ps)           13567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_postpoll\/main_3  macrocell23   5031   6984  24589  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell23   3350  10334  24589  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell82   3234  13567  24589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24606p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell15        1953   1953  24589  RISE       1
\UART:BUART:rx_postpoll\/main_3         macrocell23     5031   6984  24589  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23     3350  10334  24589  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   3257  13591  24606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)/fb
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 29094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)/fb                                    iocell4       2503   2503  29094  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell30   6560   9063  29094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30369p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell79   5835   7788  30369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30369p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell80   5835   7788  30369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30378p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell76   5826   7779  30378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell13      1686   1686  24854  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell79   5961   7647  30510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30510p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell13      1686   1686  24854  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell80   5961   7647  30510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell13      1686   1686  24854  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell76   5824   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)/fb
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)/fb                                    iocell11      2183   2183  30710  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell33   5263   7446  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)/fb
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 30868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)/fb                                    iocell12      2030   2030  30868  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell36   5259   7289  30868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)/fb
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 30869p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_QENC:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)/fb                                    iocell3       2032   2032  30869  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell27   5256   7288  30869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31173p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                   iocell15      1953   1953  24589  RISE       1
\UART:BUART:rx_last\/main_1  macrocell83   5031   6984  31173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31438p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell13            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell13      1686   1686  24854  RISE       1
\UART:BUART:rx_last\/main_0  macrocell83   5033   6719  31438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  27197  RISE       1
\UART:BUART:rx_state_2\/main_11         macrocell76    3251   5301  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 32905p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  27197  RISE       1
\UART:BUART:pollcount_1\/main_6         macrocell79    3202   5252  32905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 32905p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  27197  RISE       1
\UART:BUART:pollcount_0\/main_5         macrocell80    3202   5252  32905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 33781p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  27197  RISE       1
\UART:BUART:rx_last\/main_2             macrocell83    2326   4376  33781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 51963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27141
-------------------------------------   ----- 
End-of-path arrival time (ps)           27141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8013  11513  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14863  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7148  22011  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  27141  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  27141  51963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 55263p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22011
-------------------------------------   ----- 
End-of-path arrival time (ps)           22011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8013  11513  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14863  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   7148  22011  55263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 55280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21993
-------------------------------------   ----- 
End-of-path arrival time (ps)           21993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_1                macrocell11     8013  11513  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  14863  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   7131  21993  55280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59210p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell49     1250   1250  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      6654   7904  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11254  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3510  14764  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19894  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19894  59210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 61035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18788
-------------------------------------   ----- 
End-of-path arrival time (ps)           18788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:Net_1203_split\/main_4  macrocell58  10607  11857  61035  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell58   3350  15207  61035  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell46   3582  18788  61035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15302
-------------------------------------   ----- 
End-of-path arrival time (ps)           15302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell49     1250   1250  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      6654   7904  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11254  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4047  15302  61972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62510p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14764
-------------------------------------   ----- 
End-of-path arrival time (ps)           14764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell49     1250   1250  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      6654   7904  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11254  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3510  14764  62510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14615
-------------------------------------   ----- 
End-of-path arrival time (ps)           14615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell60     1250   1250  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7201   8451  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  11801  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2814  14615  62658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14606
-------------------------------------   ----- 
End-of-path arrival time (ps)           14606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell60     1250   1250  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     7201   8451  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350  11801  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2805  14606  62667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 62913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16911
-------------------------------------   ----- 
End-of-path arrival time (ps)           16911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:Net_1203_split\/main_0  macrocell81   8695   9945  62913  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell81   3350  13295  62913  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell60   3615  16911  62913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 63271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16552
-------------------------------------   ----- 
End-of-path arrival time (ps)           16552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:Net_1251_split\/main_2   macrocell44   9652  10902  63271  RISE       1
\QuadDec_M1:Net_1251_split\/q        macrocell44   3350  14252  63271  RISE       1
\QuadDec_M1:Net_1251\/main_7         macrocell39   2300  16552  63271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 63355p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19478
-------------------------------------   ----- 
End-of-path arrival time (ps)           19478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell53    1250   1250  63355  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16    8201   9451  63355  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350  12801  63355  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   6678  19478  63355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 63757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19077
-------------------------------------   ----- 
End-of-path arrival time (ps)           19077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell53    1250   1250  63355  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17    8201   9451  63757  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350  12801  63757  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   6276  19077  63757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65315p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      3605   4815  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8165  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3794  11959  65315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65316p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      3605   4815  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8165  62015  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3792  11957  65316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65448p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:Net_1251_split\/main_1  macrocell1    6855   8105  65448  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell1    3350  11455  65448  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell53   2920  14375  65448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65594p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17240
-------------------------------------   ----- 
End-of-path arrival time (ps)           17240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     3530   7030  65594  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  10380  65594  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    6860  17240  65594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66804p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16029
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     2312   5942  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350   9292  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    6737  16029  66804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67082p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     6691  10081  67082  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  13431  67082  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2320  15751  67082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67811p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell53     1250   1250  63355  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   8213   9463  67811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67811p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell53     1250   1250  63355  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   8212   9462  67811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 68311p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11513
-------------------------------------   ----- 
End-of-path arrival time (ps)           11513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell56     8013  11513  68311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14455
-------------------------------------   ----- 
End-of-path arrival time (ps)           14455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4741   8241  68378  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11591  68378  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2865  14455  68378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 68438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell39  10135  11385  68438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 68438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell51  10135  11385  68438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 68672p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14161
-------------------------------------   ----- 
End-of-path arrival time (ps)           14161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell39    1250   1250  68238  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     4109   5359  68672  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350   8709  68672  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   5452  14161  68672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 68808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell39   9766  11016  68808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 68808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell51   9766  11016  68808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 68930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10893
-------------------------------------   ----- 
End-of-path arrival time (ps)           10893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell39   9643  10893  68930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 68930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10893
-------------------------------------   ----- 
End-of-path arrival time (ps)           10893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell51   9643  10893  68930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 69662p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell46   8911  10161  69662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 69662p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10161
-------------------------------------   ----- 
End-of-path arrival time (ps)           10161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell52   8911  10161  69662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 69743p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell54     6691  10081  69743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell54         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 69743p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  53395  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  53395  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell56     6691  10081  69743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 69805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell53   8768  10018  69805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 69853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell50   8721   9971  69853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70203p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12631
-------------------------------------   ----- 
End-of-path arrival time (ps)           12631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    9131  12631  70203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70423p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12411
-------------------------------------   ----- 
End-of-path arrival time (ps)           12411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell50    1250   1250  61035  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2  11161  12411  70423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70682p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12151
-------------------------------------   ----- 
End-of-path arrival time (ps)           12151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2841   6471  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9821  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2330  12151  70682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 70712p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9112
-------------------------------------   ---- 
End-of-path arrival time (ps)           9112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell64   7862   9112  70712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 70761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell65   7812   9062  70761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 70761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell66   7812   9062  70761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell46   7734   8984  70839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell52   7734   8984  70839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 70896p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell30   1250   1250  70896  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell31   7678   8928  70896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 70896p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8928
-------------------------------------   ---- 
End-of-path arrival time (ps)           8928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell30   1250   1250  70896  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell48   7678   8928  70896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11859
-------------------------------------   ----- 
End-of-path arrival time (ps)           11859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2248   5638  70975  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   8988  70975  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2871  11859  70975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell39     1250   1250  68238  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5027   6277  70997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 71047p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell46   7526   8776  71047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 71047p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell49   7526   8776  71047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 71047p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell52   7526   8776  71047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell63   7493   8743  71080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 71104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell49   1250   1250  59210  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell50   7469   8719  71104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71164p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell53   7410   8660  71164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 71242p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell63   7332   8582  71242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 71372p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell60   1250   1250  59358  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell59   7201   8451  71372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell59         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 71382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell50   7192   8442  71382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71538p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell39     1250   1250  68238  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4485   5735  71538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71583p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell41     4741   8241  71583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell41         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 71884p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell39    1250   1250  68238  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     4109   5359  71884  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350   8709  71884  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   2240  10949  71884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell65   6446   7696  72127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 72127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell66   6446   7696  72127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 72277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell65   6297   7547  72277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 72277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell66   6297   7547  72277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72442p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6891  10391  72442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 72489p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell39   6085   7335  72489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 72489p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell51   6085   7335  72489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 72540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59831  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59831  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell42     3783   7283  72540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72794p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  51963  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell55     3530   7030  72794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 72881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell63   5692   6942  72881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell47   5637   6887  72936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 72936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell47   1250   1250  61104  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell50   5637   6887  72936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 73318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell49   1250   1250  59210  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell39   5255   6505  73318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 73318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell49   1250   1250  59210  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell51   5255   6505  73318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70682  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell43     2841   6471  73352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell53   5039   6289  73534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73554p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell53   5019   6269  73554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73744p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell60   4830   6080  73744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73744p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell64   4830   6080  73744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66804  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell57     2312   5942  73881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell46   4680   5930  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell49   4680   5930  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell52   4680   5930  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell60   4676   5926  73898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell64   4676   5926  73898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74045p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell46   1250   1250  62393  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell45   4528   5778  74045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell60   4397   5647  74176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell64   4397   5647  74176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74186p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell40     2248   5638  74186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 74186p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61476  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61476  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell42     2248   5638  74186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell50   4299   5549  74275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell60   4238   5488  74336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell64   4238   5488  74336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74338p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell37   1250   1250  74338  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell62   4235   5485  74338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 74355p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell49    1250   1250  59210  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   7228   8478  74355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 74423p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell37   1250   1250  74338  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell38   4150   5400  74423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 74461p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell49   1250   1250  59210  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell49   4112   5362  74461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 74461p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell49   1250   1250  59210  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell52   4112   5362  74461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 74528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell65   4045   5295  74528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 74528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell66   4045   5295  74528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 74646p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell39   3928   5178  74646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74646p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell51   1250   1250  66193  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell51   3928   5178  74646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell48   1250   1250  61572  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell48   3601   4851  74972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75300p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell50   1250   1250  61035  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell50   3273   4523  75300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75309p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell63    1250   1250  54924  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   6775   8025  75309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell46   3259   4509  75314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell49   3259   4509  75314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell52   1250   1250  65622  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell52   3259   4509  75314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75319p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell53   1250   1250  63355  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell53   3255   4505  75319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell53   3242   4492  75331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell65   3241   4491  75333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell66   1250   1250  67619  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell66   3241   4491  75333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell60   3123   4373  75450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell64   1250   1250  66683  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell64   3123   4373  75450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75573p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell49    1250   1250  59210  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   6511   7761  75573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75653p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell38   1250   1250  75653  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell62   2920   4170  75653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell36   1250   1250  75667  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell37   2906   4156  75667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell36   1250   1250  75667  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell62   2906   4156  75667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell33   1250   1250  75669  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell34   2905   4155  75669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell33   1250   1250  75669  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell61   2905   4155  75669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 75722p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell63    1250   1250  54924  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   5862   7112  75722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell65   2819   4069  75755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell66   2819   4069  75755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell65   1250   1250  67795  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell53   2812   4062  75761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell62   1250   1250  65691  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell62   2628   3878  75945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell61   1250   1250  64281  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell61   2607   3857  75966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell39   1250   1250  68238  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell39   2587   3837  75986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell63   1250   1250  54924  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell63   2311   3561  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell34   1250   1250  76265  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell35   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell34   1250   1250  76265  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell61   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell31   1250   1250  76266  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell32   2308   3558  76266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell31   1250   1250  76266  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell48   2308   3558  76266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell35   1250   1250  76267  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell61   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell28   1250   1250  76267  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell29   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell29         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell28   1250   1250  76267  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell47   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell27   1250   1250  76268  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell28   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell28         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell27   1250   1250  76268  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell47   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell32   1250   1250  76270  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell48   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell29   1250   1250  76277  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell47   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 76785p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell64    1250   1250  66683  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   4798   6048  76785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13913
-------------------------------------   ----- 
End-of-path arrival time (ps)           13913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell68     1250   1250  2146563  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell19     6406   7656  2146563  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19     3350  11006  2146563  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2908  13913  2146563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell22   6629   7879  2147766  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell22   3350  11229  2147766  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13541  2147766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2149718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16449
-------------------------------------   ----- 
End-of-path arrival time (ps)           16449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2149718  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20     7196  10776  2149718  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20     3350  14126  2149718  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell5    2323  16449  2149718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2152022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell74   9884  11134  2152022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2152022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell75   9884  11134  2152022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2152022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell76   9884  11134  2152022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell68     1250   1250  2146563  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   6975   8225  2152432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell77     1250   1250  2153248  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   6159   7409  2153248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell73     1250   1250  2149992  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   6158   7408  2153249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell69     1250   1250  2148148  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   5393   6643  2154014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2154039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12128
-------------------------------------   ----- 
End-of-path arrival time (ps)           12128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2154039  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell24     2306   5886  2154039  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell24     3350   9236  2154039  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell6    2891  12128  2154039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell72     1250   1250  2150589  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4549   5799  2154857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell68   1250   1250  2146563  RISE       1
\UART:BUART:txn\/main_1    macrocell67   6961   8211  2154945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell73   6629   7879  2155278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell78   6629   7879  2155278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell76   1250   1250  2147766  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell82   6629   7879  2155278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155501p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell68   1250   1250  2146563  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell69   6406   7656  2155501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell69   1250   1250  2148148  RISE       1
\UART:BUART:txn\/main_2    macrocell67   6137   7387  2155770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2155906  RISE       1
\UART:BUART:txn\/main_3                macrocell67     2881   7251  2155906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150485  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4543   4733  2155924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell74   5909   7159  2155998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell75   5909   7159  2155998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell76   5909   7159  2155998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell68   1250   1250  2146563  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell68   5625   6875  2156281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell68   1250   1250  2146563  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell70   5625   6875  2156281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell68   1250   1250  2146563  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell71   5625   6875  2156281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2149718  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell69     2646   6226  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell69   1250   1250  2148148  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell68   4964   6214  2156943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell69   1250   1250  2148148  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell70   4964   6214  2156943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell69   1250   1250  2148148  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell71   4964   6214  2156943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell69   1250   1250  2148148  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell69   4821   6071  2157086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell74     1250   1250  2154124  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   5119   6369  2157167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell77   1250   1250  2153248  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell74   4704   5954  2157202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  2153248  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell75   4704   5954  2157202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157202p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  2153248  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell76   4704   5954  2157202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  2153248  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell73   4696   5946  2157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  2153248  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell82   4696   5946  2157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157224  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell79   3992   5932  2157224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157224  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell80   3992   5932  2157224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157255  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell79   3962   5902  2157255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157255  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell80   3962   5902  2157255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell74   4573   5823  2157334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell75   4573   5823  2157334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell76   4573   5823  2157334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell73   4403   5653  2157504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell78   4403   5653  2157504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell73   1250   1250  2149992  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell82   4403   5653  2157504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell71   1250   1250  2157582  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell69   4325   5575  2157582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150485  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell68     5232   5422  2157735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150485  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell70     5232   5422  2157735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150485  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell71     5232   5422  2157735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell74   4156   5406  2157751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell75   4156   5406  2157751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell76   4156   5406  2157751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell70   1250   1250  2148817  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell69   4152   5402  2157755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2157814  RISE       1
\UART:BUART:txn\/main_5                      macrocell67     5153   5343  2157814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2157814  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell68     5087   5277  2157880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2157814  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell70     5087   5277  2157880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157224  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell77   3228   5168  2157989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157255  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell77   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell73   3806   5056  2158101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell78   3806   5056  2158101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell72   1250   1250  2150589  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell82   3806   5056  2158101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell73   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell78   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell75   1250   1250  2150795  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell82   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158335  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell77   2881   4821  2158335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell71   1250   1250  2157582  RISE       1
\UART:BUART:txn\/main_6   macrocell67   3397   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158582  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell74   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158582  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell75   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158582  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell76   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158587  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell74   2630   4570  2158587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158587  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell75   2630   4570  2158587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158587p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158587  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell76   2630   4570  2158587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158594  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell74   2623   4563  2158594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158594  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell75   2623   4563  2158594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158594  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell76   2623   4563  2158594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158582  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell73   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158587  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell73   2618   4558  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158594  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell73   2610   4550  2158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell70   1250   1250  2148817  RISE       1
\UART:BUART:txn\/main_4    macrocell67   3227   4477  2158680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell83   1250   1250  2158969  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell76   2938   4188  2158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell67   1250   1250  2159136  RISE       1
\UART:BUART:txn\/main_0  macrocell67   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell71   1250   1250  2157582  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell68   2622   3872  2159284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell71   1250   1250  2157582  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell70   2622   3872  2159284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell79   1250   1250  2151918  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell79   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150485  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell69     3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell70   1250   1250  2148817  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell68   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell70   1250   1250  2148817  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell70   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell70   1250   1250  2148817  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell71   2306   3556  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell71         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell80   1250   1250  2152113  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell79   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell80   1250   1250  2152113  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell80   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2161992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell82    1250   1250  2161992  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell6   2924   4174  2161992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

