
*** Running vivado
    with args -log design_6_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_6_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 26 16:51:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_6_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
Command: link_design -top design_6_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_adpt_in_0_0/design_6_adpt_in_0_0.dcp' for cell 'design_6_i/adpt_in_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_adpt_out_0_0/design_6_adpt_out_0_0.dcp' for cell 'design_6_i/adpt_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_cg_fpga_0_0/design_6_cg_fpga_0_0.dcp' for cell 'design_6_i/cg_fpga_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_dff4_0_0/design_6_dff4_0_0.dcp' for cell 'design_6_i/dff4_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_dff4_1_0/design_6_dff4_1_0.dcp' for cell 'design_6_i/dff4_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_m7482_0_0/design_6_m7482_0_0.dcp' for cell 'design_6_i/m7482_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_m7482_0_1/design_6_m7482_0_1.dcp' for cell 'design_6_i/m7482_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_m7482_2_1/design_6_m7482_2_1.dcp' for cell 'design_6_i/m7482_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_xor2_0_0/design_6_xor2_0_0.dcp' for cell 'design_6_i/xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_xor2_0_1/design_6_xor2_0_1.dcp' for cell 'design_6_i/xor2_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_xor2_0_2/design_6_xor2_0_2.dcp' for cell 'design_6_i/xor2_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_xor2_0_3/design_6_xor2_0_3.dcp' for cell 'design_6_i/xor2_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/lab6/design_6/ip/design_6_xor2_0_4/design_6_xor2_0_4.dcp' for cell 'design_6_i/xor2_4'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 682.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/processing_system7_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc:145]
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_processing_system7_0_0/cg_fpga_processing_system7_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/processing_system7_0/inst'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/rst_ps7_0_100M/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/rst_ps7_0_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_rst_ps7_0_50M_0/cg_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/rst_ps7_0_100M/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_intc_0/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_intc_0/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_uartlite_0_0/cg_fpga_axi_uartlite_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_i1_0/cg_fpga_cg_fpga_axi_gpio_i1_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_1/cg_fpga_cg_fpga_axi_gpio_o1_1.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_cg_fpga_axi_gpio_o1_0/cg_fpga_cg_fpga_axi_gpio_o1_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0_board.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_gpio_0_0/cg_fpga_axi_gpio_0_0.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_vdma_0_0/cg_fpga_axi_vdma_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/cg_fpga_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_v_vid_in_axi4s_0_0/cg_fpga_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_intc_0/U0'
Finished Parsing XDC File [d:/lab6/design_6/ip/design_6_cg_fpga_0_0/src/cg_fpga_axi_intc_0_0/cg_fpga_axi_intc_0_0_clocks.xdc] for cell 'design_6_i/cg_fpga_0/inst/cg_axi_intc_0/U0'
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1424.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

26 Infos, 20 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.688 ; gain = 1005.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1424.688 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1424.688 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1793.492 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1793.492 ; gain = 0.000
Phase 1 Initialization | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1793.492 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1793.492 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1793.492 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 10762b8aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1793.492 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a7fc43e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1793.492 ; gain = 0.000
Retarget | Checksum: 1a7fc43e9
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 297 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 187f8c717

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1793.492 ; gain = 0.000
Constant propagation | Checksum: 187f8c717
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 332 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1793.492 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1793.492 ; gain = 0.000
Phase 5 Sweep | Checksum: 1dfb0534c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1793.492 ; gain = 0.000
Sweep | Checksum: 1dfb0534c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 439 cells
INFO: [Opt 31-1021] In phase Sweep, 161 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1dfb0534c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1793.492 ; gain = 0.000
BUFG optimization | Checksum: 1dfb0534c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1dfb0534c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.951 . Memory (MB): peak = 1793.492 ; gain = 0.000
Shift Register Optimization | Checksum: 1dfb0534c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1dfb0534c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.997 . Memory (MB): peak = 1793.492 ; gain = 0.000
Post Processing Netlist | Checksum: 1dfb0534c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17058abc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.492 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1793.492 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17058abc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.492 ; gain = 0.000
Phase 9 Finalization | Checksum: 17058abc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.492 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              30  |             297  |                                             27  |
|  Constant propagation         |              14  |             332  |                                             48  |
|  Sweep                        |               0  |             439  |                                            161  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17058abc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.492 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 2 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: af02bc98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1963.941 ; gain = 0.000
Ending Power Optimization Task | Checksum: af02bc98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.941 ; gain = 170.449

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: af02bc98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1963.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10a747555

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 20 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.941 ; gain = 539.254
INFO: [Vivado 12-24828] Executing command : report_drc -file design_6_wrapper_drc_opted.rpt -pb design_6_wrapper_drc_opted.pb -rpx design_6_wrapper_drc_opted.rpx
Command: report_drc -file design_6_wrapper_drc_opted.rpt -pb design_6_wrapper_drc_opted.pb -rpx design_6_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/lab6/impl_1/design_6_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab6/impl_1/design_6_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5801f885

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1963.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 918ad6a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.475 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1019dd60f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1019dd60f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1019dd60f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133e978ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b897901c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b897901c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 196770d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 196770d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 359 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 0 LUT, combined 145 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1963.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            145  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            145  |                   145  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1cb8900d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1a59ab986

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a59ab986

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186b07202

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bba74c1c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ff479fa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12ccb3d78

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 193600239

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18f15ae92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 135889453

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 135889453

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1651526de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.741 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e2fb183b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11b090e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1651526de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.741. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f8f4c179

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f8f4c179

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f8f4c179

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f8f4c179

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: f8f4c179

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1963.941 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c2d77c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1963.941 ; gain = 0.000
Ending Placer Task | Checksum: dbcf4816

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1963.941 ; gain = 0.000
92 Infos, 20 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_6_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_6_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_6_wrapper_utilization_placed.rpt -pb design_6_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1963.941 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab6/impl_1/design_6_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.741 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 20 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1963.941 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1963.941 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/lab6/impl_1/design_6_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e931883 ConstDB: 0 ShapeSum: a742bca3 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: cf2dd17 | NumContArr: d22c81c8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 264715419

Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2019.043 ; gain = 55.102

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 264715419

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2019.043 ; gain = 55.102

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 264715419

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2019.043 ; gain = 55.102
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22c4bcbde

Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2061.289 ; gain = 97.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.940  | TNS=0.000  | WHS=-0.356 | THS=-187.851|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23ffbdbdf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2061.289 ; gain = 97.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.940  | TNS=0.000  | WHS=-0.111 | THS=-1.025 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 23ffbdbdf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2061.289 ; gain = 97.348

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00025888 %
  Global Horizontal Routing Utilization  = 0.000676133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9351
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cda0d3ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1cda0d3ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2550cee95

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2063.449 ; gain = 99.508
Phase 4 Initial Routing | Checksum: 2550cee95

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 524
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.233  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28269ef70

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.233  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 206c9c478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2063.449 ; gain = 99.508
Phase 5 Rip-up And Reroute | Checksum: 206c9c478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 206c9c478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 206c9c478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508
Phase 6 Delay and Skew Optimization | Checksum: 206c9c478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.348  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23e20922d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508
Phase 7 Post Hold Fix | Checksum: 23e20922d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3498 %
  Global Horizontal Routing Utilization  = 1.70487 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23e20922d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23e20922d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dafafef3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1dafafef3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.348  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1dafafef3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508
Total Elapsed time in route_design: 33.645 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e3e93803

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e3e93803

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 20 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2063.449 ; gain = 99.508
INFO: [Vivado 12-24828] Executing command : report_drc -file design_6_wrapper_drc_routed.rpt -pb design_6_wrapper_drc_routed.pb -rpx design_6_wrapper_drc_routed.rpx
Command: report_drc -file design_6_wrapper_drc_routed.rpt -pb design_6_wrapper_drc_routed.pb -rpx design_6_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/lab6/impl_1/design_6_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_6_wrapper_methodology_drc_routed.rpt -pb design_6_wrapper_methodology_drc_routed.pb -rpx design_6_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_6_wrapper_methodology_drc_routed.rpt -pb design_6_wrapper_methodology_drc_routed.pb -rpx design_6_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/lab6/impl_1/design_6_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2140.191 ; gain = 54.320
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_6_wrapper_timing_summary_routed.rpt -pb design_6_wrapper_timing_summary_routed.pb -rpx design_6_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_6_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_6_wrapper_route_status.rpt -pb design_6_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_6_wrapper_power_routed.rpt -pb design_6_wrapper_power_summary_routed.pb -rpx design_6_wrapper_power_routed.rpx
Command: report_power -file design_6_wrapper_power_routed.rpt -pb design_6_wrapper_power_summary_routed.pb -rpx design_6_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 22 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_6_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_6_wrapper_bus_skew_routed.rpt -pb design_6_wrapper_bus_skew_routed.pb -rpx design_6_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2149.980 ; gain = 86.531
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2173.973 ; gain = 9.707
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2184.141 ; gain = 19.875
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2184.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2184.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2184.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2184.141 ; gain = 19.875
INFO: [Common 17-1381] The checkpoint 'D:/lab6/impl_1/design_6_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <design_6_i/cg_fpga_0/inst/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_6_i/cg_fpga_0/inst/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_6_i/cg_fpga_0/inst/cg_axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_6_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_6_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 22 Warnings, 100 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2681.609 ; gain = 497.469
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:54:03 2025...
