 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:11:47 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U118/Y (AND2X1)                      2207109.000
                                                  2207109.000 r
  U119/Y (INVX1)                       705439.500 2912548.500 f
  U273/Y (NAND2X1)                     918764.500 3831313.000 r
  U233/Y (AND2X1)                      2169657.500
                                                  6000970.500 r
  U234/Y (INVX1)                       721180.500 6722151.000 f
  U229/Y (AND2X1)                      2458083.000
                                                  9180234.000 f
  U230/Y (INVX1)                       -1175012.000
                                                  8005222.000 r
  U114/Y (AND2X1)                      2198885.000
                                                  10204107.000 r
  U115/Y (INVX1)                       707869.000 10911976.000 f
  U282/Y (OR2X1)                       2117891.000
                                                  13029867.000 f
  U290/Y (NAND2X1)                     876457.000 13906324.000 r
  U189/Y (XNOR2X1)                     6321486.000
                                                  20227810.000 r
  U190/Y (INVX1)                       775452.000 21003262.000 f
  U291/Y (NAND2X1)                     1285686.000
                                                  22288948.000 r
  U253/Y (AND2X1)                      1818766.000
                                                  24107714.000 r
  U254/Y (INVX1)                       708298.000 24816012.000 f
  U292/Y (OR2X1)                       2115216.000
                                                  26931228.000 f
  U183/Y (AND2X1)                      2434372.000
                                                  29365600.000 f
  U184/Y (INVX1)                       -1340440.000
                                                  28025160.000 r
  U227/Y (AND2X1)                      2199116.000
                                                  30224276.000 r
  U228/Y (INVX1)                       708014.000 30932290.000 f
  U296/Y (NAND2X1)                     1285910.000
                                                  32218200.000 r
  U243/Y (AND2X1)                      1842060.000
                                                  34060260.000 r
  U179/Y (AND2X1)                      2181304.000
                                                  36241564.000 r
  U180/Y (INVX1)                       713372.000 36954936.000 f
  U140/Y (AND2X1)                      2458080.000
                                                  39413016.000 f
  U141/Y (INVX1)                       -1150628.000
                                                  38262388.000 r
  U158/Y (AND2X1)                      2198496.000
                                                  40460884.000 r
  U159/Y (INVX1)                       707772.000 41168656.000 f
  U245/Y (AND2X1)                      2460928.000
                                                  43629584.000 f
  U239/Y (AND2X1)                      2051608.000
                                                  45681192.000 f
  U240/Y (INVX1)                       -1175044.000
                                                  44506148.000 r
  U174/Y (AND2X1)                      2198884.000
                                                  46705032.000 r
  U175/Y (INVX1)                       707644.000 47412676.000 f
  U144/Y (AND2X1)                      2458076.000
                                                  49870752.000 f
  U145/Y (INVX1)                       -1162816.000
                                                  48707936.000 r
  U116/Y (AND2X1)                      1880836.000
                                                  50588772.000 r
  U117/Y (INVX1)                       708156.000 51296928.000 f
  U321/Y (OR2X1)                       2115248.000
                                                  53412176.000 f
  U181/Y (AND2X1)                      2434372.000
                                                  55846548.000 f
  U182/Y (INVX1)                       -1340444.000
                                                  54506104.000 r
  U323/Y (NAND2X1)                     1049892.000
                                                  55555996.000 f
  U324/Y (NOR2X1)                      1184404.000
                                                  56740400.000 r
  out[1] (out)                            0.000   56740400.000 r
  data arrival time                               56740400.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -56740400.000
  -----------------------------------------------------------
  slack (MET)                                     143259600.000


1
