verilog work "main.v"
verilog work "Circuit_TB.v"
