
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000199b0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a4  08019c50  08019c50  0001ac50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801a3f4  0801a3f4  0001b3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801a3fc  0801a3fc  0001b3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801a400  0801a400  0001b400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  0801a404  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004158  240001a0  0801a590  0001c1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240042f8  0801a590  0001c2f8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001c18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001c18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00032ee9  00000000  00000000  0001c1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000068ef  00000000  00000000  0004f0a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000022c8  00000000  00000000  00055998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b1a  00000000  00000000  00057c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003ed84  00000000  00000000  0005977a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00033d6b  00000000  00000000  000984fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001715e5  00000000  00000000  000cc269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023d84e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009958  00000000  00000000  0023d894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  002471ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08019c38 	.word	0x08019c38

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08019c38 	.word	0x08019c38

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <APP_Init>:
#include <string.h>

static AppContext s_app;

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b098      	sub	sp, #96	@ 0x60
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> System Booting...");
 80006e8:	485b      	ldr	r0, [pc, #364]	@ (8000858 <APP_Init+0x17c>)
 80006ea:	f000 fa03 	bl	8000af4 <CDC_Log>
    
    memset(&s_app, 0, sizeof(s_app));
 80006ee:	f44f 6228 	mov.w	r2, #2688	@ 0xa80
 80006f2:	2100      	movs	r1, #0
 80006f4:	4859      	ldr	r0, [pc, #356]	@ (800085c <APP_Init+0x180>)
 80006f6:	f018 fe0d 	bl	8019314 <memset>
    
    /* Init protocol */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4857      	ldr	r0, [pc, #348]	@ (800085c <APP_Init+0x180>)
 80006fe:	f002 fe5d 	bl	80033bc <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000702:	4957      	ldr	r1, [pc, #348]	@ (8000860 <APP_Init+0x184>)
 8000704:	4855      	ldr	r0, [pc, #340]	@ (800085c <APP_Init+0x180>)
 8000706:	f002 fe95 	bl	8003434 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800070a:	4954      	ldr	r1, [pc, #336]	@ (800085c <APP_Init+0x180>)
 800070c:	4855      	ldr	r0, [pc, #340]	@ (8000864 <APP_Init+0x188>)
 800070e:	f002 fec9 	bl	80034a4 <PumpProtoGKL_Bind>
    
    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 8000712:	68b9      	ldr	r1, [r7, #8]
 8000714:	4854      	ldr	r0, [pc, #336]	@ (8000868 <APP_Init+0x18c>)
 8000716:	f002 fe51 	bl	80033bc <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 800071a:	4954      	ldr	r1, [pc, #336]	@ (800086c <APP_Init+0x190>)
 800071c:	4852      	ldr	r0, [pc, #328]	@ (8000868 <APP_Init+0x18c>)
 800071e:	f002 fe89 	bl	8003434 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 8000722:	4951      	ldr	r1, [pc, #324]	@ (8000868 <APP_Init+0x18c>)
 8000724:	4852      	ldr	r0, [pc, #328]	@ (8000870 <APP_Init+0x194>)
 8000726:	f002 febd 	bl	80034a4 <PumpProtoGKL_Bind>
    
    CDC_Log(">>> GKL protocol ready");
 800072a:	4852      	ldr	r0, [pc, #328]	@ (8000874 <APP_Init+0x198>)
 800072c:	f000 f9e2 	bl	8000af4 <CDC_Log>
    
    /* Init pump manager */
    PumpMgr_Init(&s_app.mgr, 1000);
 8000730:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000734:	4850      	ldr	r0, [pc, #320]	@ (8000878 <APP_Init+0x19c>)
 8000736:	f001 fdec 	bl	8002312 <PumpMgr_Init>
    PumpMgr_Add(&s_app.mgr, 1, &s_app.proto1, 0, 1);
 800073a:	2301      	movs	r3, #1
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2300      	movs	r3, #0
 8000740:	4a48      	ldr	r2, [pc, #288]	@ (8000864 <APP_Init+0x188>)
 8000742:	2101      	movs	r1, #1
 8000744:	484c      	ldr	r0, [pc, #304]	@ (8000878 <APP_Init+0x19c>)
 8000746:	f001 fe0a 	bl	800235e <PumpMgr_Add>
    PumpMgr_Add(&s_app.mgr, 2, &s_app.proto2, 0, 2);
 800074a:	2302      	movs	r3, #2
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2300      	movs	r3, #0
 8000750:	4a47      	ldr	r2, [pc, #284]	@ (8000870 <APP_Init+0x194>)
 8000752:	2102      	movs	r1, #2
 8000754:	4848      	ldr	r0, [pc, #288]	@ (8000878 <APP_Init+0x19c>)
 8000756:	f001 fe02 	bl	800235e <PumpMgr_Add>
    
    /* Set default prices */
    PumpDevice *d1 = PumpMgr_Get(&s_app.mgr, 1);
 800075a:	2101      	movs	r1, #1
 800075c:	4846      	ldr	r0, [pc, #280]	@ (8000878 <APP_Init+0x19c>)
 800075e:	f001 fe74 	bl	800244a <PumpMgr_Get>
 8000762:	6578      	str	r0, [r7, #84]	@ 0x54
    PumpDevice *d2 = PumpMgr_Get(&s_app.mgr, 2);
 8000764:	2102      	movs	r1, #2
 8000766:	4844      	ldr	r0, [pc, #272]	@ (8000878 <APP_Init+0x19c>)
 8000768:	f001 fe6f 	bl	800244a <PumpMgr_Get>
 800076c:	6538      	str	r0, [r7, #80]	@ 0x50
    if (d1) d1->price = 1122;
 800076e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000770:	2b00      	cmp	r3, #0
 8000772:	d003      	beq.n	800077c <APP_Init+0xa0>
 8000774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000776:	f240 4262 	movw	r2, #1122	@ 0x462
 800077a:	611a      	str	r2, [r3, #16]
    if (d2) d2->price = 2233;
 800077c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077e:	2b00      	cmp	r3, #0
 8000780:	d003      	beq.n	800078a <APP_Init+0xae>
 8000782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000784:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8000788:	611a      	str	r2, [r3, #16]
    
    /* Load settings */
    Settings_Init(&s_app.settings, hi2c);
 800078a:	6879      	ldr	r1, [r7, #4]
 800078c:	483b      	ldr	r0, [pc, #236]	@ (800087c <APP_Init+0x1a0>)
 800078e:	f004 f893 	bl	80048b8 <Settings_Init>
    if (Settings_Load(&s_app.settings)) {
 8000792:	483a      	ldr	r0, [pc, #232]	@ (800087c <APP_Init+0x1a0>)
 8000794:	f004 f8ae 	bl	80048f4 <Settings_Load>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d03b      	beq.n	8000816 <APP_Init+0x13a>
        CDC_Log(">>> Settings loaded from EEPROM");
 800079e:	4838      	ldr	r0, [pc, #224]	@ (8000880 <APP_Init+0x1a4>)
 80007a0:	f000 f9a8 	bl	8000af4 <CDC_Log>
        Settings_ApplyToPumpMgr(&s_app.settings, &s_app.mgr);
 80007a4:	4934      	ldr	r1, [pc, #208]	@ (8000878 <APP_Init+0x19c>)
 80007a6:	4835      	ldr	r0, [pc, #212]	@ (800087c <APP_Init+0x1a0>)
 80007a8:	f004 fa84 	bl	8004cb4 <Settings_ApplyToPumpMgr>
        
        d1 = PumpMgr_Get(&s_app.mgr, 1);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4832      	ldr	r0, [pc, #200]	@ (8000878 <APP_Init+0x19c>)
 80007b0:	f001 fe4b 	bl	800244a <PumpMgr_Get>
 80007b4:	6578      	str	r0, [r7, #84]	@ 0x54
        d2 = PumpMgr_Get(&s_app.mgr, 2);
 80007b6:	2102      	movs	r1, #2
 80007b8:	482f      	ldr	r0, [pc, #188]	@ (8000878 <APP_Init+0x19c>)
 80007ba:	f001 fe46 	bl	800244a <PumpMgr_Get>
 80007be:	6538      	str	r0, [r7, #80]	@ 0x50
        if (d1) {
 80007c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d011      	beq.n	80007ea <APP_Init+0x10e>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c8:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007ca:	461a      	mov	r2, r3
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007ce:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007d0:	f107 0010 	add.w	r0, r7, #16
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	4613      	mov	r3, r2
 80007d8:	4a2a      	ldr	r2, [pc, #168]	@ (8000884 <APP_Init+0x1a8>)
 80007da:	2140      	movs	r1, #64	@ 0x40
 80007dc:	f018 fd42 	bl	8019264 <sniprintf>
            CDC_Log(msg);
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 f985 	bl	8000af4 <CDC_Log>
        }
        if (d2) {
 80007ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d015      	beq.n	800081c <APP_Init+0x140>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f2:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f4:	461a      	mov	r2, r3
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f8:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007fa:	f107 0010 	add.w	r0, r7, #16
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	4613      	mov	r3, r2
 8000802:	4a21      	ldr	r2, [pc, #132]	@ (8000888 <APP_Init+0x1ac>)
 8000804:	2140      	movs	r1, #64	@ 0x40
 8000806:	f018 fd2d 	bl	8019264 <sniprintf>
            CDC_Log(msg);
 800080a:	f107 0310 	add.w	r3, r7, #16
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f970 	bl	8000af4 <CDC_Log>
 8000814:	e002      	b.n	800081c <APP_Init+0x140>
        }
    } else {
        CDC_Log(">>> Settings not found, using defaults");
 8000816:	481d      	ldr	r0, [pc, #116]	@ (800088c <APP_Init+0x1b0>)
 8000818:	f000 f96c 	bl	8000af4 <CDC_Log>
    }
    
    /* Init FSM */
    TrxFSM_Init(&s_app.trk1_fsm, 1, &s_app.mgr, &s_app.gkl1);
 800081c:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <APP_Init+0x180>)
 800081e:	4a16      	ldr	r2, [pc, #88]	@ (8000878 <APP_Init+0x19c>)
 8000820:	2101      	movs	r1, #1
 8000822:	481b      	ldr	r0, [pc, #108]	@ (8000890 <APP_Init+0x1b4>)
 8000824:	f005 f982 	bl	8005b2c <TrxFSM_Init>
    TrxFSM_Init(&s_app.trk2_fsm, 2, &s_app.mgr, &s_app.gkl2);
 8000828:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <APP_Init+0x18c>)
 800082a:	4a13      	ldr	r2, [pc, #76]	@ (8000878 <APP_Init+0x19c>)
 800082c:	2102      	movs	r1, #2
 800082e:	4819      	ldr	r0, [pc, #100]	@ (8000894 <APP_Init+0x1b8>)
 8000830:	f005 f97c 	bl	8005b2c <TrxFSM_Init>
    
    CDC_Log(">>> FSM initialized");
 8000834:	4818      	ldr	r0, [pc, #96]	@ (8000898 <APP_Init+0x1bc>)
 8000836:	f000 f95d 	bl	8000af4 <CDC_Log>
    
    /* Init UI */
    UI_Init(&s_app.ui, &s_app.trk1_fsm, &s_app.trk2_fsm, &s_app.settings);
 800083a:	4b10      	ldr	r3, [pc, #64]	@ (800087c <APP_Init+0x1a0>)
 800083c:	4a15      	ldr	r2, [pc, #84]	@ (8000894 <APP_Init+0x1b8>)
 800083e:	4914      	ldr	r1, [pc, #80]	@ (8000890 <APP_Init+0x1b4>)
 8000840:	4816      	ldr	r0, [pc, #88]	@ (800089c <APP_Init+0x1c0>)
 8000842:	f006 fa6f 	bl	8006d24 <UI_Init>
    
    /* Init keyboard */
    KEYBOARD_Init();
 8000846:	f000 ffbd 	bl	80017c4 <KEYBOARD_Init>

    CDC_Log(">>> APP_Init complete");
 800084a:	4815      	ldr	r0, [pc, #84]	@ (80008a0 <APP_Init+0x1c4>)
 800084c:	f000 f952 	bl	8000af4 <CDC_Log>
}
 8000850:	bf00      	nop
 8000852:	3758      	adds	r7, #88	@ 0x58
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	08019c50 	.word	0x08019c50
 800085c:	240001c0 	.word	0x240001c0
 8000860:	08019c68 	.word	0x08019c68
 8000864:	240005c0 	.word	0x240005c0
 8000868:	240005e0 	.word	0x240005e0
 800086c:	08019c70 	.word	0x08019c70
 8000870:	240009e0 	.word	0x240009e0
 8000874:	08019c78 	.word	0x08019c78
 8000878:	240009e8 	.word	0x240009e8
 800087c:	24000b68 	.word	0x24000b68
 8000880:	08019c90 	.word	0x08019c90
 8000884:	08019cb0 	.word	0x08019cb0
 8000888:	08019ccc 	.word	0x08019ccc
 800088c:	08019ce8 	.word	0x08019ce8
 8000890:	24000b00 	.word	0x24000b00
 8000894:	24000b34 	.word	0x24000b34
 8000898:	08019d10 	.word	0x08019d10
 800089c:	24000c18 	.word	0x24000c18
 80008a0:	08019d24 	.word	0x08019d24

080008a4 <APP_Task>:

void APP_Task(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
    /* Run managers */
    PumpMgr_Task(&s_app.mgr);
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <APP_Task+0x5c>)
 80008ac:	f001 ff1c 	bl	80026e8 <PumpMgr_Task>
    TrxFSM_Task(&s_app.trk1_fsm);
 80008b0:	4814      	ldr	r0, [pc, #80]	@ (8000904 <APP_Task+0x60>)
 80008b2:	f005 f95d 	bl	8005b70 <TrxFSM_Task>
    TrxFSM_Task(&s_app.trk2_fsm);
 80008b6:	4814      	ldr	r0, [pc, #80]	@ (8000908 <APP_Task+0x64>)
 80008b8:	f005 f95a 	bl	8005b70 <TrxFSM_Task>
    Settings_Task(&s_app.settings);
 80008bc:	4813      	ldr	r0, [pc, #76]	@ (800090c <APP_Task+0x68>)
 80008be:	f004 f93b 	bl	8004b38 <Settings_Task>

    /* Read keyboard */
    char key = KEYBOARD_GetKey();
 80008c2:	f001 f831 	bl	8001928 <KEYBOARD_GetKey>
 80008c6:	4603      	mov	r3, r0
 80008c8:	75fb      	strb	r3, [r7, #23]
    if (key != 0) {
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d00f      	beq.n	80008f0 <APP_Task+0x4c>
        /* Log key press */
        char msg[16];
        snprintf(msg, sizeof(msg), "KEY: %c", key);
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	1d38      	adds	r0, r7, #4
 80008d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000910 <APP_Task+0x6c>)
 80008d6:	2110      	movs	r1, #16
 80008d8:	f018 fcc4 	bl	8019264 <sniprintf>
        CDC_Log(msg);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 f908 	bl	8000af4 <CDC_Log>

        /* Pass to UI */
        UI_Task(&s_app.ui, key);
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4619      	mov	r1, r3
 80008e8:	480a      	ldr	r0, [pc, #40]	@ (8000914 <APP_Task+0x70>)
 80008ea:	f006 fa46 	bl	8006d7a <UI_Task>
    } else {
        /* Periodic UI update */
        UI_Task(&s_app.ui, 0);
    }
}
 80008ee:	e003      	b.n	80008f8 <APP_Task+0x54>
        UI_Task(&s_app.ui, 0);
 80008f0:	2100      	movs	r1, #0
 80008f2:	4808      	ldr	r0, [pc, #32]	@ (8000914 <APP_Task+0x70>)
 80008f4:	f006 fa41 	bl	8006d7a <UI_Task>
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	240009e8 	.word	0x240009e8
 8000904:	24000b00 	.word	0x24000b00
 8000908:	24000b34 	.word	0x24000b34
 800090c:	24000b68 	.word	0x24000b68
 8000910:	08019d3c 	.word	0x08019d3c
 8000914:	24000c18 	.word	0x24000c18

08000918 <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	429a      	cmp	r2, r3
 8000928:	d303      	bcc.n	8000932 <ring_used+0x1a>
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	e004      	b.n	800093c <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	1ad3      	subs	r3, r2, r3
 8000938:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000952:	6839      	ldr	r1, [r7, #0]
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ffdf 	bl	8000918 <ring_used>
 800095a:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000962:	4293      	cmp	r3, r2
 8000964:	d901      	bls.n	800096a <ring_free+0x22>
 8000966:	2300      	movs	r3, #0
 8000968:	e003      	b.n	8000972 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000970:	1a9b      	subs	r3, r3, r2
}
 8000972:	4618      	mov	r0, r3
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	@ 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 800098a:	69fb      	ldr	r3, [r7, #28]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d02a      	beq.n	80009e6 <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	331f      	adds	r3, #31
 8000994:	f023 031f 	bic.w	r3, r3, #31
 8000998:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <dcache_clean_txpkt+0x7c>)
 800099e:	61ba      	str	r2, [r7, #24]
 80009a0:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd20      	ble.n	80009ea <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	f003 021f 	and.w	r2, r3, #31
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	4413      	add	r3, r2
 80009b2:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009b8:	f3bf 8f4f 	dsb	sy
}
 80009bc:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009be:	4a0f      	ldr	r2, [pc, #60]	@ (80009fc <dcache_clean_txpkt+0x80>)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	3320      	adds	r3, #32
 80009ca:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	3b20      	subs	r3, #32
 80009d0:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dcf2      	bgt.n	80009be <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 80009d8:	f3bf 8f4f 	dsb	sy
}
 80009dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009de:	f3bf 8f6f 	isb	sy
}
 80009e2:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80009e4:	e001      	b.n	80009ea <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 80009e6:	bf00      	nop
 80009e8:	e000      	b.n	80009ec <dcache_clean_txpkt+0x70>
 80009ea:	bf00      	nop
#else
    (void)len;
#endif
}
 80009ec:	3724      	adds	r7, #36	@ 0x24
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	24001c60 	.word	0x24001c60
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a08:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <CDC_LOG_Init+0x34>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <CDC_LOG_Init+0x38>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <CDC_LOG_Init+0x3c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <CDC_LOG_Init+0x40>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <CDC_LOG_Init+0x44>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a26:	b662      	cpsie	i
}
 8000a28:	bf00      	nop
    __enable_irq();
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	24001c40 	.word	0x24001c40
 8000a38:	24001c44 	.word	0x24001c44
 8000a3c:	24001c48 	.word	0x24001c48
 8000a40:	24001c4c 	.word	0x24001c4c
 8000a44:	24001ca0 	.word	0x24001ca0

08000a48 <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d03f      	beq.n	8000ad6 <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fc4c 	bl	80002f4 <strlen>
 8000a5c:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d03a      	beq.n	8000ada <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <CDC_LOG_Push+0xa0>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000a74:	68b9      	ldr	r1, [r7, #8]
 8000a76:	6978      	ldr	r0, [r7, #20]
 8000a78:	f7ff ff66 	bl	8000948 <ring_free>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d907      	bls.n	8000a94 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	4a18      	ldr	r2, [pc, #96]	@ (8000aec <CDC_LOG_Push+0xa4>)
 8000a8c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a8e:	b662      	cpsie	i
}
 8000a90:	bf00      	nop
        __enable_irq();
        return;
 8000a92:	e023      	b.n	8000adc <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	e014      	b.n	8000ac4 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	7819      	ldrb	r1, [r3, #0]
 8000aa2:	4a13      	ldr	r2, [pc, #76]	@ (8000af0 <CDC_LOG_Push+0xa8>)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	701a      	strb	r2, [r3, #0]
        head++;
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ab8:	d301      	bcc.n	8000abe <CDC_LOG_Push+0x76>
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000abe:	693b      	ldr	r3, [r7, #16]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693a      	ldr	r2, [r7, #16]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d3e6      	bcc.n	8000a9a <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000acc:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <CDC_LOG_Push+0x9c>)
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ad2:	b662      	cpsie	i
}
 8000ad4:	e002      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000ad6:	bf00      	nop
 8000ad8:	e000      	b.n	8000adc <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000ada:	bf00      	nop
    __enable_irq();
}
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	24001c40 	.word	0x24001c40
 8000ae8:	24001c44 	.word	0x24001c44
 8000aec:	24001c4c 	.word	0x24001c4c
 8000af0:	24000c40 	.word	0x24000c40

08000af4 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d006      	beq.n	8000b10 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff ffa0 	bl	8000a48 <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b08:	4803      	ldr	r0, [pc, #12]	@ (8000b18 <CDC_Log+0x24>)
 8000b0a:	f7ff ff9d 	bl	8000a48 <CDC_LOG_Push>
 8000b0e:	e000      	b.n	8000b12 <CDC_Log+0x1e>
        return;
 8000b10:	bf00      	nop
}
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	08019d44 	.word	0x08019d44

08000b1c <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000b22:	4b2f      	ldr	r3, [pc, #188]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d152      	bne.n	8000bd2 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b2c:	b672      	cpsid	i
}
 8000b2e:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000b30:	4b2c      	ldr	r3, [pc, #176]	@ (8000be4 <CDC_LOG_Task+0xc8>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000b36:	4b2c      	ldr	r3, [pc, #176]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3c:	b662      	cpsie	i
}
 8000b3e:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f7ff fee8 	bl	8000918 <ring_used>
 8000b48:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d042      	beq.n	8000bd6 <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b40      	cmp	r3, #64	@ 0x40
 8000b54:	d802      	bhi.n	8000b5c <CDC_LOG_Task+0x40>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	e000      	b.n	8000b5e <CDC_LOG_Task+0x42>
 8000b5c:	2340      	movs	r3, #64	@ 0x40
 8000b5e:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	827b      	strh	r3, [r7, #18]
 8000b68:	e012      	b.n	8000b90 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000b6a:	8a7b      	ldrh	r3, [r7, #18]
 8000b6c:	491f      	ldr	r1, [pc, #124]	@ (8000bec <CDC_LOG_Task+0xd0>)
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	440a      	add	r2, r1
 8000b72:	7811      	ldrb	r1, [r2, #0]
 8000b74:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000b76:	54d1      	strb	r1, [r2, r3]
        t++;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b84:	d301      	bcc.n	8000b8a <CDC_LOG_Task+0x6e>
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b8a:	8a7b      	ldrh	r3, [r7, #18]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	827b      	strh	r3, [r7, #18]
 8000b90:	8a7a      	ldrh	r2, [r7, #18]
 8000b92:	887b      	ldrh	r3, [r7, #2]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3e8      	bcc.n	8000b6a <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000b98:	4a16      	ldr	r2, [pc, #88]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000ba0:	881b      	ldrh	r3, [r3, #0]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff feea 	bl	800097c <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <CDC_LOG_Task+0xd8>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4810      	ldr	r0, [pc, #64]	@ (8000bf0 <CDC_LOG_Task+0xd4>)
 8000bb0:	f017 fe50 	bl	8018854 <CDC_Transmit_FS>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000bb8:	787b      	ldrb	r3, [r7, #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d10c      	bne.n	8000bd8 <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbe:	b672      	cpsid	i
}
 8000bc0:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000bc2:	4a09      	ldr	r2, [pc, #36]	@ (8000be8 <CDC_LOG_Task+0xcc>)
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000bc8:	4b05      	ldr	r3, [pc, #20]	@ (8000be0 <CDC_LOG_Task+0xc4>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bce:	b662      	cpsie	i
}
 8000bd0:	e002      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000bd2:	bf00      	nop
 8000bd4:	e000      	b.n	8000bd8 <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000bd6:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	24001c48 	.word	0x24001c48
 8000be4:	24001c40 	.word	0x24001c40
 8000be8:	24001c44 	.word	0x24001c44
 8000bec:	24000c40 	.word	0x24000c40
 8000bf0:	24001c60 	.word	0x24001c60
 8000bf4:	24001ca0 	.word	0x24001ca0

08000bf8 <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <CDC_LOG_TxCpltCallback+0x14>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	24001c48 	.word	0x24001c48

08000c10 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d034      	beq.n	8000c88 <gkl_register_link+0x78>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d030      	beq.n	8000c88 <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e018      	b.n	8000c5e <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000c2c:	7bfb      	ldrb	r3, [r7, #15]
 8000c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d028      	beq.n	8000c8c <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d008      	beq.n	8000c58 <gkl_register_link+0x48>
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d01b      	beq.n	8000c90 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	73fb      	strb	r3, [r7, #15]
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	7bfa      	ldrb	r2, [r7, #15]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d3e1      	bcc.n	8000c2c <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000c68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d810      	bhi.n	8000c92 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000c70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	1c5a      	adds	r2, r3, #1
 8000c76:	b2d1      	uxtb	r1, r2
 8000c78:	4a09      	ldr	r2, [pc, #36]	@ (8000ca0 <gkl_register_link+0x90>)
 8000c7a:	7011      	strb	r1, [r2, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4a07      	ldr	r2, [pc, #28]	@ (8000c9c <gkl_register_link+0x8c>)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000c86:	e004      	b.n	8000c92 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000c88:	bf00      	nop
 8000c8a:	e002      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000c8c:	bf00      	nop
 8000c8e:	e000      	b.n	8000c92 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c90:	bf00      	nop
    }
}
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	24001ca4 	.word	0x24001ca4
 8000ca0:	24001cb4 	.word	0x24001cb4

08000ca4 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <gkl_find_by_huart+0x12>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e01e      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e015      	b.n	8000ce8 <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	4a10      	ldr	r2, [pc, #64]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d00c      	beq.n	8000ce2 <gkl_find_by_huart+0x3e>
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d104      	bne.n	8000ce2 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	4a09      	ldr	r2, [pc, #36]	@ (8000d00 <gkl_find_by_huart+0x5c>)
 8000cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce0:	e008      	b.n	8000cf4 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	73fb      	strb	r3, [r7, #15]
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <gkl_find_by_huart+0x60>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	7bfa      	ldrb	r2, [r7, #15]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d3e4      	bcc.n	8000cbc <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	24001ca4 	.word	0x24001ca4
 8000d04:	24001cb4 	.word	0x24001cb4

08000d08 <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000d20:	89fb      	ldrh	r3, [r7, #14]
 8000d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d26:	d301      	bcc.n	8000d2c <gkl_raw_rx_push+0x24>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	89fa      	ldrh	r2, [r7, #14]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d104      	bne.n	8000d44 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000d42:	e00d      	b.n	8000d60 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	78fa      	ldrb	r2, [r7, #3]
 8000d54:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	89fa      	ldrh	r2, [r7, #14]
 8000d5c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b08b      	sub	sp, #44	@ 0x2c
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d039      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d036      	beq.n	8000df0 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d90:	f023 031f 	bic.w	r3, r3, #31
 8000d94:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	331f      	adds	r3, #31
 8000d9a:	f023 031f 	bic.w	r3, r3, #31
 8000d9e:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	69b9      	ldr	r1, [r7, #24]
 8000da4:	69fa      	ldr	r2, [r7, #28]
 8000da6:	1a8a      	subs	r2, r1, r2
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	dd20      	ble.n	8000df4 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dc2:	f3bf 8f4f 	dsb	sy
}
 8000dc6:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <dcache_clean_by_addr+0x94>)
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3320      	adds	r3, #32
 8000dd4:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3b20      	subs	r3, #32
 8000dda:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dcf2      	bgt.n	8000dc8 <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000de2:	f3bf 8f4f 	dsb	sy
}
 8000de6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000de8:	f3bf 8f6f 	isb	sy
}
 8000dec:	bf00      	nop
}
 8000dee:	e001      	b.n	8000df4 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <dcache_clean_by_addr+0x8a>
 8000df4:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000df6:	372c      	adds	r7, #44	@ 0x2c
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d002      	beq.n	8000e1c <gkl_checksum_xor+0x18>
 8000e16:	78fb      	ldrb	r3, [r7, #3]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d801      	bhi.n	8000e20 <gkl_checksum_xor+0x1c>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	e015      	b.n	8000e4c <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e24:	2301      	movs	r3, #1
 8000e26:	73bb      	strb	r3, [r7, #14]
 8000e28:	e009      	b.n	8000e3e <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	4053      	eors	r3, r2
 8000e36:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000e38:	7bbb      	ldrb	r3, [r7, #14]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	73bb      	strb	r3, [r7, #14]
 8000e3e:	78fb      	ldrb	r3, [r7, #3]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	7bba      	ldrb	r2, [r7, #14]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d3ef      	bcc.n	8000e2a <gkl_checksum_xor+0x26>
    }
    return x;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	3b43      	subs	r3, #67	@ 0x43
 8000e66:	2b17      	cmp	r3, #23
 8000e68:	d844      	bhi.n	8000ef4 <gkl_resp_data_len_for_cmd+0x9c>
 8000e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e70 <gkl_resp_data_len_for_cmd+0x18>)
 8000e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e70:	08000ee9 	.word	0x08000ee9
 8000e74:	08000ef1 	.word	0x08000ef1
 8000e78:	08000ef5 	.word	0x08000ef5
 8000e7c:	08000ef5 	.word	0x08000ef5
 8000e80:	08000ef5 	.word	0x08000ef5
 8000e84:	08000ef5 	.word	0x08000ef5
 8000e88:	08000ef5 	.word	0x08000ef5
 8000e8c:	08000ef5 	.word	0x08000ef5
 8000e90:	08000ef5 	.word	0x08000ef5
 8000e94:	08000edd 	.word	0x08000edd
 8000e98:	08000ef5 	.word	0x08000ef5
 8000e9c:	08000ed9 	.word	0x08000ed9
 8000ea0:	08000ef5 	.word	0x08000ef5
 8000ea4:	08000ef5 	.word	0x08000ef5
 8000ea8:	08000ef5 	.word	0x08000ef5
 8000eac:	08000ee1 	.word	0x08000ee1
 8000eb0:	08000ed1 	.word	0x08000ed1
 8000eb4:	08000ee5 	.word	0x08000ee5
 8000eb8:	08000ef5 	.word	0x08000ef5
 8000ebc:	08000ed5 	.word	0x08000ed5
 8000ec0:	08000ef5 	.word	0x08000ef5
 8000ec4:	08000ef5 	.word	0x08000ef5
 8000ec8:	08000ef5 	.word	0x08000ef5
 8000ecc:	08000eed 	.word	0x08000eed
         *    2   ( ),  ""  
         *  (S/P/W/U/[)   CRC-    
         *   (CRC   ).
         *  (  ): S10S / S31P / S41W / S61U / S90[
         */
        case 'S': return 2u;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e010      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>

        /*
         * V-: V1;000500;1122 (13    'V')
         * CRC      .
         */
        case 'V': return 13u;
 8000ed4:	230d      	movs	r3, #13
 8000ed6:	e00e      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>
        case 'N': return 0u;  /* "NO" (N + CRC='O') */
 8000ed8:	2300      	movs	r3, #0
 8000eda:	e00c      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>

        /*
         * L/R- ( /):  L1q6;000009 / R1q6;000121
         *   'L'/'R'  10  .
         */
        case 'L': return 10u;
 8000edc:	230a      	movs	r3, #10
 8000ede:	e00a      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>
        case 'R': return 10u;
 8000ee0:	230a      	movs	r3, #10
 8000ee2:	e008      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>

        /*   :  T1q8;005500;000500;1122 (22  ) */
        case 'T': return 22u;
 8000ee4:	2316      	movs	r3, #22
 8000ee6:	e006      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>

        /* : C1;000396003 (11  ) */
        case 'C': return 11u;
 8000ee8:	230b      	movs	r3, #11
 8000eea:	e004      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>

        case 'Z': return 6u;
 8000eec:	2306      	movs	r3, #6
 8000eee:	e002      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>
        case 'D': return 2u;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	e000      	b.n	8000ef6 <gkl_resp_data_len_for_cmd+0x9e>
        default:  return 0xFFu; /* unknown/variable */
 8000ef4:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d013      	beq.n	8000f3a <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	333d      	adds	r3, #61	@ 0x3d
 8000f2e:	221b      	movs	r2, #27
 8000f30:	2100      	movs	r1, #0
 8000f32:	4618      	mov	r0, r3
 8000f34:	f018 f9ee 	bl	8019314 <memset>
 8000f38:	e000      	b.n	8000f3c <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000f3a:	bf00      	nop
}
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b082      	sub	sp, #8
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d015      	beq.n	8000f80 <gkl_fail+0x3e>
    link->last_error = err;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	78fa      	ldrb	r2, [r7, #3]
 8000f58:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	799b      	ldrb	r3, [r3, #6]
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	2bff      	cmp	r3, #255	@ 0xff
 8000f62:	d006      	beq.n	8000f72 <gkl_fail+0x30>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	799b      	ldrb	r3, [r3, #6]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2204      	movs	r2, #4
 8000f76:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff ffc3 	bl	8000f04 <gkl_rx_reset>
 8000f7e:	e000      	b.n	8000f82 <gkl_fail+0x40>
    if (link == NULL) return;
 8000f80:	bf00      	nop
}
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d006      	beq.n	8000fa4 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	719a      	strb	r2, [r3, #6]
 8000fa2:	e000      	b.n	8000fa6 <gkl_success+0x1e>
    if (link == NULL) return;
 8000fa4:	bf00      	nop
}
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	f000 80a8 	beq.w	8001110 <gkl_try_finalize_frame_if_complete+0x160>
    /*
     * If expected length is unknown, try to infer it once we have the CMD byte.
     * This is critical for commands that don't have an immediate response
     * (fire-and-forget), or when the application chooses not to validate CMD.
     */
    if (link->rx_expected_len == 0u)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d122      	bne.n	8001010 <gkl_try_finalize_frame_if_complete+0x60>
    {
        if (link->rx_len < 4u) return; /* Need STX,CTRL,SLAVE,CMD */
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b03      	cmp	r3, #3
 8000fd4:	f240 809e 	bls.w	8001114 <gkl_try_finalize_frame_if_complete+0x164>
        if (link->rx_buf[0] != GKL_STX)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d004      	beq.n	8000fec <gkl_try_finalize_frame_if_complete+0x3c>
        {
            gkl_fail(link, GKL_ERR_FORMAT);
 8000fe2:	2105      	movs	r1, #5
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ffac 	bl	8000f42 <gkl_fail>
            return;
 8000fea:	e098      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
        }
        uint8_t resp_data_len = gkl_resp_data_len_for_cmd((char)link->rx_buf[3]);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff30 	bl	8000e58 <gkl_resp_data_len_for_cmd>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	73fb      	strb	r3, [r7, #15]
        if (resp_data_len == 0xFFu)
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2bff      	cmp	r3, #255	@ 0xff
 8001000:	f000 808a 	beq.w	8001118 <gkl_try_finalize_frame_if_complete+0x168>
        {
            /* Unknown CMD length -> wait for more bytes (or timeout) */
            return;
        }
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	3305      	adds	r3, #5
 8001008:	b2da      	uxtb	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    if (link->rx_len < link->rx_expected_len) return;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001016:	b2da      	uxtb	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800101e:	429a      	cmp	r2, r3
 8001020:	d37c      	bcc.n	800111c <gkl_try_finalize_frame_if_complete+0x16c>

    uint8_t len = link->rx_expected_len;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001028:	73bb      	strb	r3, [r7, #14]

    if (link->rx_buf[0] != GKL_STX)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001030:	2b02      	cmp	r3, #2
 8001032:	d004      	beq.n	800103e <gkl_try_finalize_frame_if_complete+0x8e>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001034:	2105      	movs	r1, #5
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ff83 	bl	8000f42 <gkl_fail>
        return;
 800103c:	e06f      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	333d      	adds	r3, #61	@ 0x3d
 8001042:	7bba      	ldrb	r2, [r7, #14]
 8001044:	4611      	mov	r1, r2
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fedc 	bl	8000e04 <gkl_checksum_xor>
 800104c:	4603      	mov	r3, r0
 800104e:	737b      	strb	r3, [r7, #13]
    uint8_t recv = link->rx_buf[len - 1u];
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	3b01      	subs	r3, #1
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	4413      	add	r3, r2
 8001058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800105c:	733b      	strb	r3, [r7, #12]
    if (calc != recv)
 800105e:	7b7a      	ldrb	r2, [r7, #13]
 8001060:	7b3b      	ldrb	r3, [r7, #12]
 8001062:	429a      	cmp	r2, r3
 8001064:	d004      	beq.n	8001070 <gkl_try_finalize_frame_if_complete+0xc0>
    {
        gkl_fail(link, GKL_ERR_CRC);
 8001066:	2104      	movs	r1, #4
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff6a 	bl	8000f42 <gkl_fail>
        return;
 800106e:	e056      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00d      	beq.n	8001098 <gkl_try_finalize_frame_if_complete+0xe8>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001088:	b2db      	uxtb	r3, r3
 800108a:	429a      	cmp	r2, r3
 800108c:	d004      	beq.n	8001098 <gkl_try_finalize_frame_if_complete+0xe8>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800108e:	2105      	movs	r1, #5
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff56 	bl	8000f42 <gkl_fail>
        return;
 8001096:	e042      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7b3a      	ldrb	r2, [r7, #12]
 80010c0:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	3b05      	subs	r3, #5
 80010c8:	72fb      	strb	r3, [r7, #11]
    link->last_resp.data_len = data_len;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	7afa      	ldrb	r2, [r7, #11]
 80010ce:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 80010d2:	7afb      	ldrb	r3, [r7, #11]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d008      	beq.n	80010ea <gkl_try_finalize_frame_if_complete+0x13a>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3341      	adds	r3, #65	@ 0x41
 80010e2:	7afa      	ldrb	r2, [r7, #11]
 80010e4:	4619      	mov	r1, r3
 80010e6:	f018 f95d 	bl	80193a4 <memcpy>
    }

    link->resp_ready = 1u;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2201      	movs	r2, #1
 80010ee:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2203      	movs	r2, #3
 80010f6:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff40 	bl	8000f88 <gkl_success>
    gkl_rx_reset(link);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff fefb 	bl	8000f04 <gkl_rx_reset>
 800110e:	e006      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
    if (link == NULL) return;
 8001110:	bf00      	nop
 8001112:	e004      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
        if (link->rx_len < 4u) return; /* Need STX,CTRL,SLAVE,CMD */
 8001114:	bf00      	nop
 8001116:	e002      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
            return;
 8001118:	bf00      	nop
 800111a:	e000      	b.n	800111e <gkl_try_finalize_frame_if_complete+0x16e>
    if (link->rx_len < link->rx_expected_len) return;
 800111c:	bf00      	nop
}
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d04e      	beq.n	80011d2 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001134:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001138:	2100      	movs	r1, #0
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f018 f8ea 	bl	8019314 <memset>
    link->huart = huart;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2200      	movs	r2, #0
 800116c:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff fea9 	bl	8000f04 <gkl_rx_reset>

    gkl_register_link(link);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fd2c 	bl	8000c10 <gkl_register_link>

    if (link->huart != NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d009      	beq.n	80011d4 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	333c      	adds	r3, #60	@ 0x3c
 80011c8:	2201      	movs	r2, #1
 80011ca:	4619      	mov	r1, r3
 80011cc:	f011 fa78 	bl	80126c0 <HAL_UART_Receive_IT>
 80011d0:	e000      	b.n	80011d4 <GKL_Init+0xb0>
    if (link == NULL) return;
 80011d2:	bf00      	nop
    }
}
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 80011da:	b590      	push	{r4, r7, lr}
 80011dc:	b085      	sub	sp, #20
 80011de:	af00      	add	r7, sp, #0
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
 80011e6:	460b      	mov	r3, r1
 80011e8:	71bb      	strb	r3, [r7, #6]
 80011ea:	4613      	mov	r3, r2
 80011ec:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 80011ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <GKL_BuildFrame+0x20>
 80011f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <GKL_BuildFrame+0x24>
 80011fa:	2302      	movs	r3, #2
 80011fc:	e055      	b.n	80012aa <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80011fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001202:	2b16      	cmp	r3, #22
 8001204:	d901      	bls.n	800120a <GKL_BuildFrame+0x30>
 8001206:	2302      	movs	r3, #2
 8001208:	e04f      	b.n	80012aa <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800120a:	2300      	movs	r3, #0
 800120c:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	1c5a      	adds	r2, r3, #1
 8001212:	73fa      	strb	r2, [r7, #15]
 8001214:	461a      	mov	r2, r3
 8001216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001218:	4413      	add	r3, r2
 800121a:	2202      	movs	r2, #2
 800121c:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	1c5a      	adds	r2, r3, #1
 8001222:	73fa      	strb	r2, [r7, #15]
 8001224:	461a      	mov	r2, r3
 8001226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001228:	4413      	add	r3, r2
 800122a:	79fa      	ldrb	r2, [r7, #7]
 800122c:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	73fa      	strb	r2, [r7, #15]
 8001234:	461a      	mov	r2, r3
 8001236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001238:	4413      	add	r3, r2
 800123a:	79ba      	ldrb	r2, [r7, #6]
 800123c:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	1c5a      	adds	r2, r3, #1
 8001242:	73fa      	strb	r2, [r7, #15]
 8001244:	461a      	mov	r2, r3
 8001246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001248:	4413      	add	r3, r2
 800124a:	797a      	ldrb	r2, [r7, #5]
 800124c:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 800124e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d012      	beq.n	800127c <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d101      	bne.n	8001260 <GKL_BuildFrame+0x86>
 800125c:	2302      	movs	r3, #2
 800125e:	e024      	b.n	80012aa <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001264:	4413      	add	r3, r2
 8001266:	f897 2020 	ldrb.w	r2, [r7, #32]
 800126a:	6839      	ldr	r1, [r7, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f018 f899 	bl	80193a4 <memcpy>
        idx = (uint8_t)(idx + data_len);
 8001272:	7bfa      	ldrb	r2, [r7, #15]
 8001274:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001278:	4413      	add	r3, r2
 800127a:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	73fa      	strb	r2, [r7, #15]
 8001282:	461a      	mov	r2, r3
 8001284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001286:	4413      	add	r3, r2
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	3b01      	subs	r3, #1
 8001290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001292:	18d4      	adds	r4, r2, r3
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	4619      	mov	r1, r3
 8001298:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800129a:	f7ff fdb3 	bl	8000e04 <gkl_checksum_xor>
 800129e:	4603      	mov	r3, r0
 80012a0:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 80012a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012a4:	7bfa      	ldrb	r2, [r7, #15]
 80012a6:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd90      	pop	{r4, r7, pc}

080012b2 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 80012b2:	b590      	push	{r4, r7, lr}
 80012b4:	b089      	sub	sp, #36	@ 0x24
 80012b6:	af04      	add	r7, sp, #16
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	4608      	mov	r0, r1
 80012bc:	4611      	mov	r1, r2
 80012be:	461a      	mov	r2, r3
 80012c0:	4603      	mov	r3, r0
 80012c2:	70fb      	strb	r3, [r7, #3]
 80012c4:	460b      	mov	r3, r1
 80012c6:	70bb      	strb	r3, [r7, #2]
 80012c8:	4613      	mov	r3, r2
 80012ca:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <GKL_Send+0x28>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <GKL_Send+0x2c>
 80012da:	2302      	movs	r3, #2
 80012dc:	e094      	b.n	8001408 <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 80012de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012e2:	2b16      	cmp	r3, #22
 80012e4:	d901      	bls.n	80012ea <GKL_Send+0x38>
 80012e6:	2302      	movs	r3, #2
 80012e8:	e08e      	b.n	8001408 <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	791b      	ldrb	r3, [r3, #4]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d00b      	beq.n	800130c <GKL_Send+0x5a>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	791b      	ldrb	r3, [r3, #4]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d006      	beq.n	800130c <GKL_Send+0x5a>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	791b      	ldrb	r3, [r3, #4]
 8001302:	b2db      	uxtb	r3, r3
 8001304:	2b04      	cmp	r3, #4
 8001306:	d001      	beq.n	800130c <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 8001308:	2301      	movs	r3, #1
 800130a:	e07d      	b.n	8001408 <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3365      	adds	r3, #101	@ 0x65
 8001318:	221b      	movs	r2, #27
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f017 fff9 	bl	8019314 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff fdee 	bl	8000f04 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001346:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 800134a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fd82 	bl	8000e58 <gkl_resp_data_len_for_cmd>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	2bff      	cmp	r3, #255	@ 0xff
 800135c:	d006      	beq.n	800136c <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	3305      	adds	r3, #5
 8001362:	b2da      	uxtb	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800136a:	e003      	b.n	8001374 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 8001374:	2300      	movs	r3, #0
 8001376:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3320      	adds	r3, #32
 800137c:	787c      	ldrb	r4, [r7, #1]
 800137e:	78b9      	ldrb	r1, [r7, #2]
 8001380:	78f8      	ldrb	r0, [r7, #3]
 8001382:	f107 020d 	add.w	r2, r7, #13
 8001386:	9202      	str	r2, [sp, #8]
 8001388:	9301      	str	r3, [sp, #4]
 800138a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	6a3b      	ldr	r3, [r7, #32]
 8001392:	4622      	mov	r2, r4
 8001394:	f7ff ff21 	bl	80011da <GKL_BuildFrame>
 8001398:	4603      	mov	r3, r0
 800139a:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 800139c:	7bbb      	ldrb	r3, [r7, #14]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <GKL_Send+0xf4>
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	e030      	b.n	8001408 <GKL_Send+0x156>
    link->tx_len = out_len;
 80013a6:	7b7a      	ldrb	r2, [r7, #13]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f103 0220 	add.w	r2, r3, #32
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80013ba:	4619      	mov	r1, r3
 80013bc:	4610      	mov	r0, r2
 80013be:	f7ff fcd5 	bl	8000d6c <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f103 0120 	add.w	r1, r3, #32
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80013d2:	461a      	mov	r2, r3
 80013d4:	f011 f9c0 	bl	8012758 <HAL_UART_Transmit_DMA>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d010      	beq.n	8001400 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2206      	movs	r2, #6
 80013e2:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	799b      	ldrb	r3, [r3, #6]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2bff      	cmp	r3, #255	@ 0xff
 80013ec:	d006      	beq.n	80013fc <GKL_Send+0x14a>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	799b      	ldrb	r3, [r3, #6]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	3301      	adds	r3, #1
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 80013fc:	2306      	movs	r3, #6
 80013fe:	e003      	b.n	8001408 <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2201      	movs	r2, #1
 8001404:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	bd90      	pop	{r4, r7, pc}

08001410 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <GKL_HasResponse+0x12>
 800141e:	2300      	movs	r3, #0
 8001420:	e008      	b.n	8001434 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	bf14      	ite	ne
 800142e:	2301      	movne	r3, #1
 8001430:	2300      	moveq	r3, #0
 8001432:	b2db      	uxtb	r3, r3
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 8001440:	b4b0      	push	{r4, r5, r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <GKL_GetResponse+0x16>
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <GKL_GetResponse+0x1a>
 8001456:	2300      	movs	r3, #0
 8001458:	e026      	b.n	80014a8 <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <GKL_GetResponse+0x2a>
 8001466:	2300      	movs	r3, #0
 8001468:	e01e      	b.n	80014a8 <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 800146a:	b672      	cpsid	i
}
 800146c:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3365      	adds	r3, #101	@ 0x65
 8001474:	6818      	ldr	r0, [r3, #0]
 8001476:	6859      	ldr	r1, [r3, #4]
 8001478:	689d      	ldr	r5, [r3, #8]
 800147a:	68dc      	ldr	r4, [r3, #12]
 800147c:	6010      	str	r0, [r2, #0]
 800147e:	6051      	str	r1, [r2, #4]
 8001480:	6095      	str	r5, [r2, #8]
 8001482:	60d4      	str	r4, [r2, #12]
 8001484:	6918      	ldr	r0, [r3, #16]
 8001486:	6959      	ldr	r1, [r3, #20]
 8001488:	6110      	str	r0, [r2, #16]
 800148a:	6151      	str	r1, [r2, #20]
 800148c:	8b19      	ldrh	r1, [r3, #24]
 800148e:	7e9b      	ldrb	r3, [r3, #26]
 8001490:	8311      	strh	r1, [r2, #24]
 8001492:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80014a2:	b662      	cpsie	i
}
 80014a4:	bf00      	nop
    __enable_irq();

    return true;
 80014a6:	2301      	movs	r3, #1
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bcb0      	pop	{r4, r5, r7}
 80014b0:	4770      	bx	lr

080014b2 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 80014b2:	b490      	push	{r4, r7}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
 80014ba:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 80014bc:	2300      	movs	r3, #0
 80014be:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 80014c0:	2302      	movs	r3, #2
 80014c2:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 80014c4:	2304      	movs	r3, #4
 80014c6:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 80014c8:	2300      	movs	r3, #0
 80014ca:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 80014cc:	2300      	movs	r3, #0
 80014ce:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 80014d0:	2300      	movs	r3, #0
 80014d2:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 80014d4:	2300      	movs	r3, #0
 80014d6:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d107      	bne.n	80014f2 <GKL_GetStats+0x40>
    {
        return st;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	461c      	mov	r4, r3
 80014e6:	f107 0308 	add.w	r3, r7, #8
 80014ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014f0:	e027      	b.n	8001542 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	799b      	ldrb	r3, [r3, #6]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	795b      	ldrb	r3, [r3, #5]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	791b      	ldrb	r3, [r3, #4]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001510:	b2db      	uxtb	r3, r3
 8001512:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800151a:	b2db      	uxtb	r3, r3
 800151c:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001524:	b2db      	uxtb	r3, r3
 8001526:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152c:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	617b      	str	r3, [r7, #20]
    return st;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	461c      	mov	r4, r3
 8001538:	f107 0308 	add.w	r3, r7, #8
 800153c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800153e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bc90      	pop	{r4, r7}
 800154a:	4770      	bx	lr

0800154c <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d02f      	beq.n	80015ba <GKL_Task+0x6e>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d02b      	beq.n	80015ba <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 8001562:	f005 fd5d 	bl	8007020 <HAL_GetTick>
 8001566:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b00      	cmp	r3, #0
 8001572:	d009      	beq.n	8001588 <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b0a      	cmp	r3, #10
 8001580:	d902      	bls.n	8001588 <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff fcbe 	bl	8000f04 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	791b      	ldrb	r3, [r3, #4]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d10a      	bne.n	80015a8 <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b64      	cmp	r3, #100	@ 0x64
 800159e:	d903      	bls.n	80015a8 <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 80015a0:	2103      	movs	r1, #3
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fccd 	bl	8000f42 <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	791b      	ldrb	r3, [r3, #4]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d104      	bne.n	80015bc <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	711a      	strb	r2, [r3, #4]
 80015b8:	e000      	b.n	80015bc <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 80015ba:	bf00      	nop
    }
}
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff fb6a 	bl	8000ca4 <gkl_find_by_huart>
 80015d0:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d013      	beq.n	8001600 <GKL_Global_UART_TxCpltCallback+0x3e>

    link->tx_done_ms = HAL_GetTick();
 80015d8:	f005 fd22 	bl	8007020 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If no response is expected for this command, go back to IDLE immediately. */
    if (link->expected_resp_cmd == 0)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d103      	bne.n	80015f8 <GKL_Global_UART_TxCpltCallback+0x36>
    {
        link->state = GKL_STATE_IDLE;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2200      	movs	r2, #0
 80015f4:	711a      	strb	r2, [r3, #4]
 80015f6:	e004      	b.n	8001602 <GKL_Global_UART_TxCpltCallback+0x40>
    }
    else
    {
        link->state = GKL_STATE_WAIT_RESP;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2202      	movs	r2, #2
 80015fc:	711a      	strb	r2, [r3, #4]
 80015fe:	e000      	b.n	8001602 <GKL_Global_UART_TxCpltCallback+0x40>
    if (link == NULL) return;
 8001600:	bf00      	nop
    }
}
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff fb47 	bl	8000ca4 <gkl_find_by_huart>
 8001616:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d04d      	beq.n	80016ba <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800161e:	f005 fcff 	bl	8007020 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800162a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	4619      	mov	r1, r3
 8001630:	6978      	ldr	r0, [r7, #20]
 8001632:	f7ff fb69 	bl	8000d08 <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2201      	movs	r2, #1
 8001642:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001652:	1c5a      	adds	r2, r3, #1
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d102      	bne.n	800166a <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d11d      	bne.n	80016a6 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b1a      	cmp	r3, #26
 8001674:	d812      	bhi.n	800169c <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800167c:	b2db      	uxtb	r3, r3
 800167e:	1c5a      	adds	r2, r3, #1
 8001680:	b2d1      	uxtb	r1, r2
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 8001688:	461a      	mov	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	4413      	add	r3, r2
 800168e:	7bfa      	ldrb	r2, [r7, #15]
 8001690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 8001694:	6978      	ldr	r0, [r7, #20]
 8001696:	f7ff fc8b 	bl	8000fb0 <gkl_try_finalize_frame_if_complete>
 800169a:	e005      	b.n	80016a8 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 800169c:	2105      	movs	r1, #5
 800169e:	6978      	ldr	r0, [r7, #20]
 80016a0:	f7ff fc4f 	bl	8000f42 <gkl_fail>
        goto rearm;
 80016a4:	e000      	b.n	80016a8 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80016a6:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	333c      	adds	r3, #60	@ 0x3c
 80016b0:	2201      	movs	r2, #1
 80016b2:	4619      	mov	r1, r3
 80016b4:	f011 f804 	bl	80126c0 <HAL_UART_Receive_IT>
 80016b8:	e000      	b.n	80016bc <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 80016ba:	bf00      	nop
}
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff faea 	bl	8000ca4 <gkl_find_by_huart>
 80016d0:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d04b      	beq.n	8001770 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	f003 0320 	and.w	r3, r3, #32
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d008      	beq.n	800170c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001700:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001702:	7afb      	ldrb	r3, [r7, #11]
 8001704:	4619      	mov	r1, r3
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	f7ff fafe 	bl	8000d08 <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2208      	movs	r2, #8
 8001712:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2202      	movs	r2, #2
 800171a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2204      	movs	r2, #4
 8001722:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2201      	movs	r2, #1
 800172a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2206      	movs	r2, #6
 8001738:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	799b      	ldrb	r3, [r3, #6]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d006      	beq.n	8001752 <GKL_Global_UART_ErrorCallback+0x90>
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	799b      	ldrb	r3, [r3, #6]
 8001748:	b2db      	uxtb	r3, r3
 800174a:	3301      	adds	r3, #1
 800174c:	b2da      	uxtb	r2, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f7ff fbd6 	bl	8000f04 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f011 f87d 	bl	8012858 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	333c      	adds	r3, #60	@ 0x3c
 8001766:	2201      	movs	r2, #1
 8001768:	4619      	mov	r1, r3
 800176a:	f010 ffa9 	bl	80126c0 <HAL_UART_Receive_IT>
 800176e:	e000      	b.n	8001772 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 8001770:	bf00      	nop
}
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d002      	beq.n	800178e <GKL_GetAndClearUartError+0x16>
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <GKL_GetAndClearUartError+0x1a>
 800178e:	2300      	movs	r3, #0
 8001790:	e011      	b.n	80017b6 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <GKL_GetAndClearUartError+0x2a>
 800179e:	2300      	movs	r3, #0
 80017a0:	e009      	b.n	80017b6 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 80017b4:	2301      	movs	r3, #1
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80017ca:	2300      	movs	r3, #0
 80017cc:	71fb      	strb	r3, [r7, #7]
 80017ce:	e00e      	b.n	80017ee <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001800 <KEYBOARD_Init+0x3c>)
 80017d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <KEYBOARD_Init+0x40>)
 80017dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4619      	mov	r1, r3
 80017e4:	f008 fdfe 	bl	800a3e4 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	3301      	adds	r3, #1
 80017ec:	71fb      	strb	r3, [r7, #7]
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	2b04      	cmp	r3, #4
 80017f2:	d9ed      	bls.n	80017d0 <KEYBOARD_Init+0xc>
    }
}
 80017f4:	bf00      	nop
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	24000000 	.word	0x24000000
 8001804:	24000014 	.word	0x24000014

08001808 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001812:	2300      	movs	r3, #0
 8001814:	71bb      	strb	r3, [r7, #6]
 8001816:	e03e      	b.n	8001896 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	4a3a      	ldr	r2, [pc, #232]	@ (8001904 <KEYBOARD_Scan_Process+0xfc>)
 800181c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001820:	79bb      	ldrb	r3, [r7, #6]
 8001822:	4a39      	ldr	r2, [pc, #228]	@ (8001908 <KEYBOARD_Scan_Process+0x100>)
 8001824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001828:	2200      	movs	r2, #0
 800182a:	4619      	mov	r1, r3
 800182c:	f008 fdda 	bl	800a3e4 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001830:	2300      	movs	r3, #0
 8001832:	717b      	strb	r3, [r7, #5]
 8001834:	e01a      	b.n	800186c <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 8001836:	797b      	ldrb	r3, [r7, #5]
 8001838:	4a34      	ldr	r2, [pc, #208]	@ (800190c <KEYBOARD_Scan_Process+0x104>)
 800183a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800183e:	797b      	ldrb	r3, [r7, #5]
 8001840:	4933      	ldr	r1, [pc, #204]	@ (8001910 <KEYBOARD_Scan_Process+0x108>)
 8001842:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001846:	4619      	mov	r1, r3
 8001848:	4610      	mov	r0, r2
 800184a:	f008 fdb3 	bl	800a3b4 <HAL_GPIO_ReadPin>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d108      	bne.n	8001866 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 8001854:	79ba      	ldrb	r2, [r7, #6]
 8001856:	797b      	ldrb	r3, [r7, #5]
 8001858:	492e      	ldr	r1, [pc, #184]	@ (8001914 <KEYBOARD_Scan_Process+0x10c>)
 800185a:	0092      	lsls	r2, r2, #2
 800185c:	440a      	add	r2, r1
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	71fb      	strb	r3, [r7, #7]
                break;
 8001864:	e005      	b.n	8001872 <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001866:	797b      	ldrb	r3, [r7, #5]
 8001868:	3301      	adds	r3, #1
 800186a:	717b      	strb	r3, [r7, #5]
 800186c:	797b      	ldrb	r3, [r7, #5]
 800186e:	2b03      	cmp	r3, #3
 8001870:	d9e1      	bls.n	8001836 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 8001872:	79bb      	ldrb	r3, [r7, #6]
 8001874:	4a23      	ldr	r2, [pc, #140]	@ (8001904 <KEYBOARD_Scan_Process+0xfc>)
 8001876:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	4a22      	ldr	r2, [pc, #136]	@ (8001908 <KEYBOARD_Scan_Process+0x100>)
 800187e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001882:	2201      	movs	r2, #1
 8001884:	4619      	mov	r1, r3
 8001886:	f008 fdad 	bl	800a3e4 <HAL_GPIO_WritePin>
        if (current_detected) break;
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d106      	bne.n	800189e <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001890:	79bb      	ldrb	r3, [r7, #6]
 8001892:	3301      	adds	r3, #1
 8001894:	71bb      	strb	r3, [r7, #6]
 8001896:	79bb      	ldrb	r3, [r7, #6]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d9bd      	bls.n	8001818 <KEYBOARD_Scan_Process+0x10>
 800189c:	e000      	b.n	80018a0 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 800189e:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01d      	beq.n	80018e2 <KEYBOARD_Scan_Process+0xda>
 80018a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <KEYBOARD_Scan_Process+0x110>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	79fa      	ldrb	r2, [r7, #7]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d118      	bne.n	80018e2 <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 80018b0:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <KEYBOARD_Scan_Process+0x114>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	3301      	adds	r3, #1
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <KEYBOARD_Scan_Process+0x114>)
 80018ba:	701a      	strb	r2, [r3, #0]
 80018bc:	4b17      	ldr	r3, [pc, #92]	@ (800191c <KEYBOARD_Scan_Process+0x114>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d91b      	bls.n	80018fc <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 80018c4:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <KEYBOARD_Scan_Process+0x118>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d105      	bne.n	80018da <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 80018ce:	4a15      	ldr	r2, [pc, #84]	@ (8001924 <KEYBOARD_Scan_Process+0x11c>)
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 80018d4:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <KEYBOARD_Scan_Process+0x118>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 80018da:	4b10      	ldr	r3, [pc, #64]	@ (800191c <KEYBOARD_Scan_Process+0x114>)
 80018dc:	2203      	movs	r2, #3
 80018de:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 80018e0:	e00c      	b.n	80018fc <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	@ (800191c <KEYBOARD_Scan_Process+0x114>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 80018e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001918 <KEYBOARD_Scan_Process+0x110>)
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <KEYBOARD_Scan_Process+0xf4>
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <KEYBOARD_Scan_Process+0x118>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
    }
}
 80018fa:	e7ff      	b.n	80018fc <KEYBOARD_Scan_Process+0xf4>
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	24000000 	.word	0x24000000
 8001908:	24000014 	.word	0x24000014
 800190c:	24000020 	.word	0x24000020
 8001910:	24000030 	.word	0x24000030
 8001914:	0801a088 	.word	0x0801a088
 8001918:	24001cb7 	.word	0x24001cb7
 800191c:	24001cb8 	.word	0x24001cb8
 8001920:	24001cb6 	.word	0x24001cb6
 8001924:	24001cb5 	.word	0x24001cb5

08001928 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 800192e:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <KEYBOARD_GetKey+0x38>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00c      	beq.n	8001952 <KEYBOARD_GetKey+0x2a>
 8001938:	4b0a      	ldr	r3, [pc, #40]	@ (8001964 <KEYBOARD_GetKey+0x3c>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d007      	beq.n	8001952 <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 8001942:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <KEYBOARD_GetKey+0x3c>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001948:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <KEYBOARD_GetKey+0x3c>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
        return temp;
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	e000      	b.n	8001954 <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	24001cb6 	.word	0x24001cb6
 8001964:	24001cb5 	.word	0x24001cb5

08001968 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief     
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a04      	ldr	r2, [pc, #16]	@ (8001988 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d101      	bne.n	800197e <HAL_TIM_PeriodElapsedCallback+0x16>
		KEYBOARD_Scan_Process();
 800197a:	f7ff ff45 	bl	8001808 <KEYBOARD_Scan_Process>
	}
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40000400 	.word	0x40000400

0800198c <System_Log>:

/**
 * @brief    USB CDC ( ,      CPU)
 */
void System_Log(const char *message) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	CDC_LOG_Push(message);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff f857 	bl	8000a48 <CDC_LOG_Push>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_UART_TxCpltCallback>:

/**
 * @brief UART TX complete callback
 * @note  USART2/USART3      (GKL     ).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_TxCpltCallback(huart);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff fe09 	bl	80015c2 <GKL_Global_UART_TxCpltCallback>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX complete callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_RxCpltCallback(huart);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff fe21 	bl	8001608 <GKL_Global_UART_RxCpltCallback>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_UART_ErrorCallback>:

/**
 * @brief UART error callback
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_ErrorCallback(huart);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7ff fe73 	bl	80016c2 <GKL_Global_UART_ErrorCallback>
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
	/*  MPU     */
	MPU_Config();
 80019ea:	f000 fbb3 	bl	8002154 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019ee:	4b61      	ldr	r3, [pc, #388]	@ (8001b74 <main+0x190>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d11b      	bne.n	8001a32 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 80019fa:	f3bf 8f4f 	dsb	sy
}
 80019fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a00:	f3bf 8f6f 	isb	sy
}
 8001a04:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001a06:	4b5b      	ldr	r3, [pc, #364]	@ (8001b74 <main+0x190>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001a0e:	f3bf 8f4f 	dsb	sy
}
 8001a12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a14:	f3bf 8f6f 	isb	sy
}
 8001a18:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001a1a:	4b56      	ldr	r3, [pc, #344]	@ (8001b74 <main+0x190>)
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	4a55      	ldr	r2, [pc, #340]	@ (8001b74 <main+0x190>)
 8001a20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a24:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a26:	f3bf 8f4f 	dsb	sy
}
 8001a2a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a2c:	f3bf 8f6f 	isb	sy
}
 8001a30:	e000      	b.n	8001a34 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001a32:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001a34:	4b4f      	ldr	r3, [pc, #316]	@ (8001b74 <main+0x190>)
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d138      	bne.n	8001ab2 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001a40:	4b4c      	ldr	r3, [pc, #304]	@ (8001b74 <main+0x190>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001a48:	f3bf 8f4f 	dsb	sy
}
 8001a4c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001a4e:	4b49      	ldr	r3, [pc, #292]	@ (8001b74 <main+0x190>)
 8001a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a54:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	0b5b      	lsrs	r3, r3, #13
 8001a5a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a5e:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	08db      	lsrs	r3, r3, #3
 8001a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a68:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	015a      	lsls	r2, r3, #5
 8001a6e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001a72:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001a78:	493e      	ldr	r1, [pc, #248]	@ (8001b74 <main+0x190>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	1e5a      	subs	r2, r3, #1
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1ef      	bne.n	8001a6a <main+0x86>
    } while(sets-- != 0U);
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1e5a      	subs	r2, r3, #1
 8001a8e:	60ba      	str	r2, [r7, #8]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1e5      	bne.n	8001a60 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001a94:	f3bf 8f4f 	dsb	sy
}
 8001a98:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001a9a:	4b36      	ldr	r3, [pc, #216]	@ (8001b74 <main+0x190>)
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	4a35      	ldr	r2, [pc, #212]	@ (8001b74 <main+0x190>)
 8001aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001aa6:	f3bf 8f4f 	dsb	sy
}
 8001aaa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001aac:	f3bf 8f6f 	isb	sy
}
 8001ab0:	e000      	b.n	8001ab4 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001ab2:	bf00      	nop
	/*     H7 */
	SCB_EnableICache();
	SCB_EnableDCache();

	/*   ,  Flash   Systick. */
	HAL_Init();
 8001ab4:	f005 fa2e 	bl	8006f14 <HAL_Init>

	/*    */
	SystemClock_Config();
 8001ab8:	f000 f870 	bl	8001b9c <SystemClock_Config>

	/*     */
	MX_GPIO_Init();
 8001abc:	f000 fab2 	bl	8002024 <MX_GPIO_Init>
	MX_DMA_Init();
 8001ac0:	f000 fa70 	bl	8001fa4 <MX_DMA_Init>
	MX_I2C1_Init();
 8001ac4:	f000 f8e6 	bl	8001c94 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001ac8:	f000 f912 	bl	8001cf0 <MX_SPI2_Init>
	MX_TIM2_Init();
 8001acc:	f000 f968 	bl	8001da0 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001ad0:	f000 f9b4 	bl	8001e3c <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8001ad4:	f000 fa02 	bl	8001edc <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001ad8:	f000 fa32 	bl	8001f40 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001adc:	f016 fdfa 	bl	80186d4 <MX_USB_DEVICE_Init>

	/* USER CODE BEGIN 2 */
	CDC_LOG_Init();
 8001ae0:	f7fe ff8e 	bl	8000a00 <CDC_LOG_Init>
	HAL_Delay(500);
 8001ae4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ae8:	f005 faa6 	bl	8007038 <HAL_Delay>
	System_Log(">>> System Booting...\r\n");
 8001aec:	4822      	ldr	r0, [pc, #136]	@ (8001b78 <main+0x194>)
 8001aee:	f7ff ff4d 	bl	800198c <System_Log>

	/*         main.h */
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001af8:	4820      	ldr	r0, [pc, #128]	@ (8001b7c <main+0x198>)
 8001afa:	f008 fc73 	bl	800a3e4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001afe:	2064      	movs	r0, #100	@ 0x64
 8001b00:	f005 fa9a 	bl	8007038 <HAL_Delay>
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b0a:	481c      	ldr	r0, [pc, #112]	@ (8001b7c <main+0x198>)
 8001b0c:	f008 fc6a 	bl	800a3e4 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001b10:	20c8      	movs	r0, #200	@ 0xc8
 8001b12:	f005 fa91 	bl	8007038 <HAL_Delay>

	/*  SSD1309 */
	SSD1309_Init();
 8001b16:	f003 f9af 	bl	8004e78 <SSD1309_Init>

	/*     ( ) */
	SSD1309_Fill(0);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f003 fa06 	bl	8004f2c <SSD1309_Fill>
	SSD1309_UpdateScreen();
 8001b20:	f003 fa1c 	bl	8004f5c <SSD1309_UpdateScreen>
	HAL_Delay(100);
 8001b24:	2064      	movs	r0, #100	@ 0x64
 8001b26:	f005 fa87 	bl	8007038 <HAL_Delay>

	/*    */
	KEYBOARD_Init();
 8001b2a:	f7ff fe4b 	bl	80017c4 <KEYBOARD_Init>

	/*    */
	SSD1309_SetCursor(30, 10);
 8001b2e:	210a      	movs	r1, #10
 8001b30:	201e      	movs	r0, #30
 8001b32:	f003 fa6d 	bl	8005010 <SSD1309_SetCursor>
	SSD1309_WriteString("H750 CONTROL", 1);
 8001b36:	2101      	movs	r1, #1
 8001b38:	4811      	ldr	r0, [pc, #68]	@ (8001b80 <main+0x19c>)
 8001b3a:	f003 fb15 	bl	8005168 <SSD1309_WriteString>
	SSD1309_SetCursor(30, 30);
 8001b3e:	211e      	movs	r1, #30
 8001b40:	201e      	movs	r0, #30
 8001b42:	f003 fa65 	bl	8005010 <SSD1309_SetCursor>
	SSD1309_WriteString("STATUS: READY", 1);
 8001b46:	2101      	movs	r1, #1
 8001b48:	480e      	ldr	r0, [pc, #56]	@ (8001b84 <main+0x1a0>)
 8001b4a:	f003 fb0d 	bl	8005168 <SSD1309_WriteString>

	SSD1309_UpdateScreen();
 8001b4e:	f003 fa05 	bl	8004f5c <SSD1309_UpdateScreen>

	System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001b52:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <main+0x1a4>)
 8001b54:	f7ff ff1a 	bl	800198c <System_Log>

	/*     () */
	HAL_TIM_Base_Start_IT(&htim3);
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <main+0x1a8>)
 8001b5a:	f010 f8d7 	bl	8011d0c <HAL_TIM_Base_Start_IT>

	/* Application init (protocol plugins + UI + managers)
	 NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
	APP_Init(&huart2, &huart3, &hi2c1);
 8001b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b90 <main+0x1ac>)
 8001b60:	490c      	ldr	r1, [pc, #48]	@ (8001b94 <main+0x1b0>)
 8001b62:	480d      	ldr	r0, [pc, #52]	@ (8001b98 <main+0x1b4>)
 8001b64:	f7fe fdba 	bl	80006dc <APP_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	/* USER CODE BEGIN WHILE */
	while (1) {
	    /* Run application (USB logging, protocol plugins, UI, managers) */
	    APP_Task();
 8001b68:	f7fe fe9c 	bl	80008a4 <APP_Task>

	    /*  :  CDC   USB! */
	    CDC_LOG_Task();
 8001b6c:	f7fe ffd6 	bl	8000b1c <CDC_LOG_Task>
	    APP_Task();
 8001b70:	bf00      	nop
 8001b72:	e7f9      	b.n	8001b68 <main+0x184>
 8001b74:	e000ed00 	.word	0xe000ed00
 8001b78:	08019d48 	.word	0x08019d48
 8001b7c:	58020400 	.word	0x58020400
 8001b80:	08019d60 	.word	0x08019d60
 8001b84:	08019d70 	.word	0x08019d70
 8001b88:	08019d80 	.word	0x08019d80
 8001b8c:	24001e5c 	.word	0x24001e5c
 8001b90:	24001cbc 	.word	0x24001cbc
 8001b94:	24001f3c 	.word	0x24001f3c
 8001b98:	24001ea8 	.word	0x24001ea8

08001b9c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b09c      	sub	sp, #112	@ 0x70
 8001ba0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba6:	224c      	movs	r2, #76	@ 0x4c
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f017 fbb2 	bl	8019314 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f017 fbac 	bl	8019314 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001bbc:	2002      	movs	r0, #2
 8001bbe:	f00c fa3d 	bl	800e03c <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	4b31      	ldr	r3, [pc, #196]	@ (8001c8c <SystemClock_Config+0xf0>)
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	4a30      	ldr	r2, [pc, #192]	@ (8001c8c <SystemClock_Config+0xf0>)
 8001bcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bd0:	6193      	str	r3, [r2, #24]
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c8c <SystemClock_Config+0xf0>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c90 <SystemClock_Config+0xf4>)
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	4a2b      	ldr	r2, [pc, #172]	@ (8001c90 <SystemClock_Config+0xf4>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001be8:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <SystemClock_Config+0xf4>)
 8001bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001bf4:	bf00      	nop
 8001bf6:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <SystemClock_Config+0xf0>)
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c02:	d1f8      	bne.n	8001bf6 <SystemClock_Config+0x5a>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8001c04:	2321      	movs	r3, #33	@ 0x21
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c12:	2302      	movs	r3, #2
 8001c14:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c16:	2302      	movs	r3, #2
 8001c18:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001c1e:	23c0      	movs	r3, #192	@ 0xc0
 8001c20:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001c22:	2302      	movs	r3, #2
 8001c24:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 15;
 8001c26:	230f      	movs	r3, #15
 8001c28:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001c2e:	2308      	movs	r3, #8
 8001c30:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001c3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f00c fa46 	bl	800e0d0 <HAL_RCC_OscConfig>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <SystemClock_Config+0xb2>
		Error_Handler();
 8001c4a:	f000 faae 	bl	80021aa <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001c4e:	233f      	movs	r3, #63	@ 0x3f
 8001c50:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c52:	2303      	movs	r3, #3
 8001c54:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001c5e:	2340      	movs	r3, #64	@ 0x40
 8001c60:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001c62:	2340      	movs	r3, #64	@ 0x40
 8001c64:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001c66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c6a:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001c6c:	2340      	movs	r3, #64	@ 0x40
 8001c6e:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	2104      	movs	r1, #4
 8001c74:	4618      	mov	r0, r3
 8001c76:	f00c fe85 	bl	800e984 <HAL_RCC_ClockConfig>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <SystemClock_Config+0xe8>
		Error_Handler();
 8001c80:	f000 fa93 	bl	80021aa <Error_Handler>
	}
}
 8001c84:	bf00      	nop
 8001c86:	3770      	adds	r7, #112	@ 0x70
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	58024800 	.word	0x58024800
 8001c90:	58000400 	.word	0x58000400

08001c94 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001c98:	4b12      	ldr	r3, [pc, #72]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001c9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ce8 <MX_I2C1_Init+0x54>)
 8001c9c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B03FDB;
 8001c9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001ca0:	4a12      	ldr	r2, [pc, #72]	@ (8001cec <MX_I2C1_Init+0x58>)
 8001ca2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cbc:	4b09      	ldr	r3, [pc, #36]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001cce:	4805      	ldr	r0, [pc, #20]	@ (8001ce4 <MX_I2C1_Init+0x50>)
 8001cd0:	f008 fba2 	bl	800a418 <HAL_I2C_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001cda:	f000 fa66 	bl	80021aa <Error_Handler>
	}
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	24001cbc 	.word	0x24001cbc
 8001ce8:	40005400 	.word	0x40005400
 8001cec:	00b03fdb 	.word	0x00b03fdb

08001cf0 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001cf4:	4b28      	ldr	r3, [pc, #160]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001cf6:	4a29      	ldr	r2, [pc, #164]	@ (8001d9c <MX_SPI2_Init+0xac>)
 8001cf8:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cfa:	4b27      	ldr	r3, [pc, #156]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001cfc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d00:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001d02:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d08:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0a:	4b23      	ldr	r3, [pc, #140]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d0c:	2207      	movs	r2, #7
 8001d0e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d10:	4b21      	ldr	r3, [pc, #132]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d16:	4b20      	ldr	r3, [pc, #128]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d1e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d22:	619a      	str	r2, [r3, #24]
	/*   32     OLED  */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d24:	4b1c      	ldr	r3, [pc, #112]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d2a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d32:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001d3e:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d44:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d4a:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	641a      	str	r2, [r3, #64]	@ 0x40
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	645a      	str	r2, [r3, #68]	@ 0x44
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_SPI2_Init+0xa8>)
 8001d84:	f00e ffb6 	bl	8010cf4 <HAL_SPI_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001d8e:	f000 fa0c 	bl	80021aa <Error_Handler>
	}
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24001d10 	.word	0x24001d10
 8001d9c:	40003800 	.word	0x40003800

08001da0 <MX_TIM2_Init>:

/**
 * @brief TIM2 Initialization Function (System Tick replacement/General)
 */
static void MX_TIM2_Init(void) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001da6:	f107 0310 	add.w	r3, r7, #16
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001db4:	1d3b      	adds	r3, r7, #4
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8001dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dc4:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4799;
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dc8:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001dcc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dce:	4b1a      	ldr	r3, [pc, #104]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 8001dd4:	4b18      	ldr	r3, [pc, #96]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dd6:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001dda:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ddc:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de2:	4b15      	ldr	r3, [pc, #84]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001de4:	2280      	movs	r2, #128	@ 0x80
 8001de6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001de8:	4813      	ldr	r0, [pc, #76]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001dea:	f00f ff38 	bl	8011c5e <HAL_TIM_Base_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM2_Init+0x58>
		Error_Handler();
 8001df4:	f000 f9d9 	bl	80021aa <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dfc:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001dfe:	f107 0310 	add.w	r3, r7, #16
 8001e02:	4619      	mov	r1, r3
 8001e04:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001e06:	f010 f901 	bl	801200c <HAL_TIM_ConfigClockSource>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM2_Init+0x74>
		Error_Handler();
 8001e10:	f000 f9cb 	bl	80021aa <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <MX_TIM2_Init+0x98>)
 8001e22:	f010 fb51 	bl	80124c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM2_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001e2c:	f000 f9bd 	bl	80021aa <Error_Handler>
	}
}
 8001e30:	bf00      	nop
 8001e32:	3720      	adds	r7, #32
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	24001e10 	.word	0x24001e10

08001e3c <MX_TIM3_Init>:

/**
 * @brief TIM3 Initialization Function (Keyboard Scan Timer)
 */
static void MX_TIM3_Init(void) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b088      	sub	sp, #32
 8001e40:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001e42:	f107 0310 	add.w	r3, r7, #16
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e50:	1d3b      	adds	r3, r7, #4
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed8 <MX_TIM3_Init+0x9c>)
 8001e5e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 479;
 8001e60:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e62:	f240 12df 	movw	r2, #479	@ 0x1df
 8001e66:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 499;
 8001e6e:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e70:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e74:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e76:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e7e:	2280      	movs	r2, #128	@ 0x80
 8001e80:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001e82:	4814      	ldr	r0, [pc, #80]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001e84:	f00f feeb 	bl	8011c5e <HAL_TIM_Base_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM3_Init+0x56>
		Error_Handler();
 8001e8e:	f000 f98c 	bl	80021aa <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e96:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480d      	ldr	r0, [pc, #52]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001ea0:	f010 f8b4 	bl	801200c <HAL_TIM_ConfigClockSource>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM3_Init+0x72>
		Error_Handler();
 8001eaa:	f000 f97e 	bl	80021aa <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4806      	ldr	r0, [pc, #24]	@ (8001ed4 <MX_TIM3_Init+0x98>)
 8001ebc:	f010 fb04 	bl	80124c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001ec6:	f000 f970 	bl	80021aa <Error_Handler>
	}
}
 8001eca:	bf00      	nop
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	24001e5c 	.word	0x24001e5c
 8001ed8:	40000400 	.word	0x40000400

08001edc <MX_USART2_UART_Init>:

/**
 * @brief USART2 Initialization Function (System Logs)
 */
static void MX_USART2_UART_Init(void) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001ee2:	4a16      	ldr	r2, [pc, #88]	@ (8001f3c <MX_USART2_UART_Init+0x60>)
 8001ee4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001ee8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001eec:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f18:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001f24:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <MX_USART2_UART_Init+0x5c>)
 8001f26:	f010 fb7b 	bl	8012620 <HAL_UART_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8001f30:	f000 f93b 	bl	80021aa <Error_Handler>
	}
}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	24001ea8 	.word	0x24001ea8
 8001f3c:	40004400 	.word	0x40004400

08001f40 <MX_USART3_UART_Init>:

/**
 * @brief USART3 Initialization Function (Protocol Traffic)
 */
static void MX_USART3_UART_Init(void) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8001f44:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f46:	4a16      	ldr	r2, [pc, #88]	@ (8001fa0 <MX_USART3_UART_Init+0x60>)
 8001f48:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001f4a:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f4c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f50:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f52:	4b12      	ldr	r3, [pc, #72]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001f58:	4b10      	ldr	r3, [pc, #64]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001f64:	4b0d      	ldr	r3, [pc, #52]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f66:	220c      	movs	r2, #12
 8001f68:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f70:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f76:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f7c:	4b07      	ldr	r3, [pc, #28]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f82:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001f88:	4804      	ldr	r0, [pc, #16]	@ (8001f9c <MX_USART3_UART_Init+0x5c>)
 8001f8a:	f010 fb49 	bl	8012620 <HAL_UART_Init>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001f94:	f000 f909 	bl	80021aa <Error_Handler>
	}
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	24001f3c 	.word	0x24001f3c
 8001fa0:	40004800 	.word	0x40004800

08001fa4 <MX_DMA_Init>:

/**
 * @brief Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001faa:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <MX_DMA_Init+0x7c>)
 8001fac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8002020 <MX_DMA_Init+0x7c>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <MX_DMA_Init+0x7c>)
 8001fbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2102      	movs	r1, #2
 8001fcc:	200c      	movs	r0, #12
 8001fce:	f005 f93e 	bl	800724e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001fd2:	200c      	movs	r0, #12
 8001fd4:	f005 f955 	bl	8007282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2102      	movs	r1, #2
 8001fdc:	200d      	movs	r0, #13
 8001fde:	f005 f936 	bl	800724e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001fe2:	200d      	movs	r0, #13
 8001fe4:	f005 f94d 	bl	8007282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2102      	movs	r1, #2
 8001fec:	200e      	movs	r0, #14
 8001fee:	f005 f92e 	bl	800724e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001ff2:	200e      	movs	r0, #14
 8001ff4:	f005 f945 	bl	8007282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2102      	movs	r1, #2
 8001ffc:	200f      	movs	r0, #15
 8001ffe:	f005 f926 	bl	800724e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002002:	200f      	movs	r0, #15
 8002004:	f005 f93d 	bl	8007282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002008:	2200      	movs	r2, #0
 800200a:	2102      	movs	r1, #2
 800200c:	2010      	movs	r0, #16
 800200e:	f005 f91e 	bl	800724e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002012:	2010      	movs	r0, #16
 8002014:	f005 f935 	bl	8007282 <HAL_NVIC_EnableIRQ>
}
 8002018:	bf00      	nop
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	58024400 	.word	0x58024400

08002024 <MX_GPIO_Init>:

/**
 * @brief GPIO Initialization Function
 */
static void MX_GPIO_Init(void) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	@ 0x28
 8002028:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
 8002038:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800203a:	4b43      	ldr	r3, [pc, #268]	@ (8002148 <MX_GPIO_Init+0x124>)
 800203c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002040:	4a41      	ldr	r2, [pc, #260]	@ (8002148 <MX_GPIO_Init+0x124>)
 8002042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002046:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800204a:	4b3f      	ldr	r3, [pc, #252]	@ (8002148 <MX_GPIO_Init+0x124>)
 800204c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002058:	4b3b      	ldr	r3, [pc, #236]	@ (8002148 <MX_GPIO_Init+0x124>)
 800205a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800205e:	4a3a      	ldr	r2, [pc, #232]	@ (8002148 <MX_GPIO_Init+0x124>)
 8002060:	f043 0304 	orr.w	r3, r3, #4
 8002064:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002068:	4b37      	ldr	r3, [pc, #220]	@ (8002148 <MX_GPIO_Init+0x124>)
 800206a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002076:	4b34      	ldr	r3, [pc, #208]	@ (8002148 <MX_GPIO_Init+0x124>)
 8002078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207c:	4a32      	ldr	r2, [pc, #200]	@ (8002148 <MX_GPIO_Init+0x124>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002086:	4b30      	ldr	r3, [pc, #192]	@ (8002148 <MX_GPIO_Init+0x124>)
 8002088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002094:	4b2c      	ldr	r3, [pc, #176]	@ (8002148 <MX_GPIO_Init+0x124>)
 8002096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800209a:	4a2b      	ldr	r2, [pc, #172]	@ (8002148 <MX_GPIO_Init+0x124>)
 800209c:	f043 0302 	orr.w	r3, r3, #2
 80020a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020a4:	4b28      	ldr	r3, [pc, #160]	@ (8002148 <MX_GPIO_Init+0x124>)
 80020a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	607b      	str	r3, [r7, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80020b2:	4b25      	ldr	r3, [pc, #148]	@ (8002148 <MX_GPIO_Init+0x124>)
 80020b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020b8:	4a23      	ldr	r2, [pc, #140]	@ (8002148 <MX_GPIO_Init+0x124>)
 80020ba:	f043 0310 	orr.w	r3, r3, #16
 80020be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020c2:	4b21      	ldr	r3, [pc, #132]	@ (8002148 <MX_GPIO_Init+0x124>)
 80020c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020c8:	f003 0310 	and.w	r3, r3, #16
 80020cc:	603b      	str	r3, [r7, #0]
 80020ce:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 80020d0:	2201      	movs	r2, #1
 80020d2:	f245 0106 	movw	r1, #20486	@ 0x5006
 80020d6:	481d      	ldr	r0, [pc, #116]	@ (800214c <MX_GPIO_Init+0x128>)
 80020d8:	f008 f984 	bl	800a3e4 <HAL_GPIO_WritePin>
			SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin | SPI2_RST_Pin,
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 80020dc:	2201      	movs	r2, #1
 80020de:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80020e2:	481b      	ldr	r0, [pc, #108]	@ (8002150 <MX_GPIO_Init+0x12c>)
 80020e4:	f008 f97e 	bl	800a3e4 <HAL_GPIO_WritePin>
			KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin | KeyRow_5_Pin,
			GPIO_PIN_SET);

	/* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
	GPIO_InitStruct.Pin = SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin
 80020e8:	f245 0306 	movw	r3, #20486	@ 0x5006
 80020ec:	617b      	str	r3, [r7, #20]
			| SPI2_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020f6:	2302      	movs	r3, #2
 80020f8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	4812      	ldr	r0, [pc, #72]	@ (800214c <MX_GPIO_Init+0x128>)
 8002102:	f007 ffa7 	bl	800a054 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
	GPIO_InitStruct.Pin = KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin
 8002106:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800210a:	617b      	str	r3, [r7, #20]
			| KeyRow_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800210c:	2301      	movs	r3, #1
 800210e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002114:	2302      	movs	r3, #2
 8002116:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	4619      	mov	r1, r3
 800211e:	480c      	ldr	r0, [pc, #48]	@ (8002150 <MX_GPIO_Init+0x12c>)
 8002120:	f007 ff98 	bl	800a054 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
	GPIO_InitStruct.Pin = KeyCol_1_Pin | KeyCol_2_Pin | KeyCol_3_Pin
 8002124:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002128:	617b      	str	r3, [r7, #20]
			| KeyCol_4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800212e:	2301      	movs	r3, #1
 8002130:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002132:	f107 0314 	add.w	r3, r7, #20
 8002136:	4619      	mov	r1, r3
 8002138:	4805      	ldr	r0, [pc, #20]	@ (8002150 <MX_GPIO_Init+0x12c>)
 800213a:	f007 ff8b 	bl	800a054 <HAL_GPIO_Init>
}
 800213e:	bf00      	nop
 8002140:	3728      	adds	r7, #40	@ 0x28
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	58024400 	.word	0x58024400
 800214c:	58020400 	.word	0x58020400
 8002150:	58021000 	.word	0x58021000

08002154 <MPU_Config>:

/**
 * @brief MPU Configuration
 */
static void MPU_Config(void) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 800215a:	463b      	mov	r3, r7
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8002166:	f005 f8a7 	bl	80072b8 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800216a:	2301      	movs	r3, #1
 800216c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800216e:	2300      	movs	r3, #0
 8002170:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x24000000;
 8002172:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002176:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8002178:	2312      	movs	r3, #18
 800217a:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x00;
 800217c:	2300      	movs	r3, #0
 800217e:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002180:	2303      	movs	r3, #3
 8002182:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800218c:	2301      	movs	r3, #1
 800218e:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002190:	2301      	movs	r3, #1
 8002192:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002194:	463b      	mov	r3, r7
 8002196:	4618      	mov	r0, r3
 8002198:	f005 f8c6 	bl	8007328 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800219c:	2004      	movs	r0, #4
 800219e:	f005 f8a3 	bl	80072e8 <HAL_MPU_Enable>
}
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80021aa:	b580      	push	{r7, lr}
 80021ac:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021ae:	b672      	cpsid	i
}
 80021b0:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
		CDC_LOG_Task();
 80021b2:	f7fe fcb3 	bl	8000b1c <CDC_LOG_Task>
 80021b6:	e7fc      	b.n	80021b2 <Error_Handler+0x8>

080021b8 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00f      	beq.n	80021e6 <PumpProto_Task+0x2e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <PumpProto_Task+0x2e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d006      	beq.n	80021e6 <PumpProto_Task+0x2e>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6852      	ldr	r2, [r2, #4]
 80021e2:	4610      	mov	r0, r2
 80021e4:	4798      	blx	r3
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d011      	beq.n	8002220 <PumpProto_IsIdle+0x32>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00d      	beq.n	8002220 <PumpProto_IsIdle+0x32>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d008      	beq.n	8002220 <PumpProto_IsIdle+0x32>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6852      	ldr	r2, [r2, #4]
 8002218:	4610      	mov	r0, r2
 800221a:	4798      	blx	r3
 800221c:	4603      	mov	r3, r0
 800221e:	e000      	b.n	8002222 <PumpProto_IsIdle+0x34>
    return false;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	460b      	mov	r3, r1
 8002234:	70fb      	strb	r3, [r7, #3]
 8002236:	4613      	mov	r3, r2
 8002238:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d008      	beq.n	8002252 <PumpProto_PollStatus+0x28>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d004      	beq.n	8002252 <PumpProto_PollStatus+0x28>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <PumpProto_PollStatus+0x2c>
 8002252:	2302      	movs	r3, #2
 8002254:	e008      	b.n	8002268 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	6850      	ldr	r0, [r2, #4]
 8002260:	78ba      	ldrb	r2, [r7, #2]
 8002262:	78f9      	ldrb	r1, [r7, #3]
 8002264:	4798      	blx	r3
 8002266:	4603      	mov	r3, r0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d012      	beq.n	80022a6 <PumpProto_PopEvent+0x36>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00e      	beq.n	80022a6 <PumpProto_PopEvent+0x36>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d009      	beq.n	80022a6 <PumpProto_PopEvent+0x36>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	6852      	ldr	r2, [r2, #4]
 800229c:	6839      	ldr	r1, [r7, #0]
 800229e:	4610      	mov	r0, r2
 80022a0:	4798      	blx	r3
 80022a2:	4603      	mov	r3, r0
 80022a4:	e000      	b.n	80022a8 <PumpProto_PopEvent+0x38>
    return false;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <pumpmgr_find>:
/*
 * Find a pump device by its link addressing (ctrl/slave).
 * We use it to map protocol events back to PumpDevice.
 */
static PumpDevice *pumpmgr_find(PumpMgr *m, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	70fb      	strb	r3, [r7, #3]
 80022bc:	4613      	mov	r3, r2
 80022be:	70bb      	strb	r3, [r7, #2]
    if (m == NULL) return NULL;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <pumpmgr_find+0x1a>
 80022c6:	2300      	movs	r3, #0
 80022c8:	e01d      	b.n	8002306 <pumpmgr_find+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	73fb      	strb	r3, [r7, #15]
 80022ce:	e013      	b.n	80022f8 <pumpmgr_find+0x48>
    {
        PumpDevice *d = &m->pumps[i];
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	019b      	lsls	r3, r3, #6
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	4413      	add	r3, r2
 80022d8:	60bb      	str	r3, [r7, #8]
        if ((d->ctrl_addr == ctrl_addr) && (d->slave_addr == slave_addr))
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	7b1b      	ldrb	r3, [r3, #12]
 80022de:	78fa      	ldrb	r2, [r7, #3]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d106      	bne.n	80022f2 <pumpmgr_find+0x42>
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	7b5b      	ldrb	r3, [r3, #13]
 80022e8:	78ba      	ldrb	r2, [r7, #2]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d101      	bne.n	80022f2 <pumpmgr_find+0x42>
        {
            return d;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	e009      	b.n	8002306 <pumpmgr_find+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	3301      	adds	r3, #1
 80022f6:	73fb      	strb	r3, [r7, #15]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80022fe:	7bfa      	ldrb	r2, [r7, #15]
 8002300:	429a      	cmp	r2, r3
 8002302:	d3e5      	bcc.n	80022d0 <pumpmgr_find+0x20>
        }
    }
    return NULL;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <PumpMgr_Init>:

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
 800231a:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d019      	beq.n	8002356 <PumpMgr_Init+0x44>
    memset(m, 0, sizeof(*m));
 8002322:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8002326:	2100      	movs	r1, #0
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f016 fff3 	bl	8019314 <memset>
    m->poll_period_ms = poll_period_ms;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002336:	2300      	movs	r3, #0
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	e008      	b.n	800234e <PumpMgr_Init+0x3c>
    {
        m->next_poll_ms[i] = 0u;
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3242      	adds	r2, #66	@ 0x42
 8002342:	2100      	movs	r1, #0
 8002344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	3301      	adds	r3, #1
 800234c:	73fb      	strb	r3, [r7, #15]
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	2b03      	cmp	r3, #3
 8002352:	d9f3      	bls.n	800233c <PumpMgr_Init+0x2a>
 8002354:	e000      	b.n	8002358 <PumpMgr_Init+0x46>
    if (m == NULL) return;
 8002356:	bf00      	nop
    }
}
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	607a      	str	r2, [r7, #4]
 8002368:	461a      	mov	r2, r3
 800236a:	460b      	mov	r3, r1
 800236c:	72fb      	strb	r3, [r7, #11]
 800236e:	4613      	mov	r3, r2
 8002370:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d002      	beq.n	800237e <PumpMgr_Add+0x20>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <PumpMgr_Add+0x24>
 800237e:	2300      	movs	r3, #0
 8002380:	e05f      	b.n	8002442 <PumpMgr_Add+0xe4>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8002388:	2b03      	cmp	r3, #3
 800238a:	d901      	bls.n	8002390 <PumpMgr_Add+0x32>
 800238c:	2300      	movs	r3, #0
 800238e:	e058      	b.n	8002442 <PumpMgr_Add+0xe4>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 8002390:	2300      	movs	r3, #0
 8002392:	75fb      	strb	r3, [r7, #23]
 8002394:	e00c      	b.n	80023b0 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 8002396:	7dfb      	ldrb	r3, [r7, #23]
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	019b      	lsls	r3, r3, #6
 800239c:	4413      	add	r3, r2
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	7afa      	ldrb	r2, [r7, #11]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d101      	bne.n	80023aa <PumpMgr_Add+0x4c>
 80023a6:	2300      	movs	r3, #0
 80023a8:	e04b      	b.n	8002442 <PumpMgr_Add+0xe4>
    for (uint8_t i = 0u; i < m->count; i++)
 80023aa:	7dfb      	ldrb	r3, [r7, #23]
 80023ac:	3301      	adds	r3, #1
 80023ae:	75fb      	strb	r3, [r7, #23]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80023b6:	7dfa      	ldrb	r2, [r7, #23]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d3ec      	bcc.n	8002396 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80023c2:	019b      	lsls	r3, r3, #6
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	4413      	add	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 80023ca:	2240      	movs	r2, #64	@ 0x40
 80023cc:	2100      	movs	r1, #0
 80023ce:	6938      	ldr	r0, [r7, #16]
 80023d0:	f016 ffa0 	bl	8019314 <memset>
    d->id = id;
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	7afa      	ldrb	r2, [r7, #11]
 80023d8:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023e4:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	7aba      	ldrb	r2, [r7, #10]
 80023ec:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80023f4:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2200      	movs	r2, #0
 8002400:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	2200      	movs	r2, #0
 8002406:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    d->fail_count = 0u;
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    m->next_poll_ms[m->count] = 0u;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8002424:	461a      	mov	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	3242      	adds	r2, #66	@ 0x42
 800242a:	2100      	movs	r1, #0
 800242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8002436:	3301      	adds	r3, #1
 8002438:	b2da      	uxtb	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    return true;
 8002440:	2301      	movs	r3, #1
}
 8002442:	4618      	mov	r0, r3
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 800244a:	b480      	push	{r7}
 800244c:	b085      	sub	sp, #20
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	460b      	mov	r3, r1
 8002454:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <PumpMgr_Get+0x16>
 800245c:	2300      	movs	r3, #0
 800245e:	e019      	b.n	8002494 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e00f      	b.n	8002486 <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	019b      	lsls	r3, r3, #6
 800246c:	4413      	add	r3, r2
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	429a      	cmp	r2, r3
 8002474:	d104      	bne.n	8002480 <PumpMgr_Get+0x36>
 8002476:	7bfb      	ldrb	r3, [r7, #15]
 8002478:	019b      	lsls	r3, r3, #6
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	4413      	add	r3, r2
 800247e:	e009      	b.n	8002494 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002480:	7bfb      	ldrb	r3, [r7, #15]
 8002482:	3301      	adds	r3, #1
 8002484:	73fb      	strb	r3, [r7, #15]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	429a      	cmp	r2, r3
 8002490:	d3e9      	bcc.n	8002466 <PumpMgr_Get+0x1c>
    }
    return NULL;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	460b      	mov	r3, r1
 80024aa:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <PumpMgr_GetConst+0x16>
 80024b2:	2300      	movs	r3, #0
 80024b4:	e019      	b.n	80024ea <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80024b6:	2300      	movs	r3, #0
 80024b8:	73fb      	strb	r3, [r7, #15]
 80024ba:	e00f      	b.n	80024dc <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	019b      	lsls	r3, r3, #6
 80024c2:	4413      	add	r3, r2
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d104      	bne.n	80024d6 <PumpMgr_GetConst+0x36>
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
 80024ce:	019b      	lsls	r3, r3, #6
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	4413      	add	r3, r2
 80024d4:	e009      	b.n	80024ea <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	3301      	adds	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80024e2:	7bfa      	ldrb	r2, [r7, #15]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d3e9      	bcc.n	80024bc <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	460b      	mov	r3, r1
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002504:	7afb      	ldrb	r3, [r7, #11]
 8002506:	4619      	mov	r1, r3
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7ff ff9e 	bl	800244a <PumpMgr_Get>
 800250e:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <PumpMgr_SetPrice+0x24>
 8002516:	2300      	movs	r3, #0
 8002518:	e003      	b.n	8002522 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	611a      	str	r2, [r3, #16]
    return true;
 8002520:	2301      	movs	r3, #1
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <PumpMgr_SetSlaveAddr>:
    if (d == NULL) return 0u;
    return d->price;
}

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b084      	sub	sp, #16
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	460b      	mov	r3, r1
 8002534:	70fb      	strb	r3, [r7, #3]
 8002536:	4613      	mov	r3, r2
 8002538:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 800253a:	78fb      	ldrb	r3, [r7, #3]
 800253c:	4619      	mov	r1, r3
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff ff83 	bl	800244a <PumpMgr_Get>
 8002544:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <PumpMgr_SetSlaveAddr+0x26>
 800254c:	2300      	movs	r3, #0
 800254e:	e003      	b.n	8002558 <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	78ba      	ldrb	r2, [r7, #2]
 8002554:	735a      	strb	r2, [r3, #13]
    return true;
 8002556:	2301      	movs	r3, #1
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <PumpMgr_SetCtrlAddr>:
    if (d == NULL) return 0u;
    return d->slave_addr;
}

bool PumpMgr_SetCtrlAddr(PumpMgr *m, uint8_t id, uint8_t ctrl_addr)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	70fb      	strb	r3, [r7, #3]
 800256c:	4613      	mov	r3, r2
 800256e:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002570:	78fb      	ldrb	r3, [r7, #3]
 8002572:	4619      	mov	r1, r3
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff ff68 	bl	800244a <PumpMgr_Get>
 800257a:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <PumpMgr_SetCtrlAddr+0x26>
 8002582:	2300      	movs	r3, #0
 8002584:	e003      	b.n	800258e <PumpMgr_SetCtrlAddr+0x2e>
    d->ctrl_addr = ctrl_addr;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	78ba      	ldrb	r2, [r7, #2]
 800258a:	731a      	strb	r2, [r3, #12]
    return true;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <pumpmgr_handle_event>:

    return PUMP_PROTO_ERR;
}

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 8096 	beq.w	80026d6 <pumpmgr_handle_event+0x13e>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 8092 	beq.w	80026d6 <pumpmgr_handle_event+0x13e>

    PumpDevice *d = pumpmgr_find(m, ev->ctrl_addr, ev->slave_addr);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	7859      	ldrb	r1, [r3, #1]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	789b      	ldrb	r3, [r3, #2]
 80025ba:	461a      	mov	r2, r3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff fe77 	bl	80022b0 <pumpmgr_find>
 80025c2:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8087 	beq.w	80026da <pumpmgr_handle_event+0x142>

    switch (ev->type)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	2b05      	cmp	r3, #5
 80025d4:	f200 8083 	bhi.w	80026de <pumpmgr_handle_event+0x146>
 80025d8:	a201      	add	r2, pc, #4	@ (adr r2, 80025e0 <pumpmgr_handle_event+0x48>)
 80025da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025de:	bf00      	nop
 80025e0:	080025f9 	.word	0x080025f9
 80025e4:	08002625 	.word	0x08002625
 80025e8:	0800263b 	.word	0x0800263b
 80025ec:	0800265f 	.word	0x0800265f
 80025f0:	08002681 	.word	0x08002681
 80025f4:	080026a3 	.word	0x080026a3
    {
        case PUMP_EVT_STATUS:
            d->status = ev->status;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	78da      	ldrb	r2, [r3, #3]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	751a      	strb	r2, [r3, #20]
            d->nozzle = ev->nozzle;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	791a      	ldrb	r2, [r3, #4]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	755a      	strb	r2, [r3, #21]
            d->last_status_ms = HAL_GetTick();
 8002608:	f004 fd0a 	bl	8007020 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	619a      	str	r2, [r3, #24]

            /* Status received -> link is alive */
            d->last_error = 0u;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            d->fail_count = 0u;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            break;
 8002622:	e05d      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        case PUMP_EVT_ERROR:
            d->last_error = ev->error_code;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	795a      	ldrb	r2, [r3, #5]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            d->fail_count = ev->fail_count;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	799a      	ldrb	r2, [r3, #6]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            break;
 8002638:	e052      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        case PUMP_EVT_TOTALIZER:
            d->totalizer_nozzle = ev->nozzle_idx;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	79da      	ldrb	r2, [r3, #7]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            d->totalizer_dL = ev->totalizer;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	629a      	str	r2, [r3, #40]	@ 0x28
            d->totalizer_seq++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002652:	3301      	adds	r3, #1
 8002654:	b2da      	uxtb	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            break;
 800265c:	e040      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        case PUMP_EVT_RT_VOLUME:
            d->nozzle = ev->rt_nozzle;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	7b1a      	ldrb	r2, [r3, #12]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	755a      	strb	r2, [r3, #21]
            d->rt_volume_dL = ev->rt_volume_dL;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	691a      	ldr	r2, [r3, #16]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	61da      	str	r2, [r3, #28]
            d->rt_vol_seq++;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002674:	3301      	adds	r3, #1
 8002676:	b2da      	uxtb	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 800267e:	e02f      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        case PUMP_EVT_RT_MONEY:
            d->nozzle = ev->rt_nozzle;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	7b1a      	ldrb	r2, [r3, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	755a      	strb	r2, [r3, #21]
            d->rt_money = ev->rt_money;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	695a      	ldr	r2, [r3, #20]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	621a      	str	r2, [r3, #32]
            d->rt_money_seq++;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002696:	3301      	adds	r3, #1
 8002698:	b2da      	uxtb	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            break;
 80026a0:	e01e      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        case PUMP_EVT_TRX_FINAL:
            d->trx_nozzle = ev->trx_nozzle;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	7e1a      	ldrb	r2, [r3, #24]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            d->trx_volume_dL = ev->trx_volume_dL;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	635a      	str	r2, [r3, #52]	@ 0x34
            d->trx_money = ev->trx_money;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	6a1a      	ldr	r2, [r3, #32]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	631a      	str	r2, [r3, #48]	@ 0x30
            d->trx_price = ev->trx_price;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	871a      	strh	r2, [r3, #56]	@ 0x38
            d->trx_final_seq++;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80026ca:	3301      	adds	r3, #1
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
            break;
 80026d4:	e004      	b.n	80026e0 <pumpmgr_handle_event+0x148>
    if (m == NULL || ev == NULL) return;
 80026d6:	bf00      	nop
 80026d8:	e002      	b.n	80026e0 <pumpmgr_handle_event+0x148>
    if (d == NULL) return;
 80026da:	bf00      	nop
 80026dc:	e000      	b.n	80026e0 <pumpmgr_handle_event+0x148>

        default:
            break;
 80026de:	bf00      	nop
    }
}
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop

080026e8 <PumpMgr_Task>:

    return false;
}

void PumpMgr_Task(PumpMgr *m)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b098      	sub	sp, #96	@ 0x60
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80d8 	beq.w	80028a8 <PumpMgr_Task+0x1c0>
    uint32_t now = HAL_GetTick();
 80026f8:	f004 fc92 	bl	8007020 <HAL_GetTick>
 80026fc:	6538      	str	r0, [r7, #80]	@ 0x50

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 80026fe:	2300      	movs	r3, #0
 8002700:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    for (uint8_t i = 0u; i < m->count; i++)
 8002704:	2300      	movs	r3, #0
 8002706:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 800270a:	e041      	b.n	8002790 <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 800270c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8002710:	019b      	lsls	r3, r3, #6
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	4413      	add	r3, r2
 8002716:	3304      	adds	r3, #4
 8002718:	647b      	str	r3, [r7, #68]	@ 0x44

        bool seen = false;
 800271a:	2300      	movs	r3, #0
 800271c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        for (uint8_t j = 0u; j < proto_count; j++)
 8002720:	2300      	movs	r3, #0
 8002722:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 8002726:	e012      	b.n	800274e <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 8002728:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	3360      	adds	r3, #96	@ 0x60
 8002730:	443b      	add	r3, r7
 8002732:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002736:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002738:	429a      	cmp	r2, r3
 800273a:	d103      	bne.n	8002744 <PumpMgr_Task+0x5c>
            {
                seen = true;
 800273c:	2301      	movs	r3, #1
 800273e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                break;
 8002742:	e00a      	b.n	800275a <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 8002744:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8002748:	3301      	adds	r3, #1
 800274a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 800274e:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8002752:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002756:	429a      	cmp	r2, r3
 8002758:	d3e6      	bcc.n	8002728 <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 800275a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800275e:	f083 0301 	eor.w	r3, r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00e      	beq.n	8002786 <PumpMgr_Task+0x9e>
 8002768:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800276c:	2b03      	cmp	r3, #3
 800276e:	d80a      	bhi.n	8002786 <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 8002770:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	f887 205f 	strb.w	r2, [r7, #95]	@ 0x5f
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	3360      	adds	r3, #96	@ 0x60
 800277e:	443b      	add	r3, r7
 8002780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002782:	f843 2c2c 	str.w	r2, [r3, #-44]
    for (uint8_t i = 0u; i < m->count; i++)
 8002786:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800278a:	3301      	adds	r3, #1
 800278c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8002796:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800279a:	429a      	cmp	r2, r3
 800279c:	d3b6      	bcc.n	800270c <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 800279e:	2300      	movs	r3, #0
 80027a0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80027a4:	e01f      	b.n	80027e6 <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 80027a6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	3360      	adds	r3, #96	@ 0x60
 80027ae:	443b      	add	r3, r7
 80027b0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80027b4:	64bb      	str	r3, [r7, #72]	@ 0x48
        PumpProto_Task(p);
 80027b6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80027b8:	f7ff fcfe 	bl	80021b8 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 80027bc:	e005      	b.n	80027ca <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 80027be:	f107 030c 	add.w	r3, r7, #12
 80027c2:	4619      	mov	r1, r3
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff fee7 	bl	8002598 <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 80027ca:	f107 030c 	add.w	r3, r7, #12
 80027ce:	4619      	mov	r1, r3
 80027d0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80027d2:	f7ff fd4d 	bl	8002270 <PumpProto_PopEvent>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1f0      	bne.n	80027be <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 80027dc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80027e0:	3301      	adds	r3, #1
 80027e2:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80027e6:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 80027ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d3d9      	bcc.n	80027a6 <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 80027f8:	e04e      	b.n	8002898 <PumpMgr_Task+0x1b0>
    {
        PumpDevice *d = &m->pumps[i];
 80027fa:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 80027fe:	019b      	lsls	r3, r3, #6
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	4413      	add	r3, r2
 8002804:	64fb      	str	r3, [r7, #76]	@ 0x4c

        if (now < m->next_poll_ms[i]) continue;
 8002806:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3242      	adds	r2, #66	@ 0x42
 800280e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002812:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002814:	429a      	cmp	r2, r3
 8002816:	d337      	bcc.n	8002888 <PumpMgr_Task+0x1a0>

        if (!PumpProto_IsIdle(&d->proto))
 8002818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800281a:	3304      	adds	r3, #4
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fce6 	bl	80021ee <PumpProto_IsIdle>
 8002822:	4603      	mov	r3, r0
 8002824:	f083 0301 	eor.w	r3, r3, #1
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d12e      	bne.n	800288c <PumpMgr_Task+0x1a4>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 800282e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002830:	1d18      	adds	r0, r3, #4
 8002832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002834:	7b19      	ldrb	r1, [r3, #12]
 8002836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002838:	7b5b      	ldrb	r3, [r3, #13]
 800283a:	461a      	mov	r2, r3
 800283c:	f7ff fcf5 	bl	800222a <PumpProto_PollStatus>

        /* When a transaction is active, we poll SR faster to keep pause minimal */
        uint32_t period = m->poll_period_ms;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002846:	657b      	str	r3, [r7, #84]	@ 0x54
        if (d->status == 3u || d->status == 4u || d->status == 6u || d->status == 8u || d->status == 9u)
 8002848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800284a:	7d1b      	ldrb	r3, [r3, #20]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d00f      	beq.n	8002870 <PumpMgr_Task+0x188>
 8002850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002852:	7d1b      	ldrb	r3, [r3, #20]
 8002854:	2b04      	cmp	r3, #4
 8002856:	d00b      	beq.n	8002870 <PumpMgr_Task+0x188>
 8002858:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800285a:	7d1b      	ldrb	r3, [r3, #20]
 800285c:	2b06      	cmp	r3, #6
 800285e:	d007      	beq.n	8002870 <PumpMgr_Task+0x188>
 8002860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002862:	7d1b      	ldrb	r3, [r3, #20]
 8002864:	2b08      	cmp	r3, #8
 8002866:	d003      	beq.n	8002870 <PumpMgr_Task+0x188>
 8002868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800286a:	7d1b      	ldrb	r3, [r3, #20]
 800286c:	2b09      	cmp	r3, #9
 800286e:	d101      	bne.n	8002874 <PumpMgr_Task+0x18c>
        {
            period = (uint32_t)PUMP_MGR_ACTIVE_POLL_MS;
 8002870:	231e      	movs	r3, #30
 8002872:	657b      	str	r3, [r7, #84]	@ 0x54
        }

        m->next_poll_ms[i] = now + period;
 8002874:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 8002878:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800287a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800287c:	4419      	add	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3242      	adds	r2, #66	@ 0x42
 8002882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002886:	e002      	b.n	800288e <PumpMgr_Task+0x1a6>
        if (now < m->next_poll_ms[i]) continue;
 8002888:	bf00      	nop
 800288a:	e000      	b.n	800288e <PumpMgr_Task+0x1a6>
            continue;
 800288c:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 800288e:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8002892:	3301      	adds	r3, #1
 8002894:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800289e:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d3a9      	bcc.n	80027fa <PumpMgr_Task+0x112>
 80028a6:	e000      	b.n	80028aa <PumpMgr_Task+0x1c2>
    if (m == NULL) return;
 80028a8:	bf00      	nop
    }
}
 80028aa:	3760      	adds	r7, #96	@ 0x60
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	3301      	adds	r3, #1
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	b2db      	uxtb	r3, r3
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 33e8 	ldrb.w	r3, [r3, #1000]	@ 0x3e8
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ffe5 	bl	80028b0 <q_next>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 33e9 	ldrb.w	r3, [r3, #1001]	@ 0x3e9
 80028f0:	429a      	cmp	r2, r3
 80028f2:	bf0c      	ite	eq
 80028f4:	2301      	moveq	r3, #1
 80028f6:	2300      	movne	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 23e8 	ldrb.w	r2, [r3, #1000]	@ 0x3e8
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 33e9 	ldrb.w	r3, [r3, #1001]	@ 0x3e9
 8002916:	429a      	cmp	r2, r3
 8002918:	bf0c      	ite	eq
 800291a:	2301      	moveq	r3, #1
 800291c:	2300      	movne	r3, #0
 800291e:	b2db      	uxtb	r3, r3
}
 8002920:	4618      	mov	r0, r3
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 800292c:	b5b0      	push	{r4, r5, r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d036      	beq.n	80029aa <q_push+0x7e>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d033      	beq.n	80029aa <q_push+0x7e>
    if (q_is_full(gkl))
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ffc5 	bl	80028d2 <q_is_full>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00a      	beq.n	8002964 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 33e9 	ldrb.w	r3, [r3, #1001]	@ 0x3e9
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ffab 	bl	80028b0 <q_next>
 800295a:	4603      	mov	r3, r0
 800295c:	461a      	mov	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f883 23e9 	strb.w	r2, [r3, #1001]	@ 0x3e9
    }
    gkl->q[gkl->q_head] = *e;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 33e8 	ldrb.w	r3, [r3, #1000]	@ 0x3e8
 800296a:	4619      	mov	r1, r3
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	460b      	mov	r3, r1
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	00db      	lsls	r3, r3, #3
 8002976:	4413      	add	r3, r2
 8002978:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	4614      	mov	r4, r2
 8002980:	461d      	mov	r5, r3
 8002982:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002984:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002986:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800298a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800298e:	e884 0003 	stmia.w	r4, {r0, r1}
    gkl->q_head = q_next(gkl->q_head);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 33e8 	ldrb.w	r3, [r3, #1000]	@ 0x3e8
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ff89 	bl	80028b0 <q_next>
 800299e:	4603      	mov	r3, r0
 80029a0:	461a      	mov	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
 80029a8:	e000      	b.n	80029ac <q_push+0x80>
    if (gkl == NULL || e == NULL) return;
 80029aa:	bf00      	nop
}
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bdb0      	pop	{r4, r5, r7, pc}

080029b2 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 80029b2:	b5b0      	push	{r4, r5, r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
 80029ba:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <q_pop+0x16>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <q_pop+0x1a>
 80029c8:	2300      	movs	r3, #0
 80029ca:	e02a      	b.n	8002a22 <q_pop+0x70>
    if (q_is_empty(gkl)) return false;
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff ff98 	bl	8002902 <q_is_empty>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <q_pop+0x2a>
 80029d8:	2300      	movs	r3, #0
 80029da:	e022      	b.n	8002a22 <q_pop+0x70>
    *out = gkl->q[gkl->q_tail];
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 33e9 	ldrb.w	r3, [r3, #1001]	@ 0x3e9
 80029e2:	4619      	mov	r1, r3
 80029e4:	6838      	ldr	r0, [r7, #0]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	4413      	add	r3, r2
 80029f2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80029f6:	4604      	mov	r4, r0
 80029f8:	461d      	mov	r5, r3
 80029fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a02:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a06:	e884 0003 	stmia.w	r4, {r0, r1}
    gkl->q_tail = q_next(gkl->q_tail);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 33e9 	ldrb.w	r3, [r3, #1001]	@ 0x3e9
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff ff4d 	bl	80028b0 <q_next>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f883 23e9 	strb.w	r2, [r3, #1001]	@ 0x3e9
    return true;
 8002a20:	2301      	movs	r3, #1
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bdb0      	pop	{r4, r5, r7, pc}

08002a2a <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b090      	sub	sp, #64	@ 0x40
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d040      	beq.n	8002aba <maybe_report_error+0x90>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002a3e:	4611      	mov	r1, r2
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe fd36 	bl	80014b2 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002a46:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d037      	beq.n	8002abe <maybe_report_error+0x94>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 23ed 	ldrb.w	r2, [r3, #1005]	@ 0x3ed
 8002a54:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d106      	bne.n	8002a6a <maybe_report_error+0x40>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 23ee 	ldrb.w	r2, [r3, #1006]	@ 0x3ee
 8002a62:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d02b      	beq.n	8002ac2 <maybe_report_error+0x98>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002a6a:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f883 23ed 	strb.w	r2, [r3, #1005]	@ 0x3ed
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002a74:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f883 23ee 	strb.w	r2, [r3, #1006]	@ 0x3ee

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002a7e:	f107 0308 	add.w	r3, r7, #8
 8002a82:	2228      	movs	r2, #40	@ 0x28
 8002a84:	2100      	movs	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f016 fc44 	bl	8019314 <memset>
    ev.type = PUMP_EVT_ERROR;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	723b      	strb	r3, [r7, #8]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 33eb 	ldrb.w	r3, [r3, #1003]	@ 0x3eb
 8002a96:	727b      	strb	r3, [r7, #9]
    ev.slave_addr = gkl->pending_slave;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 33ec 	ldrb.w	r3, [r3, #1004]	@ 0x3ec
 8002a9e:	72bb      	strb	r3, [r7, #10]
    ev.error_code = (uint8_t)st.last_error;
 8002aa0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002aa4:	737b      	strb	r3, [r7, #13]
    ev.fail_count = st.consecutive_fail;
 8002aa6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002aaa:	73bb      	strb	r3, [r7, #14]
    q_push(gkl, &ev);
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff ff3a 	bl	800292c <q_push>
 8002ab8:	e004      	b.n	8002ac4 <maybe_report_error+0x9a>
    if (gkl == NULL) return;
 8002aba:	bf00      	nop
 8002abc:	e002      	b.n	8002ac4 <maybe_report_error+0x9a>
    if (st.last_error == GKL_OK) return;
 8002abe:	bf00      	nop
 8002ac0:	e000      	b.n	8002ac4 <maybe_report_error+0x9a>
        return;
 8002ac2:	bf00      	nop
}
 8002ac4:	3740      	adds	r7, #64	@ 0x40
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <gkl_append_token>:
        default: return "ERR";
    }
}*/

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b085      	sub	sp, #20
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d02b      	beq.n	8002b36 <gkl_append_token+0x6c>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d028      	beq.n	8002b36 <gkl_append_token+0x6c>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d025      	beq.n	8002b36 <gkl_append_token+0x6c>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d022      	beq.n	8002b36 <gkl_append_token+0x6c>
    while (*t)
 8002af0:	e014      	b.n	8002b1c <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3301      	adds	r3, #1
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d913      	bls.n	8002b26 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	4413      	add	r3, r2
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	7812      	ldrb	r2, [r2, #0]
 8002b0a:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	1c5a      	adds	r2, r3, #1
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	601a      	str	r2, [r3, #0]
        t++;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	603b      	str	r3, [r7, #0]
    while (*t)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1e6      	bne.n	8002af2 <gkl_append_token+0x28>
 8002b24:	e000      	b.n	8002b28 <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 8002b26:	bf00      	nop
    }
    out[*pos] = 0;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4413      	add	r3, r2
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	e000      	b.n	8002b38 <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002b36:	bf00      	nop
}
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d827      	bhi.n	8002ba8 <gkl_append_byte_token+0x64>
 8002b58:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <gkl_append_byte_token+0x1c>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b7f 	.word	0x08002b7f
 8002b64:	08002b8d 	.word	0x08002b8d
 8002b68:	08002b71 	.word	0x08002b71
 8002b6c:	08002b9b 	.word	0x08002b9b
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002b70:	4b26      	ldr	r3, [pc, #152]	@ (8002c0c <gkl_append_byte_token+0xc8>)
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	68b9      	ldr	r1, [r7, #8]
 8002b76:	68f8      	ldr	r0, [r7, #12]
 8002b78:	f7ff ffa7 	bl	8002aca <gkl_append_token>
 8002b7c:	e043      	b.n	8002c06 <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <gkl_append_byte_token+0xcc>)
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f7ff ffa0 	bl	8002aca <gkl_append_token>
 8002b8a:	e03c      	b.n	8002c06 <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002b8c:	4b21      	ldr	r3, [pc, #132]	@ (8002c14 <gkl_append_byte_token+0xd0>)
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68b9      	ldr	r1, [r7, #8]
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f7ff ff99 	bl	8002aca <gkl_append_token>
 8002b98:	e035      	b.n	8002c06 <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <gkl_append_byte_token+0xd4>)
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	68b9      	ldr	r1, [r7, #8]
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f7ff ff92 	bl	8002aca <gkl_append_token>
 8002ba6:	e02e      	b.n	8002c06 <gkl_append_byte_token+0xc2>
        default: break;
 8002ba8:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	2b1f      	cmp	r3, #31
 8002bae:	d91a      	bls.n	8002be6 <gkl_append_byte_token+0xa2>
 8002bb0:	78fb      	ldrb	r3, [r7, #3]
 8002bb2:	2b7e      	cmp	r3, #126	@ 0x7e
 8002bb4:	d817      	bhi.n	8002be6 <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d920      	bls.n	8002c04 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4413      	add	r3, r2
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	1c5a      	adds	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002be4:	e00e      	b.n	8002c04 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	f107 0010 	add.w	r0, r7, #16
 8002bec:	4a0b      	ldr	r2, [pc, #44]	@ (8002c1c <gkl_append_byte_token+0xd8>)
 8002bee:	2108      	movs	r1, #8
 8002bf0:	f016 fb38 	bl	8019264 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002bf4:	f107 0310 	add.w	r3, r7, #16
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	68b9      	ldr	r1, [r7, #8]
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f7ff ff64 	bl	8002aca <gkl_append_token>
 8002c02:	e000      	b.n	8002c06 <gkl_append_byte_token+0xc2>
        return;
 8002c04:	bf00      	nop
}
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	08019dac 	.word	0x08019dac
 8002c10:	08019db4 	.word	0x08019db4
 8002c14:	08019dbc 	.word	0x08019dbc
 8002c18:	08019dc4 	.word	0x08019dc4
 8002c1c:	08019dcc 	.word	0x08019dcc

08002c20 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}*/

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d02f      	beq.n	8002c96 <gkl_format_frame_compact+0x76>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d02c      	beq.n	8002c96 <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d028      	beq.n	8002c9a <gkl_format_frame_compact+0x7a>
 8002c48:	7afb      	ldrb	r3, [r7, #11]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d025      	beq.n	8002c9a <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002c52:	2300      	movs	r3, #0
 8002c54:	75fb      	strb	r3, [r7, #23]
 8002c56:	e011      	b.n	8002c7c <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002c58:	7dfb      	ldrb	r3, [r7, #23]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	f107 0210 	add.w	r2, r7, #16
 8002c64:	6839      	ldr	r1, [r7, #0]
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f7ff ff6c 	bl	8002b44 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d907      	bls.n	8002c86 <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002c76:	7dfb      	ldrb	r3, [r7, #23]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	75fb      	strb	r3, [r7, #23]
 8002c7c:	7dfa      	ldrb	r2, [r7, #23]
 8002c7e:	7afb      	ldrb	r3, [r7, #11]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d3e9      	bcc.n	8002c58 <gkl_format_frame_compact+0x38>
 8002c84:	e000      	b.n	8002c88 <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002c86:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	4413      	add	r3, r2
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]
 8002c94:	e002      	b.n	8002c9c <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002c96:	bf00      	nop
 8002c98:	e000      	b.n	8002c9c <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002c9a:	bf00      	nop
}
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b098      	sub	sp, #96	@ 0x60
 8002ca8:	af02      	add	r7, sp, #8
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d02f      	beq.n	8002d14 <gkl_log_line+0x70>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00e      	beq.n	8002cd8 <gkl_log_line+0x34>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d009      	beq.n	8002cd8 <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002cca:	4915      	ldr	r1, [pc, #84]	@ (8002d20 <gkl_log_line+0x7c>)
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fd fb07 	bl	80002e0 <strcmp>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d11f      	bne.n	8002d18 <gkl_log_line+0x74>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Add tag prefix if present */
    if (gkl && gkl->tag[0] != 0)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d016      	beq.n	8002d0c <gkl_log_line+0x68>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d011      	beq.n	8002d0c <gkl_log_line+0x68>
    {
        char tagged_line[80];
        snprintf(tagged_line, sizeof(tagged_line), "[%s] %s", gkl->tag, line);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f503 7228 	add.w	r2, r3, #672	@ 0x2a0
 8002cee:	f107 0008 	add.w	r0, r7, #8
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	4a0a      	ldr	r2, [pc, #40]	@ (8002d24 <gkl_log_line+0x80>)
 8002cfa:	2150      	movs	r1, #80	@ 0x50
 8002cfc:	f016 fab2 	bl	8019264 <sniprintf>
        CDC_LOG_Push(tagged_line);
 8002d00:	f107 0308 	add.w	r3, r7, #8
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7fd fe9f 	bl	8000a48 <CDC_LOG_Push>
    {
 8002d0a:	e006      	b.n	8002d1a <gkl_log_line+0x76>
    }
    else
    {
        CDC_LOG_Push(line);
 8002d0c:	6838      	ldr	r0, [r7, #0]
 8002d0e:	f7fd fe9b 	bl	8000a48 <CDC_LOG_Push>
 8002d12:	e002      	b.n	8002d1a <gkl_log_line+0x76>
    if (line == NULL) return;
 8002d14:	bf00      	nop
 8002d16:	e000      	b.n	8002d1a <gkl_log_line+0x76>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002d18:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002d1a:	3758      	adds	r7, #88	@ 0x58
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	08019dd4 	.word	0x08019dd4
 8002d24:	08019ddc 	.word	0x08019ddc

08002d28 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b0c1      	sub	sp, #260	@ 0x104
 8002d2c:	af02      	add	r7, sp, #8
 8002d2e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (gkl == NULL) return;
 8002d36:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 820d 	beq.w	800315a <gkl_task+0x432>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002d40:	2300      	movs	r3, #0
 8002d42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002d46:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d4a:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8002d4e:	4611      	mov	r1, r2
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fe fd11 	bl	8001778 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002d56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d5a:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002d64:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002d6e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fe fbea 	bl	800154c <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002d78:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fe fb47 	bl	8001410 <GKL_HasResponse>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	f000 81bd 	beq.w	8003104 <gkl_task+0x3dc>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002d8a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d8e:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 8002d92:	4611      	mov	r1, r2
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe fb53 	bl	8001440 <GKL_GetResponse>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 81ab 	beq.w	80030f8 <gkl_task+0x3d0>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002da2:	2300      	movs	r3, #0
 8002da4:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
            raw[0] = GKL_STX;
 8002da8:	2302      	movs	r3, #2
 8002daa:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
            raw[1] = fr.ctrl;
 8002dae:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002db2:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
            raw[2] = fr.slave;
 8002db6:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8002dba:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
            raw[3] = (uint8_t)fr.cmd;
 8002dbe:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002dc2:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 8002dcc:	e011      	b.n	8002df2 <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002dce:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8002dd2:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8002dd6:	3304      	adds	r3, #4
 8002dd8:	32f8      	adds	r2, #248	@ 0xf8
 8002dda:	443a      	add	r2, r7
 8002ddc:	f812 2c2d 	ldrb.w	r2, [r2, #-45]
 8002de0:	33f8      	adds	r3, #248	@ 0xf8
 8002de2:	443b      	add	r3, r7
 8002de4:	f803 2c4c 	strb.w	r2, [r3, #-76]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002de8:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8002dec:	3301      	adds	r3, #1
 8002dee:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
 8002df2:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8002df6:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d3e7      	bcc.n	8002dce <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002dfe:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8002e02:	3305      	adds	r3, #5
 8002e04:	f887 30eb 	strb.w	r3, [r7, #235]	@ 0xeb
            uint8_t c = 0u;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
 8002e14:	e00f      	b.n	8002e36 <gkl_task+0x10e>
 8002e16:	f897 30f5 	ldrb.w	r3, [r7, #245]	@ 0xf5
 8002e1a:	33f8      	adds	r3, #248	@ 0xf8
 8002e1c:	443b      	add	r3, r7
 8002e1e:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8002e22:	f897 30f6 	ldrb.w	r3, [r7, #246]	@ 0xf6
 8002e26:	4053      	eors	r3, r2
 8002e28:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6
 8002e2c:	f897 30f5 	ldrb.w	r3, [r7, #245]	@ 0xf5
 8002e30:	3301      	adds	r3, #1
 8002e32:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
 8002e36:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	f897 20f5 	ldrb.w	r2, [r7, #245]	@ 0xf5
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d3e7      	bcc.n	8002e16 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002e46:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	33f8      	adds	r3, #248	@ 0xf8
 8002e4e:	443b      	add	r3, r7
 8002e50:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8002e54:	f803 2c4c 	strb.w	r2, [r3, #-76]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002e58:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002e5c:	f897 10eb 	ldrb.w	r1, [r7, #235]	@ 0xeb
 8002e60:	f107 00ac 	add.w	r0, r7, #172	@ 0xac
 8002e64:	2340      	movs	r3, #64	@ 0x40
 8002e66:	f7ff fedb 	bl	8002c20 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002e6a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd fa40 	bl	80002f4 <strlen>
 8002e74:	4603      	mov	r3, r0
 8002e76:	461a      	mov	r2, r3
 8002e78:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e7c:	4413      	add	r3, r2
 8002e7e:	4ab9      	ldr	r2, [pc, #740]	@ (8003164 <gkl_task+0x43c>)
 8002e80:	8811      	ldrh	r1, [r2, #0]
 8002e82:	7892      	ldrb	r2, [r2, #2]
 8002e84:	8019      	strh	r1, [r3, #0]
 8002e86:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002e88:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002e92:	f7ff ff07 	bl	8002ca4 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002e96:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002e9a:	f893 33ef 	ldrb.w	r3, [r3, #1007]	@ 0x3ef
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d004      	beq.n	8002eac <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002ea2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 23ef 	strb.w	r2, [r3, #1007]	@ 0x3ef
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002eac:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002eb0:	2b53      	cmp	r3, #83	@ 0x53
 8002eb2:	d142      	bne.n	8002f3a <gkl_task+0x212>
 8002eb4:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d93e      	bls.n	8002f3a <gkl_task+0x212>
            {
                uint8_t st = fr.data[0];
 8002ebc:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8002ec0:	f887 30f4 	strb.w	r3, [r7, #244]	@ 0xf4
                uint8_t noz = fr.data[1];
 8002ec4:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8002ec8:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002ecc:	f897 30f4 	ldrb.w	r3, [r7, #244]	@ 0xf4
 8002ed0:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ed2:	d908      	bls.n	8002ee6 <gkl_task+0x1be>
 8002ed4:	f897 30f4 	ldrb.w	r3, [r7, #244]	@ 0xf4
 8002ed8:	2b39      	cmp	r3, #57	@ 0x39
 8002eda:	d804      	bhi.n	8002ee6 <gkl_task+0x1be>
 8002edc:	f897 30f4 	ldrb.w	r3, [r7, #244]	@ 0xf4
 8002ee0:	3b30      	subs	r3, #48	@ 0x30
 8002ee2:	f887 30f4 	strb.w	r3, [r7, #244]	@ 0xf4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002ee6:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8002eea:	2b2f      	cmp	r3, #47	@ 0x2f
 8002eec:	d908      	bls.n	8002f00 <gkl_task+0x1d8>
 8002eee:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8002ef2:	2b39      	cmp	r3, #57	@ 0x39
 8002ef4:	d804      	bhi.n	8002f00 <gkl_task+0x1d8>
 8002ef6:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8002efa:	3b30      	subs	r3, #48	@ 0x30
 8002efc:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002f00:	f107 030c 	add.w	r3, r7, #12
 8002f04:	2228      	movs	r2, #40	@ 0x28
 8002f06:	2100      	movs	r1, #0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f016 fa03 	bl	8019314 <memset>
                ev.type = PUMP_EVT_STATUS;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	733b      	strb	r3, [r7, #12]
                ev.ctrl_addr = fr.ctrl;
 8002f12:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002f16:	737b      	strb	r3, [r7, #13]
                ev.slave_addr = fr.slave;
 8002f18:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8002f1c:	73bb      	strb	r3, [r7, #14]
                ev.status = st;
 8002f1e:	f897 30f4 	ldrb.w	r3, [r7, #244]	@ 0xf4
 8002f22:	73fb      	strb	r3, [r7, #15]
                ev.nozzle = noz;
 8002f24:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8002f28:	743b      	strb	r3, [r7, #16]
                q_push(gkl, &ev);
 8002f2a:	f107 030c 	add.w	r3, r7, #12
 8002f2e:	4619      	mov	r1, r3
 8002f30:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002f34:	f7ff fcfa 	bl	800292c <q_push>
            {
 8002f38:	e0de      	b.n	80030f8 <gkl_task+0x3d0>
            }
            else if (fr.cmd == 'C')
 8002f3a:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002f3e:	2b43      	cmp	r3, #67	@ 0x43
 8002f40:	d12f      	bne.n	8002fa2 <gkl_task+0x27a>
            {
                uint8_t noz = 0u;
 8002f42:	2300      	movs	r3, #0
 8002f44:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
                uint32_t tot_dL = 0u;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

                if (PumpResp_ParseTotalizer(&fr, &noz, &tot_dL))
 8002f4e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8002f52:	f107 01ab 	add.w	r1, r7, #171	@ 0xab
 8002f56:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fc0a 	bl	8003774 <PumpResp_ParseTotalizer>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 80c8 	beq.w	80030f8 <gkl_task+0x3d0>
                {
                    PumpEvent ev;
                    memset(&ev, 0, sizeof(ev));
 8002f68:	f107 030c 	add.w	r3, r7, #12
 8002f6c:	2228      	movs	r2, #40	@ 0x28
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4618      	mov	r0, r3
 8002f72:	f016 f9cf 	bl	8019314 <memset>
                    ev.type = PUMP_EVT_TOTALIZER;
 8002f76:	2303      	movs	r3, #3
 8002f78:	733b      	strb	r3, [r7, #12]
                    ev.ctrl_addr = fr.ctrl;
 8002f7a:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002f7e:	737b      	strb	r3, [r7, #13]
                    ev.slave_addr = fr.slave;
 8002f80:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8002f84:	73bb      	strb	r3, [r7, #14]
                    ev.nozzle_idx = noz;
 8002f86:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8002f8a:	74fb      	strb	r3, [r7, #19]
                    ev.totalizer = tot_dL;
 8002f8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f90:	617b      	str	r3, [r7, #20]
                    q_push(gkl, &ev);
 8002f92:	f107 030c 	add.w	r3, r7, #12
 8002f96:	4619      	mov	r1, r3
 8002f98:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002f9c:	f7ff fcc6 	bl	800292c <q_push>
 8002fa0:	e0aa      	b.n	80030f8 <gkl_task+0x3d0>
                }
            }
            else if (fr.cmd == 'L')
 8002fa2:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8002fa6:	2b4c      	cmp	r3, #76	@ 0x4c
 8002fa8:	d12f      	bne.n	800300a <gkl_task+0x2e2>
            {
                uint8_t noz = 0u;
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                uint32_t vol_dL = 0u;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

                if (PumpResp_ParseRealtimeVolume(&fr, &noz, &vol_dL))
 8002fb6:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8002fba:	f107 01a3 	add.w	r1, r7, #163	@ 0xa3
 8002fbe:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 fb0c 	bl	80035e0 <PumpResp_ParseRealtimeVolume>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 8094 	beq.w	80030f8 <gkl_task+0x3d0>
                {
                    PumpEvent ev;
                    memset(&ev, 0, sizeof(ev));
 8002fd0:	f107 030c 	add.w	r3, r7, #12
 8002fd4:	2228      	movs	r2, #40	@ 0x28
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f016 f99b 	bl	8019314 <memset>
                    ev.type = PUMP_EVT_RT_VOLUME;
 8002fde:	2304      	movs	r3, #4
 8002fe0:	733b      	strb	r3, [r7, #12]
                    ev.ctrl_addr = fr.ctrl;
 8002fe2:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 8002fe6:	737b      	strb	r3, [r7, #13]
                    ev.slave_addr = fr.slave;
 8002fe8:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8002fec:	73bb      	strb	r3, [r7, #14]
                    ev.rt_nozzle = noz;
 8002fee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ff2:	763b      	strb	r3, [r7, #24]
                    ev.rt_volume_dL = vol_dL;
 8002ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ff8:	61fb      	str	r3, [r7, #28]
                    q_push(gkl, &ev);
 8002ffa:	f107 030c 	add.w	r3, r7, #12
 8002ffe:	4619      	mov	r1, r3
 8003000:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8003004:	f7ff fc92 	bl	800292c <q_push>
 8003008:	e076      	b.n	80030f8 <gkl_task+0x3d0>
                }
            }
            else if (fr.cmd == 'R')
 800300a:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 800300e:	2b52      	cmp	r3, #82	@ 0x52
 8003010:	d12e      	bne.n	8003070 <gkl_task+0x348>
            {
                uint8_t noz = 0u;
 8003012:	2300      	movs	r3, #0
 8003014:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
                uint32_t money = 0u;
 8003018:	2300      	movs	r3, #0
 800301a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                if (PumpResp_ParseRealtimeMoney(&fr, &noz, &money))
 800301e:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8003022:	f107 019b 	add.w	r1, r7, #155	@ 0x9b
 8003026:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fb40 	bl	80036b0 <PumpResp_ParseRealtimeMoney>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d060      	beq.n	80030f8 <gkl_task+0x3d0>
                {
                    PumpEvent ev;
                    memset(&ev, 0, sizeof(ev));
 8003036:	f107 030c 	add.w	r3, r7, #12
 800303a:	2228      	movs	r2, #40	@ 0x28
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f016 f968 	bl	8019314 <memset>
                    ev.type = PUMP_EVT_RT_MONEY;
 8003044:	2305      	movs	r3, #5
 8003046:	733b      	strb	r3, [r7, #12]
                    ev.ctrl_addr = fr.ctrl;
 8003048:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 800304c:	737b      	strb	r3, [r7, #13]
                    ev.slave_addr = fr.slave;
 800304e:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8003052:	73bb      	strb	r3, [r7, #14]
                    ev.rt_nozzle = noz;
 8003054:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8003058:	763b      	strb	r3, [r7, #24]
                    ev.rt_money = money;
 800305a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800305e:	623b      	str	r3, [r7, #32]
                    q_push(gkl, &ev);
 8003060:	f107 030c 	add.w	r3, r7, #12
 8003064:	4619      	mov	r1, r3
 8003066:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800306a:	f7ff fc5f 	bl	800292c <q_push>
 800306e:	e043      	b.n	80030f8 <gkl_task+0x3d0>
                }
            }
            else if (fr.cmd == 'T')
 8003070:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
 8003074:	2b54      	cmp	r3, #84	@ 0x54
 8003076:	d13f      	bne.n	80030f8 <gkl_task+0x3d0>
            {
                uint8_t noz = 0u;
 8003078:	2300      	movs	r3, #0
 800307a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                uint32_t vol_dL = 0u;
 800307e:	2300      	movs	r3, #0
 8003080:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t money = 0u;
 8003084:	2300      	movs	r3, #0
 8003086:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                uint16_t price = 0u;
 800308a:	2300      	movs	r3, #0
 800308c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

                if (PumpResp_ParseTransaction(&fr, &noz, &vol_dL, &money, &price))
 8003090:	f107 0488 	add.w	r4, r7, #136	@ 0x88
 8003094:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8003098:	f107 0193 	add.w	r1, r7, #147	@ 0x93
 800309c:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 80030a0:	f107 0386 	add.w	r3, r7, #134	@ 0x86
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	4623      	mov	r3, r4
 80030a8:	f000 fbcc 	bl	8003844 <PumpResp_ParseTransaction>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d022      	beq.n	80030f8 <gkl_task+0x3d0>
                {
                    PumpEvent ev;
                    memset(&ev, 0, sizeof(ev));
 80030b2:	f107 030c 	add.w	r3, r7, #12
 80030b6:	2228      	movs	r2, #40	@ 0x28
 80030b8:	2100      	movs	r1, #0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f016 f92a 	bl	8019314 <memset>
                    ev.type = PUMP_EVT_TRX_FINAL;
 80030c0:	2306      	movs	r3, #6
 80030c2:	733b      	strb	r3, [r7, #12]
                    ev.ctrl_addr = fr.ctrl;
 80030c4:	f897 30c8 	ldrb.w	r3, [r7, #200]	@ 0xc8
 80030c8:	737b      	strb	r3, [r7, #13]
                    ev.slave_addr = fr.slave;
 80030ca:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 80030ce:	73bb      	strb	r3, [r7, #14]
                    ev.trx_nozzle = noz;
 80030d0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 80030d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    ev.trx_volume_dL = vol_dL;
 80030d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030dc:	62bb      	str	r3, [r7, #40]	@ 0x28
                    ev.trx_money = money;
 80030de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    ev.trx_price = price;
 80030e4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80030e8:	863b      	strh	r3, [r7, #48]	@ 0x30
                    q_push(gkl, &ev);
 80030ea:	f107 030c 	add.w	r3, r7, #12
 80030ee:	4619      	mov	r1, r3
 80030f0:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80030f4:	f7ff fc1a 	bl	800292c <q_push>
                }
            }
        }
        gkl->pending = 0u;
 80030f8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 23ea 	strb.w	r2, [r3, #1002]	@ 0x3ea
 8003102:	e02b      	b.n	800315c <gkl_task+0x434>
        return;
    }

    if (gkl->pending)
 8003104:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003108:	f893 33ea 	ldrb.w	r3, [r3, #1002]	@ 0x3ea
 800310c:	2b00      	cmp	r3, #0
 800310e:	d025      	beq.n	800315c <gkl_task+0x434>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8003110:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8003114:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003118:	4611      	mov	r1, r2
 800311a:	4618      	mov	r0, r3
 800311c:	f7fe f9c9 	bl	80014b2 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8003120:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8003124:	2b00      	cmp	r3, #0
 8003126:	d019      	beq.n	800315c <gkl_task+0x434>
        {
            maybe_report_error(gkl);
 8003128:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800312c:	f7ff fc7d 	bl	8002a2a <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8003130:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8003134:	2b09      	cmp	r3, #9
 8003136:	d90a      	bls.n	800314e <gkl_task+0x426>
 8003138:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800313c:	f893 33ef 	ldrb.w	r3, [r3, #1007]	@ 0x3ef
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <gkl_task+0x426>
            {
                gkl->no_connect_latched = 1u;
 8003144:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003148:	2201      	movs	r2, #1
 800314a:	f883 23ef 	strb.w	r2, [r3, #1007]	@ 0x3ef
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 800314e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8003152:	2200      	movs	r2, #0
 8003154:	f883 23ea 	strb.w	r2, [r3, #1002]	@ 0x3ea
 8003158:	e000      	b.n	800315c <gkl_task+0x434>
    if (gkl == NULL) return;
 800315a:	bf00      	nop
        }
    }
}
 800315c:	37fc      	adds	r7, #252	@ 0xfc
 800315e:	46bd      	mov	sp, r7
 8003160:	bd90      	pop	{r4, r7, pc}
 8003162:	bf00      	nop
 8003164:	08019de4 	.word	0x08019de4

08003168 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b088      	sub	sp, #32
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <gkl_is_idle+0x16>
 800317a:	2300      	movs	r3, #0
 800317c:	e00c      	b.n	8003198 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 800317e:	69fa      	ldr	r2, [r7, #28]
 8003180:	f107 030c 	add.w	r3, r7, #12
 8003184:	4611      	mov	r1, r2
 8003186:	4618      	mov	r0, r3
 8003188:	f7fe f993 	bl	80014b2 <GKL_GetStats>
 800318c:	7bbb      	ldrb	r3, [r7, #14]
 800318e:	2b00      	cmp	r3, #0
 8003190:	bf0c      	ite	eq
 8003192:	2301      	moveq	r3, #1
 8003194:	2300      	movne	r3, #0
 8003196:	b2db      	uxtb	r3, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	3720      	adds	r7, #32
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b0a4      	sub	sp, #144	@ 0x90
 80031a4:	af04      	add	r7, sp, #16
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	70fb      	strb	r3, [r7, #3]
 80031ac:	4613      	mov	r3, r2
 80031ae:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 80031b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <gkl_send_poll_status+0x1e>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e064      	b.n	8003288 <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 80031be:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80031c0:	78ba      	ldrb	r2, [r7, #2]
 80031c2:	78f9      	ldrb	r1, [r7, #3]
 80031c4:	2353      	movs	r3, #83	@ 0x53
 80031c6:	9302      	str	r3, [sp, #8]
 80031c8:	2300      	movs	r3, #0
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	2300      	movs	r3, #0
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2353      	movs	r3, #83	@ 0x53
 80031d2:	f7fe f86e 	bl	80012b2 <GKL_Send>
 80031d6:	4603      	mov	r3, r0
 80031d8:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80031dc:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <gkl_send_poll_status+0x48>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e04f      	b.n	8003288 <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 80031e8:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <gkl_send_poll_status+0x54>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e049      	b.n	8003288 <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 80031f4:	2300      	movs	r3, #0
 80031f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 80031fa:	78b9      	ldrb	r1, [r7, #2]
 80031fc:	78f8      	ldrb	r0, [r7, #3]
 80031fe:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 8003202:	9302      	str	r3, [sp, #8]
 8003204:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003208:	9301      	str	r3, [sp, #4]
 800320a:	2300      	movs	r3, #0
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	2300      	movs	r3, #0
 8003210:	2253      	movs	r2, #83	@ 0x53
 8003212:	f7fd ffe2 	bl	80011da <GKL_BuildFrame>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d11d      	bne.n	8003258 <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 800321c:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8003220:	f107 020c 	add.w	r2, r7, #12
 8003224:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8003228:	2340      	movs	r3, #64	@ 0x40
 800322a:	f7ff fcf9 	bl	8002c20 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 800322e:	f107 030c 	add.w	r3, r7, #12
 8003232:	4618      	mov	r0, r3
 8003234:	f7fd f85e 	bl	80002f4 <strlen>
 8003238:	4603      	mov	r3, r0
 800323a:	461a      	mov	r2, r3
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	4413      	add	r3, r2
 8003242:	4a13      	ldr	r2, [pc, #76]	@ (8003290 <gkl_send_poll_status+0xf0>)
 8003244:	8811      	ldrh	r1, [r2, #0]
 8003246:	7892      	ldrb	r2, [r2, #2]
 8003248:	8019      	strh	r1, [r3, #0]
 800324a:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800324c:	f107 030c 	add.w	r3, r7, #12
 8003250:	4619      	mov	r1, r3
 8003252:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8003254:	f7ff fd26 	bl	8002ca4 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003258:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800325a:	2201      	movs	r2, #1
 800325c:	f883 23ea 	strb.w	r2, [r3, #1002]	@ 0x3ea
    gkl->pending_ctrl = ctrl_addr;
 8003260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003262:	78fa      	ldrb	r2, [r7, #3]
 8003264:	f883 23eb 	strb.w	r2, [r3, #1003]	@ 0x3eb
    gkl->pending_slave = slave_addr;
 8003268:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800326a:	78ba      	ldrb	r2, [r7, #2]
 800326c:	f883 23ec 	strb.w	r2, [r3, #1004]	@ 0x3ec

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003270:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003272:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003276:	4611      	mov	r1, r2
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe f91a 	bl	80014b2 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 800327e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003280:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003282:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8

    return PUMP_PROTO_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3780      	adds	r7, #128	@ 0x80
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	08019de4 	.word	0x08019de4

08003294 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b0a0      	sub	sp, #128	@ 0x80
 8003298:	af04      	add	r7, sp, #16
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	4608      	mov	r0, r1
 800329e:	4611      	mov	r1, r2
 80032a0:	461a      	mov	r2, r3
 80032a2:	4603      	mov	r3, r0
 80032a4:	70fb      	strb	r3, [r7, #3]
 80032a6:	460b      	mov	r3, r1
 80032a8:	70bb      	strb	r3, [r7, #2]
 80032aa:	4613      	mov	r3, r2
 80032ac:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 80032b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <gkl_request_totalizer+0x28>
 80032b8:	2302      	movs	r3, #2
 80032ba:	e069      	b.n	8003390 <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 80032bc:	787b      	ldrb	r3, [r7, #1]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <gkl_request_totalizer+0x34>
 80032c2:	787b      	ldrb	r3, [r7, #1]
 80032c4:	2b06      	cmp	r3, #6
 80032c6:	d901      	bls.n	80032cc <gkl_request_totalizer+0x38>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e061      	b.n	8003390 <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 80032cc:	787b      	ldrb	r3, [r7, #1]
 80032ce:	3330      	adds	r3, #48	@ 0x30
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 80032d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80032d8:	78ba      	ldrb	r2, [r7, #2]
 80032da:	78f9      	ldrb	r1, [r7, #3]
 80032dc:	2343      	movs	r3, #67	@ 0x43
 80032de:	9302      	str	r3, [sp, #8]
 80032e0:	2301      	movs	r3, #1
 80032e2:	9301      	str	r3, [sp, #4]
 80032e4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	2343      	movs	r3, #67	@ 0x43
 80032ec:	f7fd ffe1 	bl	80012b2 <GKL_Send>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 80032f6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <gkl_request_totalizer+0x6e>
 80032fe:	2301      	movs	r3, #1
 8003300:	e046      	b.n	8003390 <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003302:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <gkl_request_totalizer+0x7a>
 800330a:	2302      	movs	r3, #2
 800330c:	e040      	b.n	8003390 <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 800330e:	2300      	movs	r3, #0
 8003310:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 8003314:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8003318:	78b9      	ldrb	r1, [r7, #2]
 800331a:	78f8      	ldrb	r0, [r7, #3]
 800331c:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8003320:	9302      	str	r3, [sp, #8]
 8003322:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	2301      	movs	r3, #1
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	4613      	mov	r3, r2
 800332e:	2243      	movs	r2, #67	@ 0x43
 8003330:	f7fd ff53 	bl	80011da <GKL_BuildFrame>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d11d      	bne.n	8003376 <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 800333a:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 800333e:	f107 0208 	add.w	r2, r7, #8
 8003342:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8003346:	2340      	movs	r3, #64	@ 0x40
 8003348:	f7ff fc6a 	bl	8002c20 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 800334c:	f107 0308 	add.w	r3, r7, #8
 8003350:	4618      	mov	r0, r3
 8003352:	f7fc ffcf 	bl	80002f4 <strlen>
 8003356:	4603      	mov	r3, r0
 8003358:	461a      	mov	r2, r3
 800335a:	f107 0308 	add.w	r3, r7, #8
 800335e:	4413      	add	r3, r2
 8003360:	4a0d      	ldr	r2, [pc, #52]	@ (8003398 <gkl_request_totalizer+0x104>)
 8003362:	8811      	ldrh	r1, [r2, #0]
 8003364:	7892      	ldrb	r2, [r2, #2]
 8003366:	8019      	strh	r1, [r3, #0]
 8003368:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800336a:	f107 0308 	add.w	r3, r7, #8
 800336e:	4619      	mov	r1, r3
 8003370:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003372:	f7ff fc97 	bl	8002ca4 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8003376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003378:	2201      	movs	r2, #1
 800337a:	f883 23ea 	strb.w	r2, [r3, #1002]	@ 0x3ea
    gkl->pending_ctrl = ctrl_addr;
 800337e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003380:	78fa      	ldrb	r2, [r7, #3]
 8003382:	f883 23eb 	strb.w	r2, [r3, #1003]	@ 0x3eb
    gkl->pending_slave = slave_addr;
 8003386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003388:	78ba      	ldrb	r2, [r7, #2]
 800338a:	f883 23ec 	strb.w	r2, [r3, #1004]	@ 0x3ec

    return PUMP_PROTO_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3770      	adds	r7, #112	@ 0x70
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	08019de4 	.word	0x08019de4

0800339c <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 80033aa:	6839      	ldr	r1, [r7, #0]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff fb00 	bl	80029b2 <q_pop>
 80033b2:	4603      	mov	r3, r0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d02f      	beq.n	800342c <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 80033cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033d0:	2100      	movs	r1, #0
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f015 ff9e 	bl	8019314 <memset>
    gkl->q_head = 0u;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    gkl->q_tail = 0u;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 23e9 	strb.w	r2, [r3, #1001]	@ 0x3e9
    gkl->pending = 0u;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 23ea 	strb.w	r2, [r3, #1002]	@ 0x3ea
    gkl->pending_ctrl = 0u;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 23eb 	strb.w	r2, [r3, #1003]	@ 0x3eb
    gkl->pending_slave = 0u;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 23ec 	strb.w	r2, [r3, #1004]	@ 0x3ec
    gkl->last_reported_err = GKL_OK;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 23ed 	strb.w	r2, [r3, #1005]	@ 0x3ed
    gkl->last_reported_failcnt = 0u;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 23ee 	strb.w	r2, [r3, #1006]	@ 0x3ee
    gkl->no_connect_latched = 0u;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 23ef 	strb.w	r2, [r3, #1007]	@ 0x3ef

    gkl->tag[0] = 0;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6839      	ldr	r1, [r7, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fe7d 	bl	8001124 <GKL_Init>
 800342a:	e000      	b.n	800342e <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 800342c:	bf00      	nop
}
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d029      	beq.n	8003498 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d104      	bne.n	8003454 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003452:	e022      	b.n	800349a <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003458:	e00d      	b.n	8003476 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4413      	add	r3, r2
 8003460:	7819      	ldrb	r1, [r3, #0]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4413      	add	r3, r2
 8003468:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 800346c:	460a      	mov	r2, r1
 800346e:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	3301      	adds	r3, #1
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b06      	cmp	r3, #6
 800347a:	d805      	bhi.n	8003488 <PumpProtoGKL_SetTag+0x54>
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4413      	add	r3, r2
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e8      	bne.n	800345a <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4413      	add	r3, r2
 800348e:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
 8003496:	e000      	b.n	800349a <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 8003498:	bf00      	nop
}
 800349a:	3714      	adds	r7, #20
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d006      	beq.n	80034c2 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a06      	ldr	r2, [pc, #24]	@ (80034d0 <PumpProtoGKL_Bind+0x2c>)
 80034b8:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	605a      	str	r2, [r3, #4]
 80034c0:	e000      	b.n	80034c4 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 80034c2:	bf00      	nop
}
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	0801a09c 	.word	0x0801a09c

080034d4 <ascii_digits_to_u32>:
    return true;
}

/* Copy a numeric substring into a temporary buffer and convert to uint32 */
static bool ascii_digits_to_u32(const uint8_t *p, uint16_t max_len, uint32_t *out)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08c      	sub	sp, #48	@ 0x30
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	460b      	mov	r3, r1
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	817b      	strh	r3, [r7, #10]
    if (!p || !out || max_len == 0u) return false;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <ascii_digits_to_u32+0x20>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <ascii_digits_to_u32+0x20>
 80034ee:	897b      	ldrh	r3, [r7, #10]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <ascii_digits_to_u32+0x24>
 80034f4:	2300      	movs	r3, #0
 80034f6:	e042      	b.n	800357e <ascii_digits_to_u32+0xaa>

    char tmp[16];
    uint16_t n = 0u;
 80034f8:	2300      	movs	r3, #0
 80034fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    while (n < max_len && n < (uint16_t)(sizeof(tmp) - 1u) && isdigit((int)p[n]))
 80034fc:	e00b      	b.n	8003516 <ascii_digits_to_u32+0x42>
    {
        tmp[n] = (char)p[n];
 80034fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	441a      	add	r2, r3
 8003504:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003506:	7812      	ldrb	r2, [r2, #0]
 8003508:	3330      	adds	r3, #48	@ 0x30
 800350a:	443b      	add	r3, r7
 800350c:	f803 2c18 	strb.w	r2, [r3, #-24]
        n++;
 8003510:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003512:	3301      	adds	r3, #1
 8003514:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    while (n < max_len && n < (uint16_t)(sizeof(tmp) - 1u) && isdigit((int)p[n]))
 8003516:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003518:	897b      	ldrh	r3, [r7, #10]
 800351a:	429a      	cmp	r2, r3
 800351c:	d20e      	bcs.n	800353c <ascii_digits_to_u32+0x68>
 800351e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003520:	2b0e      	cmp	r3, #14
 8003522:	d80b      	bhi.n	800353c <ascii_digits_to_u32+0x68>
 8003524:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	4413      	add	r3, r2
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	3301      	adds	r3, #1
 800352e:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <ascii_digits_to_u32+0xb4>)
 8003530:	4413      	add	r3, r2
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1e0      	bne.n	80034fe <ascii_digits_to_u32+0x2a>
    }

    if (n == 0u) return false;
 800353c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <ascii_digits_to_u32+0x72>
 8003542:	2300      	movs	r3, #0
 8003544:	e01b      	b.n	800357e <ascii_digits_to_u32+0xaa>
    tmp[n] = '\0';
 8003546:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003548:	3330      	adds	r3, #48	@ 0x30
 800354a:	443b      	add	r3, r7
 800354c:	2200      	movs	r2, #0
 800354e:	f803 2c18 	strb.w	r2, [r3, #-24]

    char *endp = NULL;
 8003552:	2300      	movs	r3, #0
 8003554:	617b      	str	r3, [r7, #20]
    unsigned long v = strtoul(tmp, &endp, 10);
 8003556:	f107 0114 	add.w	r1, r7, #20
 800355a:	f107 0318 	add.w	r3, r7, #24
 800355e:	220a      	movs	r2, #10
 8003560:	4618      	mov	r0, r3
 8003562:	f015 fe75 	bl	8019250 <strtoul>
 8003566:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (endp == tmp) return false;
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	f107 0318 	add.w	r3, r7, #24
 800356e:	429a      	cmp	r2, r3
 8003570:	d101      	bne.n	8003576 <ascii_digits_to_u32+0xa2>
 8003572:	2300      	movs	r3, #0
 8003574:	e003      	b.n	800357e <ascii_digits_to_u32+0xaa>

    *out = (uint32_t)v;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800357a:	601a      	str	r2, [r3, #0]
    return true;
 800357c:	2301      	movs	r3, #1
}
 800357e:	4618      	mov	r0, r3
 8003580:	3730      	adds	r7, #48	@ 0x30
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	0801a2c0 	.word	0x0801a2c0

0800358c <find_semicolon>:

/* Find the first ';' in data */
static const uint8_t* find_semicolon(const uint8_t *data, uint8_t len)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
    if (!data || len == 0u) return NULL;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d002      	beq.n	80035a4 <find_semicolon+0x18>
 800359e:	78fb      	ldrb	r3, [r7, #3]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <find_semicolon+0x1c>
 80035a4:	2300      	movs	r3, #0
 80035a6:	e014      	b.n	80035d2 <find_semicolon+0x46>
    for (uint8_t i = 0u; i < len; i++)
 80035a8:	2300      	movs	r3, #0
 80035aa:	73fb      	strb	r3, [r7, #15]
 80035ac:	e00c      	b.n	80035c8 <find_semicolon+0x3c>
    {
        if (data[i] == (uint8_t)';') return &data[i];
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	4413      	add	r3, r2
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b3b      	cmp	r3, #59	@ 0x3b
 80035b8:	d103      	bne.n	80035c2 <find_semicolon+0x36>
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	e007      	b.n	80035d2 <find_semicolon+0x46>
    for (uint8_t i = 0u; i < len; i++)
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	3301      	adds	r3, #1
 80035c6:	73fb      	strb	r3, [r7, #15]
 80035c8:	7bfa      	ldrb	r2, [r7, #15]
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d3ee      	bcc.n	80035ae <find_semicolon+0x22>
    }
    return NULL;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <PumpResp_ParseRealtimeVolume>:
 * - [0] nozzle (ASCII digit)
 * - contains ';'
 * - after ';' a 6-digit number (volume_cL)
 */
bool PumpResp_ParseRealtimeVolume(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *volume_dL)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !volume_dL) return false;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d005      	beq.n	80035fe <PumpResp_ParseRealtimeVolume+0x1e>
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <PumpResp_ParseRealtimeVolume+0x1e>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <PumpResp_ParseRealtimeVolume+0x22>
 80035fe:	2300      	movs	r3, #0
 8003600:	e04f      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>
    if (resp->cmd != 'L') return false;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	789b      	ldrb	r3, [r3, #2]
 8003606:	2b4c      	cmp	r3, #76	@ 0x4c
 8003608:	d001      	beq.n	800360e <PumpResp_ParseRealtimeVolume+0x2e>
 800360a:	2300      	movs	r3, #0
 800360c:	e049      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>
    if (resp->data_len < 4u) return false; /* at least "1;0" */
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	7e5b      	ldrb	r3, [r3, #25]
 8003612:	2b03      	cmp	r3, #3
 8003614:	d801      	bhi.n	800361a <PumpResp_ParseRealtimeVolume+0x3a>
 8003616:	2300      	movs	r3, #0
 8003618:	e043      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>

    if (resp->data[0] < '0' || resp->data[0] > '9') return false;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	78db      	ldrb	r3, [r3, #3]
 800361e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003620:	d903      	bls.n	800362a <PumpResp_ParseRealtimeVolume+0x4a>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	78db      	ldrb	r3, [r3, #3]
 8003626:	2b39      	cmp	r3, #57	@ 0x39
 8003628:	d901      	bls.n	800362e <PumpResp_ParseRealtimeVolume+0x4e>
 800362a:	2300      	movs	r3, #0
 800362c:	e039      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>
    *nozzle = (uint8_t)(resp->data[0] - '0');
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	78db      	ldrb	r3, [r3, #3]
 8003632:	3b30      	subs	r3, #48	@ 0x30
 8003634:	b2da      	uxtb	r2, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	701a      	strb	r2, [r3, #0]

    const uint8_t *semi = find_semicolon(resp->data, resp->data_len);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	1cda      	adds	r2, r3, #3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	7e5b      	ldrb	r3, [r3, #25]
 8003642:	4619      	mov	r1, r3
 8003644:	4610      	mov	r0, r2
 8003646:	f7ff ffa1 	bl	800358c <find_semicolon>
 800364a:	61f8      	str	r0, [r7, #28]
    if (!semi) return false;
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <PumpResp_ParseRealtimeVolume+0x76>
 8003652:	2300      	movs	r3, #0
 8003654:	e025      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>

    const uint8_t *num = semi + 1u;
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	3301      	adds	r3, #1
 800365a:	61bb      	str	r3, [r7, #24]
    uint16_t max_len = (uint16_t)(resp->data_len - (uint8_t)(num - resp->data));
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	7e5b      	ldrb	r3, [r3, #25]
 8003660:	4619      	mov	r1, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	3303      	adds	r3, #3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	b2db      	uxtb	r3, r3
 800366c:	1acb      	subs	r3, r1, r3
 800366e:	82fb      	strh	r3, [r7, #22]
    uint32_t volume_cL = 0u;
 8003670:	2300      	movs	r3, #0
 8003672:	613b      	str	r3, [r7, #16]

    if (!ascii_digits_to_u32(num, max_len, &volume_cL)) return false;
 8003674:	f107 0210 	add.w	r2, r7, #16
 8003678:	8afb      	ldrh	r3, [r7, #22]
 800367a:	4619      	mov	r1, r3
 800367c:	69b8      	ldr	r0, [r7, #24]
 800367e:	f7ff ff29 	bl	80034d4 <ascii_digits_to_u32>
 8003682:	4603      	mov	r3, r0
 8003684:	f083 0301 	eor.w	r3, r3, #1
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <PumpResp_ParseRealtimeVolume+0xb2>
 800368e:	2300      	movs	r3, #0
 8003690:	e007      	b.n	80036a2 <PumpResp_ParseRealtimeVolume+0xc2>

    /* Protocol commonly uses centiLiters; convert to deciLiters for UI (1 decimal). */
    *volume_dL = volume_cL / 10u;
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4a05      	ldr	r2, [pc, #20]	@ (80036ac <PumpResp_ParseRealtimeVolume+0xcc>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	08da      	lsrs	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	601a      	str	r2, [r3, #0]
    return true;
 80036a0:	2301      	movs	r3, #1
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	cccccccd 	.word	0xcccccccd

080036b0 <PumpResp_ParseRealtimeMoney>:
 * - [0] nozzle (ASCII digit)
 * - contains ';'
 * - after ';' a 6-digit number (money)
 */
bool PumpResp_ParseRealtimeMoney(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *money)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b088      	sub	sp, #32
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !money) return false;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <PumpResp_ParseRealtimeMoney+0x1e>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d002      	beq.n	80036ce <PumpResp_ParseRealtimeMoney+0x1e>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <PumpResp_ParseRealtimeMoney+0x22>
 80036ce:	2300      	movs	r3, #0
 80036d0:	e04b      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>
    if (resp->cmd != 'R') return false;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	789b      	ldrb	r3, [r3, #2]
 80036d6:	2b52      	cmp	r3, #82	@ 0x52
 80036d8:	d001      	beq.n	80036de <PumpResp_ParseRealtimeMoney+0x2e>
 80036da:	2300      	movs	r3, #0
 80036dc:	e045      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>
    if (resp->data_len < 4u) return false;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	7e5b      	ldrb	r3, [r3, #25]
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d801      	bhi.n	80036ea <PumpResp_ParseRealtimeMoney+0x3a>
 80036e6:	2300      	movs	r3, #0
 80036e8:	e03f      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>

    if (resp->data[0] < '0' || resp->data[0] > '9') return false;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	78db      	ldrb	r3, [r3, #3]
 80036ee:	2b2f      	cmp	r3, #47	@ 0x2f
 80036f0:	d903      	bls.n	80036fa <PumpResp_ParseRealtimeMoney+0x4a>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	78db      	ldrb	r3, [r3, #3]
 80036f6:	2b39      	cmp	r3, #57	@ 0x39
 80036f8:	d901      	bls.n	80036fe <PumpResp_ParseRealtimeMoney+0x4e>
 80036fa:	2300      	movs	r3, #0
 80036fc:	e035      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>
    *nozzle = (uint8_t)(resp->data[0] - '0');
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	78db      	ldrb	r3, [r3, #3]
 8003702:	3b30      	subs	r3, #48	@ 0x30
 8003704:	b2da      	uxtb	r2, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	701a      	strb	r2, [r3, #0]

    const uint8_t *semi = find_semicolon(resp->data, resp->data_len);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	1cda      	adds	r2, r3, #3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	7e5b      	ldrb	r3, [r3, #25]
 8003712:	4619      	mov	r1, r3
 8003714:	4610      	mov	r0, r2
 8003716:	f7ff ff39 	bl	800358c <find_semicolon>
 800371a:	61f8      	str	r0, [r7, #28]
    if (!semi) return false;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <PumpResp_ParseRealtimeMoney+0x76>
 8003722:	2300      	movs	r3, #0
 8003724:	e021      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>

    const uint8_t *num = semi + 1u;
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3301      	adds	r3, #1
 800372a:	61bb      	str	r3, [r7, #24]
    uint16_t max_len = (uint16_t)(resp->data_len - (uint8_t)(num - resp->data));
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	7e5b      	ldrb	r3, [r3, #25]
 8003730:	4619      	mov	r1, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3303      	adds	r3, #3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	b2db      	uxtb	r3, r3
 800373c:	1acb      	subs	r3, r1, r3
 800373e:	82fb      	strh	r3, [r7, #22]
    uint32_t m = 0u;
 8003740:	2300      	movs	r3, #0
 8003742:	613b      	str	r3, [r7, #16]

    if (!ascii_digits_to_u32(num, max_len, &m)) return false;
 8003744:	f107 0210 	add.w	r2, r7, #16
 8003748:	8afb      	ldrh	r3, [r7, #22]
 800374a:	4619      	mov	r1, r3
 800374c:	69b8      	ldr	r0, [r7, #24]
 800374e:	f7ff fec1 	bl	80034d4 <ascii_digits_to_u32>
 8003752:	4603      	mov	r3, r0
 8003754:	f083 0301 	eor.w	r3, r3, #1
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <PumpResp_ParseRealtimeMoney+0xb2>
 800375e:	2300      	movs	r3, #0
 8003760:	e003      	b.n	800376a <PumpResp_ParseRealtimeMoney+0xba>
    *money = m;
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	601a      	str	r2, [r3, #0]
    return true;
 8003768:	2301      	movs	r3, #1
}
 800376a:	4618      	mov	r0, r3
 800376c:	3720      	adds	r7, #32
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <PumpResp_ParseTotalizer>:
 * - [0] nozzle (ASCII digit)
 * - ';'
 * - number (usually 9 digits, totalizer_cL)
 */
bool PumpResp_ParseTotalizer(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *totalizer_dL)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !totalizer_dL) return false;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d005      	beq.n	8003792 <PumpResp_ParseTotalizer+0x1e>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d002      	beq.n	8003792 <PumpResp_ParseTotalizer+0x1e>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <PumpResp_ParseTotalizer+0x22>
 8003792:	2300      	movs	r3, #0
 8003794:	e04f      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>
    if (resp->cmd != 'C') return false;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	789b      	ldrb	r3, [r3, #2]
 800379a:	2b43      	cmp	r3, #67	@ 0x43
 800379c:	d001      	beq.n	80037a2 <PumpResp_ParseTotalizer+0x2e>
 800379e:	2300      	movs	r3, #0
 80037a0:	e049      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>
    if (resp->data_len < 3u) return false;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	7e5b      	ldrb	r3, [r3, #25]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d801      	bhi.n	80037ae <PumpResp_ParseTotalizer+0x3a>
 80037aa:	2300      	movs	r3, #0
 80037ac:	e043      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>

    if (resp->data[0] < '0' || resp->data[0] > '9') return false;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	78db      	ldrb	r3, [r3, #3]
 80037b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80037b4:	d903      	bls.n	80037be <PumpResp_ParseTotalizer+0x4a>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	78db      	ldrb	r3, [r3, #3]
 80037ba:	2b39      	cmp	r3, #57	@ 0x39
 80037bc:	d901      	bls.n	80037c2 <PumpResp_ParseTotalizer+0x4e>
 80037be:	2300      	movs	r3, #0
 80037c0:	e039      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>
    *nozzle = (uint8_t)(resp->data[0] - '0');
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	78db      	ldrb	r3, [r3, #3]
 80037c6:	3b30      	subs	r3, #48	@ 0x30
 80037c8:	b2da      	uxtb	r2, r3
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	701a      	strb	r2, [r3, #0]

    const uint8_t *semi = find_semicolon(resp->data, resp->data_len);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1cda      	adds	r2, r3, #3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	7e5b      	ldrb	r3, [r3, #25]
 80037d6:	4619      	mov	r1, r3
 80037d8:	4610      	mov	r0, r2
 80037da:	f7ff fed7 	bl	800358c <find_semicolon>
 80037de:	61f8      	str	r0, [r7, #28]
    if (!semi) return false;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <PumpResp_ParseTotalizer+0x76>
 80037e6:	2300      	movs	r3, #0
 80037e8:	e025      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>

    const uint8_t *num = semi + 1u;
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3301      	adds	r3, #1
 80037ee:	61bb      	str	r3, [r7, #24]
    uint16_t max_len = (uint16_t)(resp->data_len - (uint8_t)(num - resp->data));
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	7e5b      	ldrb	r3, [r3, #25]
 80037f4:	4619      	mov	r1, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	3303      	adds	r3, #3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	1acb      	subs	r3, r1, r3
 8003802:	82fb      	strh	r3, [r7, #22]
    uint32_t total_cL = 0u;
 8003804:	2300      	movs	r3, #0
 8003806:	613b      	str	r3, [r7, #16]

    if (!ascii_digits_to_u32(num, max_len, &total_cL)) return false;
 8003808:	f107 0210 	add.w	r2, r7, #16
 800380c:	8afb      	ldrh	r3, [r7, #22]
 800380e:	4619      	mov	r1, r3
 8003810:	69b8      	ldr	r0, [r7, #24]
 8003812:	f7ff fe5f 	bl	80034d4 <ascii_digits_to_u32>
 8003816:	4603      	mov	r3, r0
 8003818:	f083 0301 	eor.w	r3, r3, #1
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <PumpResp_ParseTotalizer+0xb2>
 8003822:	2300      	movs	r3, #0
 8003824:	e007      	b.n	8003836 <PumpResp_ParseTotalizer+0xc2>

    *totalizer_dL = total_cL / 10u;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4a05      	ldr	r2, [pc, #20]	@ (8003840 <PumpResp_ParseTotalizer+0xcc>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	08da      	lsrs	r2, r3, #3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	601a      	str	r2, [r3, #0]
    return true;
 8003834:	2301      	movs	r3, #1
}
 8003836:	4618      	mov	r0, r3
 8003838:	3720      	adds	r7, #32
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	cccccccd 	.word	0xcccccccd

08003844 <PumpResp_ParseTransaction>:
 *  - field2: volume_cL (6 digits)
 *  - field3: price (4 digits)
 */
bool PumpResp_ParseTransaction(const GKL_Frame *resp, uint8_t *nozzle,
                                uint32_t *volume_dL, uint32_t *money, uint16_t *price)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b092      	sub	sp, #72	@ 0x48
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
 8003850:	603b      	str	r3, [r7, #0]
    if (!resp || !nozzle || !volume_dL || !money || !price) return false;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00b      	beq.n	8003870 <PumpResp_ParseTransaction+0x2c>
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d008      	beq.n	8003870 <PumpResp_ParseTransaction+0x2c>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d005      	beq.n	8003870 <PumpResp_ParseTransaction+0x2c>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d002      	beq.n	8003870 <PumpResp_ParseTransaction+0x2c>
 800386a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <PumpResp_ParseTransaction+0x30>
 8003870:	2300      	movs	r3, #0
 8003872:	e0c0      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>
    if (resp->cmd != 'T') return false;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	789b      	ldrb	r3, [r3, #2]
 8003878:	2b54      	cmp	r3, #84	@ 0x54
 800387a:	d001      	beq.n	8003880 <PumpResp_ParseTransaction+0x3c>
 800387c:	2300      	movs	r3, #0
 800387e:	e0ba      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>
    if (resp->data_len < 7u) return false; /* minimal "1;0;0;0" */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	7e5b      	ldrb	r3, [r3, #25]
 8003884:	2b06      	cmp	r3, #6
 8003886:	d801      	bhi.n	800388c <PumpResp_ParseTransaction+0x48>
 8003888:	2300      	movs	r3, #0
 800388a:	e0b4      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    if (resp->data[0] < '0' || resp->data[0] > '9') return false;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	78db      	ldrb	r3, [r3, #3]
 8003890:	2b2f      	cmp	r3, #47	@ 0x2f
 8003892:	d903      	bls.n	800389c <PumpResp_ParseTransaction+0x58>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	78db      	ldrb	r3, [r3, #3]
 8003898:	2b39      	cmp	r3, #57	@ 0x39
 800389a:	d901      	bls.n	80038a0 <PumpResp_ParseTransaction+0x5c>
 800389c:	2300      	movs	r3, #0
 800389e:	e0aa      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>
    *nozzle = (uint8_t)(resp->data[0] - '0');
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	78db      	ldrb	r3, [r3, #3]
 80038a4:	3b30      	subs	r3, #48	@ 0x30
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	701a      	strb	r2, [r3, #0]

    /* Split by ';' without modifying original buffer */
    const uint8_t *p = resp->data;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	3303      	adds	r3, #3
 80038b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint8_t *end = resp->data + resp->data_len;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	3303      	adds	r3, #3
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	7e52      	ldrb	r2, [r2, #25]
 80038ba:	4413      	add	r3, r2
 80038bc:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Find first ';' (after header like "1p8") */
    const uint8_t *s1 = NULL;
 80038be:	2300      	movs	r3, #0
 80038c0:	647b      	str	r3, [r7, #68]	@ 0x44
    for (const uint8_t *t = p; t < end; t++)
 80038c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80038c6:	e009      	b.n	80038dc <PumpResp_ParseTransaction+0x98>
    {
        if (*t == (uint8_t)';') { s1 = t; break; }
 80038c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	2b3b      	cmp	r3, #59	@ 0x3b
 80038ce:	d102      	bne.n	80038d6 <PumpResp_ParseTransaction+0x92>
 80038d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80038d4:	e006      	b.n	80038e4 <PumpResp_ParseTransaction+0xa0>
    for (const uint8_t *t = p; t < end; t++)
 80038d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d8:	3301      	adds	r3, #1
 80038da:	643b      	str	r3, [r7, #64]	@ 0x40
 80038dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d3f1      	bcc.n	80038c8 <PumpResp_ParseTransaction+0x84>
    }
    if (!s1) return false;
 80038e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <PumpResp_ParseTransaction+0xaa>
 80038ea:	2300      	movs	r3, #0
 80038ec:	e083      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    /* money */
    const uint8_t *m_start = s1 + 1u;
 80038ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038f0:	3301      	adds	r3, #1
 80038f2:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint8_t *s2 = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (const uint8_t *t = m_start; t < end; t++)
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038fc:	e009      	b.n	8003912 <PumpResp_ParseTransaction+0xce>
    {
        if (*t == (uint8_t)';') { s2 = t; break; }
 80038fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b3b      	cmp	r3, #59	@ 0x3b
 8003904:	d102      	bne.n	800390c <PumpResp_ParseTransaction+0xc8>
 8003906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003908:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800390a:	e006      	b.n	800391a <PumpResp_ParseTransaction+0xd6>
    for (const uint8_t *t = m_start; t < end; t++)
 800390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390e:	3301      	adds	r3, #1
 8003910:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003912:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003916:	429a      	cmp	r2, r3
 8003918:	d3f1      	bcc.n	80038fe <PumpResp_ParseTransaction+0xba>
    }
    if (!s2) return false;
 800391a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <PumpResp_ParseTransaction+0xe0>
 8003920:	2300      	movs	r3, #0
 8003922:	e068      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    uint32_t mval = 0u;
 8003924:	2300      	movs	r3, #0
 8003926:	61bb      	str	r3, [r7, #24]
    if (!ascii_digits_to_u32(m_start, (uint16_t)(s2 - m_start), &mval)) return false;
 8003928:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800392a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	b29b      	uxth	r3, r3
 8003930:	f107 0218 	add.w	r2, r7, #24
 8003934:	4619      	mov	r1, r3
 8003936:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003938:	f7ff fdcc 	bl	80034d4 <ascii_digits_to_u32>
 800393c:	4603      	mov	r3, r0
 800393e:	f083 0301 	eor.w	r3, r3, #1
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <PumpResp_ParseTransaction+0x108>
 8003948:	2300      	movs	r3, #0
 800394a:	e054      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    /* volume_cL */
    const uint8_t *v_start = s2 + 1u;
 800394c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800394e:	3301      	adds	r3, #1
 8003950:	623b      	str	r3, [r7, #32]
    const uint8_t *s3 = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	637b      	str	r3, [r7, #52]	@ 0x34
    for (const uint8_t *t = v_start; t < end; t++)
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	633b      	str	r3, [r7, #48]	@ 0x30
 800395a:	e009      	b.n	8003970 <PumpResp_ParseTransaction+0x12c>
    {
        if (*t == (uint8_t)';') { s3 = t; break; }
 800395c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b3b      	cmp	r3, #59	@ 0x3b
 8003962:	d102      	bne.n	800396a <PumpResp_ParseTransaction+0x126>
 8003964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003966:	637b      	str	r3, [r7, #52]	@ 0x34
 8003968:	e006      	b.n	8003978 <PumpResp_ParseTransaction+0x134>
    for (const uint8_t *t = v_start; t < end; t++)
 800396a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396c:	3301      	adds	r3, #1
 800396e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003974:	429a      	cmp	r2, r3
 8003976:	d3f1      	bcc.n	800395c <PumpResp_ParseTransaction+0x118>
    }
    if (!s3) return false;
 8003978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <PumpResp_ParseTransaction+0x13e>
 800397e:	2300      	movs	r3, #0
 8003980:	e039      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    uint32_t v_cL = 0u;
 8003982:	2300      	movs	r3, #0
 8003984:	617b      	str	r3, [r7, #20]
    if (!ascii_digits_to_u32(v_start, (uint16_t)(s3 - v_start), &v_cL)) return false;
 8003986:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	b29b      	uxth	r3, r3
 800398e:	f107 0214 	add.w	r2, r7, #20
 8003992:	4619      	mov	r1, r3
 8003994:	6a38      	ldr	r0, [r7, #32]
 8003996:	f7ff fd9d 	bl	80034d4 <ascii_digits_to_u32>
 800399a:	4603      	mov	r3, r0
 800399c:	f083 0301 	eor.w	r3, r3, #1
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <PumpResp_ParseTransaction+0x166>
 80039a6:	2300      	movs	r3, #0
 80039a8:	e025      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    /* price */
    const uint8_t *p_start = s3 + 1u;
 80039aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ac:	3301      	adds	r3, #1
 80039ae:	61fb      	str	r3, [r7, #28]
    uint32_t pval32 = 0u;
 80039b0:	2300      	movs	r3, #0
 80039b2:	613b      	str	r3, [r7, #16]
    if (!ascii_digits_to_u32(p_start, (uint16_t)(end - p_start), &pval32)) return false;
 80039b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f107 0210 	add.w	r2, r7, #16
 80039c0:	4619      	mov	r1, r3
 80039c2:	69f8      	ldr	r0, [r7, #28]
 80039c4:	f7ff fd86 	bl	80034d4 <ascii_digits_to_u32>
 80039c8:	4603      	mov	r3, r0
 80039ca:	f083 0301 	eor.w	r3, r3, #1
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <PumpResp_ParseTransaction+0x194>
 80039d4:	2300      	movs	r3, #0
 80039d6:	e00e      	b.n	80039f6 <PumpResp_ParseTransaction+0x1b2>

    *money = mval;
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	601a      	str	r2, [r3, #0]
    *volume_dL = v_cL / 10u;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	4a07      	ldr	r2, [pc, #28]	@ (8003a00 <PumpResp_ParseTransaction+0x1bc>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	08da      	lsrs	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	601a      	str	r2, [r3, #0]
    *price = (uint16_t)pval32;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039f2:	801a      	strh	r2, [r3, #0]
    return true;
 80039f4:	2301      	movs	r3, #1
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3748      	adds	r7, #72	@ 0x48
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	cccccccd 	.word	0xcccccccd

08003a04 <log_frame_with_tag>:
#include <string.h>

/* Helper: Log frame with TRK tag and filter */
static void log_frame_with_tag(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave, 
                                char cmd, const uint8_t *data, uint8_t data_len)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b0ac      	sub	sp, #176	@ 0xb0
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	4608      	mov	r0, r1
 8003a0e:	4611      	mov	r1, r2
 8003a10:	461a      	mov	r2, r3
 8003a12:	4603      	mov	r3, r0
 8003a14:	70fb      	strb	r3, [r7, #3]
 8003a16:	460b      	mov	r3, r1
 8003a18:	70bb      	strb	r3, [r7, #2]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	707b      	strb	r3, [r7, #1]
    if (!gkl) return;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	f000 8306 	beq.w	8004032 <log_frame_with_tag+0x62e>
    
    /* Check filter */
#if (PUMP_GKL_LOG_TARGET > 0)
    if (gkl->tag[0] != 0) {
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <log_frame_with_tag+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003a36:	49d1      	ldr	r1, [pc, #836]	@ (8003d7c <log_frame_with_tag+0x378>)
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fc fc51 	bl	80002e0 <strcmp>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f040 82f8 	bne.w	8004036 <log_frame_with_tag+0x632>
    }
#endif
    
    /* Build frame */
    uint8_t raw[32];
    raw[0] = 0x02;  /* STX */
 8003a46:	2302      	movs	r3, #2
 8003a48:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
    raw[1] = ctrl;
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
    raw[2] = slave;
 8003a52:	78bb      	ldrb	r3, [r7, #2]
 8003a54:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    raw[3] = (uint8_t)cmd;
 8003a58:	787b      	ldrb	r3, [r7, #1]
 8003a5a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    for (uint8_t i = 0; i < data_len; i++) {
 8003a5e:	2300      	movs	r3, #0
 8003a60:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8003a64:	e011      	b.n	8003a8a <log_frame_with_tag+0x86>
        raw[4 + i] = data[i];
 8003a66:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003a6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a6e:	441a      	add	r2, r3
 8003a70:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003a74:	3304      	adds	r3, #4
 8003a76:	7812      	ldrb	r2, [r2, #0]
 8003a78:	33b0      	adds	r3, #176	@ 0xb0
 8003a7a:	443b      	add	r3, r7
 8003a7c:	f803 2c2c 	strb.w	r2, [r3, #-44]
    for (uint8_t i = 0; i < data_len; i++) {
 8003a80:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003a84:	3301      	adds	r3, #1
 8003a86:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8003a8a:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8003a8e:	f897 30bc 	ldrb.w	r3, [r7, #188]	@ 0xbc
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d3e7      	bcc.n	8003a66 <log_frame_with_tag+0x62>
    }
    uint8_t raw_len = 4 + data_len;
 8003a96:	f897 30bc 	ldrb.w	r3, [r7, #188]	@ 0xbc
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
    
    /* Calculate checksum */
    uint8_t crc = 0;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
    for (uint8_t i = 1; i < raw_len; i++) {
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8003aac:	e00f      	b.n	8003ace <log_frame_with_tag+0xca>
        crc ^= raw[i];
 8003aae:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8003ab2:	33b0      	adds	r3, #176	@ 0xb0
 8003ab4:	443b      	add	r3, r7
 8003ab6:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8003aba:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8003abe:	4053      	eors	r3, r2
 8003ac0:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
    for (uint8_t i = 1; i < raw_len; i++) {
 8003ac4:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8003ac8:	3301      	adds	r3, #1
 8003aca:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
 8003ace:	f897 20ad 	ldrb.w	r2, [r7, #173]	@ 0xad
 8003ad2:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d3e9      	bcc.n	8003aae <log_frame_with_tag+0xaa>
    }
    raw[raw_len++] = crc;
 8003ada:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8003ade:	1c5a      	adds	r2, r3, #1
 8003ae0:	f887 20a6 	strb.w	r2, [r7, #166]	@ 0xa6
 8003ae4:	33b0      	adds	r3, #176	@ 0xb0
 8003ae6:	443b      	add	r3, r7
 8003ae8:	f897 20ae 	ldrb.w	r2, [r7, #174]	@ 0xae
 8003aec:	f803 2c2c 	strb.w	r2, [r3, #-44]
    
    /* Format as compact string */
    char line[120];
    char *p = line;
 8003af0:	f107 030c 	add.w	r3, r7, #12
 8003af4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    
    /* Add tag prefix */
    if (gkl->tag[0] != 0) {
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00f      	beq.n	8003b22 <log_frame_with_tag+0x11e>
        p += sprintf(p, "[%s] ", gkl->tag);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003b08:	461a      	mov	r2, r3
 8003b0a:	499d      	ldr	r1, [pc, #628]	@ (8003d80 <log_frame_with_tag+0x37c>)
 8003b0c:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003b10:	f015 fbde 	bl	80192d0 <siprintf>
 8003b14:	4603      	mov	r3, r0
 8003b16:	461a      	mov	r2, r3
 8003b18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    }
    
    /* Format frame */
    for (uint8_t i = 0; i < raw_len; i++) {
 8003b22:	2300      	movs	r3, #0
 8003b24:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8003b28:	e272      	b.n	8004010 <log_frame_with_tag+0x60c>
        uint8_t b = raw[i];
 8003b2a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8003b2e:	33b0      	adds	r3, #176	@ 0xb0
 8003b30:	443b      	add	r3, r7
 8003b32:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8003b36:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
        if (b == 0x02) { p += sprintf(p, "<STX>"); }
 8003b3a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d10c      	bne.n	8003b5c <log_frame_with_tag+0x158>
 8003b42:	4990      	ldr	r1, [pc, #576]	@ (8003d84 <log_frame_with_tag+0x380>)
 8003b44:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003b48:	f015 fbc2 	bl	80192d0 <siprintf>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	461a      	mov	r2, r3
 8003b50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b54:	4413      	add	r3, r2
 8003b56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b5a:	e254      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x00) { p += sprintf(p, "<NUL>"); }
 8003b5c:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10c      	bne.n	8003b7e <log_frame_with_tag+0x17a>
 8003b64:	4988      	ldr	r1, [pc, #544]	@ (8003d88 <log_frame_with_tag+0x384>)
 8003b66:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003b6a:	f015 fbb1 	bl	80192d0 <siprintf>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	461a      	mov	r2, r3
 8003b72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b76:	4413      	add	r3, r2
 8003b78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b7c:	e243      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x01) { p += sprintf(p, "<SOH>"); }
 8003b7e:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d10c      	bne.n	8003ba0 <log_frame_with_tag+0x19c>
 8003b86:	4981      	ldr	r1, [pc, #516]	@ (8003d8c <log_frame_with_tag+0x388>)
 8003b88:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003b8c:	f015 fba0 	bl	80192d0 <siprintf>
 8003b90:	4603      	mov	r3, r0
 8003b92:	461a      	mov	r2, r3
 8003b94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003b98:	4413      	add	r3, r2
 8003b9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b9e:	e232      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x03) { p += sprintf(p, "<ETX>"); }
 8003ba0:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d10c      	bne.n	8003bc2 <log_frame_with_tag+0x1be>
 8003ba8:	4979      	ldr	r1, [pc, #484]	@ (8003d90 <log_frame_with_tag+0x38c>)
 8003baa:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003bae:	f015 fb8f 	bl	80192d0 <siprintf>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bba:	4413      	add	r3, r2
 8003bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bc0:	e221      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x04) { p += sprintf(p, "<EOT>"); }
 8003bc2:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d10c      	bne.n	8003be4 <log_frame_with_tag+0x1e0>
 8003bca:	4972      	ldr	r1, [pc, #456]	@ (8003d94 <log_frame_with_tag+0x390>)
 8003bcc:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003bd0:	f015 fb7e 	bl	80192d0 <siprintf>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bdc:	4413      	add	r3, r2
 8003bde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003be2:	e210      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x05) { p += sprintf(p, "<ENQ>"); }
 8003be4:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003be8:	2b05      	cmp	r3, #5
 8003bea:	d10c      	bne.n	8003c06 <log_frame_with_tag+0x202>
 8003bec:	496a      	ldr	r1, [pc, #424]	@ (8003d98 <log_frame_with_tag+0x394>)
 8003bee:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003bf2:	f015 fb6d 	bl	80192d0 <siprintf>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003bfe:	4413      	add	r3, r2
 8003c00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c04:	e1ff      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x06) { p += sprintf(p, "<ACK>"); }
 8003c06:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003c0a:	2b06      	cmp	r3, #6
 8003c0c:	d10c      	bne.n	8003c28 <log_frame_with_tag+0x224>
 8003c0e:	4963      	ldr	r1, [pc, #396]	@ (8003d9c <log_frame_with_tag+0x398>)
 8003c10:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003c14:	f015 fb5c 	bl	80192d0 <siprintf>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c20:	4413      	add	r3, r2
 8003c22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c26:	e1ee      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x07) { p += sprintf(p, "<BEL>"); }
 8003c28:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003c2c:	2b07      	cmp	r3, #7
 8003c2e:	d10c      	bne.n	8003c4a <log_frame_with_tag+0x246>
 8003c30:	495b      	ldr	r1, [pc, #364]	@ (8003da0 <log_frame_with_tag+0x39c>)
 8003c32:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003c36:	f015 fb4b 	bl	80192d0 <siprintf>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c42:	4413      	add	r3, r2
 8003c44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c48:	e1dd      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x08) { p += sprintf(p, "<BS>"); }
 8003c4a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003c4e:	2b08      	cmp	r3, #8
 8003c50:	d10c      	bne.n	8003c6c <log_frame_with_tag+0x268>
 8003c52:	4954      	ldr	r1, [pc, #336]	@ (8003da4 <log_frame_with_tag+0x3a0>)
 8003c54:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003c58:	f015 fb3a 	bl	80192d0 <siprintf>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	461a      	mov	r2, r3
 8003c60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c64:	4413      	add	r3, r2
 8003c66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c6a:	e1cc      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x09) { p += sprintf(p, "<HT>"); }
 8003c6c:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003c70:	2b09      	cmp	r3, #9
 8003c72:	d10c      	bne.n	8003c8e <log_frame_with_tag+0x28a>
 8003c74:	494c      	ldr	r1, [pc, #304]	@ (8003da8 <log_frame_with_tag+0x3a4>)
 8003c76:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003c7a:	f015 fb29 	bl	80192d0 <siprintf>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c86:	4413      	add	r3, r2
 8003c88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c8c:	e1bb      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0A) { p += sprintf(p, "<LF>"); }
 8003c8e:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003c92:	2b0a      	cmp	r3, #10
 8003c94:	d10c      	bne.n	8003cb0 <log_frame_with_tag+0x2ac>
 8003c96:	4945      	ldr	r1, [pc, #276]	@ (8003dac <log_frame_with_tag+0x3a8>)
 8003c98:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003c9c:	f015 fb18 	bl	80192d0 <siprintf>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003ca8:	4413      	add	r3, r2
 8003caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cae:	e1aa      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0B) { p += sprintf(p, "<VT>"); }
 8003cb0:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003cb4:	2b0b      	cmp	r3, #11
 8003cb6:	d10c      	bne.n	8003cd2 <log_frame_with_tag+0x2ce>
 8003cb8:	493d      	ldr	r1, [pc, #244]	@ (8003db0 <log_frame_with_tag+0x3ac>)
 8003cba:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003cbe:	f015 fb07 	bl	80192d0 <siprintf>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cca:	4413      	add	r3, r2
 8003ccc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cd0:	e199      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0C) { p += sprintf(p, "<FF>"); }
 8003cd2:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003cd6:	2b0c      	cmp	r3, #12
 8003cd8:	d10c      	bne.n	8003cf4 <log_frame_with_tag+0x2f0>
 8003cda:	4936      	ldr	r1, [pc, #216]	@ (8003db4 <log_frame_with_tag+0x3b0>)
 8003cdc:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003ce0:	f015 faf6 	bl	80192d0 <siprintf>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cec:	4413      	add	r3, r2
 8003cee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cf2:	e188      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0D) { p += sprintf(p, "<CR>"); }
 8003cf4:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003cf8:	2b0d      	cmp	r3, #13
 8003cfa:	d10c      	bne.n	8003d16 <log_frame_with_tag+0x312>
 8003cfc:	492e      	ldr	r1, [pc, #184]	@ (8003db8 <log_frame_with_tag+0x3b4>)
 8003cfe:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003d02:	f015 fae5 	bl	80192d0 <siprintf>
 8003d06:	4603      	mov	r3, r0
 8003d08:	461a      	mov	r2, r3
 8003d0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d0e:	4413      	add	r3, r2
 8003d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d14:	e177      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0E) { p += sprintf(p, "<SO>"); }
 8003d16:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003d1a:	2b0e      	cmp	r3, #14
 8003d1c:	d10c      	bne.n	8003d38 <log_frame_with_tag+0x334>
 8003d1e:	4927      	ldr	r1, [pc, #156]	@ (8003dbc <log_frame_with_tag+0x3b8>)
 8003d20:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003d24:	f015 fad4 	bl	80192d0 <siprintf>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d30:	4413      	add	r3, r2
 8003d32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d36:	e166      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x0F) { p += sprintf(p, "<SI>"); }
 8003d38:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003d3c:	2b0f      	cmp	r3, #15
 8003d3e:	d10c      	bne.n	8003d5a <log_frame_with_tag+0x356>
 8003d40:	491f      	ldr	r1, [pc, #124]	@ (8003dc0 <log_frame_with_tag+0x3bc>)
 8003d42:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003d46:	f015 fac3 	bl	80192d0 <siprintf>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d52:	4413      	add	r3, r2
 8003d54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d58:	e155      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x10) { p += sprintf(p, "<DLE>"); }
 8003d5a:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003d5e:	2b10      	cmp	r3, #16
 8003d60:	d132      	bne.n	8003dc8 <log_frame_with_tag+0x3c4>
 8003d62:	4918      	ldr	r1, [pc, #96]	@ (8003dc4 <log_frame_with_tag+0x3c0>)
 8003d64:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003d68:	f015 fab2 	bl	80192d0 <siprintf>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d74:	4413      	add	r3, r2
 8003d76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d7a:	e144      	b.n	8004006 <log_frame_with_tag+0x602>
 8003d7c:	08019de8 	.word	0x08019de8
 8003d80:	08019df0 	.word	0x08019df0
 8003d84:	08019df8 	.word	0x08019df8
 8003d88:	08019e00 	.word	0x08019e00
 8003d8c:	08019e08 	.word	0x08019e08
 8003d90:	08019e10 	.word	0x08019e10
 8003d94:	08019e18 	.word	0x08019e18
 8003d98:	08019e20 	.word	0x08019e20
 8003d9c:	08019e28 	.word	0x08019e28
 8003da0:	08019e30 	.word	0x08019e30
 8003da4:	08019e38 	.word	0x08019e38
 8003da8:	08019e40 	.word	0x08019e40
 8003dac:	08019e48 	.word	0x08019e48
 8003db0:	08019e50 	.word	0x08019e50
 8003db4:	08019e58 	.word	0x08019e58
 8003db8:	08019e60 	.word	0x08019e60
 8003dbc:	08019e68 	.word	0x08019e68
 8003dc0:	08019e70 	.word	0x08019e70
 8003dc4:	08019e78 	.word	0x08019e78
        else if (b == 0x11) { p += sprintf(p, "<DC1>"); }
 8003dc8:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003dcc:	2b11      	cmp	r3, #17
 8003dce:	d10c      	bne.n	8003dea <log_frame_with_tag+0x3e6>
 8003dd0:	499b      	ldr	r1, [pc, #620]	@ (8004040 <log_frame_with_tag+0x63c>)
 8003dd2:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003dd6:	f015 fa7b 	bl	80192d0 <siprintf>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	461a      	mov	r2, r3
 8003dde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003de2:	4413      	add	r3, r2
 8003de4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003de8:	e10d      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x12) { p += sprintf(p, "<DC2>"); }
 8003dea:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003dee:	2b12      	cmp	r3, #18
 8003df0:	d10c      	bne.n	8003e0c <log_frame_with_tag+0x408>
 8003df2:	4994      	ldr	r1, [pc, #592]	@ (8004044 <log_frame_with_tag+0x640>)
 8003df4:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003df8:	f015 fa6a 	bl	80192d0 <siprintf>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e04:	4413      	add	r3, r2
 8003e06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e0a:	e0fc      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x13) { p += sprintf(p, "<DC3>"); }
 8003e0c:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003e10:	2b13      	cmp	r3, #19
 8003e12:	d10c      	bne.n	8003e2e <log_frame_with_tag+0x42a>
 8003e14:	498c      	ldr	r1, [pc, #560]	@ (8004048 <log_frame_with_tag+0x644>)
 8003e16:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003e1a:	f015 fa59 	bl	80192d0 <siprintf>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e26:	4413      	add	r3, r2
 8003e28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e2c:	e0eb      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x14) { p += sprintf(p, "<DC4>"); }
 8003e2e:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003e32:	2b14      	cmp	r3, #20
 8003e34:	d10c      	bne.n	8003e50 <log_frame_with_tag+0x44c>
 8003e36:	4985      	ldr	r1, [pc, #532]	@ (800404c <log_frame_with_tag+0x648>)
 8003e38:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003e3c:	f015 fa48 	bl	80192d0 <siprintf>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461a      	mov	r2, r3
 8003e44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e48:	4413      	add	r3, r2
 8003e4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e4e:	e0da      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x15) { p += sprintf(p, "<NAK>"); }
 8003e50:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003e54:	2b15      	cmp	r3, #21
 8003e56:	d10c      	bne.n	8003e72 <log_frame_with_tag+0x46e>
 8003e58:	497d      	ldr	r1, [pc, #500]	@ (8004050 <log_frame_with_tag+0x64c>)
 8003e5a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003e5e:	f015 fa37 	bl	80192d0 <siprintf>
 8003e62:	4603      	mov	r3, r0
 8003e64:	461a      	mov	r2, r3
 8003e66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e6a:	4413      	add	r3, r2
 8003e6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e70:	e0c9      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x16) { p += sprintf(p, "<SYN>"); }
 8003e72:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003e76:	2b16      	cmp	r3, #22
 8003e78:	d10c      	bne.n	8003e94 <log_frame_with_tag+0x490>
 8003e7a:	4976      	ldr	r1, [pc, #472]	@ (8004054 <log_frame_with_tag+0x650>)
 8003e7c:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003e80:	f015 fa26 	bl	80192d0 <siprintf>
 8003e84:	4603      	mov	r3, r0
 8003e86:	461a      	mov	r2, r3
 8003e88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e92:	e0b8      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x17) { p += sprintf(p, "<ETB>"); }
 8003e94:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003e98:	2b17      	cmp	r3, #23
 8003e9a:	d10c      	bne.n	8003eb6 <log_frame_with_tag+0x4b2>
 8003e9c:	496e      	ldr	r1, [pc, #440]	@ (8004058 <log_frame_with_tag+0x654>)
 8003e9e:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003ea2:	f015 fa15 	bl	80192d0 <siprintf>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003eae:	4413      	add	r3, r2
 8003eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003eb4:	e0a7      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x18) { p += sprintf(p, "<CAN>"); }
 8003eb6:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003eba:	2b18      	cmp	r3, #24
 8003ebc:	d10c      	bne.n	8003ed8 <log_frame_with_tag+0x4d4>
 8003ebe:	4967      	ldr	r1, [pc, #412]	@ (800405c <log_frame_with_tag+0x658>)
 8003ec0:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003ec4:	f015 fa04 	bl	80192d0 <siprintf>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003ed0:	4413      	add	r3, r2
 8003ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ed6:	e096      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x19) { p += sprintf(p, "<EM>"); }
 8003ed8:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003edc:	2b19      	cmp	r3, #25
 8003ede:	d10c      	bne.n	8003efa <log_frame_with_tag+0x4f6>
 8003ee0:	495f      	ldr	r1, [pc, #380]	@ (8004060 <log_frame_with_tag+0x65c>)
 8003ee2:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003ee6:	f015 f9f3 	bl	80192d0 <siprintf>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461a      	mov	r2, r3
 8003eee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ef8:	e085      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1A) { p += sprintf(p, "<SUB>"); }
 8003efa:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003efe:	2b1a      	cmp	r3, #26
 8003f00:	d10c      	bne.n	8003f1c <log_frame_with_tag+0x518>
 8003f02:	4958      	ldr	r1, [pc, #352]	@ (8004064 <log_frame_with_tag+0x660>)
 8003f04:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003f08:	f015 f9e2 	bl	80192d0 <siprintf>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f14:	4413      	add	r3, r2
 8003f16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f1a:	e074      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1B) { p += sprintf(p, "<ESC>"); }
 8003f1c:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003f20:	2b1b      	cmp	r3, #27
 8003f22:	d10c      	bne.n	8003f3e <log_frame_with_tag+0x53a>
 8003f24:	4950      	ldr	r1, [pc, #320]	@ (8004068 <log_frame_with_tag+0x664>)
 8003f26:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003f2a:	f015 f9d1 	bl	80192d0 <siprintf>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f36:	4413      	add	r3, r2
 8003f38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f3c:	e063      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1C) { p += sprintf(p, "<FS>"); }
 8003f3e:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003f42:	2b1c      	cmp	r3, #28
 8003f44:	d10c      	bne.n	8003f60 <log_frame_with_tag+0x55c>
 8003f46:	4949      	ldr	r1, [pc, #292]	@ (800406c <log_frame_with_tag+0x668>)
 8003f48:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003f4c:	f015 f9c0 	bl	80192d0 <siprintf>
 8003f50:	4603      	mov	r3, r0
 8003f52:	461a      	mov	r2, r3
 8003f54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f58:	4413      	add	r3, r2
 8003f5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f5e:	e052      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1D) { p += sprintf(p, "<GS>"); }
 8003f60:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003f64:	2b1d      	cmp	r3, #29
 8003f66:	d10c      	bne.n	8003f82 <log_frame_with_tag+0x57e>
 8003f68:	4941      	ldr	r1, [pc, #260]	@ (8004070 <log_frame_with_tag+0x66c>)
 8003f6a:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003f6e:	f015 f9af 	bl	80192d0 <siprintf>
 8003f72:	4603      	mov	r3, r0
 8003f74:	461a      	mov	r2, r3
 8003f76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f80:	e041      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1E) { p += sprintf(p, "<RS>"); }
 8003f82:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003f86:	2b1e      	cmp	r3, #30
 8003f88:	d10c      	bne.n	8003fa4 <log_frame_with_tag+0x5a0>
 8003f8a:	493a      	ldr	r1, [pc, #232]	@ (8004074 <log_frame_with_tag+0x670>)
 8003f8c:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003f90:	f015 f99e 	bl	80192d0 <siprintf>
 8003f94:	4603      	mov	r3, r0
 8003f96:	461a      	mov	r2, r3
 8003f98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f9c:	4413      	add	r3, r2
 8003f9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fa2:	e030      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b == 0x1F) { p += sprintf(p, "<US>"); }
 8003fa4:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003fa8:	2b1f      	cmp	r3, #31
 8003faa:	d10c      	bne.n	8003fc6 <log_frame_with_tag+0x5c2>
 8003fac:	4932      	ldr	r1, [pc, #200]	@ (8004078 <log_frame_with_tag+0x674>)
 8003fae:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003fb2:	f015 f98d 	bl	80192d0 <siprintf>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	461a      	mov	r2, r3
 8003fba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003fbe:	4413      	add	r3, r2
 8003fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fc4:	e01f      	b.n	8004006 <log_frame_with_tag+0x602>
        else if (b >= 0x20 && b <= 0x7E) { *p++ = (char)b; }
 8003fc6:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003fca:	2b1f      	cmp	r3, #31
 8003fcc:	d90c      	bls.n	8003fe8 <log_frame_with_tag+0x5e4>
 8003fce:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003fd2:	2b7e      	cmp	r3, #126	@ 0x7e
 8003fd4:	d808      	bhi.n	8003fe8 <log_frame_with_tag+0x5e4>
 8003fd6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fe0:	f897 20a5 	ldrb.w	r2, [r7, #165]	@ 0xa5
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	e00e      	b.n	8004006 <log_frame_with_tag+0x602>
        else { p += sprintf(p, "<%02X>", b); }
 8003fe8:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003fec:	461a      	mov	r2, r3
 8003fee:	4923      	ldr	r1, [pc, #140]	@ (800407c <log_frame_with_tag+0x678>)
 8003ff0:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8003ff4:	f015 f96c 	bl	80192d0 <siprintf>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004000:	4413      	add	r3, r2
 8004002:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    for (uint8_t i = 0; i < raw_len; i++) {
 8004006:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800400a:	3301      	adds	r3, #1
 800400c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8004010:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8004014:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8004018:	429a      	cmp	r2, r3
 800401a:	f4ff ad86 	bcc.w	8003b2a <log_frame_with_tag+0x126>
    }
    *p = '\0';
 800401e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]
    
    CDC_Log(line);
 8004026:	f107 030c 	add.w	r3, r7, #12
 800402a:	4618      	mov	r0, r3
 800402c:	f7fc fd62 	bl	8000af4 <CDC_Log>
 8004030:	e002      	b.n	8004038 <log_frame_with_tag+0x634>
    if (!gkl) return;
 8004032:	bf00      	nop
 8004034:	e000      	b.n	8004038 <log_frame_with_tag+0x634>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8004036:	bf00      	nop
}
 8004038:	37b0      	adds	r7, #176	@ 0xb0
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	08019e80 	.word	0x08019e80
 8004044:	08019e88 	.word	0x08019e88
 8004048:	08019e90 	.word	0x08019e90
 800404c:	08019e98 	.word	0x08019e98
 8004050:	08019ea0 	.word	0x08019ea0
 8004054:	08019ea8 	.word	0x08019ea8
 8004058:	08019eb0 	.word	0x08019eb0
 800405c:	08019eb8 	.word	0x08019eb8
 8004060:	08019ec0 	.word	0x08019ec0
 8004064:	08019ec8 	.word	0x08019ec8
 8004068:	08019ed0 	.word	0x08019ed0
 800406c:	08019ed8 	.word	0x08019ed8
 8004070:	08019ee0 	.word	0x08019ee0
 8004074:	08019ee8 	.word	0x08019ee8
 8004078:	08019ef0 	.word	0x08019ef0
 800407c:	08019ef8 	.word	0x08019ef8

08004080 <PumpTrans_PresetVolume>:

/* V - Preset Volume (ASCII format: "V1;000500;1100") */
bool PumpTrans_PresetVolume(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave,
                            uint8_t nozzle, uint32_t volume_dL, uint16_t price)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08e      	sub	sp, #56	@ 0x38
 8004084:	af04      	add	r7, sp, #16
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	4608      	mov	r0, r1
 800408a:	4611      	mov	r1, r2
 800408c:	461a      	mov	r2, r3
 800408e:	4603      	mov	r3, r0
 8004090:	70fb      	strb	r3, [r7, #3]
 8004092:	460b      	mov	r3, r1
 8004094:	70bb      	strb	r3, [r7, #2]
 8004096:	4613      	mov	r3, r2
 8004098:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <PumpTrans_PresetVolume+0x2a>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	791b      	ldrb	r3, [r3, #4]
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <PumpTrans_PresetVolume+0x2e>
 80040aa:	2300      	movs	r3, #0
 80040ac:	e039      	b.n	8004122 <PumpTrans_PresetVolume+0xa2>

    /* Convert dL to cL: 5.0L = 50dL = 500cL */
    uint32_t volume_cL = volume_dL * 10u;
 80040ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Format: "1;000500;1100" (nozzle;volume_cL;price) - 6 digits for centiLiters */
    char buf[20];
    snprintf(buf, sizeof(buf), "%u;%06lu;%04u",
 80040ba:	787a      	ldrb	r2, [r7, #1]
 80040bc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80040be:	f107 000c 	add.w	r0, r7, #12
 80040c2:	9301      	str	r3, [sp, #4]
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	4613      	mov	r3, r2
 80040ca:	4a18      	ldr	r2, [pc, #96]	@ (800412c <PumpTrans_PresetVolume+0xac>)
 80040cc:	2114      	movs	r1, #20
 80040ce:	f015 f8c9 	bl	8019264 <sniprintf>
             nozzle, (unsigned long)volume_cL, price);

    uint8_t len = (uint8_t)strlen(buf);
 80040d2:	f107 030c 	add.w	r3, r7, #12
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fc f90c 	bl	80002f4 <strlen>
 80040dc:	4603      	mov	r3, r0
 80040de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
     * IMPORTANT:
     * V command typically has NO immediate response in reference behavior.
     * The result is observed via subsequent SR polling, so we send with expected_resp_cmd = 0
     * to avoid waiting for a response and to keep pause minimal.
     */
    if (GKL_Send(&gkl->link, ctrl, slave, 'V', (const uint8_t*)buf, len, 0) == GKL_OK)
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	78ba      	ldrb	r2, [r7, #2]
 80040e6:	78f9      	ldrb	r1, [r7, #3]
 80040e8:	2300      	movs	r3, #0
 80040ea:	9302      	str	r3, [sp, #8]
 80040ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040f0:	9301      	str	r3, [sp, #4]
 80040f2:	f107 030c 	add.w	r3, r7, #12
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	2356      	movs	r3, #86	@ 0x56
 80040fa:	f7fd f8da 	bl	80012b2 <GKL_Send>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10d      	bne.n	8004120 <PumpTrans_PresetVolume+0xa0>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'V', (const uint8_t*)buf, len);
 8004104:	78ba      	ldrb	r2, [r7, #2]
 8004106:	78f9      	ldrb	r1, [r7, #3]
 8004108:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	f107 030c 	add.w	r3, r7, #12
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	2356      	movs	r3, #86	@ 0x56
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff fc74 	bl	8003a04 <log_frame_with_tag>
        return true;
 800411c:	2301      	movs	r3, #1
 800411e:	e000      	b.n	8004122 <PumpTrans_PresetVolume+0xa2>
    }
    return false;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3728      	adds	r7, #40	@ 0x28
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	08019f00 	.word	0x08019f00

08004130 <PumpTrans_PresetMoney>:


/* M - Preset Money (ASCII format: "M1;005500;1100") */
bool PumpTrans_PresetMoney(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave,
                           uint8_t nozzle, uint32_t money, uint16_t price)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08c      	sub	sp, #48	@ 0x30
 8004134:	af04      	add	r7, sp, #16
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	4608      	mov	r0, r1
 800413a:	4611      	mov	r1, r2
 800413c:	461a      	mov	r2, r3
 800413e:	4603      	mov	r3, r0
 8004140:	70fb      	strb	r3, [r7, #3]
 8004142:	460b      	mov	r3, r1
 8004144:	70bb      	strb	r3, [r7, #2]
 8004146:	4613      	mov	r3, r2
 8004148:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d004      	beq.n	800415a <PumpTrans_PresetMoney+0x2a>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	791b      	ldrb	r3, [r3, #4]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <PumpTrans_PresetMoney+0x2e>
 800415a:	2300      	movs	r3, #0
 800415c:	e030      	b.n	80041c0 <PumpTrans_PresetMoney+0x90>

    /* Format: "1;005500;1100" (nozzle;money;price) */
    char buf[20];
    snprintf(buf, sizeof(buf), "%u;%06lu;%04u",
 800415e:	787a      	ldrb	r2, [r7, #1]
 8004160:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004162:	f107 0008 	add.w	r0, r7, #8
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	4613      	mov	r3, r2
 800416e:	4a16      	ldr	r2, [pc, #88]	@ (80041c8 <PumpTrans_PresetMoney+0x98>)
 8004170:	2114      	movs	r1, #20
 8004172:	f015 f877 	bl	8019264 <sniprintf>
             nozzle, (unsigned long)money, price);

    uint8_t len = (uint8_t)strlen(buf);
 8004176:	f107 0308 	add.w	r3, r7, #8
 800417a:	4618      	mov	r0, r3
 800417c:	f7fc f8ba 	bl	80002f4 <strlen>
 8004180:	4603      	mov	r3, r0
 8004182:	77fb      	strb	r3, [r7, #31]
    /*
     * IMPORTANT:
     * M command behaves like a write command; observe result via SR.
     * Send with expected_resp_cmd = 0 (do not block waiting for response).
     */
    if (GKL_Send(&gkl->link, ctrl, slave, 'M', (const uint8_t*)buf, len, 0) == GKL_OK)
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	78ba      	ldrb	r2, [r7, #2]
 8004188:	78f9      	ldrb	r1, [r7, #3]
 800418a:	2300      	movs	r3, #0
 800418c:	9302      	str	r3, [sp, #8]
 800418e:	7ffb      	ldrb	r3, [r7, #31]
 8004190:	9301      	str	r3, [sp, #4]
 8004192:	f107 0308 	add.w	r3, r7, #8
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	234d      	movs	r3, #77	@ 0x4d
 800419a:	f7fd f88a 	bl	80012b2 <GKL_Send>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10c      	bne.n	80041be <PumpTrans_PresetMoney+0x8e>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'M', (const uint8_t*)buf, len);
 80041a4:	78ba      	ldrb	r2, [r7, #2]
 80041a6:	78f9      	ldrb	r1, [r7, #3]
 80041a8:	7ffb      	ldrb	r3, [r7, #31]
 80041aa:	9301      	str	r3, [sp, #4]
 80041ac:	f107 0308 	add.w	r3, r7, #8
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	234d      	movs	r3, #77	@ 0x4d
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff fc25 	bl	8003a04 <log_frame_with_tag>
        return true;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <PumpTrans_PresetMoney+0x90>
    }
    return false;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3720      	adds	r7, #32
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	08019f00 	.word	0x08019f00

080041cc <PumpTrans_Stop>:


/* B - Stop */
bool PumpTrans_Stop(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af04      	add	r7, sp, #16
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	70fb      	strb	r3, [r7, #3]
 80041d8:	4613      	mov	r3, r2
 80041da:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d004      	beq.n	80041ec <PumpTrans_Stop+0x20>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	791b      	ldrb	r3, [r3, #4]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <PumpTrans_Stop+0x24>
 80041ec:	2300      	movs	r3, #0
 80041ee:	e01b      	b.n	8004228 <PumpTrans_Stop+0x5c>

    /*
     * Stop command: result is observed via SR status changes.
     * Send with expected_resp_cmd = 0.
     */
    if (GKL_Send(&gkl->link, ctrl, slave, 'B', NULL, 0u, 0) == GKL_OK)
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	78ba      	ldrb	r2, [r7, #2]
 80041f4:	78f9      	ldrb	r1, [r7, #3]
 80041f6:	2300      	movs	r3, #0
 80041f8:	9302      	str	r3, [sp, #8]
 80041fa:	2300      	movs	r3, #0
 80041fc:	9301      	str	r3, [sp, #4]
 80041fe:	2300      	movs	r3, #0
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	2342      	movs	r3, #66	@ 0x42
 8004204:	f7fd f855 	bl	80012b2 <GKL_Send>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <PumpTrans_Stop+0x5a>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'B', NULL, 0u);
 800420e:	78ba      	ldrb	r2, [r7, #2]
 8004210:	78f9      	ldrb	r1, [r7, #3]
 8004212:	2300      	movs	r3, #0
 8004214:	9301      	str	r3, [sp, #4]
 8004216:	2300      	movs	r3, #0
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	2342      	movs	r3, #66	@ 0x42
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff fbf1 	bl	8003a04 <log_frame_with_tag>
        return true;
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <PumpTrans_Stop+0x5c>
    }
    return false;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <PumpTrans_Resume>:


/* G - Resume */
bool PumpTrans_Resume(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af04      	add	r7, sp, #16
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	70fb      	strb	r3, [r7, #3]
 800423c:	4613      	mov	r3, r2
 800423e:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d004      	beq.n	8004250 <PumpTrans_Resume+0x20>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	791b      	ldrb	r3, [r3, #4]
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <PumpTrans_Resume+0x24>
 8004250:	2300      	movs	r3, #0
 8004252:	e01b      	b.n	800428c <PumpTrans_Resume+0x5c>

    /*
     * Resume command: result is observed via SR status changes.
     * Send with expected_resp_cmd = 0.
     */
    if (GKL_Send(&gkl->link, ctrl, slave, 'G', NULL, 0u, 0) == GKL_OK)
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	78ba      	ldrb	r2, [r7, #2]
 8004258:	78f9      	ldrb	r1, [r7, #3]
 800425a:	2300      	movs	r3, #0
 800425c:	9302      	str	r3, [sp, #8]
 800425e:	2300      	movs	r3, #0
 8004260:	9301      	str	r3, [sp, #4]
 8004262:	2300      	movs	r3, #0
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	2347      	movs	r3, #71	@ 0x47
 8004268:	f7fd f823 	bl	80012b2 <GKL_Send>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10b      	bne.n	800428a <PumpTrans_Resume+0x5a>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'G', NULL, 0u);
 8004272:	78ba      	ldrb	r2, [r7, #2]
 8004274:	78f9      	ldrb	r1, [r7, #3]
 8004276:	2300      	movs	r3, #0
 8004278:	9301      	str	r3, [sp, #4]
 800427a:	2300      	movs	r3, #0
 800427c:	9300      	str	r3, [sp, #0]
 800427e:	2347      	movs	r3, #71	@ 0x47
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fbbf 	bl	8003a04 <log_frame_with_tag>
        return true;
 8004286:	2301      	movs	r3, #1
 8004288:	e000      	b.n	800428c <PumpTrans_Resume+0x5c>
    }
    return false;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <PumpTrans_End>:


/* N - End Transaction */
bool PumpTrans_End(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af04      	add	r7, sp, #16
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	460b      	mov	r3, r1
 800429e:	70fb      	strb	r3, [r7, #3]
 80042a0:	4613      	mov	r3, r2
 80042a2:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d004      	beq.n	80042b4 <PumpTrans_End+0x20>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	791b      	ldrb	r3, [r3, #4]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <PumpTrans_End+0x24>
 80042b4:	2300      	movs	r3, #0
 80042b6:	e01b      	b.n	80042f0 <PumpTrans_End+0x5c>

    /*
     * End/Close command: reference behavior shows SR polling continues and state changes are via Sxx.
     * Send with expected_resp_cmd = 0.
     */
    if (GKL_Send(&gkl->link, ctrl, slave, 'N', NULL, 0u, 0) == GKL_OK)
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	78ba      	ldrb	r2, [r7, #2]
 80042bc:	78f9      	ldrb	r1, [r7, #3]
 80042be:	2300      	movs	r3, #0
 80042c0:	9302      	str	r3, [sp, #8]
 80042c2:	2300      	movs	r3, #0
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	2300      	movs	r3, #0
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	234e      	movs	r3, #78	@ 0x4e
 80042cc:	f7fc fff1 	bl	80012b2 <GKL_Send>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10b      	bne.n	80042ee <PumpTrans_End+0x5a>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'N', NULL, 0u);
 80042d6:	78ba      	ldrb	r2, [r7, #2]
 80042d8:	78f9      	ldrb	r1, [r7, #3]
 80042da:	2300      	movs	r3, #0
 80042dc:	9301      	str	r3, [sp, #4]
 80042de:	2300      	movs	r3, #0
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	234e      	movs	r3, #78	@ 0x4e
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff fb8d 	bl	8003a04 <log_frame_with_tag>
        return true;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <PumpTrans_End+0x5c>
    }
    return false;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <PumpTrans_PollRealtimeVolume>:


/* L - Poll Realtime Volume (ASCII format: "1") */
bool PumpTrans_PollRealtimeVolume(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af04      	add	r7, sp, #16
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	4608      	mov	r0, r1
 8004302:	4611      	mov	r1, r2
 8004304:	461a      	mov	r2, r3
 8004306:	4603      	mov	r3, r0
 8004308:	70fb      	strb	r3, [r7, #3]
 800430a:	460b      	mov	r3, r1
 800430c:	70bb      	strb	r3, [r7, #2]
 800430e:	4613      	mov	r3, r2
 8004310:	707b      	strb	r3, [r7, #1]
    (void)nozzle; /* Not used by GKL: request has no payload (matches reference log: LM) */

    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d004      	beq.n	8004322 <PumpTrans_PollRealtimeVolume+0x2a>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	791b      	ldrb	r3, [r3, #4]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <PumpTrans_PollRealtimeVolume+0x2e>
 8004322:	2300      	movs	r3, #0
 8004324:	e01b      	b.n	800435e <PumpTrans_PollRealtimeVolume+0x66>

    /* Realtime volume request has NO data field. Expected response CMD is 'L'. */
    if (GKL_Send(&gkl->link, ctrl, slave, 'L', NULL, 0u, 'L') == GKL_OK)
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	78ba      	ldrb	r2, [r7, #2]
 800432a:	78f9      	ldrb	r1, [r7, #3]
 800432c:	234c      	movs	r3, #76	@ 0x4c
 800432e:	9302      	str	r3, [sp, #8]
 8004330:	2300      	movs	r3, #0
 8004332:	9301      	str	r3, [sp, #4]
 8004334:	2300      	movs	r3, #0
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	234c      	movs	r3, #76	@ 0x4c
 800433a:	f7fc ffba 	bl	80012b2 <GKL_Send>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10b      	bne.n	800435c <PumpTrans_PollRealtimeVolume+0x64>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'L', NULL, 0u);
 8004344:	78ba      	ldrb	r2, [r7, #2]
 8004346:	78f9      	ldrb	r1, [r7, #3]
 8004348:	2300      	movs	r3, #0
 800434a:	9301      	str	r3, [sp, #4]
 800434c:	2300      	movs	r3, #0
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	234c      	movs	r3, #76	@ 0x4c
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fb56 	bl	8003a04 <log_frame_with_tag>
        return true;
 8004358:	2301      	movs	r3, #1
 800435a:	e000      	b.n	800435e <PumpTrans_PollRealtimeVolume+0x66>
    }
    return false;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <PumpTrans_PollRealtimeMoney>:


/* R - Poll Realtime Money (ASCII format: "1") */
bool PumpTrans_PollRealtimeMoney(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b086      	sub	sp, #24
 800436a:	af04      	add	r7, sp, #16
 800436c:	6078      	str	r0, [r7, #4]
 800436e:	4608      	mov	r0, r1
 8004370:	4611      	mov	r1, r2
 8004372:	461a      	mov	r2, r3
 8004374:	4603      	mov	r3, r0
 8004376:	70fb      	strb	r3, [r7, #3]
 8004378:	460b      	mov	r3, r1
 800437a:	70bb      	strb	r3, [r7, #2]
 800437c:	4613      	mov	r3, r2
 800437e:	707b      	strb	r3, [r7, #1]
    (void)nozzle; /* Not used by GKL: request has no payload (matches reference log: RS) */

    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <PumpTrans_PollRealtimeMoney+0x2a>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	791b      	ldrb	r3, [r3, #4]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <PumpTrans_PollRealtimeMoney+0x2e>
 8004390:	2300      	movs	r3, #0
 8004392:	e01b      	b.n	80043cc <PumpTrans_PollRealtimeMoney+0x66>

    /* Realtime money request has NO data field. Expected response CMD is 'R'. */
    if (GKL_Send(&gkl->link, ctrl, slave, 'R', NULL, 0u, 'R') == GKL_OK)
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	78ba      	ldrb	r2, [r7, #2]
 8004398:	78f9      	ldrb	r1, [r7, #3]
 800439a:	2352      	movs	r3, #82	@ 0x52
 800439c:	9302      	str	r3, [sp, #8]
 800439e:	2300      	movs	r3, #0
 80043a0:	9301      	str	r3, [sp, #4]
 80043a2:	2300      	movs	r3, #0
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	2352      	movs	r3, #82	@ 0x52
 80043a8:	f7fc ff83 	bl	80012b2 <GKL_Send>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10b      	bne.n	80043ca <PumpTrans_PollRealtimeMoney+0x64>
    {
        log_frame_with_tag(gkl, ctrl, slave, 'R', NULL, 0u);
 80043b2:	78ba      	ldrb	r2, [r7, #2]
 80043b4:	78f9      	ldrb	r1, [r7, #3]
 80043b6:	2300      	movs	r3, #0
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	2300      	movs	r3, #0
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	2352      	movs	r3, #82	@ 0x52
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff fb1f 	bl	8003a04 <log_frame_with_tag>
        return true;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e000      	b.n	80043cc <PumpTrans_PollRealtimeMoney+0x66>
    }
    return false;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <PumpTrans_ReadTotalizer>:


/* C - Read Totalizer (ASCII format: "0") */
bool PumpTrans_ReadTotalizer(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af04      	add	r7, sp, #16
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	4608      	mov	r0, r1
 80043de:	4611      	mov	r1, r2
 80043e0:	461a      	mov	r2, r3
 80043e2:	4603      	mov	r3, r0
 80043e4:	70fb      	strb	r3, [r7, #3]
 80043e6:	460b      	mov	r3, r1
 80043e8:	70bb      	strb	r3, [r7, #2]
 80043ea:	4613      	mov	r3, r2
 80043ec:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d004      	beq.n	80043fe <PumpTrans_ReadTotalizer+0x2a>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	791b      	ldrb	r3, [r3, #4]
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <PumpTrans_ReadTotalizer+0x2e>
 80043fe:	2300      	movs	r3, #0
 8004400:	e023      	b.n	800444a <PumpTrans_ReadTotalizer+0x76>
    
    char buf[2];
    buf[0] = '0' + nozzle;  /* ASCII digit */
 8004402:	787b      	ldrb	r3, [r7, #1]
 8004404:	3330      	adds	r3, #48	@ 0x30
 8004406:	b2db      	uxtb	r3, r3
 8004408:	733b      	strb	r3, [r7, #12]
    buf[1] = '\0';
 800440a:	2300      	movs	r3, #0
 800440c:	737b      	strb	r3, [r7, #13]
    
    if (GKL_Send(&gkl->link, ctrl, slave, 'C', (const uint8_t*)buf, 1, 'C') == GKL_OK) {
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	78ba      	ldrb	r2, [r7, #2]
 8004412:	78f9      	ldrb	r1, [r7, #3]
 8004414:	2343      	movs	r3, #67	@ 0x43
 8004416:	9302      	str	r3, [sp, #8]
 8004418:	2301      	movs	r3, #1
 800441a:	9301      	str	r3, [sp, #4]
 800441c:	f107 030c 	add.w	r3, r7, #12
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	2343      	movs	r3, #67	@ 0x43
 8004424:	f7fc ff45 	bl	80012b2 <GKL_Send>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10c      	bne.n	8004448 <PumpTrans_ReadTotalizer+0x74>
        log_frame_with_tag(gkl, ctrl, slave, 'C', (const uint8_t*)buf, 1);
 800442e:	78ba      	ldrb	r2, [r7, #2]
 8004430:	78f9      	ldrb	r1, [r7, #3]
 8004432:	2301      	movs	r3, #1
 8004434:	9301      	str	r3, [sp, #4]
 8004436:	f107 030c 	add.w	r3, r7, #12
 800443a:	9300      	str	r3, [sp, #0]
 800443c:	2343      	movs	r3, #67	@ 0x43
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f7ff fae0 	bl	8003a04 <log_frame_with_tag>
        return true;
 8004444:	2301      	movs	r3, #1
 8004446:	e000      	b.n	800444a <PumpTrans_ReadTotalizer+0x76>
    }
    return false;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <PumpTrans_ReadTransaction>:

/* T - Read Transaction */
bool PumpTrans_ReadTransaction(PumpProtoGKL *gkl, uint8_t ctrl, uint8_t slave)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b086      	sub	sp, #24
 8004456:	af04      	add	r7, sp, #16
 8004458:	6078      	str	r0, [r7, #4]
 800445a:	460b      	mov	r3, r1
 800445c:	70fb      	strb	r3, [r7, #3]
 800445e:	4613      	mov	r3, r2
 8004460:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->link.state != GKL_STATE_IDLE) return false;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d004      	beq.n	8004472 <PumpTrans_ReadTransaction+0x20>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	791b      	ldrb	r3, [r3, #4]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <PumpTrans_ReadTransaction+0x24>
 8004472:	2300      	movs	r3, #0
 8004474:	e01b      	b.n	80044ae <PumpTrans_ReadTransaction+0x5c>
    
    if (GKL_Send(&gkl->link, ctrl, slave, 'T', NULL, 0, 'T') == GKL_OK) {
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	78ba      	ldrb	r2, [r7, #2]
 800447a:	78f9      	ldrb	r1, [r7, #3]
 800447c:	2354      	movs	r3, #84	@ 0x54
 800447e:	9302      	str	r3, [sp, #8]
 8004480:	2300      	movs	r3, #0
 8004482:	9301      	str	r3, [sp, #4]
 8004484:	2300      	movs	r3, #0
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	2354      	movs	r3, #84	@ 0x54
 800448a:	f7fc ff12 	bl	80012b2 <GKL_Send>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10b      	bne.n	80044ac <PumpTrans_ReadTransaction+0x5a>
        log_frame_with_tag(gkl, ctrl, slave, 'T', NULL, 0);
 8004494:	78ba      	ldrb	r2, [r7, #2]
 8004496:	78f9      	ldrb	r1, [r7, #3]
 8004498:	2300      	movs	r3, #0
 800449a:	9301      	str	r3, [sp, #4]
 800449c:	2300      	movs	r3, #0
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	2354      	movs	r3, #84	@ 0x54
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7ff faae 	bl	8003a04 <log_frame_with_tag>
        return true;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e000      	b.n	80044ae <PumpTrans_ReadTransaction+0x5c>
    }
    return false;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b089      	sub	sp, #36	@ 0x24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	61bb      	str	r3, [r7, #24]
 80044cc:	e021      	b.n	8004512 <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	4413      	add	r3, r2
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	4053      	eors	r3, r2
 80044dc:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80044de:	2300      	movs	r3, #0
 80044e0:	75fb      	strb	r3, [r7, #23]
 80044e2:	e010      	b.n	8004506 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d005      	beq.n	80044fa <crc32_update+0x42>
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	085a      	lsrs	r2, r3, #1
 80044f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004528 <crc32_update+0x70>)
 80044f4:	4053      	eors	r3, r2
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	e002      	b.n	8004500 <crc32_update+0x48>
            else        c = (c >> 1);
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	085b      	lsrs	r3, r3, #1
 80044fe:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8004500:	7dfb      	ldrb	r3, [r7, #23]
 8004502:	3301      	adds	r3, #1
 8004504:	75fb      	strb	r3, [r7, #23]
 8004506:	7dfb      	ldrb	r3, [r7, #23]
 8004508:	2b07      	cmp	r3, #7
 800450a:	d9eb      	bls.n	80044e4 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	3301      	adds	r3, #1
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	429a      	cmp	r2, r3
 8004518:	d3d9      	bcc.n	80044ce <crc32_update+0x16>
        }
    }
    return c;
 800451a:	69fb      	ldr	r3, [r7, #28]
}
 800451c:	4618      	mov	r0, r3
 800451e:	3724      	adds	r7, #36	@ 0x24
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	edb88320 	.word	0xedb88320

0800452c <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8004536:	f04f 33ff 	mov.w	r3, #4294967295
 800453a:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f7ff ffb9 	bl	80044b8 <crc32_update>
 8004546:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	43db      	mvns	r3, r3
}
 800454c:	4618      	mov	r0, r3
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	b21a      	sxth	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3301      	adds	r3, #1
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	b21b      	sxth	r3, r3
 800456a:	021b      	lsls	r3, r3, #8
 800456c:	b21b      	sxth	r3, r3
 800456e:	4313      	orrs	r3, r2
 8004570:	b21b      	sxth	r3, r3
 8004572:	b29b      	uxth	r3, r3
}
 8004574:	4618      	mov	r0, r3
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <rd_u32_le>:
    p[0] = (uint8_t)(v & 0xFFu);
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
}

static uint32_t rd_u32_le(const uint8_t *p)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	3301      	adds	r3, #1
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8004596:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	3302      	adds	r3, #2
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 80045a0:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3303      	adds	r3, #3
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 80045aa:	4313      	orrs	r3, r2
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <eeprom_read_block>:
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
}

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af04      	add	r7, sp, #16
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	607a      	str	r2, [r7, #4]
 80045c2:	461a      	mov	r2, r3
 80045c4:	460b      	mov	r3, r1
 80045c6:	817b      	strh	r3, [r7, #10]
 80045c8:	4613      	mov	r3, r2
 80045ca:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <eeprom_read_block+0x26>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <eeprom_read_block+0x26>
 80045d8:	893b      	ldrh	r3, [r7, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <eeprom_read_block+0x2a>
 80045de:	2300      	movs	r3, #0
 80045e0:	e011      	b.n	8004606 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 80045e2:	897a      	ldrh	r2, [r7, #10]
 80045e4:	2332      	movs	r3, #50	@ 0x32
 80045e6:	9302      	str	r3, [sp, #8]
 80045e8:	893b      	ldrh	r3, [r7, #8]
 80045ea:	9301      	str	r3, [sp, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	2302      	movs	r3, #2
 80045f2:	21a0      	movs	r1, #160	@ 0xa0
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f005 ffab 	bl	800a550 <HAL_I2C_Mem_Read>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8004600:	2301      	movs	r3, #1
 8004602:	e000      	b.n	8004606 <eeprom_read_block+0x4e>
    }
    return false;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8004610:	b590      	push	{r4, r7, lr}
 8004612:	b08f      	sub	sp, #60	@ 0x3c
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <parse_slot+0x1e>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <parse_slot+0x1e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <parse_slot+0x22>
 800462e:	2300      	movs	r3, #0
 8004630:	e0a6      	b.n	8004780 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f7ff ffa4 	bl	8004580 <rd_u32_le>
 8004638:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	3304      	adds	r3, #4
 800463e:	4618      	mov	r0, r3
 8004640:	f7ff ff88 	bl	8004554 <rd_u16_le>
 8004644:	4603      	mov	r3, r0
 8004646:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	3306      	adds	r3, #6
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff ff81 	bl	8004554 <rd_u16_le>
 8004652:	4603      	mov	r3, r0
 8004654:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	3308      	adds	r3, #8
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff ff90 	bl	8004580 <rd_u32_le>
 8004660:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	330c      	adds	r3, #12
 8004666:	4618      	mov	r0, r3
 8004668:	f7ff ff8a 	bl	8004580 <rd_u32_le>
 800466c:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 800466e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004670:	4a45      	ldr	r2, [pc, #276]	@ (8004788 <parse_slot+0x178>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d001      	beq.n	800467a <parse_slot+0x6a>
 8004676:	2300      	movs	r3, #0
 8004678:	e082      	b.n	8004780 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 800467a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800467c:	2b01      	cmp	r3, #1
 800467e:	d001      	beq.n	8004684 <parse_slot+0x74>
 8004680:	2300      	movs	r3, #0
 8004682:	e07d      	b.n	8004780 <parse_slot+0x170>
    if (plen == 0u) return false;
 8004684:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <parse_slot+0x7e>
 800468a:	2300      	movs	r3, #0
 800468c:	e078      	b.n	8004780 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 800468e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004690:	3310      	adds	r3, #16
 8004692:	2b80      	cmp	r3, #128	@ 0x80
 8004694:	d901      	bls.n	800469a <parse_slot+0x8a>
 8004696:	2300      	movs	r3, #0
 8004698:	e072      	b.n	8004780 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	3310      	adds	r3, #16
 800469e:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 80046a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046a2:	4619      	mov	r1, r3
 80046a4:	69b8      	ldr	r0, [r7, #24]
 80046a6:	f7ff ff41 	bl	800452c <crc32_calc>
 80046aa:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d001      	beq.n	80046b8 <parse_slot+0xa8>
 80046b4:	2300      	movs	r3, #0
 80046b6:	e063      	b.n	8004780 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 80046b8:	2212      	movs	r2, #18
 80046ba:	2100      	movs	r1, #0
 80046bc:	68b8      	ldr	r0, [r7, #8]
 80046be:	f014 fe29 	bl	8019314 <memset>

    uint8_t pump_count = payload[0];
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 80046ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <parse_slot+0xc6>
 80046d2:	2300      	movs	r3, #0
 80046d4:	e054      	b.n	8004780 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80046d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d902      	bls.n	80046e4 <parse_slot+0xd4>
 80046de:	2304      	movs	r3, #4
 80046e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 80046e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	3301      	adds	r3, #1
 80046ec:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 80046ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d901      	bls.n	80046fa <parse_slot+0xea>
 80046f6:	2300      	movs	r3, #0
 80046f8:	e042      	b.n	8004780 <parse_slot+0x170>

    out->pump_count = pump_count;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004700:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 8004702:	2301      	movs	r3, #1
 8004704:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8004706:	2300      	movs	r3, #0
 8004708:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800470c:	e02e      	b.n	800476c <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 800470e:	69ba      	ldr	r2, [r7, #24]
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	441a      	add	r2, r3
 8004714:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004718:	7811      	ldrb	r1, [r2, #0]
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	4413      	add	r3, r2
 8004720:	460a      	mov	r2, r1
 8004722:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	3301      	adds	r3, #1
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	441a      	add	r2, r3
 800472c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004730:	7811      	ldrb	r1, [r2, #0]
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4413      	add	r3, r2
 8004738:	460a      	mov	r2, r1
 800473a:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 800473c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473e:	3302      	adds	r3, #2
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4413      	add	r3, r2
 8004744:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff ff03 	bl	8004554 <rd_u16_le>
 800474e:	4603      	mov	r3, r0
 8004750:	4619      	mov	r1, r3
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	00a3      	lsls	r3, r4, #2
 8004756:	4413      	add	r3, r2
 8004758:	460a      	mov	r2, r1
 800475a:	809a      	strh	r2, [r3, #4]
        off += 4u;
 800475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475e:	3304      	adds	r3, #4
 8004760:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8004762:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004766:	3301      	adds	r3, #1
 8004768:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800476c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004770:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004774:	429a      	cmp	r2, r3
 8004776:	d3ca      	bcc.n	800470e <parse_slot+0xfe>
    }

    *out_seq = seq;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a3a      	ldr	r2, [r7, #32]
 800477c:	601a      	str	r2, [r3, #0]
    return true;
 800477e:	2301      	movs	r3, #1
}
 8004780:	4618      	mov	r0, r3
 8004782:	373c      	adds	r7, #60	@ 0x3c
 8004784:	46bd      	mov	sp, r7
 8004786:	bd90      	pop	{r4, r7, pc}
 8004788:	53455431 	.word	0x53455431

0800478c <clamp_data>:

    memcpy(&slot_out[16], payload, payload_len);
}

static void clamp_data(SettingsData *d)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d043      	beq.n	8004822 <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d102      	bne.n	80047a8 <clamp_data+0x1c>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d902      	bls.n	80047b6 <clamp_data+0x2a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2204      	movs	r2, #4
 80047b4:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 80047b6:	2300      	movs	r3, #0
 80047b8:	73fb      	strb	r3, [r7, #15]
 80047ba:	e02c      	b.n	8004816 <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4413      	add	r3, r2
 80047c4:	78db      	ldrb	r3, [r3, #3]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d105      	bne.n	80047d6 <clamp_data+0x4a>
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	2201      	movs	r2, #1
 80047d4:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 80047d6:	7bfb      	ldrb	r3, [r7, #15]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	4413      	add	r3, r2
 80047de:	78db      	ldrb	r3, [r3, #3]
 80047e0:	2b20      	cmp	r3, #32
 80047e2:	d905      	bls.n	80047f0 <clamp_data+0x64>
 80047e4:	7bfb      	ldrb	r3, [r7, #15]
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	2220      	movs	r2, #32
 80047ee:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	889b      	ldrh	r3, [r3, #4]
 80047fa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80047fe:	4293      	cmp	r3, r2
 8004800:	d906      	bls.n	8004810 <clamp_data+0x84>
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800480e:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8004810:	7bfb      	ldrb	r3, [r7, #15]
 8004812:	3301      	adds	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	7bfa      	ldrb	r2, [r7, #15]
 800481c:	429a      	cmp	r2, r3
 800481e:	d3cd      	bcc.n	80047bc <clamp_data+0x30>
 8004820:	e000      	b.n	8004824 <clamp_data+0x98>
    if (d == NULL) return;
 8004822:	bf00      	nop
    }
}
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b082      	sub	sp, #8
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d038      	beq.n	80048ae <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	3304      	adds	r3, #4
 8004840:	2212      	movs	r2, #18
 8004842:	2100      	movs	r1, #0
 8004844:	4618      	mov	r0, r3
 8004846:	f014 fd65 	bl	8019314 <memset>
    s->data.pump_count = 2u;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2202      	movs	r2, #2
 800484e:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3304      	adds	r3, #4
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff ff70 	bl	800478c <clamp_data>
 80048ac:	e000      	b.n	80048b0 <Settings_Defaults+0x82>
    if (s == NULL) return;
 80048ae:	bf00      	nop
}
 80048b0:	3708      	adds	r7, #8
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
	...

080048b8 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00e      	beq.n	80048e6 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 80048c8:	22b0      	movs	r2, #176	@ 0xb0
 80048ca:	2100      	movs	r1, #0
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f014 fd21 	bl	8019314 <memset>

    s->hi2c = hi2c;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 80048d8:	4a05      	ldr	r2, [pc, #20]	@ (80048f0 <Settings_Init+0x38>)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7ff ffa5 	bl	800482e <Settings_Defaults>
 80048e4:	e000      	b.n	80048e8 <Settings_Init+0x30>
    if (s == NULL) return;
 80048e6:	bf00      	nop
}
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	240021b0 	.word	0x240021b0

080048f4 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 80048f4:	b5b0      	push	{r4, r5, r7, lr}
 80048f6:	b0d0      	sub	sp, #320	@ 0x140
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80048fe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004902:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8004904:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004908:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <Settings_Load+0x2e>
 8004912:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004916:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <Settings_Load+0x32>
 8004922:	2300      	movs	r3, #0
 8004924:	e0ef      	b.n	8004b06 <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 8004926:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800492a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6818      	ldr	r0, [r3, #0]
 8004932:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8004936:	2380      	movs	r3, #128	@ 0x80
 8004938:	2100      	movs	r1, #0
 800493a:	f7ff fe3d 	bl	80045b8 <eeprom_read_block>
 800493e:	4603      	mov	r3, r0
 8004940:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8004944:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004948:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8004954:	2380      	movs	r3, #128	@ 0x80
 8004956:	2180      	movs	r1, #128	@ 0x80
 8004958:	f7ff fe2e 	bl	80045b8 <eeprom_read_block>
 800495c:	4603      	mov	r3, r0
 800495e:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 8004962:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004966:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004972:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 800497a:	2300      	movs	r3, #0
 800497c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 8004980:	2300      	movs	r3, #0
 8004982:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8004986:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00b      	beq.n	80049a6 <Settings_Load+0xb2>
 800498e:	f107 0210 	add.w	r2, r7, #16
 8004992:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004996:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff fe38 	bl	8004610 <parse_slot>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 80049a6:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00b      	beq.n	80049c6 <Settings_Load+0xd2>
 80049ae:	f107 020c 	add.w	r2, r7, #12
 80049b2:	f107 0114 	add.w	r1, r7, #20
 80049b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7ff fe28 	bl	8004610 <parse_slot>
 80049c0:	4603      	mov	r3, r0
 80049c2:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 80049c6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80049ca:	f083 0301 	eor.w	r3, r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00f      	beq.n	80049f4 <Settings_Load+0x100>
 80049d4:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80049d8:	f083 0301 	eor.w	r3, r3, #1
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 80049e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80049e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80049ea:	6818      	ldr	r0, [r3, #0]
 80049ec:	f7ff ff1f 	bl	800482e <Settings_Defaults>
        return false;
 80049f0:	2300      	movs	r3, #0
 80049f2:	e088      	b.n	8004b06 <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 80049f4:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d034      	beq.n	8004a66 <Settings_Load+0x172>
 80049fc:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 8004a00:	f083 0301 	eor.w	r3, r3, #1
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <Settings_Load+0x12e>
 8004a0a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a0e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a18:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d321      	bcc.n	8004a66 <Settings_Load+0x172>
    {
        s->data = d0;
 8004a22:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a26:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004a30:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004a34:	1d1c      	adds	r4, r3, #4
 8004a36:	4615      	mov	r5, r2
 8004a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8004a40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a44:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a4e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 8004a56:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a5a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2200      	movs	r2, #0
 8004a62:	771a      	strb	r2, [r3, #28]
 8004a64:	e020      	b.n	8004aa8 <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 8004a66:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a6a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8004a74:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004a78:	1d1c      	adds	r4, r3, #4
 8004a7a:	4615      	mov	r5, r2
 8004a7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8004a84:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a92:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 8004a9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004a9e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 8004aa8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004aac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3304      	adds	r3, #4
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff fe69 	bl	800478c <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8004aba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004abe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8004ac8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004acc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 8004ad6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ada:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 8004ae4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004ae8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8004af4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004af8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 8004b04:	2301      	movs	r3, #1
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bdb0      	pop	{r4, r5, r7, pc}

08004b10 <min_u16>:

    return true;
}

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	460a      	mov	r2, r1
 8004b1a:	80fb      	strh	r3, [r7, #6]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8004b20:	88ba      	ldrh	r2, [r7, #4]
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	4293      	cmp	r3, r2
 8004b26:	bf28      	it	cs
 8004b28:	4613      	movcs	r3, r2
 8004b2a:	b29b      	uxth	r3, r3
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08a      	sub	sp, #40	@ 0x28
 8004b3c:	af02      	add	r7, sp, #8
 8004b3e:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 80ac 	beq.w	8004ca0 <Settings_Task+0x168>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80a7 	beq.w	8004ca0 <Settings_Task+0x168>
    if (!s->wr_active) return;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	7fdb      	ldrb	r3, [r3, #31]
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80a3 	beq.w	8004ca4 <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 8004b5e:	f002 fa5f 	bl	8007020 <HAL_GetTick>
 8004b62:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 809b 	bne.w	8004ca8 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d02c      	beq.n	8004bd8 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d102      	bne.n	8004b8c <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	2302      	movs	r3, #2
 8004b92:	2201      	movs	r2, #1
 8004b94:	21a0      	movs	r1, #160	@ 0xa0
 8004b96:	f005 fe7f 	bl	800a898 <HAL_I2C_IsDeviceReady>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d107      	bne.n	8004bb0 <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004bae:	e013      	b.n	8004bd8 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b32      	cmp	r3, #50	@ 0x32
 8004bba:	d977      	bls.n	8004cac <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2203      	movs	r2, #3
 8004bce:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	779a      	strb	r2, [r3, #30]
            }
            return;
 8004bd6:	e069      	b.n	8004cac <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d317      	bcc.n	8004c14 <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	7f9b      	ldrb	r3, [r3, #30]
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	7bfa      	ldrb	r2, [r7, #15]
 8004bf4:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	779a      	strb	r2, [r3, #30]
        return;
 8004c12:	e04c      	b.n	8004cae <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004c1c:	4413      	add	r3, r2
 8004c1e:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 8004c2c:	8afb      	ldrh	r3, [r7, #22]
 8004c2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c32:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 8004c34:	8a7b      	ldrh	r3, [r7, #18]
 8004c36:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004c3a:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8004c3c:	8aba      	ldrh	r2, [r7, #20]
 8004c3e:	8a3b      	ldrh	r3, [r7, #16]
 8004c40:	4611      	mov	r1, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff ff64 	bl	8004b10 <min_u16>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8004c4c:	8bfb      	ldrh	r3, [r7, #30]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <Settings_Task+0x11e>
 8004c52:	8abb      	ldrh	r3, [r7, #20]
 8004c54:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	8bfa      	ldrh	r2, [r7, #30]
 8004c5a:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8004c64:	3330      	adds	r3, #48	@ 0x30
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	4413      	add	r3, r2
 8004c6a:	8af9      	ldrh	r1, [r7, #22]
 8004c6c:	8bfa      	ldrh	r2, [r7, #30]
 8004c6e:	9201      	str	r2, [sp, #4]
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	2302      	movs	r3, #2
 8004c74:	460a      	mov	r2, r1
 8004c76:	21a0      	movs	r1, #160	@ 0xa0
 8004c78:	f005 fd84 	bl	800a784 <HAL_I2C_Mem_Write_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d009      	beq.n	8004c96 <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2203      	movs	r2, #3
 8004c8c:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2202      	movs	r2, #2
 8004c92:	779a      	strb	r2, [r3, #30]
        return;
 8004c94:	e00b      	b.n	8004cae <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2020 	strb.w	r2, [r3, #32]
 8004c9e:	e006      	b.n	8004cae <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 8004ca0:	bf00      	nop
 8004ca2:	e004      	b.n	8004cae <Settings_Task+0x176>
    if (!s->wr_active) return;
 8004ca4:	bf00      	nop
 8004ca6:	e002      	b.n	8004cae <Settings_Task+0x176>
        return;
 8004ca8:	bf00      	nop
 8004caa:	e000      	b.n	8004cae <Settings_Task+0x176>
            return;
 8004cac:	bf00      	nop
}
 8004cae:	3720      	adds	r7, #32
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <Settings_ApplyToPumpMgr>:

/* ---------------- Sync helpers ---------------- */

void Settings_ApplyToPumpMgr(const Settings *s, PumpMgr *m)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d03c      	beq.n	8004d3e <Settings_ApplyToPumpMgr+0x8a>
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d039      	beq.n	8004d3e <Settings_ApplyToPumpMgr+0x8a>

    uint8_t count = s->data.pump_count;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	791b      	ldrb	r3, [r3, #4]
 8004cce:	73fb      	strb	r3, [r7, #15]
    if (count > m->count) count = m->count;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8004cd6:	7bfa      	ldrb	r2, [r7, #15]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d903      	bls.n	8004ce4 <Settings_ApplyToPumpMgr+0x30>
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8004ce2:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0u; i < count; i++)
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	73bb      	strb	r3, [r7, #14]
 8004ce8:	e024      	b.n	8004d34 <Settings_ApplyToPumpMgr+0x80>
    {
        uint8_t id = (uint8_t)(i + 1u);
 8004cea:	7bbb      	ldrb	r3, [r7, #14]
 8004cec:	3301      	adds	r3, #1
 8004cee:	737b      	strb	r3, [r7, #13]
        (void)PumpMgr_SetCtrlAddr(m, id, s->data.pump[i].ctrl_addr);
 8004cf0:	7bbb      	ldrb	r3, [r7, #14]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4413      	add	r3, r2
 8004cf8:	799a      	ldrb	r2, [r3, #6]
 8004cfa:	7b7b      	ldrb	r3, [r7, #13]
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	6838      	ldr	r0, [r7, #0]
 8004d00:	f7fd fc2e 	bl	8002560 <PumpMgr_SetCtrlAddr>
        (void)PumpMgr_SetSlaveAddr(m, id, s->data.pump[i].slave_addr);
 8004d04:	7bbb      	ldrb	r3, [r7, #14]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	79da      	ldrb	r2, [r3, #7]
 8004d0e:	7b7b      	ldrb	r3, [r7, #13]
 8004d10:	4619      	mov	r1, r3
 8004d12:	6838      	ldr	r0, [r7, #0]
 8004d14:	f7fd fc09 	bl	800252a <PumpMgr_SetSlaveAddr>
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
 8004d18:	7bbb      	ldrb	r3, [r7, #14]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	4413      	add	r3, r2
 8004d20:	891b      	ldrh	r3, [r3, #8]
 8004d22:	461a      	mov	r2, r3
 8004d24:	7b7b      	ldrb	r3, [r7, #13]
 8004d26:	4619      	mov	r1, r3
 8004d28:	6838      	ldr	r0, [r7, #0]
 8004d2a:	f7fd fbe4 	bl	80024f6 <PumpMgr_SetPrice>
    for (uint8_t i = 0u; i < count; i++)
 8004d2e:	7bbb      	ldrb	r3, [r7, #14]
 8004d30:	3301      	adds	r3, #1
 8004d32:	73bb      	strb	r3, [r7, #14]
 8004d34:	7bba      	ldrb	r2, [r7, #14]
 8004d36:	7bfb      	ldrb	r3, [r7, #15]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d3d6      	bcc.n	8004cea <Settings_ApplyToPumpMgr+0x36>
 8004d3c:	e000      	b.n	8004d40 <Settings_ApplyToPumpMgr+0x8c>
    if (s == NULL || m == NULL) return;
 8004d3e:	bf00      	nop
    }
}
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004d50:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc0 <HAL_I2C_MemTxCpltCallback+0x78>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d029      	beq.n	8004db0 <HAL_I2C_MemTxCpltCallback+0x68>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d026      	beq.n	8004db0 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d123      	bne.n	8004db4 <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	7fdb      	ldrb	r3, [r3, #31]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01f      	beq.n	8004db6 <HAL_I2C_MemTxCpltCallback+0x6e>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d019      	beq.n	8004db6 <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d92:	4413      	add	r3, r2
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004dae:	e002      	b.n	8004db6 <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 8004db0:	bf00      	nop
 8004db2:	e000      	b.n	8004db6 <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 8004db4:	bf00      	nop
    }
}
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	240021b0 	.word	0x240021b0

08004dc4 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004dcc:	4b16      	ldr	r3, [pc, #88]	@ (8004e28 <HAL_I2C_ErrorCallback+0x64>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d01e      	beq.n	8004e16 <HAL_I2C_ErrorCallback+0x52>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01b      	beq.n	8004e16 <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d118      	bne.n	8004e1a <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	7fdb      	ldrb	r3, [r3, #31]
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d014      	beq.n	8004e1c <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2203      	movs	r2, #3
 8004e12:	779a      	strb	r2, [r3, #30]
 8004e14:	e002      	b.n	8004e1c <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 8004e16:	bf00      	nop
 8004e18:	e000      	b.n	8004e1c <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 8004e1a:	bf00      	nop
    }
}
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	240021b0 	.word	0x240021b0

08004e2c <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	4603      	mov	r3, r0
 8004e34:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 8004e36:	2200      	movs	r2, #0
 8004e38:	2102      	movs	r1, #2
 8004e3a:	480d      	ldr	r0, [pc, #52]	@ (8004e70 <SSD1309_WriteCommand+0x44>)
 8004e3c:	f005 fad2 	bl	800a3e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004e40:	2200      	movs	r2, #0
 8004e42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e46:	480a      	ldr	r0, [pc, #40]	@ (8004e70 <SSD1309_WriteCommand+0x44>)
 8004e48:	f005 facc 	bl	800a3e4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8004e4c:	1df9      	adds	r1, r7, #7
 8004e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e52:	2201      	movs	r2, #1
 8004e54:	4807      	ldr	r0, [pc, #28]	@ (8004e74 <SSD1309_WriteCommand+0x48>)
 8004e56:	f00c f871 	bl	8010f3c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e60:	4803      	ldr	r0, [pc, #12]	@ (8004e70 <SSD1309_WriteCommand+0x44>)
 8004e62:	f005 fabf 	bl	800a3e4 <HAL_GPIO_WritePin>
}
 8004e66:	bf00      	nop
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	58020400 	.word	0x58020400
 8004e74:	24001d10 	.word	0x24001d10

08004e78 <SSD1309_Init>:

void SSD1309_Init(void) {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e82:	4829      	ldr	r0, [pc, #164]	@ (8004f28 <SSD1309_Init+0xb0>)
 8004e84:	f005 faae 	bl	800a3e4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004e88:	2032      	movs	r0, #50	@ 0x32
 8004e8a:	f002 f8d5 	bl	8007038 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e94:	4824      	ldr	r0, [pc, #144]	@ (8004f28 <SSD1309_Init+0xb0>)
 8004e96:	f005 faa5 	bl	800a3e4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004e9a:	2032      	movs	r0, #50	@ 0x32
 8004e9c:	f002 f8cc 	bl	8007038 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 8004ea0:	20ae      	movs	r0, #174	@ 0xae
 8004ea2:	f7ff ffc3 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 8004ea6:	2020      	movs	r0, #32
 8004ea8:	f7ff ffc0 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004eac:	2000      	movs	r0, #0
 8004eae:	f7ff ffbd 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 8004eb2:	20a1      	movs	r0, #161	@ 0xa1
 8004eb4:	f7ff ffba 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004eb8:	20c8      	movs	r0, #200	@ 0xc8
 8004eba:	f7ff ffb7 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004ebe:	20a8      	movs	r0, #168	@ 0xa8
 8004ec0:	f7ff ffb4 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8004ec4:	203f      	movs	r0, #63	@ 0x3f
 8004ec6:	f7ff ffb1 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004eca:	20d3      	movs	r0, #211	@ 0xd3
 8004ecc:	f7ff ffae 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004ed0:	2000      	movs	r0, #0
 8004ed2:	f7ff ffab 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 8004ed6:	20d5      	movs	r0, #213	@ 0xd5
 8004ed8:	f7ff ffa8 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004edc:	2080      	movs	r0, #128	@ 0x80
 8004ede:	f7ff ffa5 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 8004ee2:	20d9      	movs	r0, #217	@ 0xd9
 8004ee4:	f7ff ffa2 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004ee8:	2022      	movs	r0, #34	@ 0x22
 8004eea:	f7ff ff9f 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004eee:	20da      	movs	r0, #218	@ 0xda
 8004ef0:	f7ff ff9c 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 8004ef4:	2012      	movs	r0, #18
 8004ef6:	f7ff ff99 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 8004efa:	20db      	movs	r0, #219	@ 0xdb
 8004efc:	f7ff ff96 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004f00:	2020      	movs	r0, #32
 8004f02:	f7ff ff93 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 8004f06:	208d      	movs	r0, #141	@ 0x8d
 8004f08:	f7ff ff90 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8004f0c:	2014      	movs	r0, #20
 8004f0e:	f7ff ff8d 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 8004f12:	20af      	movs	r0, #175	@ 0xaf
 8004f14:	f7ff ff8a 	bl	8004e2c <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8004f18:	2000      	movs	r0, #0
 8004f1a:	f000 f807 	bl	8004f2c <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8004f1e:	f000 f81d 	bl	8004f5c <SSD1309_UpdateScreen>
}
 8004f22:	bf00      	nop
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	58020400 	.word	0x58020400

08004f2c <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	4603      	mov	r3, r0
 8004f34:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 8004f36:	79fb      	ldrb	r3, [r7, #7]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <SSD1309_Fill+0x14>
 8004f3c:	23ff      	movs	r3, #255	@ 0xff
 8004f3e:	e000      	b.n	8004f42 <SSD1309_Fill+0x16>
 8004f40:	2300      	movs	r3, #0
 8004f42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f46:	4619      	mov	r1, r3
 8004f48:	4803      	ldr	r0, [pc, #12]	@ (8004f58 <SSD1309_Fill+0x2c>)
 8004f4a:	f014 f9e3 	bl	8019314 <memset>
}
 8004f4e:	bf00      	nop
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	240021c0 	.word	0x240021c0

08004f5c <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 8004f62:	2021      	movs	r0, #33	@ 0x21
 8004f64:	f7ff ff62 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004f68:	2000      	movs	r0, #0
 8004f6a:	f7ff ff5f 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 8004f6e:	207f      	movs	r0, #127	@ 0x7f
 8004f70:	f7ff ff5c 	bl	8004e2c <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 8004f74:	2022      	movs	r0, #34	@ 0x22
 8004f76:	f7ff ff59 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	f7ff ff56 	bl	8004e2c <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 8004f80:	2007      	movs	r0, #7
 8004f82:	f7ff ff53 	bl	8004e2c <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 8004f86:	2201      	movs	r2, #1
 8004f88:	2102      	movs	r1, #2
 8004f8a:	481d      	ldr	r0, [pc, #116]	@ (8005000 <SSD1309_UpdateScreen+0xa4>)
 8004f8c:	f005 fa2a 	bl	800a3e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004f90:	2200      	movs	r2, #0
 8004f92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004f96:	481a      	ldr	r0, [pc, #104]	@ (8005000 <SSD1309_UpdateScreen+0xa4>)
 8004f98:	f005 fa24 	bl	800a3e4 <HAL_GPIO_WritePin>
 8004f9c:	4b19      	ldr	r3, [pc, #100]	@ (8005004 <SSD1309_UpdateScreen+0xa8>)
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fa4:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	dd1d      	ble.n	8004fe8 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f003 021f 	and.w	r2, r3, #31
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004fbc:	f3bf 8f4f 	dsb	sy
}
 8004fc0:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004fc2:	4a11      	ldr	r2, [pc, #68]	@ (8005008 <SSD1309_UpdateScreen+0xac>)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	3320      	adds	r3, #32
 8004fce:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	3b20      	subs	r3, #32
 8004fd4:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	dcf2      	bgt.n	8004fc2 <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004fdc:	f3bf 8f4f 	dsb	sy
}
 8004fe0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004fe2:	f3bf 8f6f 	isb	sy
}
 8004fe6:	bf00      	nop
}
 8004fe8:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004fea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fee:	4905      	ldr	r1, [pc, #20]	@ (8005004 <SSD1309_UpdateScreen+0xa8>)
 8004ff0:	4806      	ldr	r0, [pc, #24]	@ (800500c <SSD1309_UpdateScreen+0xb0>)
 8004ff2:	f00c f991 	bl	8011318 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 8004ff6:	bf00      	nop
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	58020400 	.word	0x58020400
 8005004:	240021c0 	.word	0x240021c0
 8005008:	e000ed00 	.word	0xe000ed00
 800500c:	24001d10 	.word	0x24001d10

08005010 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	4603      	mov	r3, r0
 8005018:	460a      	mov	r2, r1
 800501a:	71fb      	strb	r3, [r7, #7]
 800501c:	4613      	mov	r3, r2
 800501e:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8005020:	4a05      	ldr	r2, [pc, #20]	@ (8005038 <SSD1309_SetCursor+0x28>)
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 8005026:	4a05      	ldr	r2, [pc, #20]	@ (800503c <SSD1309_SetCursor+0x2c>)
 8005028:	79bb      	ldrb	r3, [r7, #6]
 800502a:	7013      	strb	r3, [r2, #0]
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	240025c0 	.word	0x240025c0
 800503c:	240025c1 	.word	0x240025c1

08005040 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	4603      	mov	r3, r0
 8005048:	460a      	mov	r2, r1
 800504a:	71fb      	strb	r3, [r7, #7]
 800504c:	4613      	mov	r3, r2
 800504e:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	2b1f      	cmp	r3, #31
 8005054:	d979      	bls.n	800514a <SSD1309_WriteChar+0x10a>
 8005056:	79fb      	ldrb	r3, [r7, #7]
 8005058:	2b7e      	cmp	r3, #126	@ 0x7e
 800505a:	d876      	bhi.n	800514a <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 800505c:	2300      	movs	r3, #0
 800505e:	73fb      	strb	r3, [r7, #15]
 8005060:	e069      	b.n	8005136 <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 8005062:	79fb      	ldrb	r3, [r7, #7]
 8005064:	f1a3 0220 	sub.w	r2, r3, #32
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	441a      	add	r2, r3
 800506e:	7bfb      	ldrb	r3, [r7, #15]
 8005070:	4413      	add	r3, r2
 8005072:	4a39      	ldr	r2, [pc, #228]	@ (8005158 <SSD1309_WriteChar+0x118>)
 8005074:	5cd3      	ldrb	r3, [r2, r3]
 8005076:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8005078:	2300      	movs	r3, #0
 800507a:	73bb      	strb	r3, [r7, #14]
 800507c:	e055      	b.n	800512a <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 800507e:	7b7a      	ldrb	r2, [r7, #13]
 8005080:	7bbb      	ldrb	r3, [r7, #14]
 8005082:	fa42 f303 	asr.w	r3, r2, r3
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d04a      	beq.n	8005124 <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 800508e:	4b33      	ldr	r3, [pc, #204]	@ (800515c <SSD1309_WriteChar+0x11c>)
 8005090:	781a      	ldrb	r2, [r3, #0]
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	4413      	add	r3, r2
 8005096:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8005098:	4b31      	ldr	r3, [pc, #196]	@ (8005160 <SSD1309_WriteChar+0x120>)
 800509a:	781a      	ldrb	r2, [r3, #0]
 800509c:	7bbb      	ldrb	r3, [r7, #14]
 800509e:	4413      	add	r3, r2
 80050a0:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 80050a2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	db3c      	blt.n	8005124 <SSD1309_WriteChar+0xe4>
 80050aa:	7afb      	ldrb	r3, [r7, #11]
 80050ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80050ae:	d839      	bhi.n	8005124 <SSD1309_WriteChar+0xe4>
                    if (color)
 80050b0:	79bb      	ldrb	r3, [r7, #6]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d01a      	beq.n	80050ec <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 80050b6:	7b3a      	ldrb	r2, [r7, #12]
 80050b8:	7afb      	ldrb	r3, [r7, #11]
 80050ba:	08db      	lsrs	r3, r3, #3
 80050bc:	b2d8      	uxtb	r0, r3
 80050be:	4603      	mov	r3, r0
 80050c0:	01db      	lsls	r3, r3, #7
 80050c2:	4413      	add	r3, r2
 80050c4:	4a27      	ldr	r2, [pc, #156]	@ (8005164 <SSD1309_WriteChar+0x124>)
 80050c6:	5cd3      	ldrb	r3, [r2, r3]
 80050c8:	b25a      	sxtb	r2, r3
 80050ca:	7afb      	ldrb	r3, [r7, #11]
 80050cc:	f003 0307 	and.w	r3, r3, #7
 80050d0:	2101      	movs	r1, #1
 80050d2:	fa01 f303 	lsl.w	r3, r1, r3
 80050d6:	b25b      	sxtb	r3, r3
 80050d8:	4313      	orrs	r3, r2
 80050da:	b259      	sxtb	r1, r3
 80050dc:	7b3a      	ldrb	r2, [r7, #12]
 80050de:	4603      	mov	r3, r0
 80050e0:	01db      	lsls	r3, r3, #7
 80050e2:	4413      	add	r3, r2
 80050e4:	b2c9      	uxtb	r1, r1
 80050e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005164 <SSD1309_WriteChar+0x124>)
 80050e8:	54d1      	strb	r1, [r2, r3]
 80050ea:	e01b      	b.n	8005124 <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 80050ec:	7b3a      	ldrb	r2, [r7, #12]
 80050ee:	7afb      	ldrb	r3, [r7, #11]
 80050f0:	08db      	lsrs	r3, r3, #3
 80050f2:	b2d8      	uxtb	r0, r3
 80050f4:	4603      	mov	r3, r0
 80050f6:	01db      	lsls	r3, r3, #7
 80050f8:	4413      	add	r3, r2
 80050fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005164 <SSD1309_WriteChar+0x124>)
 80050fc:	5cd3      	ldrb	r3, [r2, r3]
 80050fe:	b25a      	sxtb	r2, r3
 8005100:	7afb      	ldrb	r3, [r7, #11]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	2101      	movs	r1, #1
 8005108:	fa01 f303 	lsl.w	r3, r1, r3
 800510c:	b25b      	sxtb	r3, r3
 800510e:	43db      	mvns	r3, r3
 8005110:	b25b      	sxtb	r3, r3
 8005112:	4013      	ands	r3, r2
 8005114:	b259      	sxtb	r1, r3
 8005116:	7b3a      	ldrb	r2, [r7, #12]
 8005118:	4603      	mov	r3, r0
 800511a:	01db      	lsls	r3, r3, #7
 800511c:	4413      	add	r3, r2
 800511e:	b2c9      	uxtb	r1, r1
 8005120:	4a10      	ldr	r2, [pc, #64]	@ (8005164 <SSD1309_WriteChar+0x124>)
 8005122:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8005124:	7bbb      	ldrb	r3, [r7, #14]
 8005126:	3301      	adds	r3, #1
 8005128:	73bb      	strb	r3, [r7, #14]
 800512a:	7bbb      	ldrb	r3, [r7, #14]
 800512c:	2b07      	cmp	r3, #7
 800512e:	d9a6      	bls.n	800507e <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8005130:	7bfb      	ldrb	r3, [r7, #15]
 8005132:	3301      	adds	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b04      	cmp	r3, #4
 800513a:	d992      	bls.n	8005062 <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <SSD1309_WriteChar+0x11c>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	3306      	adds	r3, #6
 8005142:	b2da      	uxtb	r2, r3
 8005144:	4b05      	ldr	r3, [pc, #20]	@ (800515c <SSD1309_WriteChar+0x11c>)
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	e000      	b.n	800514c <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 800514a:	bf00      	nop
}
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	0801a0b0 	.word	0x0801a0b0
 800515c:	240025c0 	.word	0x240025c0
 8005160:	240025c1 	.word	0x240025c1
 8005164:	240021c0 	.word	0x240021c0

08005168 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	460b      	mov	r3, r1
 8005172:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8005174:	e008      	b.n	8005188 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	607a      	str	r2, [r7, #4]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	78fa      	ldrb	r2, [r7, #3]
 8005180:	4611      	mov	r1, r2
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff ff5c 	bl	8005040 <SSD1309_WriteChar>
    while (*str) {
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d1f2      	bne.n	8005176 <SSD1309_WriteString+0xe>
    }
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051a2:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <HAL_MspInit+0x30>)
 80051a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051a8:	4a08      	ldr	r2, [pc, #32]	@ (80051cc <HAL_MspInit+0x30>)
 80051aa:	f043 0302 	orr.w	r3, r3, #2
 80051ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80051b2:	4b06      	ldr	r3, [pc, #24]	@ (80051cc <HAL_MspInit+0x30>)
 80051b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	607b      	str	r3, [r7, #4]
 80051be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	58024400 	.word	0x58024400

080051d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b0ba      	sub	sp, #232	@ 0xe8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80051dc:	2200      	movs	r2, #0
 80051de:	601a      	str	r2, [r3, #0]
 80051e0:	605a      	str	r2, [r3, #4]
 80051e2:	609a      	str	r2, [r3, #8]
 80051e4:	60da      	str	r2, [r3, #12]
 80051e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80051e8:	f107 0310 	add.w	r3, r7, #16
 80051ec:	22c0      	movs	r2, #192	@ 0xc0
 80051ee:	2100      	movs	r1, #0
 80051f0:	4618      	mov	r0, r3
 80051f2:	f014 f88f 	bl	8019314 <memset>
  if(hi2c->Instance==I2C1)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a2e      	ldr	r2, [pc, #184]	@ (80052b4 <HAL_I2C_MspInit+0xe4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d155      	bne.n	80052ac <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005200:	f04f 0208 	mov.w	r2, #8
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800520c:	2300      	movs	r3, #0
 800520e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005212:	f107 0310 	add.w	r3, r7, #16
 8005216:	4618      	mov	r0, r3
 8005218:	f009 ff40 	bl	800f09c <HAL_RCCEx_PeriphCLKConfig>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8005222:	f7fc ffc2 	bl	80021aa <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005226:	4b24      	ldr	r3, [pc, #144]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 8005228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800522c:	4a22      	ldr	r2, [pc, #136]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 800522e:	f043 0302 	orr.w	r3, r3, #2
 8005232:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005236:	4b20      	ldr	r3, [pc, #128]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 8005238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	60fb      	str	r3, [r7, #12]
 8005242:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005244:	23c0      	movs	r3, #192	@ 0xc0
 8005246:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800524a:	2312      	movs	r3, #18
 800524c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005250:	2300      	movs	r3, #0
 8005252:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005256:	2302      	movs	r3, #2
 8005258:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800525c:	2304      	movs	r3, #4
 800525e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005262:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8005266:	4619      	mov	r1, r3
 8005268:	4814      	ldr	r0, [pc, #80]	@ (80052bc <HAL_I2C_MspInit+0xec>)
 800526a:	f004 fef3 	bl	800a054 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800526e:	4b12      	ldr	r3, [pc, #72]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 8005270:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005274:	4a10      	ldr	r2, [pc, #64]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 8005276:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800527a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800527e:	4b0e      	ldr	r3, [pc, #56]	@ (80052b8 <HAL_I2C_MspInit+0xe8>)
 8005280:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 800528c:	2200      	movs	r2, #0
 800528e:	210c      	movs	r1, #12
 8005290:	201f      	movs	r0, #31
 8005292:	f001 ffdc 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005296:	201f      	movs	r0, #31
 8005298:	f001 fff3 	bl	8007282 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 800529c:	2200      	movs	r2, #0
 800529e:	210c      	movs	r1, #12
 80052a0:	2020      	movs	r0, #32
 80052a2:	f001 ffd4 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80052a6:	2020      	movs	r0, #32
 80052a8:	f001 ffeb 	bl	8007282 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80052ac:	bf00      	nop
 80052ae:	37e8      	adds	r7, #232	@ 0xe8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	40005400 	.word	0x40005400
 80052b8:	58024400 	.word	0x58024400
 80052bc:	58020400 	.word	0x58020400

080052c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b0ba      	sub	sp, #232	@ 0xe8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	609a      	str	r2, [r3, #8]
 80052d4:	60da      	str	r2, [r3, #12]
 80052d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80052d8:	f107 0310 	add.w	r3, r7, #16
 80052dc:	22c0      	movs	r2, #192	@ 0xc0
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f014 f817 	bl	8019314 <memset>
  if(hspi->Instance==SPI2)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a41      	ldr	r2, [pc, #260]	@ (80053f0 <HAL_SPI_MspInit+0x130>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d17b      	bne.n	80053e8 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80052f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80052f4:	f04f 0300 	mov.w	r3, #0
 80052f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80052fc:	2300      	movs	r3, #0
 80052fe:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005300:	f107 0310 	add.w	r3, r7, #16
 8005304:	4618      	mov	r0, r3
 8005306:	f009 fec9 	bl	800f09c <HAL_RCCEx_PeriphCLKConfig>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d001      	beq.n	8005314 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8005310:	f7fc ff4b 	bl	80021aa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005314:	4b37      	ldr	r3, [pc, #220]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 8005316:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800531a:	4a36      	ldr	r2, [pc, #216]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 800531c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005320:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005324:	4b33      	ldr	r3, [pc, #204]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 8005326:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800532a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005332:	4b30      	ldr	r3, [pc, #192]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 8005334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005338:	4a2e      	ldr	r2, [pc, #184]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 800533a:	f043 0302 	orr.w	r3, r3, #2
 800533e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005342:	4b2c      	ldr	r3, [pc, #176]	@ (80053f4 <HAL_SPI_MspInit+0x134>)
 8005344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	60bb      	str	r3, [r7, #8]
 800534e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8005350:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8005354:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005358:	2302      	movs	r3, #2
 800535a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800535e:	2300      	movs	r3, #0
 8005360:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005364:	2302      	movs	r3, #2
 8005366:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800536a:	2305      	movs	r3, #5
 800536c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005370:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8005374:	4619      	mov	r1, r3
 8005376:	4820      	ldr	r0, [pc, #128]	@ (80053f8 <HAL_SPI_MspInit+0x138>)
 8005378:	f004 fe6c 	bl	800a054 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 800537c:	4b1f      	ldr	r3, [pc, #124]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 800537e:	4a20      	ldr	r2, [pc, #128]	@ (8005400 <HAL_SPI_MspInit+0x140>)
 8005380:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8005382:	4b1e      	ldr	r3, [pc, #120]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 8005384:	2228      	movs	r2, #40	@ 0x28
 8005386:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005388:	4b1c      	ldr	r3, [pc, #112]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 800538a:	2240      	movs	r2, #64	@ 0x40
 800538c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800538e:	4b1b      	ldr	r3, [pc, #108]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 8005390:	2200      	movs	r2, #0
 8005392:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005394:	4b19      	ldr	r3, [pc, #100]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 8005396:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800539a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800539c:	4b17      	ldr	r3, [pc, #92]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 800539e:	2200      	movs	r2, #0
 80053a0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053a2:	4b16      	ldr	r3, [pc, #88]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80053a8:	4b14      	ldr	r3, [pc, #80]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80053ae:	4b13      	ldr	r3, [pc, #76]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80053b4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053b6:	4b11      	ldr	r3, [pc, #68]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80053bc:	480f      	ldr	r0, [pc, #60]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053be:	f001 fff3 	bl	80073a8 <HAL_DMA_Init>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80053c8:	f7fc feef 	bl	80021aa <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a0b      	ldr	r2, [pc, #44]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053d0:	679a      	str	r2, [r3, #120]	@ 0x78
 80053d2:	4a0a      	ldr	r2, [pc, #40]	@ (80053fc <HAL_SPI_MspInit+0x13c>)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 80053d8:	2200      	movs	r2, #0
 80053da:	2102      	movs	r1, #2
 80053dc:	2024      	movs	r0, #36	@ 0x24
 80053de:	f001 ff36 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80053e2:	2024      	movs	r0, #36	@ 0x24
 80053e4:	f001 ff4d 	bl	8007282 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80053e8:	bf00      	nop
 80053ea:	37e8      	adds	r7, #232	@ 0xe8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	40003800 	.word	0x40003800
 80053f4:	58024400 	.word	0x58024400
 80053f8:	58020400 	.word	0x58020400
 80053fc:	24001d98 	.word	0x24001d98
 8005400:	40020088 	.word	0x40020088

08005404 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005414:	d117      	bne.n	8005446 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005416:	4b1c      	ldr	r3, [pc, #112]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 8005418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800541c:	4a1a      	ldr	r2, [pc, #104]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 800541e:	f043 0301 	orr.w	r3, r3, #1
 8005422:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005426:	4b18      	ldr	r3, [pc, #96]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 8005428:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8005434:	2200      	movs	r2, #0
 8005436:	210a      	movs	r1, #10
 8005438:	201c      	movs	r0, #28
 800543a:	f001 ff08 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800543e:	201c      	movs	r0, #28
 8005440:	f001 ff1f 	bl	8007282 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005444:	e01b      	b.n	800547e <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a10      	ldr	r2, [pc, #64]	@ (800548c <HAL_TIM_Base_MspInit+0x88>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d116      	bne.n	800547e <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005450:	4b0d      	ldr	r3, [pc, #52]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 8005452:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005456:	4a0c      	ldr	r2, [pc, #48]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 8005458:	f043 0302 	orr.w	r3, r3, #2
 800545c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005460:	4b09      	ldr	r3, [pc, #36]	@ (8005488 <HAL_TIM_Base_MspInit+0x84>)
 8005462:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	60bb      	str	r3, [r7, #8]
 800546c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800546e:	2200      	movs	r2, #0
 8005470:	2101      	movs	r1, #1
 8005472:	201d      	movs	r0, #29
 8005474:	f001 feeb 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005478:	201d      	movs	r0, #29
 800547a:	f001 ff02 	bl	8007282 <HAL_NVIC_EnableIRQ>
}
 800547e:	bf00      	nop
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	58024400 	.word	0x58024400
 800548c:	40000400 	.word	0x40000400

08005490 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b0bc      	sub	sp, #240	@ 0xf0
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005498:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	605a      	str	r2, [r3, #4]
 80054a2:	609a      	str	r2, [r3, #8]
 80054a4:	60da      	str	r2, [r3, #12]
 80054a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80054a8:	f107 0318 	add.w	r3, r7, #24
 80054ac:	22c0      	movs	r2, #192	@ 0xc0
 80054ae:	2100      	movs	r1, #0
 80054b0:	4618      	mov	r0, r3
 80054b2:	f013 ff2f 	bl	8019314 <memset>
  if(huart->Instance==USART2)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a58      	ldr	r2, [pc, #352]	@ (800561c <HAL_UART_MspInit+0x18c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	f040 80bb 	bne.w	8005638 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80054c2:	f04f 0202 	mov.w	r2, #2
 80054c6:	f04f 0300 	mov.w	r3, #0
 80054ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80054ce:	2300      	movs	r3, #0
 80054d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054d4:	f107 0318 	add.w	r3, r7, #24
 80054d8:	4618      	mov	r0, r3
 80054da:	f009 fddf 	bl	800f09c <HAL_RCCEx_PeriphCLKConfig>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 80054e4:	f7fc fe61 	bl	80021aa <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80054e8:	4b4d      	ldr	r3, [pc, #308]	@ (8005620 <HAL_UART_MspInit+0x190>)
 80054ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054ee:	4a4c      	ldr	r2, [pc, #304]	@ (8005620 <HAL_UART_MspInit+0x190>)
 80054f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054f8:	4b49      	ldr	r3, [pc, #292]	@ (8005620 <HAL_UART_MspInit+0x190>)
 80054fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005506:	4b46      	ldr	r3, [pc, #280]	@ (8005620 <HAL_UART_MspInit+0x190>)
 8005508:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800550c:	4a44      	ldr	r2, [pc, #272]	@ (8005620 <HAL_UART_MspInit+0x190>)
 800550e:	f043 0301 	orr.w	r3, r3, #1
 8005512:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005516:	4b42      	ldr	r3, [pc, #264]	@ (8005620 <HAL_UART_MspInit+0x190>)
 8005518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005524:	230c      	movs	r3, #12
 8005526:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800552a:	2302      	movs	r3, #2
 800552c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005530:	2300      	movs	r3, #0
 8005532:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005536:	2302      	movs	r3, #2
 8005538:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800553c:	2307      	movs	r3, #7
 800553e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005542:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005546:	4619      	mov	r1, r3
 8005548:	4836      	ldr	r0, [pc, #216]	@ (8005624 <HAL_UART_MspInit+0x194>)
 800554a:	f004 fd83 	bl	800a054 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 800554e:	4b36      	ldr	r3, [pc, #216]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005550:	4a36      	ldr	r2, [pc, #216]	@ (800562c <HAL_UART_MspInit+0x19c>)
 8005552:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005554:	4b34      	ldr	r3, [pc, #208]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005556:	222b      	movs	r2, #43	@ 0x2b
 8005558:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800555a:	4b33      	ldr	r3, [pc, #204]	@ (8005628 <HAL_UART_MspInit+0x198>)
 800555c:	2200      	movs	r2, #0
 800555e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005560:	4b31      	ldr	r3, [pc, #196]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005562:	2200      	movs	r2, #0
 8005564:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005566:	4b30      	ldr	r3, [pc, #192]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005568:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800556c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800556e:	4b2e      	ldr	r3, [pc, #184]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005570:	2200      	movs	r2, #0
 8005572:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005574:	4b2c      	ldr	r3, [pc, #176]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005576:	2200      	movs	r2, #0
 8005578:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800557a:	4b2b      	ldr	r3, [pc, #172]	@ (8005628 <HAL_UART_MspInit+0x198>)
 800557c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005580:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005582:	4b29      	ldr	r3, [pc, #164]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005584:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005588:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800558a:	4b27      	ldr	r3, [pc, #156]	@ (8005628 <HAL_UART_MspInit+0x198>)
 800558c:	2200      	movs	r2, #0
 800558e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005590:	4825      	ldr	r0, [pc, #148]	@ (8005628 <HAL_UART_MspInit+0x198>)
 8005592:	f001 ff09 	bl	80073a8 <HAL_DMA_Init>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d001      	beq.n	80055a0 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 800559c:	f7fc fe05 	bl	80021aa <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a21      	ldr	r2, [pc, #132]	@ (8005628 <HAL_UART_MspInit+0x198>)
 80055a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80055a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005628 <HAL_UART_MspInit+0x198>)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 80055ae:	4b20      	ldr	r3, [pc, #128]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055b0:	4a20      	ldr	r2, [pc, #128]	@ (8005634 <HAL_UART_MspInit+0x1a4>)
 80055b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80055b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055b6:	222c      	movs	r2, #44	@ 0x2c
 80055b8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80055ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055bc:	2240      	movs	r2, #64	@ 0x40
 80055be:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055c0:	4b1b      	ldr	r3, [pc, #108]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80055c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055cc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055ce:	4b18      	ldr	r3, [pc, #96]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055d4:	4b16      	ldr	r3, [pc, #88]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80055da:	4b15      	ldr	r3, [pc, #84]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055dc:	2200      	movs	r2, #0
 80055de:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80055e0:	4b13      	ldr	r3, [pc, #76]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055e2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80055e6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055e8:	4b11      	ldr	r3, [pc, #68]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80055ee:	4810      	ldr	r0, [pc, #64]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 80055f0:	f001 feda 	bl	80073a8 <HAL_DMA_Init>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 80055fa:	f7fc fdd6 	bl	80021aa <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a0b      	ldr	r2, [pc, #44]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 8005602:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005604:	4a0a      	ldr	r2, [pc, #40]	@ (8005630 <HAL_UART_MspInit+0x1a0>)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800560a:	2200      	movs	r2, #0
 800560c:	2102      	movs	r1, #2
 800560e:	2026      	movs	r0, #38	@ 0x26
 8005610:	f001 fe1d 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005614:	2026      	movs	r0, #38	@ 0x26
 8005616:	f001 fe34 	bl	8007282 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800561a:	e0c0      	b.n	800579e <HAL_UART_MspInit+0x30e>
 800561c:	40004400 	.word	0x40004400
 8005620:	58024400 	.word	0x58024400
 8005624:	58020000 	.word	0x58020000
 8005628:	24001fd0 	.word	0x24001fd0
 800562c:	40020028 	.word	0x40020028
 8005630:	24002048 	.word	0x24002048
 8005634:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a5a      	ldr	r2, [pc, #360]	@ (80057a8 <HAL_UART_MspInit+0x318>)
 800563e:	4293      	cmp	r3, r2
 8005640:	f040 80ad 	bne.w	800579e <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005644:	f04f 0202 	mov.w	r2, #2
 8005648:	f04f 0300 	mov.w	r3, #0
 800564c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005650:	2300      	movs	r3, #0
 8005652:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005656:	f107 0318 	add.w	r3, r7, #24
 800565a:	4618      	mov	r0, r3
 800565c:	f009 fd1e 	bl	800f09c <HAL_RCCEx_PeriphCLKConfig>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8005666:	f7fc fda0 	bl	80021aa <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800566a:	4b50      	ldr	r3, [pc, #320]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 800566c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005670:	4a4e      	ldr	r2, [pc, #312]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 8005672:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005676:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800567a:	4b4c      	ldr	r3, [pc, #304]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 800567c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005680:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005684:	60fb      	str	r3, [r7, #12]
 8005686:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005688:	4b48      	ldr	r3, [pc, #288]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 800568a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800568e:	4a47      	ldr	r2, [pc, #284]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005698:	4b44      	ldr	r3, [pc, #272]	@ (80057ac <HAL_UART_MspInit+0x31c>)
 800569a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	60bb      	str	r3, [r7, #8]
 80056a4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80056a6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80056aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056ae:	2302      	movs	r3, #2
 80056b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b4:	2300      	movs	r3, #0
 80056b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056ba:	2302      	movs	r3, #2
 80056bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80056c0:	2307      	movs	r3, #7
 80056c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80056ca:	4619      	mov	r1, r3
 80056cc:	4838      	ldr	r0, [pc, #224]	@ (80057b0 <HAL_UART_MspInit+0x320>)
 80056ce:	f004 fcc1 	bl	800a054 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 80056d2:	4b38      	ldr	r3, [pc, #224]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056d4:	4a38      	ldr	r2, [pc, #224]	@ (80057b8 <HAL_UART_MspInit+0x328>)
 80056d6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80056d8:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056da:	222d      	movs	r2, #45	@ 0x2d
 80056dc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056de:	4b35      	ldr	r3, [pc, #212]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056e4:	4b33      	ldr	r3, [pc, #204]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80056ea:	4b32      	ldr	r3, [pc, #200]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80056f0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056f2:	4b30      	ldr	r3, [pc, #192]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056f8:	4b2e      	ldr	r3, [pc, #184]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80056fe:	4b2d      	ldr	r3, [pc, #180]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 8005700:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005704:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005706:	4b2b      	ldr	r3, [pc, #172]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 8005708:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800570c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800570e:	4b29      	ldr	r3, [pc, #164]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 8005710:	2200      	movs	r2, #0
 8005712:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005714:	4827      	ldr	r0, [pc, #156]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 8005716:	f001 fe47 	bl	80073a8 <HAL_DMA_Init>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <HAL_UART_MspInit+0x294>
      Error_Handler();
 8005720:	f7fc fd43 	bl	80021aa <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a23      	ldr	r2, [pc, #140]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 8005728:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800572c:	4a21      	ldr	r2, [pc, #132]	@ (80057b4 <HAL_UART_MspInit+0x324>)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8005732:	4b22      	ldr	r3, [pc, #136]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005734:	4a22      	ldr	r2, [pc, #136]	@ (80057c0 <HAL_UART_MspInit+0x330>)
 8005736:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005738:	4b20      	ldr	r3, [pc, #128]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 800573a:	222e      	movs	r2, #46	@ 0x2e
 800573c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800573e:	4b1f      	ldr	r3, [pc, #124]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005740:	2240      	movs	r2, #64	@ 0x40
 8005742:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005744:	4b1d      	ldr	r3, [pc, #116]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005746:	2200      	movs	r2, #0
 8005748:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800574a:	4b1c      	ldr	r3, [pc, #112]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 800574c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005750:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005752:	4b1a      	ldr	r3, [pc, #104]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005754:	2200      	movs	r2, #0
 8005756:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005758:	4b18      	ldr	r3, [pc, #96]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 800575a:	2200      	movs	r2, #0
 800575c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800575e:	4b17      	ldr	r3, [pc, #92]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005760:	2200      	movs	r2, #0
 8005762:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005764:	4b15      	ldr	r3, [pc, #84]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005766:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800576a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800576c:	4b13      	ldr	r3, [pc, #76]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 800576e:	2200      	movs	r2, #0
 8005770:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005772:	4812      	ldr	r0, [pc, #72]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005774:	f001 fe18 	bl	80073a8 <HAL_DMA_Init>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 800577e:	f7fc fd14 	bl	80021aa <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a0d      	ldr	r2, [pc, #52]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 8005786:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005788:	4a0c      	ldr	r2, [pc, #48]	@ (80057bc <HAL_UART_MspInit+0x32c>)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 800578e:	2200      	movs	r2, #0
 8005790:	2102      	movs	r1, #2
 8005792:	2027      	movs	r0, #39	@ 0x27
 8005794:	f001 fd5b 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005798:	2027      	movs	r0, #39	@ 0x27
 800579a:	f001 fd72 	bl	8007282 <HAL_NVIC_EnableIRQ>
}
 800579e:	bf00      	nop
 80057a0:	37f0      	adds	r7, #240	@ 0xf0
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40004800 	.word	0x40004800
 80057ac:	58024400 	.word	0x58024400
 80057b0:	58020400 	.word	0x58020400
 80057b4:	240020c0 	.word	0x240020c0
 80057b8:	40020058 	.word	0x40020058
 80057bc:	24002138 	.word	0x24002138
 80057c0:	40020070 	.word	0x40020070

080057c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80057c8:	bf00      	nop
 80057ca:	e7fd      	b.n	80057c8 <NMI_Handler+0x4>

080057cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057d0:	bf00      	nop
 80057d2:	e7fd      	b.n	80057d0 <HardFault_Handler+0x4>

080057d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <MemManage_Handler+0x4>

080057dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057e0:	bf00      	nop
 80057e2:	e7fd      	b.n	80057e0 <BusFault_Handler+0x4>

080057e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057e4:	b480      	push	{r7}
 80057e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057e8:	bf00      	nop
 80057ea:	e7fd      	b.n	80057e8 <UsageFault_Handler+0x4>

080057ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057ec:	b480      	push	{r7}
 80057ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057f0:	bf00      	nop
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057fa:	b480      	push	{r7}
 80057fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057fe:	bf00      	nop
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800580c:	bf00      	nop
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800581a:	f001 fbed 	bl	8006ff8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800581e:	bf00      	nop
 8005820:	bd80      	pop	{r7, pc}
	...

08005824 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005828:	4802      	ldr	r0, [pc, #8]	@ (8005834 <DMA1_Stream1_IRQHandler+0x10>)
 800582a:	f003 f8e7 	bl	80089fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800582e:	bf00      	nop
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	24001fd0 	.word	0x24001fd0

08005838 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800583c:	4802      	ldr	r0, [pc, #8]	@ (8005848 <DMA1_Stream2_IRQHandler+0x10>)
 800583e:	f003 f8dd 	bl	80089fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8005842:	bf00      	nop
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	24002048 	.word	0x24002048

0800584c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005850:	4802      	ldr	r0, [pc, #8]	@ (800585c <DMA1_Stream3_IRQHandler+0x10>)
 8005852:	f003 f8d3 	bl	80089fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005856:	bf00      	nop
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	240020c0 	.word	0x240020c0

08005860 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005864:	4802      	ldr	r0, [pc, #8]	@ (8005870 <DMA1_Stream4_IRQHandler+0x10>)
 8005866:	f003 f8c9 	bl	80089fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800586a:	bf00      	nop
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	24002138 	.word	0x24002138

08005874 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005878:	4802      	ldr	r0, [pc, #8]	@ (8005884 <DMA1_Stream5_IRQHandler+0x10>)
 800587a:	f003 f8bf 	bl	80089fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	24001d98 	.word	0x24001d98

08005888 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800588c:	4802      	ldr	r0, [pc, #8]	@ (8005898 <TIM2_IRQHandler+0x10>)
 800588e:	f00c fab5 	bl	8011dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005892:	bf00      	nop
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	24001e10 	.word	0x24001e10

0800589c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80058a0:	4802      	ldr	r0, [pc, #8]	@ (80058ac <TIM3_IRQHandler+0x10>)
 80058a2:	f00c faab 	bl	8011dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80058a6:	bf00      	nop
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	24001e5c 	.word	0x24001e5c

080058b0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80058b4:	4802      	ldr	r0, [pc, #8]	@ (80058c0 <I2C1_EV_IRQHandler+0x10>)
 80058b6:	f005 f8f5 	bl	800aaa4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80058ba:	bf00      	nop
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	24001cbc 	.word	0x24001cbc

080058c4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80058c8:	4802      	ldr	r0, [pc, #8]	@ (80058d4 <I2C1_ER_IRQHandler+0x10>)
 80058ca:	f005 f905 	bl	800aad8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80058ce:	bf00      	nop
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	24001cbc 	.word	0x24001cbc

080058d8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80058dc:	4802      	ldr	r0, [pc, #8]	@ (80058e8 <SPI2_IRQHandler+0x10>)
 80058de:	f00b fe5d 	bl	801159c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80058e2:	bf00      	nop
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	24001d10 	.word	0x24001d10

080058ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058f0:	4802      	ldr	r0, [pc, #8]	@ (80058fc <USART2_IRQHandler+0x10>)
 80058f2:	f00d f87f 	bl	80129f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80058f6:	bf00      	nop
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	24001ea8 	.word	0x24001ea8

08005900 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005904:	4802      	ldr	r0, [pc, #8]	@ (8005910 <USART3_IRQHandler+0x10>)
 8005906:	f00d f875 	bl	80129f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800590a:	bf00      	nop
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	24001f3c 	.word	0x24001f3c

08005914 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005918:	4802      	ldr	r0, [pc, #8]	@ (8005924 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 800591a:	f007 fa30 	bl	800cd7e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	24003aac 	.word	0x24003aac

08005928 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800592c:	4802      	ldr	r0, [pc, #8]	@ (8005938 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 800592e:	f007 fa26 	bl	800cd7e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8005932:	bf00      	nop
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	24003aac 	.word	0x24003aac

0800593c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005940:	4802      	ldr	r0, [pc, #8]	@ (800594c <OTG_FS_IRQHandler+0x10>)
 8005942:	f007 fa1c 	bl	800cd7e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005946:	bf00      	nop
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	24003aac 	.word	0x24003aac

08005950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005958:	4a14      	ldr	r2, [pc, #80]	@ (80059ac <_sbrk+0x5c>)
 800595a:	4b15      	ldr	r3, [pc, #84]	@ (80059b0 <_sbrk+0x60>)
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005964:	4b13      	ldr	r3, [pc, #76]	@ (80059b4 <_sbrk+0x64>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d102      	bne.n	8005972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800596c:	4b11      	ldr	r3, [pc, #68]	@ (80059b4 <_sbrk+0x64>)
 800596e:	4a12      	ldr	r2, [pc, #72]	@ (80059b8 <_sbrk+0x68>)
 8005970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005972:	4b10      	ldr	r3, [pc, #64]	@ (80059b4 <_sbrk+0x64>)
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4413      	add	r3, r2
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	429a      	cmp	r2, r3
 800597e:	d207      	bcs.n	8005990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005980:	f013 fce4 	bl	801934c <__errno>
 8005984:	4603      	mov	r3, r0
 8005986:	220c      	movs	r2, #12
 8005988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800598a:	f04f 33ff 	mov.w	r3, #4294967295
 800598e:	e009      	b.n	80059a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005990:	4b08      	ldr	r3, [pc, #32]	@ (80059b4 <_sbrk+0x64>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005996:	4b07      	ldr	r3, [pc, #28]	@ (80059b4 <_sbrk+0x64>)
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4413      	add	r3, r2
 800599e:	4a05      	ldr	r2, [pc, #20]	@ (80059b4 <_sbrk+0x64>)
 80059a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059a2:	68fb      	ldr	r3, [r7, #12]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3718      	adds	r7, #24
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	24080000 	.word	0x24080000
 80059b0:	00001000 	.word	0x00001000
 80059b4:	240025c4 	.word	0x240025c4
 80059b8:	240042f8 	.word	0x240042f8

080059bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80059c0:	4b43      	ldr	r3, [pc, #268]	@ (8005ad0 <SystemInit+0x114>)
 80059c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c6:	4a42      	ldr	r2, [pc, #264]	@ (8005ad0 <SystemInit+0x114>)
 80059c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80059cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80059d0:	4b40      	ldr	r3, [pc, #256]	@ (8005ad4 <SystemInit+0x118>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 030f 	and.w	r3, r3, #15
 80059d8:	2b06      	cmp	r3, #6
 80059da:	d807      	bhi.n	80059ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80059dc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ad4 <SystemInit+0x118>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f023 030f 	bic.w	r3, r3, #15
 80059e4:	4a3b      	ldr	r2, [pc, #236]	@ (8005ad4 <SystemInit+0x118>)
 80059e6:	f043 0307 	orr.w	r3, r3, #7
 80059ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80059ec:	4b3a      	ldr	r3, [pc, #232]	@ (8005ad8 <SystemInit+0x11c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a39      	ldr	r2, [pc, #228]	@ (8005ad8 <SystemInit+0x11c>)
 80059f2:	f043 0301 	orr.w	r3, r3, #1
 80059f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80059f8:	4b37      	ldr	r3, [pc, #220]	@ (8005ad8 <SystemInit+0x11c>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80059fe:	4b36      	ldr	r3, [pc, #216]	@ (8005ad8 <SystemInit+0x11c>)
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	4935      	ldr	r1, [pc, #212]	@ (8005ad8 <SystemInit+0x11c>)
 8005a04:	4b35      	ldr	r3, [pc, #212]	@ (8005adc <SystemInit+0x120>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005a0a:	4b32      	ldr	r3, [pc, #200]	@ (8005ad4 <SystemInit+0x118>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0308 	and.w	r3, r3, #8
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d007      	beq.n	8005a26 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005a16:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad4 <SystemInit+0x118>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f023 030f 	bic.w	r3, r3, #15
 8005a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad4 <SystemInit+0x118>)
 8005a20:	f043 0307 	orr.w	r3, r3, #7
 8005a24:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005a26:	4b2c      	ldr	r3, [pc, #176]	@ (8005ad8 <SystemInit+0x11c>)
 8005a28:	2200      	movs	r2, #0
 8005a2a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005a2c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad8 <SystemInit+0x11c>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005a32:	4b29      	ldr	r3, [pc, #164]	@ (8005ad8 <SystemInit+0x11c>)
 8005a34:	2200      	movs	r2, #0
 8005a36:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005a38:	4b27      	ldr	r3, [pc, #156]	@ (8005ad8 <SystemInit+0x11c>)
 8005a3a:	4a29      	ldr	r2, [pc, #164]	@ (8005ae0 <SystemInit+0x124>)
 8005a3c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005a3e:	4b26      	ldr	r3, [pc, #152]	@ (8005ad8 <SystemInit+0x11c>)
 8005a40:	4a28      	ldr	r2, [pc, #160]	@ (8005ae4 <SystemInit+0x128>)
 8005a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005a44:	4b24      	ldr	r3, [pc, #144]	@ (8005ad8 <SystemInit+0x11c>)
 8005a46:	4a28      	ldr	r2, [pc, #160]	@ (8005ae8 <SystemInit+0x12c>)
 8005a48:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005a4a:	4b23      	ldr	r3, [pc, #140]	@ (8005ad8 <SystemInit+0x11c>)
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005a50:	4b21      	ldr	r3, [pc, #132]	@ (8005ad8 <SystemInit+0x11c>)
 8005a52:	4a25      	ldr	r2, [pc, #148]	@ (8005ae8 <SystemInit+0x12c>)
 8005a54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005a56:	4b20      	ldr	r3, [pc, #128]	@ (8005ad8 <SystemInit+0x11c>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ad8 <SystemInit+0x11c>)
 8005a5e:	4a22      	ldr	r2, [pc, #136]	@ (8005ae8 <SystemInit+0x12c>)
 8005a60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005a62:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad8 <SystemInit+0x11c>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005a68:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad8 <SystemInit+0x11c>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ad8 <SystemInit+0x11c>)
 8005a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005a74:	4b18      	ldr	r3, [pc, #96]	@ (8005ad8 <SystemInit+0x11c>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8005aec <SystemInit+0x130>)
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8005af0 <SystemInit+0x134>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a86:	d202      	bcs.n	8005a8e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005a88:	4b1a      	ldr	r3, [pc, #104]	@ (8005af4 <SystemInit+0x138>)
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005a8e:	4b12      	ldr	r3, [pc, #72]	@ (8005ad8 <SystemInit+0x11c>)
 8005a90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005a94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d113      	bne.n	8005ac4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad8 <SystemInit+0x11c>)
 8005a9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005aa2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ad8 <SystemInit+0x11c>)
 8005aa4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005aa8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005aac:	4b12      	ldr	r3, [pc, #72]	@ (8005af8 <SystemInit+0x13c>)
 8005aae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005ab2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005ab4:	4b08      	ldr	r3, [pc, #32]	@ (8005ad8 <SystemInit+0x11c>)
 8005ab6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005aba:	4a07      	ldr	r2, [pc, #28]	@ (8005ad8 <SystemInit+0x11c>)
 8005abc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ac0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005ac4:	bf00      	nop
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	e000ed00 	.word	0xe000ed00
 8005ad4:	52002000 	.word	0x52002000
 8005ad8:	58024400 	.word	0x58024400
 8005adc:	eaf6ed7f 	.word	0xeaf6ed7f
 8005ae0:	02020200 	.word	0x02020200
 8005ae4:	01ff0000 	.word	0x01ff0000
 8005ae8:	01010280 	.word	0x01010280
 8005aec:	5c001000 	.word	0x5c001000
 8005af0:	ffff0000 	.word	0xffff0000
 8005af4:	51008108 	.word	0x51008108
 8005af8:	52004000 	.word	0x52004000

08005afc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8005b00:	4b09      	ldr	r3, [pc, #36]	@ (8005b28 <ExitRun0Mode+0x2c>)
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	4a08      	ldr	r2, [pc, #32]	@ (8005b28 <ExitRun0Mode+0x2c>)
 8005b06:	f043 0302 	orr.w	r3, r3, #2
 8005b0a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005b0c:	bf00      	nop
 8005b0e:	4b06      	ldr	r3, [pc, #24]	@ (8005b28 <ExitRun0Mode+0x2c>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d0f9      	beq.n	8005b0e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005b1a:	bf00      	nop
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	58024800 	.word	0x58024800

08005b2c <TrxFSM_Init>:
#include "gkl_link.h"
#include "stm32h7xx_hal.h"
#include <string.h>

void TrxFSM_Init(TransactionFSM *fsm, uint8_t pump_id, PumpMgr *mgr, PumpProtoGKL *gkl)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	72fb      	strb	r3, [r7, #11]
    if (!fsm) return;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d011      	beq.n	8005b66 <TrxFSM_Init+0x3a>
    memset(fsm, 0, sizeof(*fsm));
 8005b42:	2234      	movs	r2, #52	@ 0x34
 8005b44:	2100      	movs	r1, #0
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f013 fbe4 	bl	8019314 <memset>
    fsm->pump_id = pump_id;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	7afa      	ldrb	r2, [r7, #11]
 8005b50:	701a      	strb	r2, [r3, #0]
    fsm->mgr = mgr;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	605a      	str	r2, [r3, #4]
    fsm->gkl = gkl;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	609a      	str	r2, [r3, #8]
    fsm->state = TRX_IDLE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	731a      	strb	r2, [r3, #12]
 8005b64:	e000      	b.n	8005b68 <TrxFSM_Init+0x3c>
    if (!fsm) return;
 8005b66:	bf00      	nop
}
 8005b68:	3710      	adds	r7, #16
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
	...

08005b70 <TrxFSM_Task>:

void TrxFSM_Task(TransactionFSM *fsm)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->mgr || !fsm->gkl) return;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 81af 	beq.w	8005ede <TrxFSM_Task+0x36e>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 81aa 	beq.w	8005ede <TrxFSM_Task+0x36e>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	f000 81a5 	beq.w	8005ede <TrxFSM_Task+0x36e>

    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	4610      	mov	r0, r2
 8005ba0:	f7fc fc7e 	bl	80024a0 <PumpMgr_GetConst>
 8005ba4:	6178      	str	r0, [r7, #20]
    if (!dev) return;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 819a 	beq.w	8005ee2 <TrxFSM_Task+0x372>

    /* Keep cached values for UI (these are maintained by PumpMgr) */
    fsm->rt_volume_dL = dev->rt_volume_dL;
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	69da      	ldr	r2, [r3, #28]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	619a      	str	r2, [r3, #24]
    fsm->rt_money     = dev->rt_money;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	6a1a      	ldr	r2, [r3, #32]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	61da      	str	r2, [r3, #28]
    fsm->totalizer_dL = dev->totalizer_dL;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	621a      	str	r2, [r3, #32]

    GKL_Link *link = &fsm->gkl->link;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	613b      	str	r3, [r7, #16]
    uint32_t now = HAL_GetTick();
 8005bcc:	f001 fa28 	bl	8007020 <HAL_GetTick>
 8005bd0:	60f8      	str	r0, [r7, #12]

    switch (fsm->state)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	7b1b      	ldrb	r3, [r3, #12]
 8005bd6:	2b06      	cmp	r3, #6
 8005bd8:	f200 817d 	bhi.w	8005ed6 <TrxFSM_Task+0x366>
 8005bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8005be4 <TrxFSM_Task+0x74>)
 8005bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be2:	bf00      	nop
 8005be4:	08005c01 	.word	0x08005c01
 8005be8:	08005c41 	.word	0x08005c41
 8005bec:	08005c7f 	.word	0x08005c7f
 8005bf0:	08005cb5 	.word	0x08005cb5
 8005bf4:	08005e0b 	.word	0x08005e0b
 8005bf8:	08005e37 	.word	0x08005e37
 8005bfc:	08005eab 	.word	0x08005eab
    {
        case TRX_IDLE:
            fsm->poll_step = 0u;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            fsm->final_data_requested = 0u;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

            /* Auto-close if nozzle returned while we are idle */
            if (dev->status == 9u && link->state == GKL_STATE_IDLE)
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	7d1b      	ldrb	r3, [r3, #20]
 8005c14:	2b09      	cmp	r3, #9
 8005c16:	f040 8166 	bne.w	8005ee6 <TrxFSM_Task+0x376>
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	791b      	ldrb	r3, [r3, #4]
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f040 8160 	bne.w	8005ee6 <TrxFSM_Task+0x376>
            {
                PumpTrans_End(fsm->gkl, dev->ctrl_addr, dev->slave_addr);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6898      	ldr	r0, [r3, #8]
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	7b19      	ldrb	r1, [r3, #12]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	7b5b      	ldrb	r3, [r3, #13]
 8005c32:	461a      	mov	r2, r3
 8005c34:	f7fe fb2e 	bl	8004294 <PumpTrans_End>
                fsm->state = TRX_CLOSING;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2206      	movs	r2, #6
 8005c3c:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005c3e:	e152      	b.n	8005ee6 <TrxFSM_Task+0x376>

        case TRX_PRESET_SENT:
            /* Preset accepted -> go ARMED */
            if (dev->status == 3u || dev->status == 4u || dev->status == 6u)
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	7d1b      	ldrb	r3, [r3, #20]
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d007      	beq.n	8005c58 <TrxFSM_Task+0xe8>
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	7d1b      	ldrb	r3, [r3, #20]
 8005c4c:	2b04      	cmp	r3, #4
 8005c4e:	d003      	beq.n	8005c58 <TrxFSM_Task+0xe8>
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	7d1b      	ldrb	r3, [r3, #20]
 8005c54:	2b06      	cmp	r3, #6
 8005c56:	d109      	bne.n	8005c6c <TrxFSM_Task+0xfc>
            {
                fsm->state = TRX_ARMED;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	731a      	strb	r2, [r3, #12]
                fsm->poll_step = 0u;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                fsm->cycle_status_ms = 0u;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
            }

            /* If returned to idle -> cancel */
            if (dev->status == 1u)
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	7d1b      	ldrb	r3, [r3, #20]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	f040 813a 	bne.w	8005eea <TrxFSM_Task+0x37a>
            {
                fsm->state = TRX_IDLE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005c7c:	e135      	b.n	8005eea <TrxFSM_Task+0x37a>

        case TRX_ARMED:
            /* Start dispensing */
            if (dev->status == 6u || dev->status == 4u)
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	7d1b      	ldrb	r3, [r3, #20]
 8005c82:	2b06      	cmp	r3, #6
 8005c84:	d003      	beq.n	8005c8e <TrxFSM_Task+0x11e>
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	7d1b      	ldrb	r3, [r3, #20]
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d109      	bne.n	8005ca2 <TrxFSM_Task+0x132>
            {
                fsm->state = TRX_DISPENSING;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2203      	movs	r2, #3
 8005c92:	731a      	strb	r2, [r3, #12]
                fsm->poll_step = 0u;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                fsm->cycle_status_ms = 0u;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
            }

            if (dev->status == 1u)
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	7d1b      	ldrb	r3, [r3, #20]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	f040 8121 	bne.w	8005eee <TrxFSM_Task+0x37e>
            {
                fsm->state = TRX_IDLE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005cb2:	e11c      	b.n	8005eee <TrxFSM_Task+0x37e>

        case TRX_DISPENSING:
        {
            /* Completed -> request final transaction data */
            if (dev->status == 8u)
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	7d1b      	ldrb	r3, [r3, #20]
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d10b      	bne.n	8005cd4 <TrxFSM_Task+0x164>
            {
                fsm->state = TRX_COMPLETE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2205      	movs	r2, #5
 8005cc0:	731a      	strb	r2, [r3, #12]
                fsm->poll_step = 0u;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                fsm->final_data_requested = 0u;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                break;
 8005cd2:	e113      	b.n	8005efc <TrxFSM_Task+0x38c>
            }

            if (dev->status == 1u)
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	7d1b      	ldrb	r3, [r3, #20]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d103      	bne.n	8005ce4 <TrxFSM_Task+0x174>
            {
                fsm->state = TRX_IDLE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	731a      	strb	r2, [r3, #12]
                break;
 8005ce2:	e10b      	b.n	8005efc <TrxFSM_Task+0x38c>
            }

            /* Realtime cycle only when active and link is idle */
            if ((dev->status == 3u || dev->status == 4u || dev->status == 6u) && link->state == GKL_STATE_IDLE)
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	7d1b      	ldrb	r3, [r3, #20]
 8005ce8:	2b03      	cmp	r3, #3
 8005cea:	d007      	beq.n	8005cfc <TrxFSM_Task+0x18c>
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	7d1b      	ldrb	r3, [r3, #20]
 8005cf0:	2b04      	cmp	r3, #4
 8005cf2:	d003      	beq.n	8005cfc <TrxFSM_Task+0x18c>
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	7d1b      	ldrb	r3, [r3, #20]
 8005cf8:	2b06      	cmp	r3, #6
 8005cfa:	d17f      	bne.n	8005dfc <TrxFSM_Task+0x28c>
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	791b      	ldrb	r3, [r3, #4]
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d17a      	bne.n	8005dfc <TrxFSM_Task+0x28c>
            {
                /* Start cycle only after a fresh SR update - helps keep the order: SR -> L -> R */
                if (fsm->poll_step == 0u)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d128      	bne.n	8005d62 <TrxFSM_Task+0x1f2>
                {
                    if (dev->last_status_ms != 0u && dev->last_status_ms != fsm->cycle_status_ms)
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d076      	beq.n	8005e06 <TrxFSM_Task+0x296>
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	699a      	ldr	r2, [r3, #24]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d070      	beq.n	8005e06 <TrxFSM_Task+0x296>
                    {
                        fsm->cycle_status_ms = dev->last_status_ms;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	699a      	ldr	r2, [r3, #24]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
                        fsm->wait_vol_seq = dev->rt_vol_seq;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

                        if (PumpTrans_PollRealtimeVolume(fsm->gkl, dev->ctrl_addr, dev->slave_addr, dev->nozzle))
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6898      	ldr	r0, [r3, #8]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	7b19      	ldrb	r1, [r3, #12]
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	7b5a      	ldrb	r2, [r3, #13]
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	7d5b      	ldrb	r3, [r3, #21]
 8005d48:	f7fe fad6 	bl	80042f8 <PumpTrans_PollRealtimeVolume>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d059      	beq.n	8005e06 <TrxFSM_Task+0x296>
                        {
                            fsm->poll_step = 1u;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            fsm->last_poll_ms = now;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	625a      	str	r2, [r3, #36]	@ 0x24
                if (fsm->poll_step == 0u)
 8005d60:	e051      	b.n	8005e06 <TrxFSM_Task+0x296>
                        }
                    }
                }
                else if (fsm->poll_step == 1u)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d12e      	bne.n	8005dca <TrxFSM_Task+0x25a>
                {
                    /* Wait for L response */
                    if (dev->rt_vol_seq != fsm->wait_vol_seq)
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d01a      	beq.n	8005db2 <TrxFSM_Task+0x242>
                    {
                        fsm->wait_money_seq = dev->rt_money_seq;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

                        if (PumpTrans_PollRealtimeMoney(fsm->gkl, dev->ctrl_addr, dev->slave_addr, dev->nozzle))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6898      	ldr	r0, [r3, #8]
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	7b19      	ldrb	r1, [r3, #12]
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	7b5a      	ldrb	r2, [r3, #13]
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	7d5b      	ldrb	r3, [r3, #21]
 8005d98:	f7fe fae5 	bl	8004366 <PumpTrans_PollRealtimeMoney>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d031      	beq.n	8005e06 <TrxFSM_Task+0x296>
                        {
                            fsm->poll_step = 2u;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2202      	movs	r2, #2
 8005da6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            fsm->last_poll_ms = now;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	625a      	str	r2, [r3, #36]	@ 0x24
                if (fsm->poll_step == 0u)
 8005db0:	e029      	b.n	8005e06 <TrxFSM_Task+0x296>
                        }
                    }
                    else if ((now - fsm->last_poll_ms) > 300u)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8005dbe:	d922      	bls.n	8005e06 <TrxFSM_Task+0x296>
                    {
                        /* Timeout -> restart cycle */
                        fsm->poll_step = 0u;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                if (fsm->poll_step == 0u)
 8005dc8:	e01d      	b.n	8005e06 <TrxFSM_Task+0x296>
                    }
                }
                else /* poll_step == 2 */
                {
                    /* Wait for R response */
                    if (dev->rt_money_seq != fsm->wait_money_seq)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d004      	beq.n	8005de4 <TrxFSM_Task+0x274>
                    {
                        fsm->poll_step = 0u;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                if (fsm->poll_step == 0u)
 8005de2:	e010      	b.n	8005e06 <TrxFSM_Task+0x296>
                    }
                    else if ((now - fsm->last_poll_ms) > 300u)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8005df0:	d909      	bls.n	8005e06 <TrxFSM_Task+0x296>
                    {
                        fsm->poll_step = 0u;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                if (fsm->poll_step == 0u)
 8005dfa:	e004      	b.n	8005e06 <TrxFSM_Task+0x296>
                    }
                }
            }
            else
            {
                fsm->poll_step = 0u;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }
        } break;
 8005e04:	e07a      	b.n	8005efc <TrxFSM_Task+0x38c>
                if (fsm->poll_step == 0u)
 8005e06:	bf00      	nop
        } break;
 8005e08:	e078      	b.n	8005efc <TrxFSM_Task+0x38c>

        case TRX_PAUSED:
            /* Waiting for resume or cancel */
            if (dev->status == 6u) fsm->state = TRX_DISPENSING;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	7d1b      	ldrb	r3, [r3, #20]
 8005e0e:	2b06      	cmp	r3, #6
 8005e10:	d102      	bne.n	8005e18 <TrxFSM_Task+0x2a8>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2203      	movs	r2, #3
 8005e16:	731a      	strb	r2, [r3, #12]
            if (dev->status == 8u) fsm->state = TRX_COMPLETE;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	7d1b      	ldrb	r3, [r3, #20]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d102      	bne.n	8005e26 <TrxFSM_Task+0x2b6>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2205      	movs	r2, #5
 8005e24:	731a      	strb	r2, [r3, #12]
            if (dev->status == 1u) fsm->state = TRX_IDLE;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	7d1b      	ldrb	r3, [r3, #20]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d161      	bne.n	8005ef2 <TrxFSM_Task+0x382>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	731a      	strb	r2, [r3, #12]
            break;
 8005e34:	e05d      	b.n	8005ef2 <TrxFSM_Task+0x382>

        case TRX_COMPLETE:
            /* Send TU command once when we see S81 (status==8) */
            if (dev->status == 8u && !fsm->final_data_requested && link->state == GKL_STATE_IDLE)
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	7d1b      	ldrb	r3, [r3, #20]
 8005e3a:	2b08      	cmp	r3, #8
 8005e3c:	d11f      	bne.n	8005e7e <TrxFSM_Task+0x30e>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d11a      	bne.n	8005e7e <TrxFSM_Task+0x30e>
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	791b      	ldrb	r3, [r3, #4]
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d115      	bne.n	8005e7e <TrxFSM_Task+0x30e>
            {
                fsm->wait_trx_seq = dev->trx_final_seq;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                if (PumpTrans_ReadTransaction(fsm->gkl, dev->ctrl_addr, dev->slave_addr))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6898      	ldr	r0, [r3, #8]
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	7b19      	ldrb	r1, [r3, #12]
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	7b5b      	ldrb	r3, [r3, #13]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	f7fe faf1 	bl	8004452 <PumpTrans_ReadTransaction>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <TrxFSM_Task+0x30e>
                {
                    fsm->final_data_requested = 1u;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                }
            }

            /* Auto-close on S90 (nozzle returned) */
            if (dev->status == 9u && link->state == GKL_STATE_IDLE)
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	7d1b      	ldrb	r3, [r3, #20]
 8005e82:	2b09      	cmp	r3, #9
 8005e84:	d137      	bne.n	8005ef6 <TrxFSM_Task+0x386>
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	791b      	ldrb	r3, [r3, #4]
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d132      	bne.n	8005ef6 <TrxFSM_Task+0x386>
            {
                PumpTrans_End(fsm->gkl, dev->ctrl_addr, dev->slave_addr);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6898      	ldr	r0, [r3, #8]
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	7b19      	ldrb	r1, [r3, #12]
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	7b5b      	ldrb	r3, [r3, #13]
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	f7fe f9f9 	bl	8004294 <PumpTrans_End>
                fsm->state = TRX_CLOSING;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2206      	movs	r2, #6
 8005ea6:	731a      	strb	r2, [r3, #12]
            }

            /* If transaction final arrived, cached data is already stored in PumpMgr (dev->trx_...) */
            break;
 8005ea8:	e025      	b.n	8005ef6 <TrxFSM_Task+0x386>

        case TRX_CLOSING:
            if (dev->status == 1u)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	7d1b      	ldrb	r3, [r3, #20]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d123      	bne.n	8005efa <TrxFSM_Task+0x38a>
            {
                fsm->state = TRX_IDLE;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	731a      	strb	r2, [r3, #12]
                fsm->rt_volume_dL = 0u;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	619a      	str	r2, [r3, #24]
                fsm->rt_money = 0u;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	61da      	str	r2, [r3, #28]
                fsm->final_data_requested = 0u;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                fsm->poll_step = 0u;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }
            break;
 8005ed4:	e011      	b.n	8005efa <TrxFSM_Task+0x38a>

        default:
            fsm->state = TRX_IDLE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	731a      	strb	r2, [r3, #12]
            break;
 8005edc:	e00e      	b.n	8005efc <TrxFSM_Task+0x38c>
    if (!fsm || !fsm->mgr || !fsm->gkl) return;
 8005ede:	bf00      	nop
 8005ee0:	e00c      	b.n	8005efc <TrxFSM_Task+0x38c>
    if (!dev) return;
 8005ee2:	bf00      	nop
 8005ee4:	e00a      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005ee6:	bf00      	nop
 8005ee8:	e008      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005eea:	bf00      	nop
 8005eec:	e006      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005eee:	bf00      	nop
 8005ef0:	e004      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005ef2:	bf00      	nop
 8005ef4:	e002      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005ef6:	bf00      	nop
 8005ef8:	e000      	b.n	8005efc <TrxFSM_Task+0x38c>
            break;
 8005efa:	bf00      	nop
    }
}
 8005efc:	3718      	adds	r7, #24
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop

08005f04 <TrxFSM_StartVolume>:

bool TrxFSM_StartVolume(TransactionFSM *fsm, uint32_t volume_dL)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <TrxFSM_StartVolume+0x20>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <TrxFSM_StartVolume+0x20>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	7b1b      	ldrb	r3, [r3, #12]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <TrxFSM_StartVolume+0x24>
 8005f24:	2300      	movs	r3, #0
 8005f26:	e045      	b.n	8005fb4 <TrxFSM_StartVolume+0xb0>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	4619      	mov	r1, r3
 8005f32:	4610      	mov	r0, r2
 8005f34:	f7fc fab4 	bl	80024a0 <PumpMgr_GetConst>
 8005f38:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <TrxFSM_StartVolume+0x40>
 8005f40:	2300      	movs	r3, #0
 8005f42:	e037      	b.n	8005fb4 <TrxFSM_StartVolume+0xb0>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	791b      	ldrb	r3, [r3, #4]
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <TrxFSM_StartVolume+0x54>
 8005f54:	2300      	movs	r3, #0
 8005f56:	e02d      	b.n	8005fb4 <TrxFSM_StartVolume+0xb0>
    
    fsm->preset_volume_dL = volume_dL;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	611a      	str	r2, [r3, #16]
    fsm->rt_volume_dL = 0;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	61da      	str	r2, [r3, #28]
    fsm->poll_step = 0;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    fsm->final_data_requested = 0;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    
    if (PumpTrans_PresetVolume(fsm->gkl, dev->ctrl_addr, dev->slave_addr, 1, volume_dL, dev->price)) {
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6898      	ldr	r0, [r3, #8]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	7b19      	ldrb	r1, [r3, #12]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	7b5a      	ldrb	r2, [r3, #13]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	9301      	str	r3, [sp, #4]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	2301      	movs	r3, #1
 8005f94:	f7fe f874 	bl	8004080 <PumpTrans_PresetVolume>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d009      	beq.n	8005fb2 <TrxFSM_StartVolume+0xae>
        fsm->state = TRX_PRESET_SENT;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 8005fa4:	f001 f83c 	bl	8007020 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <TrxFSM_StartVolume+0xb0>
    }
    return false;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <TrxFSM_StartMoney>:

bool TrxFSM_StartMoney(TransactionFSM *fsm, uint32_t money)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d007      	beq.n	8005fdc <TrxFSM_StartMoney+0x20>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <TrxFSM_StartMoney+0x20>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	7b1b      	ldrb	r3, [r3, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <TrxFSM_StartMoney+0x24>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	e045      	b.n	800606c <TrxFSM_StartMoney+0xb0>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685a      	ldr	r2, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4610      	mov	r0, r2
 8005fec:	f7fc fa58 	bl	80024a0 <PumpMgr_GetConst>
 8005ff0:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <TrxFSM_StartMoney+0x40>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e037      	b.n	800606c <TrxFSM_StartMoney+0xb0>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	791b      	ldrb	r3, [r3, #4]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <TrxFSM_StartMoney+0x54>
 800600c:	2300      	movs	r3, #0
 800600e:	e02d      	b.n	800606c <TrxFSM_StartMoney+0xb0>
    
    fsm->preset_money = money;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	615a      	str	r2, [r3, #20]
    fsm->rt_volume_dL = 0;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	61da      	str	r2, [r3, #28]
    fsm->poll_step = 0;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    fsm->final_data_requested = 0;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    
    if (PumpTrans_PresetMoney(fsm->gkl, dev->ctrl_addr, dev->slave_addr, 1, money, dev->price)) {
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6898      	ldr	r0, [r3, #8]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	7b19      	ldrb	r1, [r3, #12]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	7b5a      	ldrb	r2, [r3, #13]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	b29b      	uxth	r3, r3
 8006044:	9301      	str	r3, [sp, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	2301      	movs	r3, #1
 800604c:	f7fe f870 	bl	8004130 <PumpTrans_PresetMoney>
 8006050:	4603      	mov	r3, r0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d009      	beq.n	800606a <TrxFSM_StartMoney+0xae>
        fsm->state = TRX_PRESET_SENT;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 800605c:	f000 ffe0 	bl	8007020 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 8006066:	2301      	movs	r3, #1
 8006068:	e000      	b.n	800606c <TrxFSM_StartMoney+0xb0>
    }
    return false;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <TrxFSM_Pause>:

bool TrxFSM_Pause(TransactionFSM *fsm)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_DISPENSING) return false;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d007      	beq.n	8006092 <TrxFSM_Pause+0x1e>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <TrxFSM_Pause+0x1e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	7b1b      	ldrb	r3, [r3, #12]
 800608e:	2b03      	cmp	r3, #3
 8006090:	d001      	beq.n	8006096 <TrxFSM_Pause+0x22>
 8006092:	2300      	movs	r3, #0
 8006094:	e029      	b.n	80060ea <TrxFSM_Pause+0x76>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	4619      	mov	r1, r3
 80060a0:	4610      	mov	r0, r2
 80060a2:	f7fc f9fd 	bl	80024a0 <PumpMgr_GetConst>
 80060a6:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <TrxFSM_Pause+0x3e>
 80060ae:	2300      	movs	r3, #0
 80060b0:	e01b      	b.n	80060ea <TrxFSM_Pause+0x76>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	791b      	ldrb	r3, [r3, #4]
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <TrxFSM_Pause+0x52>
 80060c2:	2300      	movs	r3, #0
 80060c4:	e011      	b.n	80060ea <TrxFSM_Pause+0x76>
    
    if (PumpTrans_Stop(fsm->gkl, dev->ctrl_addr, dev->slave_addr)) {
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6898      	ldr	r0, [r3, #8]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	7b19      	ldrb	r1, [r3, #12]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	7b5b      	ldrb	r3, [r3, #13]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f7fe f87a 	bl	80041cc <PumpTrans_Stop>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d004      	beq.n	80060e8 <TrxFSM_Pause+0x74>
        fsm->state = TRX_PAUSED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2204      	movs	r2, #4
 80060e2:	731a      	strb	r2, [r3, #12]
        return true;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <TrxFSM_Pause+0x76>
    }
    return false;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <TrxFSM_Resume>:

bool TrxFSM_Resume(TransactionFSM *fsm)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_PAUSED) return false;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <TrxFSM_Resume+0x1e>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <TrxFSM_Resume+0x1e>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	7b1b      	ldrb	r3, [r3, #12]
 800610c:	2b04      	cmp	r3, #4
 800610e:	d001      	beq.n	8006114 <TrxFSM_Resume+0x22>
 8006110:	2300      	movs	r3, #0
 8006112:	e029      	b.n	8006168 <TrxFSM_Resume+0x76>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685a      	ldr	r2, [r3, #4]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	4619      	mov	r1, r3
 800611e:	4610      	mov	r0, r2
 8006120:	f7fc f9be 	bl	80024a0 <PumpMgr_GetConst>
 8006124:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <TrxFSM_Resume+0x3e>
 800612c:	2300      	movs	r3, #0
 800612e:	e01b      	b.n	8006168 <TrxFSM_Resume+0x76>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	791b      	ldrb	r3, [r3, #4]
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <TrxFSM_Resume+0x52>
 8006140:	2300      	movs	r3, #0
 8006142:	e011      	b.n	8006168 <TrxFSM_Resume+0x76>
    
    if (PumpTrans_Resume(fsm->gkl, dev->ctrl_addr, dev->slave_addr)) {
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6898      	ldr	r0, [r3, #8]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	7b19      	ldrb	r1, [r3, #12]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	7b5b      	ldrb	r3, [r3, #13]
 8006150:	461a      	mov	r2, r3
 8006152:	f7fe f86d 	bl	8004230 <PumpTrans_Resume>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <TrxFSM_Resume+0x74>
        fsm->state = TRX_DISPENSING;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2203      	movs	r2, #3
 8006160:	731a      	strb	r2, [r3, #12]
        return true;
 8006162:	2301      	movs	r3, #1
 8006164:	e000      	b.n	8006168 <TrxFSM_Resume+0x76>
    }
    return false;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <TrxFSM_Cancel>:

bool TrxFSM_Cancel(TransactionFSM *fsm)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl) return false;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <TrxFSM_Cancel+0x16>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <TrxFSM_Cancel+0x1a>
 8006186:	2300      	movs	r3, #0
 8006188:	e046      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    
    if (fsm->state == TRX_IDLE || fsm->state == TRX_CLOSING) return false;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	7b1b      	ldrb	r3, [r3, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <TrxFSM_Cancel+0x2a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	7b1b      	ldrb	r3, [r3, #12]
 8006196:	2b06      	cmp	r3, #6
 8006198:	d101      	bne.n	800619e <TrxFSM_Cancel+0x2e>
 800619a:	2300      	movs	r3, #0
 800619c:	e03c      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	4619      	mov	r1, r3
 80061a8:	4610      	mov	r0, r2
 80061aa:	f7fc f979 	bl	80024a0 <PumpMgr_GetConst>
 80061ae:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <TrxFSM_Cancel+0x4a>
 80061b6:	2300      	movs	r3, #0
 80061b8:	e02e      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	791b      	ldrb	r3, [r3, #4]
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <TrxFSM_Cancel+0x5e>
 80061ca:	2300      	movs	r3, #0
 80061cc:	e024      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    
    if (fsm->state == TRX_PRESET_SENT || fsm->state == TRX_ARMED) {
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	7b1b      	ldrb	r3, [r3, #12]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d003      	beq.n	80061de <TrxFSM_Cancel+0x6e>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	7b1b      	ldrb	r3, [r3, #12]
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d10a      	bne.n	80061f4 <TrxFSM_Cancel+0x84>
        fsm->state = TRX_IDLE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	731a      	strb	r2, [r3, #12]
        fsm->rt_volume_dL = 0;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	619a      	str	r2, [r3, #24]
        fsm->rt_money = 0;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	61da      	str	r2, [r3, #28]
        return true;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e011      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    }
    
    if (PumpTrans_End(fsm->gkl, dev->ctrl_addr, dev->slave_addr)) {
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6898      	ldr	r0, [r3, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	7b19      	ldrb	r1, [r3, #12]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	7b5b      	ldrb	r3, [r3, #13]
 8006200:	461a      	mov	r2, r3
 8006202:	f7fe f847 	bl	8004294 <PumpTrans_End>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d004      	beq.n	8006216 <TrxFSM_Cancel+0xa6>
        fsm->state = TRX_CLOSING;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2206      	movs	r2, #6
 8006210:	731a      	strb	r2, [r3, #12]
        return true;
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <TrxFSM_Cancel+0xa8>
    }
    return false;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <TrxFSM_GetState>:

TrxState TrxFSM_GetState(TransactionFSM *fsm)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->state : TRX_IDLE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <TrxFSM_GetState+0x14>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	7b1b      	ldrb	r3, [r3, #12]
 8006232:	e000      	b.n	8006236 <TrxFSM_GetState+0x16>
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <TrxFSM_GetRealtimeVolume>:

uint32_t TrxFSM_GetRealtimeVolume(TransactionFSM *fsm)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_volume_dL : 0;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <TrxFSM_GetRealtimeVolume+0x14>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	699b      	ldr	r3, [r3, #24]
 8006254:	e000      	b.n	8006258 <TrxFSM_GetRealtimeVolume+0x16>
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <TrxFSM_GetRealtimeMoney>:

uint32_t TrxFSM_GetRealtimeMoney(TransactionFSM *fsm)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_money : 0;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d002      	beq.n	8006278 <TrxFSM_GetRealtimeMoney+0x14>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	e000      	b.n	800627a <TrxFSM_GetRealtimeMoney+0x16>
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr

08006286 <ui_clear>:
#define KEY_PRI   ('D')
#define KEY_RES   ('E')
#define KEY_ESC   ('F')
#define KEY_OK    ('K')

static void ui_clear(void) { SSD1309_Fill(0); }
 8006286:	b580      	push	{r7, lr}
 8006288:	af00      	add	r7, sp, #0
 800628a:	2000      	movs	r0, #0
 800628c:	f7fe fe4e 	bl	8004f2c <SSD1309_Fill>
 8006290:	bf00      	nop
 8006292:	bd80      	pop	{r7, pc}

08006294 <ui_line>:

static void ui_line(uint8_t row, const char *text)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	4603      	mov	r3, r0
 800629c:	6039      	str	r1, [r7, #0]
 800629e:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, row * 8);
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	4619      	mov	r1, r3
 80062a8:	2000      	movs	r0, #0
 80062aa:	f7fe feb1 	bl	8005010 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 80062ae:	2101      	movs	r1, #1
 80062b0:	6838      	ldr	r0, [r7, #0]
 80062b2:	f7fe ff59 	bl	8005168 <SSD1309_WriteString>
}
 80062b6:	bf00      	nop
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <format_volume>:

static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4a0e      	ldr	r2, [pc, #56]	@ (8006308 <format_volume+0x48>)
 80062d0:	fba2 2303 	umull	r2, r3, r2, r3
 80062d4:	08db      	lsrs	r3, r3, #3
 80062d6:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4b0b      	ldr	r3, [pc, #44]	@ (8006308 <format_volume+0x48>)
 80062dc:	fba3 1302 	umull	r1, r3, r3, r2
 80062e0:	08d9      	lsrs	r1, r3, #3
 80062e2:	460b      	mov	r3, r1
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	440b      	add	r3, r1
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%03lu.%01lu", (unsigned long)liters, (unsigned long)frac);
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	4a05      	ldr	r2, [pc, #20]	@ (800630c <format_volume+0x4c>)
 80062f6:	6879      	ldr	r1, [r7, #4]
 80062f8:	68b8      	ldr	r0, [r7, #8]
 80062fa:	f012 ffb3 	bl	8019264 <sniprintf>
}
 80062fe:	bf00      	nop
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	cccccccd 	.word	0xcccccccd
 800630c:	08019f10 	.word	0x08019f10

08006310 <ui_get_fsm>:

static TransactionFSM* ui_get_fsm(UI_Context *ui)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
    return (ui->active_pump_id == 1) ? ui->trk1_fsm : ui->trk2_fsm;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	7b5b      	ldrb	r3, [r3, #13]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d102      	bne.n	8006326 <ui_get_fsm+0x16>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	e001      	b.n	800632a <ui_get_fsm+0x1a>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
}
 800632a:	4618      	mov	r0, r3
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
	...

08006338 <ui_render_home>:

/* ========== HOME SCREEN ========== */
static void ui_render_home(UI_Context *ui)
{
 8006338:	b5b0      	push	{r4, r5, r7, lr}
 800633a:	b096      	sub	sp, #88	@ 0x58
 800633c:	af04      	add	r7, sp, #16
 800633e:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006340:	f7ff ffa1 	bl	8006286 <ui_clear>
    
    char line[32];
    uint8_t row = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
    for (uint8_t i = 0; i < 2; i++) {
 800634a:	2300      	movs	r3, #0
 800634c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8006350:	e0d3      	b.n	80064fa <ui_render_home+0x1c2>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8006352:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006356:	2b00      	cmp	r3, #0
 8006358:	d102      	bne.n	8006360 <ui_render_home+0x28>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	e001      	b.n	8006364 <ui_render_home+0x2c>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	643b      	str	r3, [r7, #64]	@ 0x40
        if (!fsm) continue;
 8006366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 80c0 	beq.w	80064ee <ui_render_home+0x1b6>
        
        uint8_t trk_id = i + 1;
 800636e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006372:	3301      	adds	r3, #1
 8006374:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        char sel = (ui->active_pump_id == trk_id) ? '>' : ' ';
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	7b5b      	ldrb	r3, [r3, #13]
 800637c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8006380:	429a      	cmp	r2, r3
 8006382:	d101      	bne.n	8006388 <ui_render_home+0x50>
 8006384:	233e      	movs	r3, #62	@ 0x3e
 8006386:	e000      	b.n	800638a <ui_render_home+0x52>
 8006388:	2320      	movs	r3, #32
 800638a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        char pause = ' ';
 800638e:	2320      	movs	r3, #32
 8006390:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        char active = ' ';
 8006394:	2320      	movs	r3, #32
 8006396:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        
        TrxState state = TrxFSM_GetState(fsm);
 800639a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800639c:	f7ff ff40 	bl	8006220 <TrxFSM_GetState>
 80063a0:	4603      	mov	r3, r0
 80063a2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        
        if (state == TRX_COMPLETE) {
 80063a6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80063aa:	2b05      	cmp	r3, #5
 80063ac:	d10d      	bne.n	80063ca <ui_render_home+0x92>
            active = ui->blink_state ? '!' : ' ';
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d001      	beq.n	80063bc <ui_render_home+0x84>
 80063b8:	2321      	movs	r3, #33	@ 0x21
 80063ba:	e000      	b.n	80063be <ui_render_home+0x86>
 80063bc:	2320      	movs	r3, #32
 80063be:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            pause = '*';
 80063c2:	232a      	movs	r3, #42	@ 0x2a
 80063c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80063c8:	e011      	b.n	80063ee <ui_render_home+0xb6>
        } else if (state == TRX_PAUSED) {
 80063ca:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d106      	bne.n	80063e0 <ui_render_home+0xa8>
            pause = 'P';
 80063d2:	2350      	movs	r3, #80	@ 0x50
 80063d4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            active = '*';
 80063d8:	232a      	movs	r3, #42	@ 0x2a
 80063da:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80063de:	e006      	b.n	80063ee <ui_render_home+0xb6>
        } else if (state >= TRX_ARMED) {
 80063e0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d902      	bls.n	80063ee <ui_render_home+0xb6>
            active = '*';
 80063e8:	232a      	movs	r3, #42	@ 0x2a
 80063ea:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        }
        
        if (state != TRX_IDLE) {
 80063ee:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d063      	beq.n	80064be <ui_render_home+0x186>
            const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, trk_id);
 80063f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80063fe:	4611      	mov	r1, r2
 8006400:	4618      	mov	r0, r3
 8006402:	f7fc f84d 	bl	80024a0 <PumpMgr_GetConst>
 8006406:	63b8      	str	r0, [r7, #56]	@ 0x38
            uint16_t price = dev ? dev->price : 0;
 8006408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <ui_render_home+0xde>
 800640e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	b29b      	uxth	r3, r3
 8006414:	e000      	b.n	8006418 <ui_render_home+0xe0>
 8006416:	2300      	movs	r3, #0
 8006418:	86fb      	strh	r3, [r7, #54]	@ 0x36
            
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u", sel, pause, active, trk_id, price);
 800641a:	f897 503e 	ldrb.w	r5, [r7, #62]	@ 0x3e
 800641e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8006422:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8006426:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800642a:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 800642c:	f107 0414 	add.w	r4, r7, #20
 8006430:	9003      	str	r0, [sp, #12]
 8006432:	9102      	str	r1, [sp, #8]
 8006434:	9201      	str	r2, [sp, #4]
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	462b      	mov	r3, r5
 800643a:	4a35      	ldr	r2, [pc, #212]	@ (8006510 <ui_render_home+0x1d8>)
 800643c:	2120      	movs	r1, #32
 800643e:	4620      	mov	r0, r4
 8006440:	f012 ff10 	bl	8019264 <sniprintf>
            ui_line(row++, line);
 8006444:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 800644e:	f107 0214 	add.w	r2, r7, #20
 8006452:	4611      	mov	r1, r2
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff ff1d 	bl	8006294 <ui_line>
            
            char vol_str[12];
            format_volume(TrxFSM_GetRealtimeVolume(fsm), vol_str, sizeof(vol_str));
 800645a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800645c:	f7ff fef1 	bl	8006242 <TrxFSM_GetRealtimeVolume>
 8006460:	f107 0308 	add.w	r3, r7, #8
 8006464:	220c      	movs	r2, #12
 8006466:	4619      	mov	r1, r3
 8006468:	f7ff ff2a 	bl	80062c0 <format_volume>
            snprintf(line, sizeof(line), "  L: %s", vol_str);
 800646c:	f107 0308 	add.w	r3, r7, #8
 8006470:	f107 0014 	add.w	r0, r7, #20
 8006474:	4a27      	ldr	r2, [pc, #156]	@ (8006514 <ui_render_home+0x1dc>)
 8006476:	2120      	movs	r1, #32
 8006478:	f012 fef4 	bl	8019264 <sniprintf>
            ui_line(row++, line);
 800647c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8006486:	f107 0214 	add.w	r2, r7, #20
 800648a:	4611      	mov	r1, r2
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff ff01 	bl	8006294 <ui_line>
            
            snprintf(line, sizeof(line), "  P: %06lu", (unsigned long)TrxFSM_GetRealtimeMoney(fsm));
 8006492:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8006494:	f7ff fee6 	bl	8006264 <TrxFSM_GetRealtimeMoney>
 8006498:	4603      	mov	r3, r0
 800649a:	f107 0014 	add.w	r0, r7, #20
 800649e:	4a1e      	ldr	r2, [pc, #120]	@ (8006518 <ui_render_home+0x1e0>)
 80064a0:	2120      	movs	r1, #32
 80064a2:	f012 fedf 	bl	8019264 <sniprintf>
            ui_line(row++, line);
 80064a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80064aa:	1c5a      	adds	r2, r3, #1
 80064ac:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 80064b0:	f107 0214 	add.w	r2, r7, #20
 80064b4:	4611      	mov	r1, r2
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff feec 	bl	8006294 <ui_line>
 80064bc:	e018      	b.n	80064f0 <ui_render_home+0x1b8>
        } else {
            snprintf(line, sizeof(line), "%cTRK%u", sel, trk_id);
 80064be:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80064c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80064c6:	f107 0014 	add.w	r0, r7, #20
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	4613      	mov	r3, r2
 80064ce:	4a13      	ldr	r2, [pc, #76]	@ (800651c <ui_render_home+0x1e4>)
 80064d0:	2120      	movs	r1, #32
 80064d2:	f012 fec7 	bl	8019264 <sniprintf>
            ui_line(row++, line);
 80064d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80064da:	1c5a      	adds	r2, r3, #1
 80064dc:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 80064e0:	f107 0214 	add.w	r2, r7, #20
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff fed4 	bl	8006294 <ui_line>
 80064ec:	e000      	b.n	80064f0 <ui_render_home+0x1b8>
        if (!fsm) continue;
 80064ee:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 80064f0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80064f4:	3301      	adds	r3, #1
 80064f6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80064fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80064fe:	2b01      	cmp	r3, #1
 8006500:	f67f af27 	bls.w	8006352 <ui_render_home+0x1a>
        }
    }
    
    SSD1309_UpdateScreen();
 8006504:	f7fe fd2a 	bl	8004f5c <SSD1309_UpdateScreen>
}
 8006508:	bf00      	nop
 800650a:	3748      	adds	r7, #72	@ 0x48
 800650c:	46bd      	mov	sp, r7
 800650e:	bdb0      	pop	{r4, r5, r7, pc}
 8006510:	08019f1c 	.word	0x08019f1c
 8006514:	08019f30 	.word	0x08019f30
 8006518:	08019f38 	.word	0x08019f38
 800651c:	08019f44 	.word	0x08019f44

08006520 <ui_handle_home>:

static bool ui_handle_home(UI_Context *ui, char key)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	460b      	mov	r3, r1
 800652a:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_TIM) {
 800652c:	78fb      	ldrb	r3, [r7, #3]
 800652e:	2b42      	cmp	r3, #66	@ 0x42
 8006530:	d104      	bne.n	800653c <ui_handle_home+0x1c>
        ui->active_pump_id = 1;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	735a      	strb	r2, [r3, #13]
        return true;
 8006538:	2301      	movs	r3, #1
 800653a:	e0a1      	b.n	8006680 <ui_handle_home+0x160>
    }
    else if (key == KEY_SEL) {
 800653c:	78fb      	ldrb	r3, [r7, #3]
 800653e:	2b43      	cmp	r3, #67	@ 0x43
 8006540:	d104      	bne.n	800654c <ui_handle_home+0x2c>
        ui->active_pump_id = 2;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2202      	movs	r2, #2
 8006546:	735a      	strb	r2, [r3, #13]
        return true;
 8006548:	2301      	movs	r3, #1
 800654a:	e099      	b.n	8006680 <ui_handle_home+0x160>
    }
    else if (key == KEY_PRI) {
 800654c:	78fb      	ldrb	r3, [r7, #3]
 800654e:	2b44      	cmp	r3, #68	@ 0x44
 8006550:	d107      	bne.n	8006562 <ui_handle_home+0x42>
        ui->selected_mode = 0;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	75da      	strb	r2, [r3, #23]
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	731a      	strb	r2, [r3, #12]
        return true;
 800655e:	2301      	movs	r3, #1
 8006560:	e08e      	b.n	8006680 <ui_handle_home+0x160>
    }
    else if (key == KEY_TOT) {
 8006562:	78fb      	ldrb	r3, [r7, #3]
 8006564:	2b41      	cmp	r3, #65	@ 0x41
 8006566:	d14e      	bne.n	8006606 <ui_handle_home+0xe6>
        ui->screen = UI_SCREEN_TOTALIZER;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2204      	movs	r2, #4
 800656c:	731a      	strb	r2, [r3, #12]
        
        /* Request totalizers */
        if (ui->trk1_fsm && ui->trk1_fsm->gkl) {
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d020      	beq.n	80065b8 <ui_handle_home+0x98>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d01b      	beq.n	80065b8 <ui_handle_home+0x98>
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk1_fsm->mgr, 1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2101      	movs	r1, #1
 8006588:	4618      	mov	r0, r3
 800658a:	f7fb ff89 	bl	80024a0 <PumpMgr_GetConst>
 800658e:	6138      	str	r0, [r7, #16]
            if (dev && ui->trk1_fsm->gkl->link.state == GKL_STATE_IDLE) {
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d010      	beq.n	80065b8 <ui_handle_home+0x98>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	791b      	ldrb	r3, [r3, #4]
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d109      	bne.n	80065b8 <ui_handle_home+0x98>
                PumpTrans_ReadTotalizer(ui->trk1_fsm->gkl, dev->ctrl_addr, dev->slave_addr, 0);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6898      	ldr	r0, [r3, #8]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	7b19      	ldrb	r1, [r3, #12]
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	7b5a      	ldrb	r2, [r3, #13]
 80065b2:	2300      	movs	r3, #0
 80065b4:	f7fd ff0e 	bl	80043d4 <PumpTrans_ReadTotalizer>
            }
        }
        if (ui->trk2_fsm && ui->trk2_fsm->gkl) {
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d020      	beq.n	8006602 <ui_handle_home+0xe2>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d01b      	beq.n	8006602 <ui_handle_home+0xe2>
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk2_fsm->mgr, 2);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	2102      	movs	r1, #2
 80065d2:	4618      	mov	r0, r3
 80065d4:	f7fb ff64 	bl	80024a0 <PumpMgr_GetConst>
 80065d8:	60f8      	str	r0, [r7, #12]
            if (dev && ui->trk2_fsm->gkl->link.state == GKL_STATE_IDLE) {
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d010      	beq.n	8006602 <ui_handle_home+0xe2>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	791b      	ldrb	r3, [r3, #4]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d109      	bne.n	8006602 <ui_handle_home+0xe2>
                PumpTrans_ReadTotalizer(ui->trk2_fsm->gkl, dev->ctrl_addr, dev->slave_addr, 0);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	6898      	ldr	r0, [r3, #8]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	7b19      	ldrb	r1, [r3, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	7b5a      	ldrb	r2, [r3, #13]
 80065fc:	2300      	movs	r3, #0
 80065fe:	f7fd fee9 	bl	80043d4 <PumpTrans_ReadTotalizer>
            }
        }
        return true;
 8006602:	2301      	movs	r3, #1
 8006604:	e03c      	b.n	8006680 <ui_handle_home+0x160>
    }
    else if (key == KEY_RES) {
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	2b45      	cmp	r3, #69	@ 0x45
 800660a:	d123      	bne.n	8006654 <ui_handle_home+0x134>
        TransactionFSM *fsm = ui_get_fsm(ui);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff fe7f 	bl	8006310 <ui_get_fsm>
 8006612:	61b8      	str	r0, [r7, #24]
        if (fsm) {
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d01a      	beq.n	8006650 <ui_handle_home+0x130>
            TrxState state = TrxFSM_GetState(fsm);
 800661a:	69b8      	ldr	r0, [r7, #24]
 800661c:	f7ff fe00 	bl	8006220 <TrxFSM_GetState>
 8006620:	4603      	mov	r3, r0
 8006622:	75fb      	strb	r3, [r7, #23]
            if (state == TRX_DISPENSING) {
 8006624:	7dfb      	ldrb	r3, [r7, #23]
 8006626:	2b03      	cmp	r3, #3
 8006628:	d103      	bne.n	8006632 <ui_handle_home+0x112>
                TrxFSM_Pause(fsm);
 800662a:	69b8      	ldr	r0, [r7, #24]
 800662c:	f7ff fd22 	bl	8006074 <TrxFSM_Pause>
 8006630:	e00e      	b.n	8006650 <ui_handle_home+0x130>
            }
            else if (state == TRX_PAUSED || state == TRX_COMPLETE || 
 8006632:	7dfb      	ldrb	r3, [r7, #23]
 8006634:	2b04      	cmp	r3, #4
 8006636:	d008      	beq.n	800664a <ui_handle_home+0x12a>
 8006638:	7dfb      	ldrb	r3, [r7, #23]
 800663a:	2b05      	cmp	r3, #5
 800663c:	d005      	beq.n	800664a <ui_handle_home+0x12a>
 800663e:	7dfb      	ldrb	r3, [r7, #23]
 8006640:	2b02      	cmp	r3, #2
 8006642:	d002      	beq.n	800664a <ui_handle_home+0x12a>
                     state == TRX_ARMED || state == TRX_PRESET_SENT) {
 8006644:	7dfb      	ldrb	r3, [r7, #23]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d102      	bne.n	8006650 <ui_handle_home+0x130>
                TrxFSM_Cancel(fsm);
 800664a:	69b8      	ldr	r0, [r7, #24]
 800664c:	f7ff fd90 	bl	8006170 <TrxFSM_Cancel>
            }
        }
        return true;
 8006650:	2301      	movs	r3, #1
 8006652:	e015      	b.n	8006680 <ui_handle_home+0x160>
    }
    else if (key == KEY_OK) {
 8006654:	78fb      	ldrb	r3, [r7, #3]
 8006656:	2b4b      	cmp	r3, #75	@ 0x4b
 8006658:	d111      	bne.n	800667e <ui_handle_home+0x15e>
        TransactionFSM *fsm = ui_get_fsm(ui);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7ff fe58 	bl	8006310 <ui_get_fsm>
 8006660:	61f8      	str	r0, [r7, #28]
        if (fsm && TrxFSM_GetState(fsm) == TRX_PAUSED) {
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d008      	beq.n	800667a <ui_handle_home+0x15a>
 8006668:	69f8      	ldr	r0, [r7, #28]
 800666a:	f7ff fdd9 	bl	8006220 <TrxFSM_GetState>
 800666e:	4603      	mov	r3, r0
 8006670:	2b04      	cmp	r3, #4
 8006672:	d102      	bne.n	800667a <ui_handle_home+0x15a>
            TrxFSM_Resume(fsm);
 8006674:	69f8      	ldr	r0, [r7, #28]
 8006676:	f7ff fd3c 	bl	80060f2 <TrxFSM_Resume>
        }
        return true;
 800667a:	2301      	movs	r3, #1
 800667c:	e000      	b.n	8006680 <ui_handle_home+0x160>
    }
    return false;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3720      	adds	r7, #32
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <ui_render_select_mode>:

/* ========== SELECT MODE ========== */
static void ui_render_select_mode(UI_Context *ui)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08a      	sub	sp, #40	@ 0x28
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006690:	f7ff fdf9 	bl	8006286 <ui_clear>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: MODE", ui->active_pump_id);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	7b5b      	ldrb	r3, [r3, #13]
 8006698:	f107 0008 	add.w	r0, r7, #8
 800669c:	4a1e      	ldr	r2, [pc, #120]	@ (8006718 <ui_render_select_mode+0x90>)
 800669e:	2120      	movs	r1, #32
 80066a0:	f012 fde0 	bl	8019264 <sniprintf>
    ui_line(0, line);
 80066a4:	f107 0308 	add.w	r3, r7, #8
 80066a8:	4619      	mov	r1, r3
 80066aa:	2000      	movs	r0, #0
 80066ac:	f7ff fdf2 	bl	8006294 <ui_line>
    ui_line(1, "");
 80066b0:	491a      	ldr	r1, [pc, #104]	@ (800671c <ui_render_select_mode+0x94>)
 80066b2:	2001      	movs	r0, #1
 80066b4:	f7ff fdee 	bl	8006294 <ui_line>
    ui_line(2, (ui->selected_mode == 0) ? ">L: LITERS" : " L: LITERS");
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	7ddb      	ldrb	r3, [r3, #23]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <ui_render_select_mode+0x3c>
 80066c0:	4b17      	ldr	r3, [pc, #92]	@ (8006720 <ui_render_select_mode+0x98>)
 80066c2:	e000      	b.n	80066c6 <ui_render_select_mode+0x3e>
 80066c4:	4b17      	ldr	r3, [pc, #92]	@ (8006724 <ui_render_select_mode+0x9c>)
 80066c6:	4619      	mov	r1, r3
 80066c8:	2002      	movs	r0, #2
 80066ca:	f7ff fde3 	bl	8006294 <ui_line>
    ui_line(3, (ui->selected_mode == 1) ? ">P: MONEY"  : " P: MONEY");
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	7ddb      	ldrb	r3, [r3, #23]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d101      	bne.n	80066da <ui_render_select_mode+0x52>
 80066d6:	4b14      	ldr	r3, [pc, #80]	@ (8006728 <ui_render_select_mode+0xa0>)
 80066d8:	e000      	b.n	80066dc <ui_render_select_mode+0x54>
 80066da:	4b14      	ldr	r3, [pc, #80]	@ (800672c <ui_render_select_mode+0xa4>)
 80066dc:	4619      	mov	r1, r3
 80066de:	2003      	movs	r0, #3
 80066e0:	f7ff fdd8 	bl	8006294 <ui_line>
    ui_line(4, (ui->selected_mode == 2) ? ">F: FULL"   : " F: FULL");
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	7ddb      	ldrb	r3, [r3, #23]
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d101      	bne.n	80066f0 <ui_render_select_mode+0x68>
 80066ec:	4b10      	ldr	r3, [pc, #64]	@ (8006730 <ui_render_select_mode+0xa8>)
 80066ee:	e000      	b.n	80066f2 <ui_render_select_mode+0x6a>
 80066f0:	4b10      	ldr	r3, [pc, #64]	@ (8006734 <ui_render_select_mode+0xac>)
 80066f2:	4619      	mov	r1, r3
 80066f4:	2004      	movs	r0, #4
 80066f6:	f7ff fdcd 	bl	8006294 <ui_line>
    ui_line(6, "SEL:next");
 80066fa:	490f      	ldr	r1, [pc, #60]	@ (8006738 <ui_render_select_mode+0xb0>)
 80066fc:	2006      	movs	r0, #6
 80066fe:	f7ff fdc9 	bl	8006294 <ui_line>
    ui_line(7, "OK:ok ESC:back");
 8006702:	490e      	ldr	r1, [pc, #56]	@ (800673c <ui_render_select_mode+0xb4>)
 8006704:	2007      	movs	r0, #7
 8006706:	f7ff fdc5 	bl	8006294 <ui_line>
    
    SSD1309_UpdateScreen();
 800670a:	f7fe fc27 	bl	8004f5c <SSD1309_UpdateScreen>
}
 800670e:	bf00      	nop
 8006710:	3728      	adds	r7, #40	@ 0x28
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	08019f4c 	.word	0x08019f4c
 800671c:	08019f58 	.word	0x08019f58
 8006720:	08019f5c 	.word	0x08019f5c
 8006724:	08019f68 	.word	0x08019f68
 8006728:	08019f74 	.word	0x08019f74
 800672c:	08019f80 	.word	0x08019f80
 8006730:	08019f8c 	.word	0x08019f8c
 8006734:	08019f98 	.word	0x08019f98
 8006738:	08019fa4 	.word	0x08019fa4
 800673c:	08019fb0 	.word	0x08019fb0

08006740 <ui_handle_select_mode>:

static bool ui_handle_select_mode(UI_Context *ui, char key)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b086      	sub	sp, #24
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_SEL || key == KEY_PRI) {
 800674c:	78fb      	ldrb	r3, [r7, #3]
 800674e:	2b43      	cmp	r3, #67	@ 0x43
 8006750:	d002      	beq.n	8006758 <ui_handle_select_mode+0x18>
 8006752:	78fb      	ldrb	r3, [r7, #3]
 8006754:	2b44      	cmp	r3, #68	@ 0x44
 8006756:	d110      	bne.n	800677a <ui_handle_select_mode+0x3a>
        ui->selected_mode = (ui->selected_mode + 1) % 3;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	7ddb      	ldrb	r3, [r3, #23]
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	4b32      	ldr	r3, [pc, #200]	@ (8006828 <ui_handle_select_mode+0xe8>)
 8006760:	fb83 3102 	smull	r3, r1, r3, r2
 8006764:	17d3      	asrs	r3, r2, #31
 8006766:	1ac9      	subs	r1, r1, r3
 8006768:	460b      	mov	r3, r1
 800676a:	005b      	lsls	r3, r3, #1
 800676c:	440b      	add	r3, r1
 800676e:	1ad1      	subs	r1, r2, r3
 8006770:	b2ca      	uxtb	r2, r1
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	75da      	strb	r2, [r3, #23]
        return true;
 8006776:	2301      	movs	r3, #1
 8006778:	e051      	b.n	800681e <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_OK) {
 800677a:	78fb      	ldrb	r3, [r7, #3]
 800677c:	2b4b      	cmp	r3, #75	@ 0x4b
 800677e:	d145      	bne.n	800680c <ui_handle_select_mode+0xcc>
        if (ui->selected_mode == 0) {
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	7ddb      	ldrb	r3, [r3, #23]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10d      	bne.n	80067a4 <ui_handle_select_mode+0x64>
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2202      	movs	r2, #2
 800678c:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	330e      	adds	r3, #14
 8006798:	2208      	movs	r2, #8
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f012 fdb9 	bl	8019314 <memset>
 80067a2:	e031      	b.n	8006808 <ui_handle_select_mode+0xc8>
        } else if (ui->selected_mode == 1) {
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	7ddb      	ldrb	r3, [r3, #23]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d10d      	bne.n	80067c8 <ui_handle_select_mode+0x88>
            ui->screen = UI_SCREEN_PRESET_MONEY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2203      	movs	r2, #3
 80067b0:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	330e      	adds	r3, #14
 80067bc:	2208      	movs	r2, #8
 80067be:	2100      	movs	r1, #0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f012 fda7 	bl	8019314 <memset>
 80067c6:	e01f      	b.n	8006808 <ui_handle_select_mode+0xc8>
        } else {
            /* Full tank */
            TransactionFSM *fsm = ui_get_fsm(ui);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff fda1 	bl	8006310 <ui_get_fsm>
 80067ce:	6178      	str	r0, [r7, #20]
            if (fsm) {
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d015      	beq.n	8006802 <ui_handle_select_mode+0xc2>
                const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	4619      	mov	r1, r3
 80067e0:	4610      	mov	r0, r2
 80067e2:	f7fb fe5d 	bl	80024a0 <PumpMgr_GetConst>
 80067e6:	6138      	str	r0, [r7, #16]
                if (dev) {
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d009      	beq.n	8006802 <ui_handle_select_mode+0xc2>
                    uint32_t max_volume_dL = (999999UL * 10UL) / dev->price;
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	4a0e      	ldr	r2, [pc, #56]	@ (800682c <ui_handle_select_mode+0xec>)
 80067f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f8:	60fb      	str	r3, [r7, #12]
                    TrxFSM_StartVolume(fsm, max_volume_dL);
 80067fa:	68f9      	ldr	r1, [r7, #12]
 80067fc:	6978      	ldr	r0, [r7, #20]
 80067fe:	f7ff fb81 	bl	8005f04 <TrxFSM_StartVolume>
                }
            }
            ui->screen = UI_SCREEN_HOME;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8006808:	2301      	movs	r3, #1
 800680a:	e008      	b.n	800681e <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_ESC) {
 800680c:	78fb      	ldrb	r3, [r7, #3]
 800680e:	2b46      	cmp	r3, #70	@ 0x46
 8006810:	d104      	bne.n	800681c <ui_handle_select_mode+0xdc>
        ui->screen = UI_SCREEN_HOME;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	731a      	strb	r2, [r3, #12]
        return true;
 8006818:	2301      	movs	r3, #1
 800681a:	e000      	b.n	800681e <ui_handle_select_mode+0xde>
    }
    return false;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	55555556 	.word	0x55555556
 800682c:	00989676 	.word	0x00989676

08006830 <ui_render_preset_volume>:

/* ========== PRESET VOLUME ========== */
static void ui_render_preset_volume(UI_Context *ui)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b08c      	sub	sp, #48	@ 0x30
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006838:	f7ff fd25 	bl	8006286 <ui_clear>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: VOLUME", ui->active_pump_id);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	7b5b      	ldrb	r3, [r3, #13]
 8006840:	f107 0010 	add.w	r0, r7, #16
 8006844:	4a21      	ldr	r2, [pc, #132]	@ (80068cc <ui_render_preset_volume+0x9c>)
 8006846:	2120      	movs	r1, #32
 8006848:	f012 fd0c 	bl	8019264 <sniprintf>
    ui_line(0, line);
 800684c:	f107 0310 	add.w	r3, r7, #16
 8006850:	4619      	mov	r1, r3
 8006852:	2000      	movs	r0, #0
 8006854:	f7ff fd1e 	bl	8006294 <ui_line>
    ui_line(1, "");
 8006858:	491d      	ldr	r1, [pc, #116]	@ (80068d0 <ui_render_preset_volume+0xa0>)
 800685a:	2001      	movs	r0, #1
 800685c:	f7ff fd1a 	bl	8006294 <ui_line>
    
    char vol_str[8] = "0";
 8006860:	2330      	movs	r3, #48	@ 0x30
 8006862:	60bb      	str	r3, [r7, #8]
 8006864:	2300      	movs	r3, #0
 8006866:	60fb      	str	r3, [r7, #12]
    if (ui->edit_len > 0) {
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	7d9b      	ldrb	r3, [r3, #22]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d011      	beq.n	8006894 <ui_render_preset_volume+0x64>
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f103 010e 	add.w	r1, r3, #14
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	7d9b      	ldrb	r3, [r3, #22]
 800687a:	461a      	mov	r2, r3
 800687c:	f107 0308 	add.w	r3, r7, #8
 8006880:	4618      	mov	r0, r3
 8006882:	f012 fd4f 	bl	8019324 <strncpy>
        vol_str[ui->edit_len] = '\0';
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	7d9b      	ldrb	r3, [r3, #22]
 800688a:	3330      	adds	r3, #48	@ 0x30
 800688c:	443b      	add	r3, r7
 800688e:	2200      	movs	r2, #0
 8006890:	f803 2c28 	strb.w	r2, [r3, #-40]
    }
    
    snprintf(line, sizeof(line), "L: %s", vol_str);
 8006894:	f107 0308 	add.w	r3, r7, #8
 8006898:	f107 0010 	add.w	r0, r7, #16
 800689c:	4a0d      	ldr	r2, [pc, #52]	@ (80068d4 <ui_render_preset_volume+0xa4>)
 800689e:	2120      	movs	r1, #32
 80068a0:	f012 fce0 	bl	8019264 <sniprintf>
    ui_line(3, line);
 80068a4:	f107 0310 	add.w	r3, r7, #16
 80068a8:	4619      	mov	r1, r3
 80068aa:	2003      	movs	r0, #3
 80068ac:	f7ff fcf2 	bl	8006294 <ui_line>
    ui_line(6, "0-9,.:digit");
 80068b0:	4909      	ldr	r1, [pc, #36]	@ (80068d8 <ui_render_preset_volume+0xa8>)
 80068b2:	2006      	movs	r0, #6
 80068b4:	f7ff fcee 	bl	8006294 <ui_line>
    ui_line(7, "OK:start RES:clr");
 80068b8:	4908      	ldr	r1, [pc, #32]	@ (80068dc <ui_render_preset_volume+0xac>)
 80068ba:	2007      	movs	r0, #7
 80068bc:	f7ff fcea 	bl	8006294 <ui_line>
    
    SSD1309_UpdateScreen();
 80068c0:	f7fe fb4c 	bl	8004f5c <SSD1309_UpdateScreen>
}
 80068c4:	bf00      	nop
 80068c6:	3730      	adds	r7, #48	@ 0x30
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	08019fc0 	.word	0x08019fc0
 80068d0:	08019f58 	.word	0x08019f58
 80068d4:	08019fd0 	.word	0x08019fd0
 80068d8:	08019fd8 	.word	0x08019fd8
 80068dc:	08019fe4 	.word	0x08019fe4

080068e0 <ui_handle_preset_volume>:

static bool ui_handle_preset_volume(UI_Context *ui, char key)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b088      	sub	sp, #32
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 80068ec:	78fb      	ldrb	r3, [r7, #3]
 80068ee:	2b2f      	cmp	r3, #47	@ 0x2f
 80068f0:	d91a      	bls.n	8006928 <ui_handle_preset_volume+0x48>
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	2b39      	cmp	r3, #57	@ 0x39
 80068f6:	d817      	bhi.n	8006928 <ui_handle_preset_volume+0x48>
        if (ui->edit_len < 6) {
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	7d9b      	ldrb	r3, [r3, #22]
 80068fc:	2b05      	cmp	r3, #5
 80068fe:	d811      	bhi.n	8006924 <ui_handle_preset_volume+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	7d9b      	ldrb	r3, [r3, #22]
 8006904:	1c5a      	adds	r2, r3, #1
 8006906:	b2d1      	uxtb	r1, r2
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	7591      	strb	r1, [r2, #22]
 800690c:	461a      	mov	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4413      	add	r3, r2
 8006912:	78fa      	ldrb	r2, [r7, #3]
 8006914:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	7d9b      	ldrb	r3, [r3, #22]
 800691a:	461a      	mov	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4413      	add	r3, r2
 8006920:	2200      	movs	r2, #0
 8006922:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006924:	2301      	movs	r3, #1
 8006926:	e0b7      	b.n	8006a98 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == '.') {
 8006928:	78fb      	ldrb	r3, [r7, #3]
 800692a:	2b2e      	cmp	r3, #46	@ 0x2e
 800692c:	d133      	bne.n	8006996 <ui_handle_preset_volume+0xb6>
        if (ui->edit_len < 6) {
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	7d9b      	ldrb	r3, [r3, #22]
 8006932:	2b05      	cmp	r3, #5
 8006934:	d82d      	bhi.n	8006992 <ui_handle_preset_volume+0xb2>
            bool has_dot = false;
 8006936:	2300      	movs	r3, #0
 8006938:	77fb      	strb	r3, [r7, #31]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800693a:	2300      	movs	r3, #0
 800693c:	77bb      	strb	r3, [r7, #30]
 800693e:	e00b      	b.n	8006958 <ui_handle_preset_volume+0x78>
                if (ui->edit_buf[i] == '.') { has_dot = true; break; }
 8006940:	7fbb      	ldrb	r3, [r7, #30]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	4413      	add	r3, r2
 8006946:	7b9b      	ldrb	r3, [r3, #14]
 8006948:	2b2e      	cmp	r3, #46	@ 0x2e
 800694a:	d102      	bne.n	8006952 <ui_handle_preset_volume+0x72>
 800694c:	2301      	movs	r3, #1
 800694e:	77fb      	strb	r3, [r7, #31]
 8006950:	e007      	b.n	8006962 <ui_handle_preset_volume+0x82>
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006952:	7fbb      	ldrb	r3, [r7, #30]
 8006954:	3301      	adds	r3, #1
 8006956:	77bb      	strb	r3, [r7, #30]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	7d9b      	ldrb	r3, [r3, #22]
 800695c:	7fba      	ldrb	r2, [r7, #30]
 800695e:	429a      	cmp	r2, r3
 8006960:	d3ee      	bcc.n	8006940 <ui_handle_preset_volume+0x60>
            }
            if (!has_dot) {
 8006962:	7ffb      	ldrb	r3, [r7, #31]
 8006964:	f083 0301 	eor.w	r3, r3, #1
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d011      	beq.n	8006992 <ui_handle_preset_volume+0xb2>
                ui->edit_buf[ui->edit_len++] = '.';
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	7d9b      	ldrb	r3, [r3, #22]
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	b2d1      	uxtb	r1, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	7591      	strb	r1, [r2, #22]
 800697a:	461a      	mov	r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4413      	add	r3, r2
 8006980:	222e      	movs	r2, #46	@ 0x2e
 8006982:	739a      	strb	r2, [r3, #14]
                ui->edit_buf[ui->edit_len] = '\0';
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	7d9b      	ldrb	r3, [r3, #22]
 8006988:	461a      	mov	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4413      	add	r3, r2
 800698e:	2200      	movs	r2, #0
 8006990:	739a      	strb	r2, [r3, #14]
            }
        }
        return true;
 8006992:	2301      	movs	r3, #1
 8006994:	e080      	b.n	8006a98 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_RES) {
 8006996:	78fb      	ldrb	r3, [r7, #3]
 8006998:	2b45      	cmp	r3, #69	@ 0x45
 800699a:	d10b      	bne.n	80069b4 <ui_handle_preset_volume+0xd4>
        ui->edit_len = 0;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	330e      	adds	r3, #14
 80069a6:	2208      	movs	r2, #8
 80069a8:	2100      	movs	r1, #0
 80069aa:	4618      	mov	r0, r3
 80069ac:	f012 fcb2 	bl	8019314 <memset>
        return true;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e071      	b.n	8006a98 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_OK) {
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	2b4b      	cmp	r3, #75	@ 0x4b
 80069b8:	d165      	bne.n	8006a86 <ui_handle_preset_volume+0x1a6>
        if (ui->edit_len > 0) {
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	7d9b      	ldrb	r3, [r3, #22]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d05f      	beq.n	8006a82 <ui_handle_preset_volume+0x1a2>
            /* Parse: "25.5"  255 dL */
            uint32_t int_part = 0, frac_part = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	61bb      	str	r3, [r7, #24]
 80069c6:	2300      	movs	r3, #0
 80069c8:	617b      	str	r3, [r7, #20]
            bool after_dot = false;
 80069ca:	2300      	movs	r3, #0
 80069cc:	74fb      	strb	r3, [r7, #19]
            uint8_t frac_digits = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	74bb      	strb	r3, [r7, #18]
            
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80069d2:	2300      	movs	r3, #0
 80069d4:	747b      	strb	r3, [r7, #17]
 80069d6:	e02f      	b.n	8006a38 <ui_handle_preset_volume+0x158>
                if (ui->edit_buf[i] == '.') {
 80069d8:	7c7b      	ldrb	r3, [r7, #17]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	4413      	add	r3, r2
 80069de:	7b9b      	ldrb	r3, [r3, #14]
 80069e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80069e2:	d102      	bne.n	80069ea <ui_handle_preset_volume+0x10a>
                    after_dot = true;
 80069e4:	2301      	movs	r3, #1
 80069e6:	74fb      	strb	r3, [r7, #19]
 80069e8:	e023      	b.n	8006a32 <ui_handle_preset_volume+0x152>
                } else if (!after_dot) {
 80069ea:	7cfb      	ldrb	r3, [r7, #19]
 80069ec:	f083 0301 	eor.w	r3, r3, #1
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00d      	beq.n	8006a12 <ui_handle_preset_volume+0x132>
                    int_part = int_part * 10 + (ui->edit_buf[i] - '0');
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	4613      	mov	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4413      	add	r3, r2
 80069fe:	005b      	lsls	r3, r3, #1
 8006a00:	4619      	mov	r1, r3
 8006a02:	7c7b      	ldrb	r3, [r7, #17]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	4413      	add	r3, r2
 8006a08:	7b9b      	ldrb	r3, [r3, #14]
 8006a0a:	440b      	add	r3, r1
 8006a0c:	3b30      	subs	r3, #48	@ 0x30
 8006a0e:	61bb      	str	r3, [r7, #24]
 8006a10:	e00f      	b.n	8006a32 <ui_handle_preset_volume+0x152>
                } else {
                    frac_part = frac_part * 10 + (ui->edit_buf[i] - '0');
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4613      	mov	r3, r2
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	005b      	lsls	r3, r3, #1
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	7c7b      	ldrb	r3, [r7, #17]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	4413      	add	r3, r2
 8006a24:	7b9b      	ldrb	r3, [r3, #14]
 8006a26:	440b      	add	r3, r1
 8006a28:	3b30      	subs	r3, #48	@ 0x30
 8006a2a:	617b      	str	r3, [r7, #20]
                    frac_digits++;
 8006a2c:	7cbb      	ldrb	r3, [r7, #18]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	74bb      	strb	r3, [r7, #18]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006a32:	7c7b      	ldrb	r3, [r7, #17]
 8006a34:	3301      	adds	r3, #1
 8006a36:	747b      	strb	r3, [r7, #17]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	7d9b      	ldrb	r3, [r3, #22]
 8006a3c:	7c7a      	ldrb	r2, [r7, #17]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d3ca      	bcc.n	80069d8 <ui_handle_preset_volume+0xf8>
                }
            }
            
            if (frac_digits > 1) frac_part /= 10;
 8006a42:	7cbb      	ldrb	r3, [r7, #18]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d905      	bls.n	8006a54 <ui_handle_preset_volume+0x174>
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	4a15      	ldr	r2, [pc, #84]	@ (8006aa0 <ui_handle_preset_volume+0x1c0>)
 8006a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a50:	08db      	lsrs	r3, r3, #3
 8006a52:	617b      	str	r3, [r7, #20]
            uint32_t volume_dL = int_part * 10 + frac_part;
 8006a54:	69ba      	ldr	r2, [r7, #24]
 8006a56:	4613      	mov	r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	461a      	mov	r2, r3
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	4413      	add	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7ff fc52 	bl	8006310 <ui_get_fsm>
 8006a6c:	60b8      	str	r0, [r7, #8]
            if (fsm) {
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d003      	beq.n	8006a7c <ui_handle_preset_volume+0x19c>
                TrxFSM_StartVolume(fsm, volume_dL);
 8006a74:	68f9      	ldr	r1, [r7, #12]
 8006a76:	68b8      	ldr	r0, [r7, #8]
 8006a78:	f7ff fa44 	bl	8005f04 <TrxFSM_StartVolume>
            }
            
            ui->screen = UI_SCREEN_HOME;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e008      	b.n	8006a98 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_ESC) {
 8006a86:	78fb      	ldrb	r3, [r7, #3]
 8006a88:	2b46      	cmp	r3, #70	@ 0x46
 8006a8a:	d104      	bne.n	8006a96 <ui_handle_preset_volume+0x1b6>
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	731a      	strb	r2, [r3, #12]
        return true;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e000      	b.n	8006a98 <ui_handle_preset_volume+0x1b8>
    }
    return false;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3720      	adds	r7, #32
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	cccccccd 	.word	0xcccccccd

08006aa4 <ui_render_preset_money>:

/* ========== PRESET MONEY ========== */
static void ui_render_preset_money(UI_Context *ui)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08c      	sub	sp, #48	@ 0x30
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006aac:	f7ff fbeb 	bl	8006286 <ui_clear>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: MONEY", ui->active_pump_id);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	7b5b      	ldrb	r3, [r3, #13]
 8006ab4:	f107 0010 	add.w	r0, r7, #16
 8006ab8:	4a21      	ldr	r2, [pc, #132]	@ (8006b40 <ui_render_preset_money+0x9c>)
 8006aba:	2120      	movs	r1, #32
 8006abc:	f012 fbd2 	bl	8019264 <sniprintf>
    ui_line(0, line);
 8006ac0:	f107 0310 	add.w	r3, r7, #16
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	2000      	movs	r0, #0
 8006ac8:	f7ff fbe4 	bl	8006294 <ui_line>
    ui_line(1, "");
 8006acc:	491d      	ldr	r1, [pc, #116]	@ (8006b44 <ui_render_preset_money+0xa0>)
 8006ace:	2001      	movs	r0, #1
 8006ad0:	f7ff fbe0 	bl	8006294 <ui_line>
    
    char money_str[8] = "0";
 8006ad4:	2330      	movs	r3, #48	@ 0x30
 8006ad6:	60bb      	str	r3, [r7, #8]
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60fb      	str	r3, [r7, #12]
    if (ui->edit_len > 0) {
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	7d9b      	ldrb	r3, [r3, #22]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d011      	beq.n	8006b08 <ui_render_preset_money+0x64>
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f103 010e 	add.w	r1, r3, #14
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	7d9b      	ldrb	r3, [r3, #22]
 8006aee:	461a      	mov	r2, r3
 8006af0:	f107 0308 	add.w	r3, r7, #8
 8006af4:	4618      	mov	r0, r3
 8006af6:	f012 fc15 	bl	8019324 <strncpy>
        money_str[ui->edit_len] = '\0';
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	7d9b      	ldrb	r3, [r3, #22]
 8006afe:	3330      	adds	r3, #48	@ 0x30
 8006b00:	443b      	add	r3, r7
 8006b02:	2200      	movs	r2, #0
 8006b04:	f803 2c28 	strb.w	r2, [r3, #-40]
    }
    
    snprintf(line, sizeof(line), "P: %s", money_str);
 8006b08:	f107 0308 	add.w	r3, r7, #8
 8006b0c:	f107 0010 	add.w	r0, r7, #16
 8006b10:	4a0d      	ldr	r2, [pc, #52]	@ (8006b48 <ui_render_preset_money+0xa4>)
 8006b12:	2120      	movs	r1, #32
 8006b14:	f012 fba6 	bl	8019264 <sniprintf>
    ui_line(3, line);
 8006b18:	f107 0310 	add.w	r3, r7, #16
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	2003      	movs	r0, #3
 8006b20:	f7ff fbb8 	bl	8006294 <ui_line>
    ui_line(6, "0-9:digit");
 8006b24:	4909      	ldr	r1, [pc, #36]	@ (8006b4c <ui_render_preset_money+0xa8>)
 8006b26:	2006      	movs	r0, #6
 8006b28:	f7ff fbb4 	bl	8006294 <ui_line>
    ui_line(7, "OK:start RES:clr");
 8006b2c:	4908      	ldr	r1, [pc, #32]	@ (8006b50 <ui_render_preset_money+0xac>)
 8006b2e:	2007      	movs	r0, #7
 8006b30:	f7ff fbb0 	bl	8006294 <ui_line>
    
    SSD1309_UpdateScreen();
 8006b34:	f7fe fa12 	bl	8004f5c <SSD1309_UpdateScreen>
}
 8006b38:	bf00      	nop
 8006b3a:	3730      	adds	r7, #48	@ 0x30
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	08019ff8 	.word	0x08019ff8
 8006b44:	08019f58 	.word	0x08019f58
 8006b48:	0801a008 	.word	0x0801a008
 8006b4c:	0801a010 	.word	0x0801a010
 8006b50:	08019fe4 	.word	0x08019fe4

08006b54 <ui_handle_preset_money>:

static bool ui_handle_preset_money(UI_Context *ui, char key)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b2f      	cmp	r3, #47	@ 0x2f
 8006b64:	d91a      	bls.n	8006b9c <ui_handle_preset_money+0x48>
 8006b66:	78fb      	ldrb	r3, [r7, #3]
 8006b68:	2b39      	cmp	r3, #57	@ 0x39
 8006b6a:	d817      	bhi.n	8006b9c <ui_handle_preset_money+0x48>
        if (ui->edit_len < 6) {
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	7d9b      	ldrb	r3, [r3, #22]
 8006b70:	2b05      	cmp	r3, #5
 8006b72:	d811      	bhi.n	8006b98 <ui_handle_preset_money+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	7d9b      	ldrb	r3, [r3, #22]
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	b2d1      	uxtb	r1, r2
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	7591      	strb	r1, [r2, #22]
 8006b80:	461a      	mov	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4413      	add	r3, r2
 8006b86:	78fa      	ldrb	r2, [r7, #3]
 8006b88:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	7d9b      	ldrb	r3, [r3, #22]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4413      	add	r3, r2
 8006b94:	2200      	movs	r2, #0
 8006b96:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e048      	b.n	8006c2e <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_RES) {
 8006b9c:	78fb      	ldrb	r3, [r7, #3]
 8006b9e:	2b45      	cmp	r3, #69	@ 0x45
 8006ba0:	d10b      	bne.n	8006bba <ui_handle_preset_money+0x66>
        ui->edit_len = 0;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	330e      	adds	r3, #14
 8006bac:	2208      	movs	r2, #8
 8006bae:	2100      	movs	r1, #0
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f012 fbaf 	bl	8019314 <memset>
        return true;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e039      	b.n	8006c2e <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_OK) {
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	2b4b      	cmp	r3, #75	@ 0x4b
 8006bbe:	d12d      	bne.n	8006c1c <ui_handle_preset_money+0xc8>
        if (ui->edit_len > 0) {
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	7d9b      	ldrb	r3, [r3, #22]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d027      	beq.n	8006c18 <ui_handle_preset_money+0xc4>
            uint32_t value = 0;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006bcc:	2300      	movs	r3, #0
 8006bce:	74fb      	strb	r3, [r7, #19]
 8006bd0:	e00f      	b.n	8006bf2 <ui_handle_preset_money+0x9e>
                value = value * 10 + (ui->edit_buf[i] - '0');
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	4613      	mov	r3, r2
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	4413      	add	r3, r2
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	4619      	mov	r1, r3
 8006bde:	7cfb      	ldrb	r3, [r7, #19]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	4413      	add	r3, r2
 8006be4:	7b9b      	ldrb	r3, [r3, #14]
 8006be6:	440b      	add	r3, r1
 8006be8:	3b30      	subs	r3, #48	@ 0x30
 8006bea:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006bec:	7cfb      	ldrb	r3, [r7, #19]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	74fb      	strb	r3, [r7, #19]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	7d9b      	ldrb	r3, [r3, #22]
 8006bf6:	7cfa      	ldrb	r2, [r7, #19]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d3ea      	bcc.n	8006bd2 <ui_handle_preset_money+0x7e>
            }
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f7ff fb87 	bl	8006310 <ui_get_fsm>
 8006c02:	60f8      	str	r0, [r7, #12]
            if (fsm) {
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <ui_handle_preset_money+0xbe>
                TrxFSM_StartMoney(fsm, value);
 8006c0a:	6979      	ldr	r1, [r7, #20]
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f7ff f9d5 	bl	8005fbc <TrxFSM_StartMoney>
            }
            
            ui->screen = UI_SCREEN_HOME;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e008      	b.n	8006c2e <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_ESC) {
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	2b46      	cmp	r3, #70	@ 0x46
 8006c20:	d104      	bne.n	8006c2c <ui_handle_preset_money+0xd8>
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	731a      	strb	r2, [r3, #12]
        return true;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <ui_handle_preset_money+0xda>
    }
    return false;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3718      	adds	r7, #24
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
	...

08006c38 <ui_render_totalizer>:

/* ========== TOTALIZER ========== */
static void ui_render_totalizer(UI_Context *ui)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b092      	sub	sp, #72	@ 0x48
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006c40:	f7ff fb21 	bl	8006286 <ui_clear>
    
    ui_line(0, "TOTALIZERS");
 8006c44:	4927      	ldr	r1, [pc, #156]	@ (8006ce4 <ui_render_totalizer+0xac>)
 8006c46:	2000      	movs	r0, #0
 8006c48:	f7ff fb24 	bl	8006294 <ui_line>
    ui_line(1, "");
 8006c4c:	4926      	ldr	r1, [pc, #152]	@ (8006ce8 <ui_render_totalizer+0xb0>)
 8006c4e:	2001      	movs	r0, #1
 8006c50:	f7ff fb20 	bl	8006294 <ui_line>
    
    for (uint8_t i = 0; i < 2; i++) {
 8006c54:	2300      	movs	r3, #0
 8006c56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006c5a:	e034      	b.n	8006cc6 <ui_render_totalizer+0x8e>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8006c5c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d102      	bne.n	8006c6a <ui_render_totalizer+0x32>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	e001      	b.n	8006c6e <ui_render_totalizer+0x36>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (!fsm) continue;
 8006c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d021      	beq.n	8006cba <ui_render_totalizer+0x82>
        
        char line[32], vol_str[12];
        format_volume(fsm->totalizer_dL, vol_str, sizeof(vol_str));
 8006c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8006c7e:	220c      	movs	r2, #12
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7ff fb1d 	bl	80062c0 <format_volume>
        snprintf(line, sizeof(line), "TRK%u: %s", i+1, vol_str);
 8006c86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006c8a:	1c5a      	adds	r2, r3, #1
 8006c8c:	f107 000c 	add.w	r0, r7, #12
 8006c90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	4613      	mov	r3, r2
 8006c98:	4a14      	ldr	r2, [pc, #80]	@ (8006cec <ui_render_totalizer+0xb4>)
 8006c9a:	2120      	movs	r1, #32
 8006c9c:	f012 fae2 	bl	8019264 <sniprintf>
        ui_line(2 + i * 2, line);
 8006ca0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	005b      	lsls	r3, r3, #1
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	f107 020c 	add.w	r2, r7, #12
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff faee 	bl	8006294 <ui_line>
 8006cb8:	e000      	b.n	8006cbc <ui_render_totalizer+0x84>
        if (!fsm) continue;
 8006cba:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8006cbc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006cc6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d9c6      	bls.n	8006c5c <ui_render_totalizer+0x24>
    }
    
    ui_line(7, "ESC:back");
 8006cce:	4908      	ldr	r1, [pc, #32]	@ (8006cf0 <ui_render_totalizer+0xb8>)
 8006cd0:	2007      	movs	r0, #7
 8006cd2:	f7ff fadf 	bl	8006294 <ui_line>
    SSD1309_UpdateScreen();
 8006cd6:	f7fe f941 	bl	8004f5c <SSD1309_UpdateScreen>
}
 8006cda:	bf00      	nop
 8006cdc:	3740      	adds	r7, #64	@ 0x40
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	0801a01c 	.word	0x0801a01c
 8006ce8:	08019f58 	.word	0x08019f58
 8006cec:	0801a028 	.word	0x0801a028
 8006cf0:	0801a034 	.word	0x0801a034

08006cf4 <ui_handle_totalizer>:

static bool ui_handle_totalizer(UI_Context *ui, char key)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_ESC || key == KEY_OK) {
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	2b46      	cmp	r3, #70	@ 0x46
 8006d04:	d002      	beq.n	8006d0c <ui_handle_totalizer+0x18>
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	2b4b      	cmp	r3, #75	@ 0x4b
 8006d0a:	d104      	bne.n	8006d16 <ui_handle_totalizer+0x22>
        ui->screen = UI_SCREEN_HOME;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	731a      	strb	r2, [r3, #12]
        return true;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e000      	b.n	8006d18 <ui_handle_totalizer+0x24>
    }
    return false;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <UI_Init>:

/* ========== INIT & TASK ========== */
void UI_Init(UI_Context *ui, TransactionFSM *trk1_fsm, TransactionFSM *trk2_fsm, Settings *settings)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	607a      	str	r2, [r7, #4]
 8006d30:	603b      	str	r3, [r7, #0]
    if (!ui) return;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01c      	beq.n	8006d72 <UI_Init+0x4e>
    
    memset(ui, 0, sizeof(*ui));
 8006d38:	2224      	movs	r2, #36	@ 0x24
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f012 fae9 	bl	8019314 <memset>
    ui->trk1_fsm = trk1_fsm;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	601a      	str	r2, [r3, #0]
    ui->trk2_fsm = trk2_fsm;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	605a      	str	r2, [r3, #4]
    ui->settings = settings;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	735a      	strb	r2, [r3, #13]
    ui->selected_mode = 0;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	75da      	strb	r2, [r3, #23]
    ui->blink_timer_ms = HAL_GetTick();
 8006d66:	f000 f95b 	bl	8007020 <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	61da      	str	r2, [r3, #28]
 8006d70:	e000      	b.n	8006d74 <UI_Init+0x50>
    if (!ui) return;
 8006d72:	bf00      	nop
}
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
 8006d82:	460b      	mov	r3, r1
 8006d84:	70fb      	strb	r3, [r7, #3]
    if (!ui) return;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 8092 	beq.w	8006eb2 <UI_Task+0x138>
    
    uint32_t now = HAL_GetTick();
 8006d8e:	f000 f947 	bl	8007020 <HAL_GetTick>
 8006d92:	60b8      	str	r0, [r7, #8]
    
    /* Blink timer */
    if ((now - ui->blink_timer_ms) > 500) {
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	69db      	ldr	r3, [r3, #28]
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006da0:	d913      	bls.n	8006dca <UI_Task+0x50>
        ui->blink_state = !ui->blink_state;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	bf14      	ite	ne
 8006dac:	2301      	movne	r3, #1
 8006dae:	2300      	moveq	r3, #0
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	f083 0301 	eor.w	r3, r3, #1
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	f003 0301 	and.w	r3, r3, #1
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f883 2020 	strb.w	r2, [r3, #32]
        ui->blink_timer_ms = now;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	61da      	str	r2, [r3, #28]
    }
    
    /* Handle input */
    bool need_render = false;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	73fb      	strb	r3, [r7, #15]
    
    if (key != 0) {
 8006dce:	78fb      	ldrb	r3, [r7, #3]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d03a      	beq.n	8006e4a <UI_Task+0xd0>
        if (ui->screen == UI_SCREEN_HOME) {
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	7b1b      	ldrb	r3, [r3, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d107      	bne.n	8006dec <UI_Task+0x72>
            need_render = ui_handle_home(ui, key);
 8006ddc:	78fb      	ldrb	r3, [r7, #3]
 8006dde:	4619      	mov	r1, r3
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f7ff fb9d 	bl	8006520 <ui_handle_home>
 8006de6:	4603      	mov	r3, r0
 8006de8:	73fb      	strb	r3, [r7, #15]
 8006dea:	e02e      	b.n	8006e4a <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	7b1b      	ldrb	r3, [r3, #12]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d107      	bne.n	8006e04 <UI_Task+0x8a>
            need_render = ui_handle_select_mode(ui, key);
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff fca1 	bl	8006740 <ui_handle_select_mode>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	73fb      	strb	r3, [r7, #15]
 8006e02:	e022      	b.n	8006e4a <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	7b1b      	ldrb	r3, [r3, #12]
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d107      	bne.n	8006e1c <UI_Task+0xa2>
            need_render = ui_handle_preset_volume(ui, key);
 8006e0c:	78fb      	ldrb	r3, [r7, #3]
 8006e0e:	4619      	mov	r1, r3
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7ff fd65 	bl	80068e0 <ui_handle_preset_volume>
 8006e16:	4603      	mov	r3, r0
 8006e18:	73fb      	strb	r3, [r7, #15]
 8006e1a:	e016      	b.n	8006e4a <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	7b1b      	ldrb	r3, [r3, #12]
 8006e20:	2b03      	cmp	r3, #3
 8006e22:	d107      	bne.n	8006e34 <UI_Task+0xba>
            need_render = ui_handle_preset_money(ui, key);
 8006e24:	78fb      	ldrb	r3, [r7, #3]
 8006e26:	4619      	mov	r1, r3
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f7ff fe93 	bl	8006b54 <ui_handle_preset_money>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	73fb      	strb	r3, [r7, #15]
 8006e32:	e00a      	b.n	8006e4a <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	7b1b      	ldrb	r3, [r3, #12]
 8006e38:	2b04      	cmp	r3, #4
 8006e3a:	d106      	bne.n	8006e4a <UI_Task+0xd0>
            need_render = ui_handle_totalizer(ui, key);
 8006e3c:	78fb      	ldrb	r3, [r7, #3]
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f7ff ff57 	bl	8006cf4 <ui_handle_totalizer>
 8006e46:	4603      	mov	r3, r0
 8006e48:	73fb      	strb	r3, [r7, #15]
        }
    }
    
    /* Periodic render */
    if (need_render || (now - ui->last_render_ms) >= 100) {
 8006e4a:	7bfb      	ldrb	r3, [r7, #15]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d105      	bne.n	8006e5c <UI_Task+0xe2>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b63      	cmp	r3, #99	@ 0x63
 8006e5a:	d92b      	bls.n	8006eb4 <UI_Task+0x13a>
        ui->last_render_ms = now;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	619a      	str	r2, [r3, #24]
        
        if (ui->screen == UI_SCREEN_HOME) {
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	7b1b      	ldrb	r3, [r3, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d103      	bne.n	8006e72 <UI_Task+0xf8>
            ui_render_home(ui);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7ff fa64 	bl	8006338 <ui_render_home>
 8006e70:	e020      	b.n	8006eb4 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	7b1b      	ldrb	r3, [r3, #12]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d103      	bne.n	8006e82 <UI_Task+0x108>
            ui_render_select_mode(ui);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7ff fc04 	bl	8006688 <ui_render_select_mode>
 8006e80:	e018      	b.n	8006eb4 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	7b1b      	ldrb	r3, [r3, #12]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d103      	bne.n	8006e92 <UI_Task+0x118>
            ui_render_preset_volume(ui);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff fcd0 	bl	8006830 <ui_render_preset_volume>
 8006e90:	e010      	b.n	8006eb4 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	7b1b      	ldrb	r3, [r3, #12]
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	d103      	bne.n	8006ea2 <UI_Task+0x128>
            ui_render_preset_money(ui);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f7ff fe02 	bl	8006aa4 <ui_render_preset_money>
 8006ea0:	e008      	b.n	8006eb4 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	7b1b      	ldrb	r3, [r3, #12]
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d104      	bne.n	8006eb4 <UI_Task+0x13a>
            ui_render_totalizer(ui);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff fec4 	bl	8006c38 <ui_render_totalizer>
 8006eb0:	e000      	b.n	8006eb4 <UI_Task+0x13a>
    if (!ui) return;
 8006eb2:	bf00      	nop
        }
    }
}
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
	...

08006ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8006ebc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8006ef8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8006ec0:	f7fe fe1c 	bl	8005afc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006ec4:	f7fe fd7a 	bl	80059bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006ec8:	480c      	ldr	r0, [pc, #48]	@ (8006efc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006eca:	490d      	ldr	r1, [pc, #52]	@ (8006f00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8006f04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ed0:	e002      	b.n	8006ed8 <LoopCopyDataInit>

08006ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006ed6:	3304      	adds	r3, #4

08006ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006edc:	d3f9      	bcc.n	8006ed2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006ede:	4a0a      	ldr	r2, [pc, #40]	@ (8006f08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006ee0:	4c0a      	ldr	r4, [pc, #40]	@ (8006f0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8006ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ee4:	e001      	b.n	8006eea <LoopFillZerobss>

08006ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ee8:	3204      	adds	r2, #4

08006eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006eec:	d3fb      	bcc.n	8006ee6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006eee:	f012 fa33 	bl	8019358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ef2:	f7fa fd77 	bl	80019e4 <main>
  bx  lr
 8006ef6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006ef8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8006efc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006f00:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8006f04:	0801a404 	.word	0x0801a404
  ldr r2, =_sbss
 8006f08:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8006f0c:	240042f8 	.word	0x240042f8

08006f10 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006f10:	e7fe      	b.n	8006f10 <ADC3_IRQHandler>
	...

08006f14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f1a:	2003      	movs	r0, #3
 8006f1c:	f000 f98c 	bl	8007238 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006f20:	f007 fee6 	bl	800ecf0 <HAL_RCC_GetSysClockFreq>
 8006f24:	4602      	mov	r2, r0
 8006f26:	4b15      	ldr	r3, [pc, #84]	@ (8006f7c <HAL_Init+0x68>)
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	0a1b      	lsrs	r3, r3, #8
 8006f2c:	f003 030f 	and.w	r3, r3, #15
 8006f30:	4913      	ldr	r1, [pc, #76]	@ (8006f80 <HAL_Init+0x6c>)
 8006f32:	5ccb      	ldrb	r3, [r1, r3]
 8006f34:	f003 031f 	and.w	r3, r3, #31
 8006f38:	fa22 f303 	lsr.w	r3, r2, r3
 8006f3c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f7c <HAL_Init+0x68>)
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	f003 030f 	and.w	r3, r3, #15
 8006f46:	4a0e      	ldr	r2, [pc, #56]	@ (8006f80 <HAL_Init+0x6c>)
 8006f48:	5cd3      	ldrb	r3, [r2, r3]
 8006f4a:	f003 031f 	and.w	r3, r3, #31
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	fa22 f303 	lsr.w	r3, r2, r3
 8006f54:	4a0b      	ldr	r2, [pc, #44]	@ (8006f84 <HAL_Init+0x70>)
 8006f56:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f58:	4a0b      	ldr	r2, [pc, #44]	@ (8006f88 <HAL_Init+0x74>)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006f5e:	200f      	movs	r0, #15
 8006f60:	f000 f814 	bl	8006f8c <HAL_InitTick>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e002      	b.n	8006f74 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8006f6e:	f7fe f915 	bl	800519c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3708      	adds	r7, #8
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	58024400 	.word	0x58024400
 8006f80:	0801a290 	.word	0x0801a290
 8006f84:	2400003c 	.word	0x2400003c
 8006f88:	24000038 	.word	0x24000038

08006f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006f94:	4b15      	ldr	r3, [pc, #84]	@ (8006fec <HAL_InitTick+0x60>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e021      	b.n	8006fe4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006fa0:	4b13      	ldr	r3, [pc, #76]	@ (8006ff0 <HAL_InitTick+0x64>)
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	4b11      	ldr	r3, [pc, #68]	@ (8006fec <HAL_InitTick+0x60>)
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006fae:	fbb3 f3f1 	udiv	r3, r3, r1
 8006fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 f971 	bl	800729e <HAL_SYSTICK_Config>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e00e      	b.n	8006fe4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2b0f      	cmp	r3, #15
 8006fca:	d80a      	bhi.n	8006fe2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006fcc:	2200      	movs	r2, #0
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd4:	f000 f93b 	bl	800724e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006fd8:	4a06      	ldr	r2, [pc, #24]	@ (8006ff4 <HAL_InitTick+0x68>)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	e000      	b.n	8006fe4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	24000044 	.word	0x24000044
 8006ff0:	24000038 	.word	0x24000038
 8006ff4:	24000040 	.word	0x24000040

08006ff8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006ffc:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <HAL_IncTick+0x20>)
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	461a      	mov	r2, r3
 8007002:	4b06      	ldr	r3, [pc, #24]	@ (800701c <HAL_IncTick+0x24>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4413      	add	r3, r2
 8007008:	4a04      	ldr	r2, [pc, #16]	@ (800701c <HAL_IncTick+0x24>)
 800700a:	6013      	str	r3, [r2, #0]
}
 800700c:	bf00      	nop
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	24000044 	.word	0x24000044
 800701c:	240025c8 	.word	0x240025c8

08007020 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007020:	b480      	push	{r7}
 8007022:	af00      	add	r7, sp, #0
  return uwTick;
 8007024:	4b03      	ldr	r3, [pc, #12]	@ (8007034 <HAL_GetTick+0x14>)
 8007026:	681b      	ldr	r3, [r3, #0]
}
 8007028:	4618      	mov	r0, r3
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	240025c8 	.word	0x240025c8

08007038 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007040:	f7ff ffee 	bl	8007020 <HAL_GetTick>
 8007044:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007050:	d005      	beq.n	800705e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007052:	4b0a      	ldr	r3, [pc, #40]	@ (800707c <HAL_Delay+0x44>)
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	4413      	add	r3, r2
 800705c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800705e:	bf00      	nop
 8007060:	f7ff ffde 	bl	8007020 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	429a      	cmp	r2, r3
 800706e:	d8f7      	bhi.n	8007060 <HAL_Delay+0x28>
  {
  }
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	24000044 	.word	0x24000044

08007080 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8007080:	b480      	push	{r7}
 8007082:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8007084:	4b03      	ldr	r3, [pc, #12]	@ (8007094 <HAL_GetREVID+0x14>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	0c1b      	lsrs	r3, r3, #16
}
 800708a:	4618      	mov	r0, r3
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	5c001000 	.word	0x5c001000

08007098 <__NVIC_SetPriorityGrouping>:
{
 8007098:	b480      	push	{r7}
 800709a:	b085      	sub	sp, #20
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f003 0307 	and.w	r3, r3, #7
 80070a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80070a8:	4b0b      	ldr	r3, [pc, #44]	@ (80070d8 <__NVIC_SetPriorityGrouping+0x40>)
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80070b4:	4013      	ands	r3, r2
 80070b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80070c0:	4b06      	ldr	r3, [pc, #24]	@ (80070dc <__NVIC_SetPriorityGrouping+0x44>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80070c6:	4a04      	ldr	r2, [pc, #16]	@ (80070d8 <__NVIC_SetPriorityGrouping+0x40>)
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	60d3      	str	r3, [r2, #12]
}
 80070cc:	bf00      	nop
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	e000ed00 	.word	0xe000ed00
 80070dc:	05fa0000 	.word	0x05fa0000

080070e0 <__NVIC_GetPriorityGrouping>:
{
 80070e0:	b480      	push	{r7}
 80070e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80070e4:	4b04      	ldr	r3, [pc, #16]	@ (80070f8 <__NVIC_GetPriorityGrouping+0x18>)
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	0a1b      	lsrs	r3, r3, #8
 80070ea:	f003 0307 	and.w	r3, r3, #7
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	e000ed00 	.word	0xe000ed00

080070fc <__NVIC_EnableIRQ>:
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	4603      	mov	r3, r0
 8007104:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007106:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800710a:	2b00      	cmp	r3, #0
 800710c:	db0b      	blt.n	8007126 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800710e:	88fb      	ldrh	r3, [r7, #6]
 8007110:	f003 021f 	and.w	r2, r3, #31
 8007114:	4907      	ldr	r1, [pc, #28]	@ (8007134 <__NVIC_EnableIRQ+0x38>)
 8007116:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	2001      	movs	r0, #1
 800711e:	fa00 f202 	lsl.w	r2, r0, r2
 8007122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007126:	bf00      	nop
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	e000e100 	.word	0xe000e100

08007138 <__NVIC_SetPriority>:
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	4603      	mov	r3, r0
 8007140:	6039      	str	r1, [r7, #0]
 8007142:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007144:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007148:	2b00      	cmp	r3, #0
 800714a:	db0a      	blt.n	8007162 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	b2da      	uxtb	r2, r3
 8007150:	490c      	ldr	r1, [pc, #48]	@ (8007184 <__NVIC_SetPriority+0x4c>)
 8007152:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007156:	0112      	lsls	r2, r2, #4
 8007158:	b2d2      	uxtb	r2, r2
 800715a:	440b      	add	r3, r1
 800715c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007160:	e00a      	b.n	8007178 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	b2da      	uxtb	r2, r3
 8007166:	4908      	ldr	r1, [pc, #32]	@ (8007188 <__NVIC_SetPriority+0x50>)
 8007168:	88fb      	ldrh	r3, [r7, #6]
 800716a:	f003 030f 	and.w	r3, r3, #15
 800716e:	3b04      	subs	r3, #4
 8007170:	0112      	lsls	r2, r2, #4
 8007172:	b2d2      	uxtb	r2, r2
 8007174:	440b      	add	r3, r1
 8007176:	761a      	strb	r2, [r3, #24]
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	e000e100 	.word	0xe000e100
 8007188:	e000ed00 	.word	0xe000ed00

0800718c <NVIC_EncodePriority>:
{
 800718c:	b480      	push	{r7}
 800718e:	b089      	sub	sp, #36	@ 0x24
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 0307 	and.w	r3, r3, #7
 800719e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	f1c3 0307 	rsb	r3, r3, #7
 80071a6:	2b04      	cmp	r3, #4
 80071a8:	bf28      	it	cs
 80071aa:	2304      	movcs	r3, #4
 80071ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	3304      	adds	r3, #4
 80071b2:	2b06      	cmp	r3, #6
 80071b4:	d902      	bls.n	80071bc <NVIC_EncodePriority+0x30>
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	3b03      	subs	r3, #3
 80071ba:	e000      	b.n	80071be <NVIC_EncodePriority+0x32>
 80071bc:	2300      	movs	r3, #0
 80071be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80071c0:	f04f 32ff 	mov.w	r2, #4294967295
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	43da      	mvns	r2, r3
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	401a      	ands	r2, r3
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80071d4:	f04f 31ff 	mov.w	r1, #4294967295
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	fa01 f303 	lsl.w	r3, r1, r3
 80071de:	43d9      	mvns	r1, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80071e4:	4313      	orrs	r3, r2
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3724      	adds	r7, #36	@ 0x24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
	...

080071f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	3b01      	subs	r3, #1
 8007200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007204:	d301      	bcc.n	800720a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007206:	2301      	movs	r3, #1
 8007208:	e00f      	b.n	800722a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800720a:	4a0a      	ldr	r2, [pc, #40]	@ (8007234 <SysTick_Config+0x40>)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	3b01      	subs	r3, #1
 8007210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007212:	210f      	movs	r1, #15
 8007214:	f04f 30ff 	mov.w	r0, #4294967295
 8007218:	f7ff ff8e 	bl	8007138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800721c:	4b05      	ldr	r3, [pc, #20]	@ (8007234 <SysTick_Config+0x40>)
 800721e:	2200      	movs	r2, #0
 8007220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007222:	4b04      	ldr	r3, [pc, #16]	@ (8007234 <SysTick_Config+0x40>)
 8007224:	2207      	movs	r2, #7
 8007226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3708      	adds	r7, #8
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	e000e010 	.word	0xe000e010

08007238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f7ff ff29 	bl	8007098 <__NVIC_SetPriorityGrouping>
}
 8007246:	bf00      	nop
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}

0800724e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b086      	sub	sp, #24
 8007252:	af00      	add	r7, sp, #0
 8007254:	4603      	mov	r3, r0
 8007256:	60b9      	str	r1, [r7, #8]
 8007258:	607a      	str	r2, [r7, #4]
 800725a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800725c:	f7ff ff40 	bl	80070e0 <__NVIC_GetPriorityGrouping>
 8007260:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	68b9      	ldr	r1, [r7, #8]
 8007266:	6978      	ldr	r0, [r7, #20]
 8007268:	f7ff ff90 	bl	800718c <NVIC_EncodePriority>
 800726c:	4602      	mov	r2, r0
 800726e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007272:	4611      	mov	r1, r2
 8007274:	4618      	mov	r0, r3
 8007276:	f7ff ff5f 	bl	8007138 <__NVIC_SetPriority>
}
 800727a:	bf00      	nop
 800727c:	3718      	adds	r7, #24
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007282:	b580      	push	{r7, lr}
 8007284:	b082      	sub	sp, #8
 8007286:	af00      	add	r7, sp, #0
 8007288:	4603      	mov	r3, r0
 800728a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800728c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff ff33 	bl	80070fc <__NVIC_EnableIRQ>
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b082      	sub	sp, #8
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7ff ffa4 	bl	80071f4 <SysTick_Config>
 80072ac:	4603      	mov	r3, r0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3708      	adds	r7, #8
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
	...

080072b8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80072b8:	b480      	push	{r7}
 80072ba:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80072bc:	f3bf 8f5f 	dmb	sy
}
 80072c0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80072c2:	4b07      	ldr	r3, [pc, #28]	@ (80072e0 <HAL_MPU_Disable+0x28>)
 80072c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c6:	4a06      	ldr	r2, [pc, #24]	@ (80072e0 <HAL_MPU_Disable+0x28>)
 80072c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072cc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80072ce:	4b05      	ldr	r3, [pc, #20]	@ (80072e4 <HAL_MPU_Disable+0x2c>)
 80072d0:	2200      	movs	r2, #0
 80072d2:	605a      	str	r2, [r3, #4]
}
 80072d4:	bf00      	nop
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	e000ed00 	.word	0xe000ed00
 80072e4:	e000ed90 	.word	0xe000ed90

080072e8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80072f0:	4a0b      	ldr	r2, [pc, #44]	@ (8007320 <HAL_MPU_Enable+0x38>)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f043 0301 	orr.w	r3, r3, #1
 80072f8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80072fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007324 <HAL_MPU_Enable+0x3c>)
 80072fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fe:	4a09      	ldr	r2, [pc, #36]	@ (8007324 <HAL_MPU_Enable+0x3c>)
 8007300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007304:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007306:	f3bf 8f4f 	dsb	sy
}
 800730a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800730c:	f3bf 8f6f 	isb	sy
}
 8007310:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007312:	bf00      	nop
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	e000ed90 	.word	0xe000ed90
 8007324:	e000ed00 	.word	0xe000ed00

08007328 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	785a      	ldrb	r2, [r3, #1]
 8007334:	4b1b      	ldr	r3, [pc, #108]	@ (80073a4 <HAL_MPU_ConfigRegion+0x7c>)
 8007336:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007338:	4b1a      	ldr	r3, [pc, #104]	@ (80073a4 <HAL_MPU_ConfigRegion+0x7c>)
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	4a19      	ldr	r2, [pc, #100]	@ (80073a4 <HAL_MPU_ConfigRegion+0x7c>)
 800733e:	f023 0301 	bic.w	r3, r3, #1
 8007342:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007344:	4a17      	ldr	r2, [pc, #92]	@ (80073a4 <HAL_MPU_ConfigRegion+0x7c>)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	7b1b      	ldrb	r3, [r3, #12]
 8007350:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	7adb      	ldrb	r3, [r3, #11]
 8007356:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007358:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	7a9b      	ldrb	r3, [r3, #10]
 800735e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007360:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	7b5b      	ldrb	r3, [r3, #13]
 8007366:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007368:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	7b9b      	ldrb	r3, [r3, #14]
 800736e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007370:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	7bdb      	ldrb	r3, [r3, #15]
 8007376:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007378:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	7a5b      	ldrb	r3, [r3, #9]
 800737e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007380:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	7a1b      	ldrb	r3, [r3, #8]
 8007386:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007388:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	7812      	ldrb	r2, [r2, #0]
 800738e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007390:	4a04      	ldr	r2, [pc, #16]	@ (80073a4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007392:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007394:	6113      	str	r3, [r2, #16]
}
 8007396:	bf00      	nop
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	e000ed90 	.word	0xe000ed90

080073a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80073b0:	f7ff fe36 	bl	8007020 <HAL_GetTick>
 80073b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d101      	bne.n	80073c0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e316      	b.n	80079ee <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a66      	ldr	r2, [pc, #408]	@ (8007560 <HAL_DMA_Init+0x1b8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d04a      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a65      	ldr	r2, [pc, #404]	@ (8007564 <HAL_DMA_Init+0x1bc>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d045      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a63      	ldr	r2, [pc, #396]	@ (8007568 <HAL_DMA_Init+0x1c0>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d040      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a62      	ldr	r2, [pc, #392]	@ (800756c <HAL_DMA_Init+0x1c4>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d03b      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a60      	ldr	r2, [pc, #384]	@ (8007570 <HAL_DMA_Init+0x1c8>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d036      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a5f      	ldr	r2, [pc, #380]	@ (8007574 <HAL_DMA_Init+0x1cc>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d031      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a5d      	ldr	r2, [pc, #372]	@ (8007578 <HAL_DMA_Init+0x1d0>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d02c      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a5c      	ldr	r2, [pc, #368]	@ (800757c <HAL_DMA_Init+0x1d4>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d027      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a5a      	ldr	r2, [pc, #360]	@ (8007580 <HAL_DMA_Init+0x1d8>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d022      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a59      	ldr	r2, [pc, #356]	@ (8007584 <HAL_DMA_Init+0x1dc>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d01d      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a57      	ldr	r2, [pc, #348]	@ (8007588 <HAL_DMA_Init+0x1e0>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d018      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a56      	ldr	r2, [pc, #344]	@ (800758c <HAL_DMA_Init+0x1e4>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d013      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a54      	ldr	r2, [pc, #336]	@ (8007590 <HAL_DMA_Init+0x1e8>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d00e      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a53      	ldr	r2, [pc, #332]	@ (8007594 <HAL_DMA_Init+0x1ec>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d009      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a51      	ldr	r2, [pc, #324]	@ (8007598 <HAL_DMA_Init+0x1f0>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d004      	beq.n	8007460 <HAL_DMA_Init+0xb8>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a50      	ldr	r2, [pc, #320]	@ (800759c <HAL_DMA_Init+0x1f4>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d101      	bne.n	8007464 <HAL_DMA_Init+0xbc>
 8007460:	2301      	movs	r3, #1
 8007462:	e000      	b.n	8007466 <HAL_DMA_Init+0xbe>
 8007464:	2300      	movs	r3, #0
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 813b 	beq.w	80076e2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2202      	movs	r2, #2
 8007470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a37      	ldr	r2, [pc, #220]	@ (8007560 <HAL_DMA_Init+0x1b8>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d04a      	beq.n	800751c <HAL_DMA_Init+0x174>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a36      	ldr	r2, [pc, #216]	@ (8007564 <HAL_DMA_Init+0x1bc>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d045      	beq.n	800751c <HAL_DMA_Init+0x174>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a34      	ldr	r2, [pc, #208]	@ (8007568 <HAL_DMA_Init+0x1c0>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d040      	beq.n	800751c <HAL_DMA_Init+0x174>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a33      	ldr	r2, [pc, #204]	@ (800756c <HAL_DMA_Init+0x1c4>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d03b      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a31      	ldr	r2, [pc, #196]	@ (8007570 <HAL_DMA_Init+0x1c8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d036      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a30      	ldr	r2, [pc, #192]	@ (8007574 <HAL_DMA_Init+0x1cc>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d031      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a2e      	ldr	r2, [pc, #184]	@ (8007578 <HAL_DMA_Init+0x1d0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d02c      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a2d      	ldr	r2, [pc, #180]	@ (800757c <HAL_DMA_Init+0x1d4>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d027      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a2b      	ldr	r2, [pc, #172]	@ (8007580 <HAL_DMA_Init+0x1d8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d022      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a2a      	ldr	r2, [pc, #168]	@ (8007584 <HAL_DMA_Init+0x1dc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d01d      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a28      	ldr	r2, [pc, #160]	@ (8007588 <HAL_DMA_Init+0x1e0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d018      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a27      	ldr	r2, [pc, #156]	@ (800758c <HAL_DMA_Init+0x1e4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d013      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a25      	ldr	r2, [pc, #148]	@ (8007590 <HAL_DMA_Init+0x1e8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d00e      	beq.n	800751c <HAL_DMA_Init+0x174>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a24      	ldr	r2, [pc, #144]	@ (8007594 <HAL_DMA_Init+0x1ec>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d009      	beq.n	800751c <HAL_DMA_Init+0x174>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a22      	ldr	r2, [pc, #136]	@ (8007598 <HAL_DMA_Init+0x1f0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d004      	beq.n	800751c <HAL_DMA_Init+0x174>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a21      	ldr	r2, [pc, #132]	@ (800759c <HAL_DMA_Init+0x1f4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d108      	bne.n	800752e <HAL_DMA_Init+0x186>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0201 	bic.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	e007      	b.n	800753e <HAL_DMA_Init+0x196>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f022 0201 	bic.w	r2, r2, #1
 800753c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800753e:	e02f      	b.n	80075a0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007540:	f7ff fd6e 	bl	8007020 <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	2b05      	cmp	r3, #5
 800754c:	d928      	bls.n	80075a0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2220      	movs	r2, #32
 8007552:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2203      	movs	r2, #3
 8007558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e246      	b.n	80079ee <HAL_DMA_Init+0x646>
 8007560:	40020010 	.word	0x40020010
 8007564:	40020028 	.word	0x40020028
 8007568:	40020040 	.word	0x40020040
 800756c:	40020058 	.word	0x40020058
 8007570:	40020070 	.word	0x40020070
 8007574:	40020088 	.word	0x40020088
 8007578:	400200a0 	.word	0x400200a0
 800757c:	400200b8 	.word	0x400200b8
 8007580:	40020410 	.word	0x40020410
 8007584:	40020428 	.word	0x40020428
 8007588:	40020440 	.word	0x40020440
 800758c:	40020458 	.word	0x40020458
 8007590:	40020470 	.word	0x40020470
 8007594:	40020488 	.word	0x40020488
 8007598:	400204a0 	.word	0x400204a0
 800759c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 0301 	and.w	r3, r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1c8      	bne.n	8007540 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80075b6:	697a      	ldr	r2, [r7, #20]
 80075b8:	4b83      	ldr	r3, [pc, #524]	@ (80077c8 <HAL_DMA_Init+0x420>)
 80075ba:	4013      	ands	r3, r2
 80075bc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80075c6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075d2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075de:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a1b      	ldr	r3, [r3, #32]
 80075e4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f0:	2b04      	cmp	r3, #4
 80075f2:	d107      	bne.n	8007604 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075fc:	4313      	orrs	r3, r2
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	4313      	orrs	r3, r2
 8007602:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007604:	4b71      	ldr	r3, [pc, #452]	@ (80077cc <HAL_DMA_Init+0x424>)
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	4b71      	ldr	r3, [pc, #452]	@ (80077d0 <HAL_DMA_Init+0x428>)
 800760a:	4013      	ands	r3, r2
 800760c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007610:	d328      	bcc.n	8007664 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2b28      	cmp	r3, #40	@ 0x28
 8007618:	d903      	bls.n	8007622 <HAL_DMA_Init+0x27a>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007620:	d917      	bls.n	8007652 <HAL_DMA_Init+0x2aa>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
 8007626:	2b3e      	cmp	r3, #62	@ 0x3e
 8007628:	d903      	bls.n	8007632 <HAL_DMA_Init+0x28a>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	2b42      	cmp	r3, #66	@ 0x42
 8007630:	d90f      	bls.n	8007652 <HAL_DMA_Init+0x2aa>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	2b46      	cmp	r3, #70	@ 0x46
 8007638:	d903      	bls.n	8007642 <HAL_DMA_Init+0x29a>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	2b48      	cmp	r3, #72	@ 0x48
 8007640:	d907      	bls.n	8007652 <HAL_DMA_Init+0x2aa>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	2b4e      	cmp	r3, #78	@ 0x4e
 8007648:	d905      	bls.n	8007656 <HAL_DMA_Init+0x2ae>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	2b52      	cmp	r3, #82	@ 0x52
 8007650:	d801      	bhi.n	8007656 <HAL_DMA_Init+0x2ae>
 8007652:	2301      	movs	r3, #1
 8007654:	e000      	b.n	8007658 <HAL_DMA_Init+0x2b0>
 8007656:	2300      	movs	r3, #0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d003      	beq.n	8007664 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007662:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	697a      	ldr	r2, [r7, #20]
 800766a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	f023 0307 	bic.w	r3, r3, #7
 800767a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	4313      	orrs	r3, r2
 8007684:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800768a:	2b04      	cmp	r3, #4
 800768c:	d117      	bne.n	80076be <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	4313      	orrs	r3, r2
 8007696:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00e      	beq.n	80076be <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f002 fb4d 	bl	8009d40 <DMA_CheckFifoParam>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d008      	beq.n	80076be <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2240      	movs	r2, #64	@ 0x40
 80076b0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e197      	b.n	80079ee <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f002 fa88 	bl	8009bdc <DMA_CalcBaseAndBitshift>
 80076cc:	4603      	mov	r3, r0
 80076ce:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076d4:	f003 031f 	and.w	r3, r3, #31
 80076d8:	223f      	movs	r2, #63	@ 0x3f
 80076da:	409a      	lsls	r2, r3
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	609a      	str	r2, [r3, #8]
 80076e0:	e0cd      	b.n	800787e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a3b      	ldr	r2, [pc, #236]	@ (80077d4 <HAL_DMA_Init+0x42c>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d022      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a39      	ldr	r2, [pc, #228]	@ (80077d8 <HAL_DMA_Init+0x430>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d01d      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a38      	ldr	r2, [pc, #224]	@ (80077dc <HAL_DMA_Init+0x434>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d018      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a36      	ldr	r2, [pc, #216]	@ (80077e0 <HAL_DMA_Init+0x438>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d013      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a35      	ldr	r2, [pc, #212]	@ (80077e4 <HAL_DMA_Init+0x43c>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00e      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a33      	ldr	r2, [pc, #204]	@ (80077e8 <HAL_DMA_Init+0x440>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d009      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a32      	ldr	r2, [pc, #200]	@ (80077ec <HAL_DMA_Init+0x444>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d004      	beq.n	8007732 <HAL_DMA_Init+0x38a>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a30      	ldr	r2, [pc, #192]	@ (80077f0 <HAL_DMA_Init+0x448>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d101      	bne.n	8007736 <HAL_DMA_Init+0x38e>
 8007732:	2301      	movs	r3, #1
 8007734:	e000      	b.n	8007738 <HAL_DMA_Init+0x390>
 8007736:	2300      	movs	r3, #0
 8007738:	2b00      	cmp	r3, #0
 800773a:	f000 8097 	beq.w	800786c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a24      	ldr	r2, [pc, #144]	@ (80077d4 <HAL_DMA_Init+0x42c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d021      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a22      	ldr	r2, [pc, #136]	@ (80077d8 <HAL_DMA_Init+0x430>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d01c      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a21      	ldr	r2, [pc, #132]	@ (80077dc <HAL_DMA_Init+0x434>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d017      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a1f      	ldr	r2, [pc, #124]	@ (80077e0 <HAL_DMA_Init+0x438>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d012      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a1e      	ldr	r2, [pc, #120]	@ (80077e4 <HAL_DMA_Init+0x43c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d00d      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1c      	ldr	r2, [pc, #112]	@ (80077e8 <HAL_DMA_Init+0x440>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d008      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a1b      	ldr	r2, [pc, #108]	@ (80077ec <HAL_DMA_Init+0x444>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d003      	beq.n	800778c <HAL_DMA_Init+0x3e4>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a19      	ldr	r2, [pc, #100]	@ (80077f0 <HAL_DMA_Init+0x448>)
 800778a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	4b13      	ldr	r3, [pc, #76]	@ (80077f4 <HAL_DMA_Init+0x44c>)
 80077a8:	4013      	ands	r3, r2
 80077aa:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	2b40      	cmp	r3, #64	@ 0x40
 80077b2:	d021      	beq.n	80077f8 <HAL_DMA_Init+0x450>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	2b80      	cmp	r3, #128	@ 0x80
 80077ba:	d102      	bne.n	80077c2 <HAL_DMA_Init+0x41a>
 80077bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80077c0:	e01b      	b.n	80077fa <HAL_DMA_Init+0x452>
 80077c2:	2300      	movs	r3, #0
 80077c4:	e019      	b.n	80077fa <HAL_DMA_Init+0x452>
 80077c6:	bf00      	nop
 80077c8:	fe10803f 	.word	0xfe10803f
 80077cc:	5c001000 	.word	0x5c001000
 80077d0:	ffff0000 	.word	0xffff0000
 80077d4:	58025408 	.word	0x58025408
 80077d8:	5802541c 	.word	0x5802541c
 80077dc:	58025430 	.word	0x58025430
 80077e0:	58025444 	.word	0x58025444
 80077e4:	58025458 	.word	0x58025458
 80077e8:	5802546c 	.word	0x5802546c
 80077ec:	58025480 	.word	0x58025480
 80077f0:	58025494 	.word	0x58025494
 80077f4:	fffe000f 	.word	0xfffe000f
 80077f8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	68d2      	ldr	r2, [r2, #12]
 80077fe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007800:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007808:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	695b      	ldr	r3, [r3, #20]
 800780e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007810:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007818:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	69db      	ldr	r3, [r3, #28]
 800781e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007820:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007828:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	4b6e      	ldr	r3, [pc, #440]	@ (80079f8 <HAL_DMA_Init+0x650>)
 8007840:	4413      	add	r3, r2
 8007842:	4a6e      	ldr	r2, [pc, #440]	@ (80079fc <HAL_DMA_Init+0x654>)
 8007844:	fba2 2303 	umull	r2, r3, r2, r3
 8007848:	091b      	lsrs	r3, r3, #4
 800784a:	009a      	lsls	r2, r3, #2
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f002 f9c3 	bl	8009bdc <DMA_CalcBaseAndBitshift>
 8007856:	4603      	mov	r3, r0
 8007858:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785e:	f003 031f 	and.w	r3, r3, #31
 8007862:	2201      	movs	r2, #1
 8007864:	409a      	lsls	r2, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	605a      	str	r2, [r3, #4]
 800786a:	e008      	b.n	800787e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2240      	movs	r2, #64	@ 0x40
 8007870:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2203      	movs	r2, #3
 8007876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e0b7      	b.n	80079ee <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a5f      	ldr	r2, [pc, #380]	@ (8007a00 <HAL_DMA_Init+0x658>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d072      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a5d      	ldr	r2, [pc, #372]	@ (8007a04 <HAL_DMA_Init+0x65c>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d06d      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a5c      	ldr	r2, [pc, #368]	@ (8007a08 <HAL_DMA_Init+0x660>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d068      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a5a      	ldr	r2, [pc, #360]	@ (8007a0c <HAL_DMA_Init+0x664>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d063      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a59      	ldr	r2, [pc, #356]	@ (8007a10 <HAL_DMA_Init+0x668>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d05e      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a57      	ldr	r2, [pc, #348]	@ (8007a14 <HAL_DMA_Init+0x66c>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d059      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a56      	ldr	r2, [pc, #344]	@ (8007a18 <HAL_DMA_Init+0x670>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d054      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a54      	ldr	r2, [pc, #336]	@ (8007a1c <HAL_DMA_Init+0x674>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d04f      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a53      	ldr	r2, [pc, #332]	@ (8007a20 <HAL_DMA_Init+0x678>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d04a      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a51      	ldr	r2, [pc, #324]	@ (8007a24 <HAL_DMA_Init+0x67c>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d045      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a50      	ldr	r2, [pc, #320]	@ (8007a28 <HAL_DMA_Init+0x680>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d040      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a4e      	ldr	r2, [pc, #312]	@ (8007a2c <HAL_DMA_Init+0x684>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d03b      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a4d      	ldr	r2, [pc, #308]	@ (8007a30 <HAL_DMA_Init+0x688>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d036      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a4b      	ldr	r2, [pc, #300]	@ (8007a34 <HAL_DMA_Init+0x68c>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d031      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a4a      	ldr	r2, [pc, #296]	@ (8007a38 <HAL_DMA_Init+0x690>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d02c      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a48      	ldr	r2, [pc, #288]	@ (8007a3c <HAL_DMA_Init+0x694>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d027      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a47      	ldr	r2, [pc, #284]	@ (8007a40 <HAL_DMA_Init+0x698>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d022      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a45      	ldr	r2, [pc, #276]	@ (8007a44 <HAL_DMA_Init+0x69c>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d01d      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a44      	ldr	r2, [pc, #272]	@ (8007a48 <HAL_DMA_Init+0x6a0>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d018      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a42      	ldr	r2, [pc, #264]	@ (8007a4c <HAL_DMA_Init+0x6a4>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d013      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a41      	ldr	r2, [pc, #260]	@ (8007a50 <HAL_DMA_Init+0x6a8>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d00e      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a3f      	ldr	r2, [pc, #252]	@ (8007a54 <HAL_DMA_Init+0x6ac>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d009      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a3e      	ldr	r2, [pc, #248]	@ (8007a58 <HAL_DMA_Init+0x6b0>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d004      	beq.n	800796e <HAL_DMA_Init+0x5c6>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a3c      	ldr	r2, [pc, #240]	@ (8007a5c <HAL_DMA_Init+0x6b4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d101      	bne.n	8007972 <HAL_DMA_Init+0x5ca>
 800796e:	2301      	movs	r3, #1
 8007970:	e000      	b.n	8007974 <HAL_DMA_Init+0x5cc>
 8007972:	2300      	movs	r3, #0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d032      	beq.n	80079de <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f002 fa5d 	bl	8009e38 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	2b80      	cmp	r3, #128	@ 0x80
 8007984:	d102      	bne.n	800798c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007994:	b2d2      	uxtb	r2, r2
 8007996:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80079a0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d010      	beq.n	80079cc <HAL_DMA_Init+0x624>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	2b08      	cmp	r3, #8
 80079b0:	d80c      	bhi.n	80079cc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f002 fada 	bl	8009f6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079bc:	2200      	movs	r2, #0
 80079be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80079c8:	605a      	str	r2, [r3, #4]
 80079ca:	e008      	b.n	80079de <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	a7fdabf8 	.word	0xa7fdabf8
 80079fc:	cccccccd 	.word	0xcccccccd
 8007a00:	40020010 	.word	0x40020010
 8007a04:	40020028 	.word	0x40020028
 8007a08:	40020040 	.word	0x40020040
 8007a0c:	40020058 	.word	0x40020058
 8007a10:	40020070 	.word	0x40020070
 8007a14:	40020088 	.word	0x40020088
 8007a18:	400200a0 	.word	0x400200a0
 8007a1c:	400200b8 	.word	0x400200b8
 8007a20:	40020410 	.word	0x40020410
 8007a24:	40020428 	.word	0x40020428
 8007a28:	40020440 	.word	0x40020440
 8007a2c:	40020458 	.word	0x40020458
 8007a30:	40020470 	.word	0x40020470
 8007a34:	40020488 	.word	0x40020488
 8007a38:	400204a0 	.word	0x400204a0
 8007a3c:	400204b8 	.word	0x400204b8
 8007a40:	58025408 	.word	0x58025408
 8007a44:	5802541c 	.word	0x5802541c
 8007a48:	58025430 	.word	0x58025430
 8007a4c:	58025444 	.word	0x58025444
 8007a50:	58025458 	.word	0x58025458
 8007a54:	5802546c 	.word	0x5802546c
 8007a58:	58025480 	.word	0x58025480
 8007a5c:	58025494 	.word	0x58025494

08007a60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d101      	bne.n	8007a7c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e226      	b.n	8007eca <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d101      	bne.n	8007a8a <HAL_DMA_Start_IT+0x2a>
 8007a86:	2302      	movs	r3, #2
 8007a88:	e21f      	b.n	8007eca <HAL_DMA_Start_IT+0x46a>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	f040 820a 	bne.w	8007eb4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a68      	ldr	r2, [pc, #416]	@ (8007c54 <HAL_DMA_Start_IT+0x1f4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d04a      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a66      	ldr	r2, [pc, #408]	@ (8007c58 <HAL_DMA_Start_IT+0x1f8>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d045      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a65      	ldr	r2, [pc, #404]	@ (8007c5c <HAL_DMA_Start_IT+0x1fc>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d040      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a63      	ldr	r2, [pc, #396]	@ (8007c60 <HAL_DMA_Start_IT+0x200>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d03b      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a62      	ldr	r2, [pc, #392]	@ (8007c64 <HAL_DMA_Start_IT+0x204>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d036      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a60      	ldr	r2, [pc, #384]	@ (8007c68 <HAL_DMA_Start_IT+0x208>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d031      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a5f      	ldr	r2, [pc, #380]	@ (8007c6c <HAL_DMA_Start_IT+0x20c>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d02c      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a5d      	ldr	r2, [pc, #372]	@ (8007c70 <HAL_DMA_Start_IT+0x210>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d027      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a5c      	ldr	r2, [pc, #368]	@ (8007c74 <HAL_DMA_Start_IT+0x214>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d022      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a5a      	ldr	r2, [pc, #360]	@ (8007c78 <HAL_DMA_Start_IT+0x218>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d01d      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a59      	ldr	r2, [pc, #356]	@ (8007c7c <HAL_DMA_Start_IT+0x21c>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d018      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a57      	ldr	r2, [pc, #348]	@ (8007c80 <HAL_DMA_Start_IT+0x220>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d013      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a56      	ldr	r2, [pc, #344]	@ (8007c84 <HAL_DMA_Start_IT+0x224>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d00e      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a54      	ldr	r2, [pc, #336]	@ (8007c88 <HAL_DMA_Start_IT+0x228>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d009      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a53      	ldr	r2, [pc, #332]	@ (8007c8c <HAL_DMA_Start_IT+0x22c>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d004      	beq.n	8007b4e <HAL_DMA_Start_IT+0xee>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a51      	ldr	r2, [pc, #324]	@ (8007c90 <HAL_DMA_Start_IT+0x230>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d108      	bne.n	8007b60 <HAL_DMA_Start_IT+0x100>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f022 0201 	bic.w	r2, r2, #1
 8007b5c:	601a      	str	r2, [r3, #0]
 8007b5e:	e007      	b.n	8007b70 <HAL_DMA_Start_IT+0x110>
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f022 0201 	bic.w	r2, r2, #1
 8007b6e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	68b9      	ldr	r1, [r7, #8]
 8007b76:	68f8      	ldr	r0, [r7, #12]
 8007b78:	f001 fe84 	bl	8009884 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a34      	ldr	r2, [pc, #208]	@ (8007c54 <HAL_DMA_Start_IT+0x1f4>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d04a      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a33      	ldr	r2, [pc, #204]	@ (8007c58 <HAL_DMA_Start_IT+0x1f8>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d045      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a31      	ldr	r2, [pc, #196]	@ (8007c5c <HAL_DMA_Start_IT+0x1fc>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d040      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a30      	ldr	r2, [pc, #192]	@ (8007c60 <HAL_DMA_Start_IT+0x200>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d03b      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a2e      	ldr	r2, [pc, #184]	@ (8007c64 <HAL_DMA_Start_IT+0x204>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d036      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a2d      	ldr	r2, [pc, #180]	@ (8007c68 <HAL_DMA_Start_IT+0x208>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d031      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a2b      	ldr	r2, [pc, #172]	@ (8007c6c <HAL_DMA_Start_IT+0x20c>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d02c      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c70 <HAL_DMA_Start_IT+0x210>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d027      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a28      	ldr	r2, [pc, #160]	@ (8007c74 <HAL_DMA_Start_IT+0x214>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d022      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a27      	ldr	r2, [pc, #156]	@ (8007c78 <HAL_DMA_Start_IT+0x218>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d01d      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a25      	ldr	r2, [pc, #148]	@ (8007c7c <HAL_DMA_Start_IT+0x21c>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d018      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a24      	ldr	r2, [pc, #144]	@ (8007c80 <HAL_DMA_Start_IT+0x220>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d013      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a22      	ldr	r2, [pc, #136]	@ (8007c84 <HAL_DMA_Start_IT+0x224>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d00e      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a21      	ldr	r2, [pc, #132]	@ (8007c88 <HAL_DMA_Start_IT+0x228>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d009      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a1f      	ldr	r2, [pc, #124]	@ (8007c8c <HAL_DMA_Start_IT+0x22c>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d004      	beq.n	8007c1c <HAL_DMA_Start_IT+0x1bc>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a1e      	ldr	r2, [pc, #120]	@ (8007c90 <HAL_DMA_Start_IT+0x230>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d101      	bne.n	8007c20 <HAL_DMA_Start_IT+0x1c0>
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e000      	b.n	8007c22 <HAL_DMA_Start_IT+0x1c2>
 8007c20:	2300      	movs	r3, #0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d036      	beq.n	8007c94 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f023 021e 	bic.w	r2, r3, #30
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f042 0216 	orr.w	r2, r2, #22
 8007c38:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d03e      	beq.n	8007cc0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0208 	orr.w	r2, r2, #8
 8007c50:	601a      	str	r2, [r3, #0]
 8007c52:	e035      	b.n	8007cc0 <HAL_DMA_Start_IT+0x260>
 8007c54:	40020010 	.word	0x40020010
 8007c58:	40020028 	.word	0x40020028
 8007c5c:	40020040 	.word	0x40020040
 8007c60:	40020058 	.word	0x40020058
 8007c64:	40020070 	.word	0x40020070
 8007c68:	40020088 	.word	0x40020088
 8007c6c:	400200a0 	.word	0x400200a0
 8007c70:	400200b8 	.word	0x400200b8
 8007c74:	40020410 	.word	0x40020410
 8007c78:	40020428 	.word	0x40020428
 8007c7c:	40020440 	.word	0x40020440
 8007c80:	40020458 	.word	0x40020458
 8007c84:	40020470 	.word	0x40020470
 8007c88:	40020488 	.word	0x40020488
 8007c8c:	400204a0 	.word	0x400204a0
 8007c90:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f023 020e 	bic.w	r2, r3, #14
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f042 020a 	orr.w	r2, r2, #10
 8007ca6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d007      	beq.n	8007cc0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f042 0204 	orr.w	r2, r2, #4
 8007cbe:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a83      	ldr	r2, [pc, #524]	@ (8007ed4 <HAL_DMA_Start_IT+0x474>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d072      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a82      	ldr	r2, [pc, #520]	@ (8007ed8 <HAL_DMA_Start_IT+0x478>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d06d      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a80      	ldr	r2, [pc, #512]	@ (8007edc <HAL_DMA_Start_IT+0x47c>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d068      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a7f      	ldr	r2, [pc, #508]	@ (8007ee0 <HAL_DMA_Start_IT+0x480>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d063      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a7d      	ldr	r2, [pc, #500]	@ (8007ee4 <HAL_DMA_Start_IT+0x484>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d05e      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a7c      	ldr	r2, [pc, #496]	@ (8007ee8 <HAL_DMA_Start_IT+0x488>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d059      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a7a      	ldr	r2, [pc, #488]	@ (8007eec <HAL_DMA_Start_IT+0x48c>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d054      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a79      	ldr	r2, [pc, #484]	@ (8007ef0 <HAL_DMA_Start_IT+0x490>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d04f      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a77      	ldr	r2, [pc, #476]	@ (8007ef4 <HAL_DMA_Start_IT+0x494>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d04a      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a76      	ldr	r2, [pc, #472]	@ (8007ef8 <HAL_DMA_Start_IT+0x498>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d045      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a74      	ldr	r2, [pc, #464]	@ (8007efc <HAL_DMA_Start_IT+0x49c>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d040      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a73      	ldr	r2, [pc, #460]	@ (8007f00 <HAL_DMA_Start_IT+0x4a0>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d03b      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a71      	ldr	r2, [pc, #452]	@ (8007f04 <HAL_DMA_Start_IT+0x4a4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d036      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a70      	ldr	r2, [pc, #448]	@ (8007f08 <HAL_DMA_Start_IT+0x4a8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d031      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a6e      	ldr	r2, [pc, #440]	@ (8007f0c <HAL_DMA_Start_IT+0x4ac>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d02c      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a6d      	ldr	r2, [pc, #436]	@ (8007f10 <HAL_DMA_Start_IT+0x4b0>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d027      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a6b      	ldr	r2, [pc, #428]	@ (8007f14 <HAL_DMA_Start_IT+0x4b4>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d022      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a6a      	ldr	r2, [pc, #424]	@ (8007f18 <HAL_DMA_Start_IT+0x4b8>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d01d      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a68      	ldr	r2, [pc, #416]	@ (8007f1c <HAL_DMA_Start_IT+0x4bc>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d018      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a67      	ldr	r2, [pc, #412]	@ (8007f20 <HAL_DMA_Start_IT+0x4c0>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d013      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a65      	ldr	r2, [pc, #404]	@ (8007f24 <HAL_DMA_Start_IT+0x4c4>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d00e      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a64      	ldr	r2, [pc, #400]	@ (8007f28 <HAL_DMA_Start_IT+0x4c8>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d009      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a62      	ldr	r2, [pc, #392]	@ (8007f2c <HAL_DMA_Start_IT+0x4cc>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d004      	beq.n	8007db0 <HAL_DMA_Start_IT+0x350>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a61      	ldr	r2, [pc, #388]	@ (8007f30 <HAL_DMA_Start_IT+0x4d0>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d101      	bne.n	8007db4 <HAL_DMA_Start_IT+0x354>
 8007db0:	2301      	movs	r3, #1
 8007db2:	e000      	b.n	8007db6 <HAL_DMA_Start_IT+0x356>
 8007db4:	2300      	movs	r3, #0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d01a      	beq.n	8007df0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d007      	beq.n	8007dd8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007dd6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d007      	beq.n	8007df0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007dee:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a37      	ldr	r2, [pc, #220]	@ (8007ed4 <HAL_DMA_Start_IT+0x474>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d04a      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a36      	ldr	r2, [pc, #216]	@ (8007ed8 <HAL_DMA_Start_IT+0x478>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d045      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a34      	ldr	r2, [pc, #208]	@ (8007edc <HAL_DMA_Start_IT+0x47c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d040      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a33      	ldr	r2, [pc, #204]	@ (8007ee0 <HAL_DMA_Start_IT+0x480>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d03b      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a31      	ldr	r2, [pc, #196]	@ (8007ee4 <HAL_DMA_Start_IT+0x484>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d036      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a30      	ldr	r2, [pc, #192]	@ (8007ee8 <HAL_DMA_Start_IT+0x488>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d031      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a2e      	ldr	r2, [pc, #184]	@ (8007eec <HAL_DMA_Start_IT+0x48c>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d02c      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a2d      	ldr	r2, [pc, #180]	@ (8007ef0 <HAL_DMA_Start_IT+0x490>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d027      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a2b      	ldr	r2, [pc, #172]	@ (8007ef4 <HAL_DMA_Start_IT+0x494>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d022      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ef8 <HAL_DMA_Start_IT+0x498>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d01d      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a28      	ldr	r2, [pc, #160]	@ (8007efc <HAL_DMA_Start_IT+0x49c>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d018      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a27      	ldr	r2, [pc, #156]	@ (8007f00 <HAL_DMA_Start_IT+0x4a0>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d013      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a25      	ldr	r2, [pc, #148]	@ (8007f04 <HAL_DMA_Start_IT+0x4a4>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d00e      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a24      	ldr	r2, [pc, #144]	@ (8007f08 <HAL_DMA_Start_IT+0x4a8>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d009      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a22      	ldr	r2, [pc, #136]	@ (8007f0c <HAL_DMA_Start_IT+0x4ac>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d004      	beq.n	8007e90 <HAL_DMA_Start_IT+0x430>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a21      	ldr	r2, [pc, #132]	@ (8007f10 <HAL_DMA_Start_IT+0x4b0>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d108      	bne.n	8007ea2 <HAL_DMA_Start_IT+0x442>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f042 0201 	orr.w	r2, r2, #1
 8007e9e:	601a      	str	r2, [r3, #0]
 8007ea0:	e012      	b.n	8007ec8 <HAL_DMA_Start_IT+0x468>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f042 0201 	orr.w	r2, r2, #1
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	e009      	b.n	8007ec8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007eba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	40020010 	.word	0x40020010
 8007ed8:	40020028 	.word	0x40020028
 8007edc:	40020040 	.word	0x40020040
 8007ee0:	40020058 	.word	0x40020058
 8007ee4:	40020070 	.word	0x40020070
 8007ee8:	40020088 	.word	0x40020088
 8007eec:	400200a0 	.word	0x400200a0
 8007ef0:	400200b8 	.word	0x400200b8
 8007ef4:	40020410 	.word	0x40020410
 8007ef8:	40020428 	.word	0x40020428
 8007efc:	40020440 	.word	0x40020440
 8007f00:	40020458 	.word	0x40020458
 8007f04:	40020470 	.word	0x40020470
 8007f08:	40020488 	.word	0x40020488
 8007f0c:	400204a0 	.word	0x400204a0
 8007f10:	400204b8 	.word	0x400204b8
 8007f14:	58025408 	.word	0x58025408
 8007f18:	5802541c 	.word	0x5802541c
 8007f1c:	58025430 	.word	0x58025430
 8007f20:	58025444 	.word	0x58025444
 8007f24:	58025458 	.word	0x58025458
 8007f28:	5802546c 	.word	0x5802546c
 8007f2c:	58025480 	.word	0x58025480
 8007f30:	58025494 	.word	0x58025494

08007f34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b086      	sub	sp, #24
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007f3c:	f7ff f870 	bl	8007020 <HAL_GetTick>
 8007f40:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d101      	bne.n	8007f4c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e2dc      	b.n	8008506 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d008      	beq.n	8007f6a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2280      	movs	r2, #128	@ 0x80
 8007f5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e2cd      	b.n	8008506 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a76      	ldr	r2, [pc, #472]	@ (8008148 <HAL_DMA_Abort+0x214>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d04a      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a74      	ldr	r2, [pc, #464]	@ (800814c <HAL_DMA_Abort+0x218>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d045      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a73      	ldr	r2, [pc, #460]	@ (8008150 <HAL_DMA_Abort+0x21c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d040      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a71      	ldr	r2, [pc, #452]	@ (8008154 <HAL_DMA_Abort+0x220>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d03b      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a70      	ldr	r2, [pc, #448]	@ (8008158 <HAL_DMA_Abort+0x224>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d036      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a6e      	ldr	r2, [pc, #440]	@ (800815c <HAL_DMA_Abort+0x228>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d031      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a6d      	ldr	r2, [pc, #436]	@ (8008160 <HAL_DMA_Abort+0x22c>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d02c      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8008164 <HAL_DMA_Abort+0x230>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d027      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a6a      	ldr	r2, [pc, #424]	@ (8008168 <HAL_DMA_Abort+0x234>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d022      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a68      	ldr	r2, [pc, #416]	@ (800816c <HAL_DMA_Abort+0x238>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d01d      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a67      	ldr	r2, [pc, #412]	@ (8008170 <HAL_DMA_Abort+0x23c>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d018      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a65      	ldr	r2, [pc, #404]	@ (8008174 <HAL_DMA_Abort+0x240>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d013      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a64      	ldr	r2, [pc, #400]	@ (8008178 <HAL_DMA_Abort+0x244>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d00e      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a62      	ldr	r2, [pc, #392]	@ (800817c <HAL_DMA_Abort+0x248>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d009      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a61      	ldr	r2, [pc, #388]	@ (8008180 <HAL_DMA_Abort+0x24c>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d004      	beq.n	800800a <HAL_DMA_Abort+0xd6>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a5f      	ldr	r2, [pc, #380]	@ (8008184 <HAL_DMA_Abort+0x250>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d101      	bne.n	800800e <HAL_DMA_Abort+0xda>
 800800a:	2301      	movs	r3, #1
 800800c:	e000      	b.n	8008010 <HAL_DMA_Abort+0xdc>
 800800e:	2300      	movs	r3, #0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d013      	beq.n	800803c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f022 021e 	bic.w	r2, r2, #30
 8008022:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	695a      	ldr	r2, [r3, #20]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008032:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	617b      	str	r3, [r7, #20]
 800803a:	e00a      	b.n	8008052 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f022 020e 	bic.w	r2, r2, #14
 800804a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a3c      	ldr	r2, [pc, #240]	@ (8008148 <HAL_DMA_Abort+0x214>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d072      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a3a      	ldr	r2, [pc, #232]	@ (800814c <HAL_DMA_Abort+0x218>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d06d      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a39      	ldr	r2, [pc, #228]	@ (8008150 <HAL_DMA_Abort+0x21c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d068      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a37      	ldr	r2, [pc, #220]	@ (8008154 <HAL_DMA_Abort+0x220>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d063      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a36      	ldr	r2, [pc, #216]	@ (8008158 <HAL_DMA_Abort+0x224>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d05e      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a34      	ldr	r2, [pc, #208]	@ (800815c <HAL_DMA_Abort+0x228>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d059      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a33      	ldr	r2, [pc, #204]	@ (8008160 <HAL_DMA_Abort+0x22c>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d054      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a31      	ldr	r2, [pc, #196]	@ (8008164 <HAL_DMA_Abort+0x230>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d04f      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a30      	ldr	r2, [pc, #192]	@ (8008168 <HAL_DMA_Abort+0x234>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d04a      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a2e      	ldr	r2, [pc, #184]	@ (800816c <HAL_DMA_Abort+0x238>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d045      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a2d      	ldr	r2, [pc, #180]	@ (8008170 <HAL_DMA_Abort+0x23c>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d040      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a2b      	ldr	r2, [pc, #172]	@ (8008174 <HAL_DMA_Abort+0x240>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d03b      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008178 <HAL_DMA_Abort+0x244>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d036      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a28      	ldr	r2, [pc, #160]	@ (800817c <HAL_DMA_Abort+0x248>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d031      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a27      	ldr	r2, [pc, #156]	@ (8008180 <HAL_DMA_Abort+0x24c>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d02c      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a25      	ldr	r2, [pc, #148]	@ (8008184 <HAL_DMA_Abort+0x250>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d027      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a24      	ldr	r2, [pc, #144]	@ (8008188 <HAL_DMA_Abort+0x254>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d022      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a22      	ldr	r2, [pc, #136]	@ (800818c <HAL_DMA_Abort+0x258>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d01d      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a21      	ldr	r2, [pc, #132]	@ (8008190 <HAL_DMA_Abort+0x25c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d018      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a1f      	ldr	r2, [pc, #124]	@ (8008194 <HAL_DMA_Abort+0x260>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d013      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a1e      	ldr	r2, [pc, #120]	@ (8008198 <HAL_DMA_Abort+0x264>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d00e      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a1c      	ldr	r2, [pc, #112]	@ (800819c <HAL_DMA_Abort+0x268>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d009      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a1b      	ldr	r2, [pc, #108]	@ (80081a0 <HAL_DMA_Abort+0x26c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d004      	beq.n	8008142 <HAL_DMA_Abort+0x20e>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a19      	ldr	r2, [pc, #100]	@ (80081a4 <HAL_DMA_Abort+0x270>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d132      	bne.n	80081a8 <HAL_DMA_Abort+0x274>
 8008142:	2301      	movs	r3, #1
 8008144:	e031      	b.n	80081aa <HAL_DMA_Abort+0x276>
 8008146:	bf00      	nop
 8008148:	40020010 	.word	0x40020010
 800814c:	40020028 	.word	0x40020028
 8008150:	40020040 	.word	0x40020040
 8008154:	40020058 	.word	0x40020058
 8008158:	40020070 	.word	0x40020070
 800815c:	40020088 	.word	0x40020088
 8008160:	400200a0 	.word	0x400200a0
 8008164:	400200b8 	.word	0x400200b8
 8008168:	40020410 	.word	0x40020410
 800816c:	40020428 	.word	0x40020428
 8008170:	40020440 	.word	0x40020440
 8008174:	40020458 	.word	0x40020458
 8008178:	40020470 	.word	0x40020470
 800817c:	40020488 	.word	0x40020488
 8008180:	400204a0 	.word	0x400204a0
 8008184:	400204b8 	.word	0x400204b8
 8008188:	58025408 	.word	0x58025408
 800818c:	5802541c 	.word	0x5802541c
 8008190:	58025430 	.word	0x58025430
 8008194:	58025444 	.word	0x58025444
 8008198:	58025458 	.word	0x58025458
 800819c:	5802546c 	.word	0x5802546c
 80081a0:	58025480 	.word	0x58025480
 80081a4:	58025494 	.word	0x58025494
 80081a8:	2300      	movs	r3, #0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d007      	beq.n	80081be <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80081bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a6d      	ldr	r2, [pc, #436]	@ (8008378 <HAL_DMA_Abort+0x444>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d04a      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a6b      	ldr	r2, [pc, #428]	@ (800837c <HAL_DMA_Abort+0x448>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d045      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a6a      	ldr	r2, [pc, #424]	@ (8008380 <HAL_DMA_Abort+0x44c>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d040      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a68      	ldr	r2, [pc, #416]	@ (8008384 <HAL_DMA_Abort+0x450>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d03b      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a67      	ldr	r2, [pc, #412]	@ (8008388 <HAL_DMA_Abort+0x454>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d036      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a65      	ldr	r2, [pc, #404]	@ (800838c <HAL_DMA_Abort+0x458>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d031      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a64      	ldr	r2, [pc, #400]	@ (8008390 <HAL_DMA_Abort+0x45c>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d02c      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a62      	ldr	r2, [pc, #392]	@ (8008394 <HAL_DMA_Abort+0x460>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d027      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a61      	ldr	r2, [pc, #388]	@ (8008398 <HAL_DMA_Abort+0x464>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d022      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a5f      	ldr	r2, [pc, #380]	@ (800839c <HAL_DMA_Abort+0x468>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d01d      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a5e      	ldr	r2, [pc, #376]	@ (80083a0 <HAL_DMA_Abort+0x46c>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d018      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a5c      	ldr	r2, [pc, #368]	@ (80083a4 <HAL_DMA_Abort+0x470>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d013      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a5b      	ldr	r2, [pc, #364]	@ (80083a8 <HAL_DMA_Abort+0x474>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d00e      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a59      	ldr	r2, [pc, #356]	@ (80083ac <HAL_DMA_Abort+0x478>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d009      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a58      	ldr	r2, [pc, #352]	@ (80083b0 <HAL_DMA_Abort+0x47c>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d004      	beq.n	800825e <HAL_DMA_Abort+0x32a>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a56      	ldr	r2, [pc, #344]	@ (80083b4 <HAL_DMA_Abort+0x480>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d108      	bne.n	8008270 <HAL_DMA_Abort+0x33c>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f022 0201 	bic.w	r2, r2, #1
 800826c:	601a      	str	r2, [r3, #0]
 800826e:	e007      	b.n	8008280 <HAL_DMA_Abort+0x34c>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f022 0201 	bic.w	r2, r2, #1
 800827e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008280:	e013      	b.n	80082aa <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008282:	f7fe fecd 	bl	8007020 <HAL_GetTick>
 8008286:	4602      	mov	r2, r0
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	2b05      	cmp	r3, #5
 800828e:	d90c      	bls.n	80082aa <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2203      	movs	r2, #3
 800829a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e12d      	b.n	8008506 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e5      	bne.n	8008282 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a2f      	ldr	r2, [pc, #188]	@ (8008378 <HAL_DMA_Abort+0x444>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d04a      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a2d      	ldr	r2, [pc, #180]	@ (800837c <HAL_DMA_Abort+0x448>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d045      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a2c      	ldr	r2, [pc, #176]	@ (8008380 <HAL_DMA_Abort+0x44c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d040      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a2a      	ldr	r2, [pc, #168]	@ (8008384 <HAL_DMA_Abort+0x450>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d03b      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a29      	ldr	r2, [pc, #164]	@ (8008388 <HAL_DMA_Abort+0x454>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d036      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a27      	ldr	r2, [pc, #156]	@ (800838c <HAL_DMA_Abort+0x458>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d031      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a26      	ldr	r2, [pc, #152]	@ (8008390 <HAL_DMA_Abort+0x45c>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d02c      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a24      	ldr	r2, [pc, #144]	@ (8008394 <HAL_DMA_Abort+0x460>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d027      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a23      	ldr	r2, [pc, #140]	@ (8008398 <HAL_DMA_Abort+0x464>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d022      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a21      	ldr	r2, [pc, #132]	@ (800839c <HAL_DMA_Abort+0x468>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d01d      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a20      	ldr	r2, [pc, #128]	@ (80083a0 <HAL_DMA_Abort+0x46c>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d018      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a1e      	ldr	r2, [pc, #120]	@ (80083a4 <HAL_DMA_Abort+0x470>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d013      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a1d      	ldr	r2, [pc, #116]	@ (80083a8 <HAL_DMA_Abort+0x474>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d00e      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a1b      	ldr	r2, [pc, #108]	@ (80083ac <HAL_DMA_Abort+0x478>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d009      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a1a      	ldr	r2, [pc, #104]	@ (80083b0 <HAL_DMA_Abort+0x47c>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d004      	beq.n	8008356 <HAL_DMA_Abort+0x422>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a18      	ldr	r2, [pc, #96]	@ (80083b4 <HAL_DMA_Abort+0x480>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d101      	bne.n	800835a <HAL_DMA_Abort+0x426>
 8008356:	2301      	movs	r3, #1
 8008358:	e000      	b.n	800835c <HAL_DMA_Abort+0x428>
 800835a:	2300      	movs	r3, #0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d02b      	beq.n	80083b8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008364:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800836a:	f003 031f 	and.w	r3, r3, #31
 800836e:	223f      	movs	r2, #63	@ 0x3f
 8008370:	409a      	lsls	r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	609a      	str	r2, [r3, #8]
 8008376:	e02a      	b.n	80083ce <HAL_DMA_Abort+0x49a>
 8008378:	40020010 	.word	0x40020010
 800837c:	40020028 	.word	0x40020028
 8008380:	40020040 	.word	0x40020040
 8008384:	40020058 	.word	0x40020058
 8008388:	40020070 	.word	0x40020070
 800838c:	40020088 	.word	0x40020088
 8008390:	400200a0 	.word	0x400200a0
 8008394:	400200b8 	.word	0x400200b8
 8008398:	40020410 	.word	0x40020410
 800839c:	40020428 	.word	0x40020428
 80083a0:	40020440 	.word	0x40020440
 80083a4:	40020458 	.word	0x40020458
 80083a8:	40020470 	.word	0x40020470
 80083ac:	40020488 	.word	0x40020488
 80083b0:	400204a0 	.word	0x400204a0
 80083b4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083bc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c2:	f003 031f 	and.w	r3, r3, #31
 80083c6:	2201      	movs	r2, #1
 80083c8:	409a      	lsls	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a4f      	ldr	r2, [pc, #316]	@ (8008510 <HAL_DMA_Abort+0x5dc>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d072      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a4d      	ldr	r2, [pc, #308]	@ (8008514 <HAL_DMA_Abort+0x5e0>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d06d      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a4c      	ldr	r2, [pc, #304]	@ (8008518 <HAL_DMA_Abort+0x5e4>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d068      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a4a      	ldr	r2, [pc, #296]	@ (800851c <HAL_DMA_Abort+0x5e8>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d063      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a49      	ldr	r2, [pc, #292]	@ (8008520 <HAL_DMA_Abort+0x5ec>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d05e      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a47      	ldr	r2, [pc, #284]	@ (8008524 <HAL_DMA_Abort+0x5f0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d059      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a46      	ldr	r2, [pc, #280]	@ (8008528 <HAL_DMA_Abort+0x5f4>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d054      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a44      	ldr	r2, [pc, #272]	@ (800852c <HAL_DMA_Abort+0x5f8>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d04f      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a43      	ldr	r2, [pc, #268]	@ (8008530 <HAL_DMA_Abort+0x5fc>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d04a      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a41      	ldr	r2, [pc, #260]	@ (8008534 <HAL_DMA_Abort+0x600>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d045      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a40      	ldr	r2, [pc, #256]	@ (8008538 <HAL_DMA_Abort+0x604>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d040      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a3e      	ldr	r2, [pc, #248]	@ (800853c <HAL_DMA_Abort+0x608>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d03b      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a3d      	ldr	r2, [pc, #244]	@ (8008540 <HAL_DMA_Abort+0x60c>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d036      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a3b      	ldr	r2, [pc, #236]	@ (8008544 <HAL_DMA_Abort+0x610>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d031      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a3a      	ldr	r2, [pc, #232]	@ (8008548 <HAL_DMA_Abort+0x614>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d02c      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a38      	ldr	r2, [pc, #224]	@ (800854c <HAL_DMA_Abort+0x618>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d027      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a37      	ldr	r2, [pc, #220]	@ (8008550 <HAL_DMA_Abort+0x61c>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d022      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a35      	ldr	r2, [pc, #212]	@ (8008554 <HAL_DMA_Abort+0x620>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d01d      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a34      	ldr	r2, [pc, #208]	@ (8008558 <HAL_DMA_Abort+0x624>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d018      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a32      	ldr	r2, [pc, #200]	@ (800855c <HAL_DMA_Abort+0x628>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d013      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a31      	ldr	r2, [pc, #196]	@ (8008560 <HAL_DMA_Abort+0x62c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d00e      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a2f      	ldr	r2, [pc, #188]	@ (8008564 <HAL_DMA_Abort+0x630>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d009      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a2e      	ldr	r2, [pc, #184]	@ (8008568 <HAL_DMA_Abort+0x634>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d004      	beq.n	80084be <HAL_DMA_Abort+0x58a>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a2c      	ldr	r2, [pc, #176]	@ (800856c <HAL_DMA_Abort+0x638>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d101      	bne.n	80084c2 <HAL_DMA_Abort+0x58e>
 80084be:	2301      	movs	r3, #1
 80084c0:	e000      	b.n	80084c4 <HAL_DMA_Abort+0x590>
 80084c2:	2300      	movs	r3, #0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d015      	beq.n	80084f4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80084d0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00c      	beq.n	80084f4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084e8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80084f2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3718      	adds	r7, #24
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	40020010 	.word	0x40020010
 8008514:	40020028 	.word	0x40020028
 8008518:	40020040 	.word	0x40020040
 800851c:	40020058 	.word	0x40020058
 8008520:	40020070 	.word	0x40020070
 8008524:	40020088 	.word	0x40020088
 8008528:	400200a0 	.word	0x400200a0
 800852c:	400200b8 	.word	0x400200b8
 8008530:	40020410 	.word	0x40020410
 8008534:	40020428 	.word	0x40020428
 8008538:	40020440 	.word	0x40020440
 800853c:	40020458 	.word	0x40020458
 8008540:	40020470 	.word	0x40020470
 8008544:	40020488 	.word	0x40020488
 8008548:	400204a0 	.word	0x400204a0
 800854c:	400204b8 	.word	0x400204b8
 8008550:	58025408 	.word	0x58025408
 8008554:	5802541c 	.word	0x5802541c
 8008558:	58025430 	.word	0x58025430
 800855c:	58025444 	.word	0x58025444
 8008560:	58025458 	.word	0x58025458
 8008564:	5802546c 	.word	0x5802546c
 8008568:	58025480 	.word	0x58025480
 800856c:	58025494 	.word	0x58025494

08008570 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e237      	b.n	80089f2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008588:	b2db      	uxtb	r3, r3
 800858a:	2b02      	cmp	r3, #2
 800858c:	d004      	beq.n	8008598 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2280      	movs	r2, #128	@ 0x80
 8008592:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	e22c      	b.n	80089f2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a5c      	ldr	r2, [pc, #368]	@ (8008710 <HAL_DMA_Abort_IT+0x1a0>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d04a      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a5b      	ldr	r2, [pc, #364]	@ (8008714 <HAL_DMA_Abort_IT+0x1a4>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d045      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a59      	ldr	r2, [pc, #356]	@ (8008718 <HAL_DMA_Abort_IT+0x1a8>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d040      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a58      	ldr	r2, [pc, #352]	@ (800871c <HAL_DMA_Abort_IT+0x1ac>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d03b      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a56      	ldr	r2, [pc, #344]	@ (8008720 <HAL_DMA_Abort_IT+0x1b0>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d036      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a55      	ldr	r2, [pc, #340]	@ (8008724 <HAL_DMA_Abort_IT+0x1b4>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d031      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a53      	ldr	r2, [pc, #332]	@ (8008728 <HAL_DMA_Abort_IT+0x1b8>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d02c      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a52      	ldr	r2, [pc, #328]	@ (800872c <HAL_DMA_Abort_IT+0x1bc>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d027      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a50      	ldr	r2, [pc, #320]	@ (8008730 <HAL_DMA_Abort_IT+0x1c0>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d022      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a4f      	ldr	r2, [pc, #316]	@ (8008734 <HAL_DMA_Abort_IT+0x1c4>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d01d      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a4d      	ldr	r2, [pc, #308]	@ (8008738 <HAL_DMA_Abort_IT+0x1c8>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d018      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a4c      	ldr	r2, [pc, #304]	@ (800873c <HAL_DMA_Abort_IT+0x1cc>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d013      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a4a      	ldr	r2, [pc, #296]	@ (8008740 <HAL_DMA_Abort_IT+0x1d0>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d00e      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a49      	ldr	r2, [pc, #292]	@ (8008744 <HAL_DMA_Abort_IT+0x1d4>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d009      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a47      	ldr	r2, [pc, #284]	@ (8008748 <HAL_DMA_Abort_IT+0x1d8>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d004      	beq.n	8008638 <HAL_DMA_Abort_IT+0xc8>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a46      	ldr	r2, [pc, #280]	@ (800874c <HAL_DMA_Abort_IT+0x1dc>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d101      	bne.n	800863c <HAL_DMA_Abort_IT+0xcc>
 8008638:	2301      	movs	r3, #1
 800863a:	e000      	b.n	800863e <HAL_DMA_Abort_IT+0xce>
 800863c:	2300      	movs	r3, #0
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 8086 	beq.w	8008750 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2204      	movs	r2, #4
 8008648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a2f      	ldr	r2, [pc, #188]	@ (8008710 <HAL_DMA_Abort_IT+0x1a0>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d04a      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a2e      	ldr	r2, [pc, #184]	@ (8008714 <HAL_DMA_Abort_IT+0x1a4>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d045      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a2c      	ldr	r2, [pc, #176]	@ (8008718 <HAL_DMA_Abort_IT+0x1a8>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d040      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a2b      	ldr	r2, [pc, #172]	@ (800871c <HAL_DMA_Abort_IT+0x1ac>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d03b      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a29      	ldr	r2, [pc, #164]	@ (8008720 <HAL_DMA_Abort_IT+0x1b0>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d036      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a28      	ldr	r2, [pc, #160]	@ (8008724 <HAL_DMA_Abort_IT+0x1b4>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d031      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a26      	ldr	r2, [pc, #152]	@ (8008728 <HAL_DMA_Abort_IT+0x1b8>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d02c      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a25      	ldr	r2, [pc, #148]	@ (800872c <HAL_DMA_Abort_IT+0x1bc>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d027      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a23      	ldr	r2, [pc, #140]	@ (8008730 <HAL_DMA_Abort_IT+0x1c0>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d022      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a22      	ldr	r2, [pc, #136]	@ (8008734 <HAL_DMA_Abort_IT+0x1c4>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d01d      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a20      	ldr	r2, [pc, #128]	@ (8008738 <HAL_DMA_Abort_IT+0x1c8>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d018      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a1f      	ldr	r2, [pc, #124]	@ (800873c <HAL_DMA_Abort_IT+0x1cc>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d013      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008740 <HAL_DMA_Abort_IT+0x1d0>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d00e      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a1c      	ldr	r2, [pc, #112]	@ (8008744 <HAL_DMA_Abort_IT+0x1d4>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d009      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a1a      	ldr	r2, [pc, #104]	@ (8008748 <HAL_DMA_Abort_IT+0x1d8>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d004      	beq.n	80086ec <HAL_DMA_Abort_IT+0x17c>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a19      	ldr	r2, [pc, #100]	@ (800874c <HAL_DMA_Abort_IT+0x1dc>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d108      	bne.n	80086fe <HAL_DMA_Abort_IT+0x18e>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f022 0201 	bic.w	r2, r2, #1
 80086fa:	601a      	str	r2, [r3, #0]
 80086fc:	e178      	b.n	80089f0 <HAL_DMA_Abort_IT+0x480>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f022 0201 	bic.w	r2, r2, #1
 800870c:	601a      	str	r2, [r3, #0]
 800870e:	e16f      	b.n	80089f0 <HAL_DMA_Abort_IT+0x480>
 8008710:	40020010 	.word	0x40020010
 8008714:	40020028 	.word	0x40020028
 8008718:	40020040 	.word	0x40020040
 800871c:	40020058 	.word	0x40020058
 8008720:	40020070 	.word	0x40020070
 8008724:	40020088 	.word	0x40020088
 8008728:	400200a0 	.word	0x400200a0
 800872c:	400200b8 	.word	0x400200b8
 8008730:	40020410 	.word	0x40020410
 8008734:	40020428 	.word	0x40020428
 8008738:	40020440 	.word	0x40020440
 800873c:	40020458 	.word	0x40020458
 8008740:	40020470 	.word	0x40020470
 8008744:	40020488 	.word	0x40020488
 8008748:	400204a0 	.word	0x400204a0
 800874c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f022 020e 	bic.w	r2, r2, #14
 800875e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a6c      	ldr	r2, [pc, #432]	@ (8008918 <HAL_DMA_Abort_IT+0x3a8>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d04a      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a6b      	ldr	r2, [pc, #428]	@ (800891c <HAL_DMA_Abort_IT+0x3ac>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d045      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a69      	ldr	r2, [pc, #420]	@ (8008920 <HAL_DMA_Abort_IT+0x3b0>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d040      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a68      	ldr	r2, [pc, #416]	@ (8008924 <HAL_DMA_Abort_IT+0x3b4>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d03b      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a66      	ldr	r2, [pc, #408]	@ (8008928 <HAL_DMA_Abort_IT+0x3b8>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d036      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a65      	ldr	r2, [pc, #404]	@ (800892c <HAL_DMA_Abort_IT+0x3bc>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d031      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a63      	ldr	r2, [pc, #396]	@ (8008930 <HAL_DMA_Abort_IT+0x3c0>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d02c      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a62      	ldr	r2, [pc, #392]	@ (8008934 <HAL_DMA_Abort_IT+0x3c4>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d027      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a60      	ldr	r2, [pc, #384]	@ (8008938 <HAL_DMA_Abort_IT+0x3c8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d022      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a5f      	ldr	r2, [pc, #380]	@ (800893c <HAL_DMA_Abort_IT+0x3cc>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d01d      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a5d      	ldr	r2, [pc, #372]	@ (8008940 <HAL_DMA_Abort_IT+0x3d0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d018      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a5c      	ldr	r2, [pc, #368]	@ (8008944 <HAL_DMA_Abort_IT+0x3d4>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d013      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a5a      	ldr	r2, [pc, #360]	@ (8008948 <HAL_DMA_Abort_IT+0x3d8>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d00e      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a59      	ldr	r2, [pc, #356]	@ (800894c <HAL_DMA_Abort_IT+0x3dc>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d009      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a57      	ldr	r2, [pc, #348]	@ (8008950 <HAL_DMA_Abort_IT+0x3e0>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d004      	beq.n	8008800 <HAL_DMA_Abort_IT+0x290>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a56      	ldr	r2, [pc, #344]	@ (8008954 <HAL_DMA_Abort_IT+0x3e4>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d108      	bne.n	8008812 <HAL_DMA_Abort_IT+0x2a2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f022 0201 	bic.w	r2, r2, #1
 800880e:	601a      	str	r2, [r3, #0]
 8008810:	e007      	b.n	8008822 <HAL_DMA_Abort_IT+0x2b2>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f022 0201 	bic.w	r2, r2, #1
 8008820:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a3c      	ldr	r2, [pc, #240]	@ (8008918 <HAL_DMA_Abort_IT+0x3a8>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d072      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a3a      	ldr	r2, [pc, #232]	@ (800891c <HAL_DMA_Abort_IT+0x3ac>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d06d      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a39      	ldr	r2, [pc, #228]	@ (8008920 <HAL_DMA_Abort_IT+0x3b0>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d068      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a37      	ldr	r2, [pc, #220]	@ (8008924 <HAL_DMA_Abort_IT+0x3b4>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d063      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a36      	ldr	r2, [pc, #216]	@ (8008928 <HAL_DMA_Abort_IT+0x3b8>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d05e      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a34      	ldr	r2, [pc, #208]	@ (800892c <HAL_DMA_Abort_IT+0x3bc>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d059      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a33      	ldr	r2, [pc, #204]	@ (8008930 <HAL_DMA_Abort_IT+0x3c0>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d054      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a31      	ldr	r2, [pc, #196]	@ (8008934 <HAL_DMA_Abort_IT+0x3c4>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d04f      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a30      	ldr	r2, [pc, #192]	@ (8008938 <HAL_DMA_Abort_IT+0x3c8>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d04a      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a2e      	ldr	r2, [pc, #184]	@ (800893c <HAL_DMA_Abort_IT+0x3cc>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d045      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a2d      	ldr	r2, [pc, #180]	@ (8008940 <HAL_DMA_Abort_IT+0x3d0>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d040      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a2b      	ldr	r2, [pc, #172]	@ (8008944 <HAL_DMA_Abort_IT+0x3d4>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d03b      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a2a      	ldr	r2, [pc, #168]	@ (8008948 <HAL_DMA_Abort_IT+0x3d8>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d036      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a28      	ldr	r2, [pc, #160]	@ (800894c <HAL_DMA_Abort_IT+0x3dc>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d031      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a27      	ldr	r2, [pc, #156]	@ (8008950 <HAL_DMA_Abort_IT+0x3e0>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d02c      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a25      	ldr	r2, [pc, #148]	@ (8008954 <HAL_DMA_Abort_IT+0x3e4>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d027      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a24      	ldr	r2, [pc, #144]	@ (8008958 <HAL_DMA_Abort_IT+0x3e8>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d022      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a22      	ldr	r2, [pc, #136]	@ (800895c <HAL_DMA_Abort_IT+0x3ec>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d01d      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a21      	ldr	r2, [pc, #132]	@ (8008960 <HAL_DMA_Abort_IT+0x3f0>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d018      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a1f      	ldr	r2, [pc, #124]	@ (8008964 <HAL_DMA_Abort_IT+0x3f4>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d013      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a1e      	ldr	r2, [pc, #120]	@ (8008968 <HAL_DMA_Abort_IT+0x3f8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d00e      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a1c      	ldr	r2, [pc, #112]	@ (800896c <HAL_DMA_Abort_IT+0x3fc>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d009      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a1b      	ldr	r2, [pc, #108]	@ (8008970 <HAL_DMA_Abort_IT+0x400>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d004      	beq.n	8008912 <HAL_DMA_Abort_IT+0x3a2>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a19      	ldr	r2, [pc, #100]	@ (8008974 <HAL_DMA_Abort_IT+0x404>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d132      	bne.n	8008978 <HAL_DMA_Abort_IT+0x408>
 8008912:	2301      	movs	r3, #1
 8008914:	e031      	b.n	800897a <HAL_DMA_Abort_IT+0x40a>
 8008916:	bf00      	nop
 8008918:	40020010 	.word	0x40020010
 800891c:	40020028 	.word	0x40020028
 8008920:	40020040 	.word	0x40020040
 8008924:	40020058 	.word	0x40020058
 8008928:	40020070 	.word	0x40020070
 800892c:	40020088 	.word	0x40020088
 8008930:	400200a0 	.word	0x400200a0
 8008934:	400200b8 	.word	0x400200b8
 8008938:	40020410 	.word	0x40020410
 800893c:	40020428 	.word	0x40020428
 8008940:	40020440 	.word	0x40020440
 8008944:	40020458 	.word	0x40020458
 8008948:	40020470 	.word	0x40020470
 800894c:	40020488 	.word	0x40020488
 8008950:	400204a0 	.word	0x400204a0
 8008954:	400204b8 	.word	0x400204b8
 8008958:	58025408 	.word	0x58025408
 800895c:	5802541c 	.word	0x5802541c
 8008960:	58025430 	.word	0x58025430
 8008964:	58025444 	.word	0x58025444
 8008968:	58025458 	.word	0x58025458
 800896c:	5802546c 	.word	0x5802546c
 8008970:	58025480 	.word	0x58025480
 8008974:	58025494 	.word	0x58025494
 8008978:	2300      	movs	r3, #0
 800897a:	2b00      	cmp	r3, #0
 800897c:	d028      	beq.n	80089d0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800898c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008992:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008998:	f003 031f 	and.w	r3, r3, #31
 800899c:	2201      	movs	r2, #1
 800899e:	409a      	lsls	r2, r3
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80089ac:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00c      	beq.n	80089d0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089c4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80089ce:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d003      	beq.n	80089f0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop

080089fc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	@ 0x28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008a04:	2300      	movs	r3, #0
 8008a06:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008a08:	4b67      	ldr	r3, [pc, #412]	@ (8008ba8 <HAL_DMA_IRQHandler+0x1ac>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a67      	ldr	r2, [pc, #412]	@ (8008bac <HAL_DMA_IRQHandler+0x1b0>)
 8008a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a12:	0a9b      	lsrs	r3, r3, #10
 8008a14:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a1a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a20:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008a22:	6a3b      	ldr	r3, [r7, #32]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a5f      	ldr	r2, [pc, #380]	@ (8008bb0 <HAL_DMA_IRQHandler+0x1b4>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d04a      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8008bb4 <HAL_DMA_IRQHandler+0x1b8>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d045      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a5c      	ldr	r2, [pc, #368]	@ (8008bb8 <HAL_DMA_IRQHandler+0x1bc>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d040      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a5a      	ldr	r2, [pc, #360]	@ (8008bbc <HAL_DMA_IRQHandler+0x1c0>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d03b      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a59      	ldr	r2, [pc, #356]	@ (8008bc0 <HAL_DMA_IRQHandler+0x1c4>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d036      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a57      	ldr	r2, [pc, #348]	@ (8008bc4 <HAL_DMA_IRQHandler+0x1c8>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d031      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a56      	ldr	r2, [pc, #344]	@ (8008bc8 <HAL_DMA_IRQHandler+0x1cc>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d02c      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a54      	ldr	r2, [pc, #336]	@ (8008bcc <HAL_DMA_IRQHandler+0x1d0>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d027      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a53      	ldr	r2, [pc, #332]	@ (8008bd0 <HAL_DMA_IRQHandler+0x1d4>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d022      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a51      	ldr	r2, [pc, #324]	@ (8008bd4 <HAL_DMA_IRQHandler+0x1d8>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d01d      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a50      	ldr	r2, [pc, #320]	@ (8008bd8 <HAL_DMA_IRQHandler+0x1dc>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d018      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8008bdc <HAL_DMA_IRQHandler+0x1e0>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d013      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a4d      	ldr	r2, [pc, #308]	@ (8008be0 <HAL_DMA_IRQHandler+0x1e4>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d00e      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a4b      	ldr	r2, [pc, #300]	@ (8008be4 <HAL_DMA_IRQHandler+0x1e8>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d009      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a4a      	ldr	r2, [pc, #296]	@ (8008be8 <HAL_DMA_IRQHandler+0x1ec>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d004      	beq.n	8008ace <HAL_DMA_IRQHandler+0xd2>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a48      	ldr	r2, [pc, #288]	@ (8008bec <HAL_DMA_IRQHandler+0x1f0>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d101      	bne.n	8008ad2 <HAL_DMA_IRQHandler+0xd6>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e000      	b.n	8008ad4 <HAL_DMA_IRQHandler+0xd8>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 842b 	beq.w	8009330 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ade:	f003 031f 	and.w	r3, r3, #31
 8008ae2:	2208      	movs	r2, #8
 8008ae4:	409a      	lsls	r2, r3
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	4013      	ands	r3, r2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 80a2 	beq.w	8008c34 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a2e      	ldr	r2, [pc, #184]	@ (8008bb0 <HAL_DMA_IRQHandler+0x1b4>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d04a      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a2d      	ldr	r2, [pc, #180]	@ (8008bb4 <HAL_DMA_IRQHandler+0x1b8>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d045      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a2b      	ldr	r2, [pc, #172]	@ (8008bb8 <HAL_DMA_IRQHandler+0x1bc>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d040      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a2a      	ldr	r2, [pc, #168]	@ (8008bbc <HAL_DMA_IRQHandler+0x1c0>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d03b      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a28      	ldr	r2, [pc, #160]	@ (8008bc0 <HAL_DMA_IRQHandler+0x1c4>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d036      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a27      	ldr	r2, [pc, #156]	@ (8008bc4 <HAL_DMA_IRQHandler+0x1c8>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d031      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a25      	ldr	r2, [pc, #148]	@ (8008bc8 <HAL_DMA_IRQHandler+0x1cc>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d02c      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a24      	ldr	r2, [pc, #144]	@ (8008bcc <HAL_DMA_IRQHandler+0x1d0>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d027      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a22      	ldr	r2, [pc, #136]	@ (8008bd0 <HAL_DMA_IRQHandler+0x1d4>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d022      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a21      	ldr	r2, [pc, #132]	@ (8008bd4 <HAL_DMA_IRQHandler+0x1d8>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d01d      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd8 <HAL_DMA_IRQHandler+0x1dc>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d018      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1e      	ldr	r2, [pc, #120]	@ (8008bdc <HAL_DMA_IRQHandler+0x1e0>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d013      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a1c      	ldr	r2, [pc, #112]	@ (8008be0 <HAL_DMA_IRQHandler+0x1e4>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d00e      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a1b      	ldr	r2, [pc, #108]	@ (8008be4 <HAL_DMA_IRQHandler+0x1e8>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d009      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a19      	ldr	r2, [pc, #100]	@ (8008be8 <HAL_DMA_IRQHandler+0x1ec>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d004      	beq.n	8008b90 <HAL_DMA_IRQHandler+0x194>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a18      	ldr	r2, [pc, #96]	@ (8008bec <HAL_DMA_IRQHandler+0x1f0>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d12f      	bne.n	8008bf0 <HAL_DMA_IRQHandler+0x1f4>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 0304 	and.w	r3, r3, #4
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	bf14      	ite	ne
 8008b9e:	2301      	movne	r3, #1
 8008ba0:	2300      	moveq	r3, #0
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	e02e      	b.n	8008c04 <HAL_DMA_IRQHandler+0x208>
 8008ba6:	bf00      	nop
 8008ba8:	24000038 	.word	0x24000038
 8008bac:	1b4e81b5 	.word	0x1b4e81b5
 8008bb0:	40020010 	.word	0x40020010
 8008bb4:	40020028 	.word	0x40020028
 8008bb8:	40020040 	.word	0x40020040
 8008bbc:	40020058 	.word	0x40020058
 8008bc0:	40020070 	.word	0x40020070
 8008bc4:	40020088 	.word	0x40020088
 8008bc8:	400200a0 	.word	0x400200a0
 8008bcc:	400200b8 	.word	0x400200b8
 8008bd0:	40020410 	.word	0x40020410
 8008bd4:	40020428 	.word	0x40020428
 8008bd8:	40020440 	.word	0x40020440
 8008bdc:	40020458 	.word	0x40020458
 8008be0:	40020470 	.word	0x40020470
 8008be4:	40020488 	.word	0x40020488
 8008be8:	400204a0 	.word	0x400204a0
 8008bec:	400204b8 	.word	0x400204b8
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 0308 	and.w	r3, r3, #8
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	bf14      	ite	ne
 8008bfe:	2301      	movne	r3, #1
 8008c00:	2300      	moveq	r3, #0
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d015      	beq.n	8008c34 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f022 0204 	bic.w	r2, r2, #4
 8008c16:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c1c:	f003 031f 	and.w	r3, r3, #31
 8008c20:	2208      	movs	r2, #8
 8008c22:	409a      	lsls	r2, r3
 8008c24:	6a3b      	ldr	r3, [r7, #32]
 8008c26:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c2c:	f043 0201 	orr.w	r2, r3, #1
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c38:	f003 031f 	and.w	r3, r3, #31
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d06e      	beq.n	8008d28 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a69      	ldr	r2, [pc, #420]	@ (8008df4 <HAL_DMA_IRQHandler+0x3f8>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d04a      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a67      	ldr	r2, [pc, #412]	@ (8008df8 <HAL_DMA_IRQHandler+0x3fc>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d045      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a66      	ldr	r2, [pc, #408]	@ (8008dfc <HAL_DMA_IRQHandler+0x400>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d040      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a64      	ldr	r2, [pc, #400]	@ (8008e00 <HAL_DMA_IRQHandler+0x404>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d03b      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a63      	ldr	r2, [pc, #396]	@ (8008e04 <HAL_DMA_IRQHandler+0x408>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d036      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a61      	ldr	r2, [pc, #388]	@ (8008e08 <HAL_DMA_IRQHandler+0x40c>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d031      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a60      	ldr	r2, [pc, #384]	@ (8008e0c <HAL_DMA_IRQHandler+0x410>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d02c      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a5e      	ldr	r2, [pc, #376]	@ (8008e10 <HAL_DMA_IRQHandler+0x414>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d027      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a5d      	ldr	r2, [pc, #372]	@ (8008e14 <HAL_DMA_IRQHandler+0x418>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d022      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a5b      	ldr	r2, [pc, #364]	@ (8008e18 <HAL_DMA_IRQHandler+0x41c>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d01d      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a5a      	ldr	r2, [pc, #360]	@ (8008e1c <HAL_DMA_IRQHandler+0x420>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d018      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a58      	ldr	r2, [pc, #352]	@ (8008e20 <HAL_DMA_IRQHandler+0x424>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d013      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a57      	ldr	r2, [pc, #348]	@ (8008e24 <HAL_DMA_IRQHandler+0x428>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d00e      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a55      	ldr	r2, [pc, #340]	@ (8008e28 <HAL_DMA_IRQHandler+0x42c>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d009      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a54      	ldr	r2, [pc, #336]	@ (8008e2c <HAL_DMA_IRQHandler+0x430>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d004      	beq.n	8008cea <HAL_DMA_IRQHandler+0x2ee>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a52      	ldr	r2, [pc, #328]	@ (8008e30 <HAL_DMA_IRQHandler+0x434>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d10a      	bne.n	8008d00 <HAL_DMA_IRQHandler+0x304>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	695b      	ldr	r3, [r3, #20]
 8008cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	bf14      	ite	ne
 8008cf8:	2301      	movne	r3, #1
 8008cfa:	2300      	moveq	r3, #0
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	e003      	b.n	8008d08 <HAL_DMA_IRQHandler+0x30c>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2300      	movs	r3, #0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d00d      	beq.n	8008d28 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d10:	f003 031f 	and.w	r3, r3, #31
 8008d14:	2201      	movs	r2, #1
 8008d16:	409a      	lsls	r2, r3
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d20:	f043 0202 	orr.w	r2, r3, #2
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d2c:	f003 031f 	and.w	r3, r3, #31
 8008d30:	2204      	movs	r2, #4
 8008d32:	409a      	lsls	r2, r3
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	4013      	ands	r3, r2
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 808f 	beq.w	8008e5c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a2c      	ldr	r2, [pc, #176]	@ (8008df4 <HAL_DMA_IRQHandler+0x3f8>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d04a      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8008df8 <HAL_DMA_IRQHandler+0x3fc>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d045      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a29      	ldr	r2, [pc, #164]	@ (8008dfc <HAL_DMA_IRQHandler+0x400>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d040      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a27      	ldr	r2, [pc, #156]	@ (8008e00 <HAL_DMA_IRQHandler+0x404>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d03b      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a26      	ldr	r2, [pc, #152]	@ (8008e04 <HAL_DMA_IRQHandler+0x408>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d036      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a24      	ldr	r2, [pc, #144]	@ (8008e08 <HAL_DMA_IRQHandler+0x40c>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d031      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a23      	ldr	r2, [pc, #140]	@ (8008e0c <HAL_DMA_IRQHandler+0x410>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d02c      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a21      	ldr	r2, [pc, #132]	@ (8008e10 <HAL_DMA_IRQHandler+0x414>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d027      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a20      	ldr	r2, [pc, #128]	@ (8008e14 <HAL_DMA_IRQHandler+0x418>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d022      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a1e      	ldr	r2, [pc, #120]	@ (8008e18 <HAL_DMA_IRQHandler+0x41c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d01d      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a1d      	ldr	r2, [pc, #116]	@ (8008e1c <HAL_DMA_IRQHandler+0x420>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d018      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a1b      	ldr	r2, [pc, #108]	@ (8008e20 <HAL_DMA_IRQHandler+0x424>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d013      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a1a      	ldr	r2, [pc, #104]	@ (8008e24 <HAL_DMA_IRQHandler+0x428>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d00e      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a18      	ldr	r2, [pc, #96]	@ (8008e28 <HAL_DMA_IRQHandler+0x42c>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d009      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a17      	ldr	r2, [pc, #92]	@ (8008e2c <HAL_DMA_IRQHandler+0x430>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d004      	beq.n	8008dde <HAL_DMA_IRQHandler+0x3e2>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a15      	ldr	r2, [pc, #84]	@ (8008e30 <HAL_DMA_IRQHandler+0x434>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d12a      	bne.n	8008e34 <HAL_DMA_IRQHandler+0x438>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 0302 	and.w	r3, r3, #2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bf14      	ite	ne
 8008dec:	2301      	movne	r3, #1
 8008dee:	2300      	moveq	r3, #0
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	e023      	b.n	8008e3c <HAL_DMA_IRQHandler+0x440>
 8008df4:	40020010 	.word	0x40020010
 8008df8:	40020028 	.word	0x40020028
 8008dfc:	40020040 	.word	0x40020040
 8008e00:	40020058 	.word	0x40020058
 8008e04:	40020070 	.word	0x40020070
 8008e08:	40020088 	.word	0x40020088
 8008e0c:	400200a0 	.word	0x400200a0
 8008e10:	400200b8 	.word	0x400200b8
 8008e14:	40020410 	.word	0x40020410
 8008e18:	40020428 	.word	0x40020428
 8008e1c:	40020440 	.word	0x40020440
 8008e20:	40020458 	.word	0x40020458
 8008e24:	40020470 	.word	0x40020470
 8008e28:	40020488 	.word	0x40020488
 8008e2c:	400204a0 	.word	0x400204a0
 8008e30:	400204b8 	.word	0x400204b8
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d00d      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e44:	f003 031f 	and.w	r3, r3, #31
 8008e48:	2204      	movs	r2, #4
 8008e4a:	409a      	lsls	r2, r3
 8008e4c:	6a3b      	ldr	r3, [r7, #32]
 8008e4e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e54:	f043 0204 	orr.w	r2, r3, #4
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e60:	f003 031f 	and.w	r3, r3, #31
 8008e64:	2210      	movs	r2, #16
 8008e66:	409a      	lsls	r2, r3
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f000 80a6 	beq.w	8008fbe <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a85      	ldr	r2, [pc, #532]	@ (800908c <HAL_DMA_IRQHandler+0x690>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d04a      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a83      	ldr	r2, [pc, #524]	@ (8009090 <HAL_DMA_IRQHandler+0x694>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d045      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a82      	ldr	r2, [pc, #520]	@ (8009094 <HAL_DMA_IRQHandler+0x698>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d040      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a80      	ldr	r2, [pc, #512]	@ (8009098 <HAL_DMA_IRQHandler+0x69c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d03b      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a7f      	ldr	r2, [pc, #508]	@ (800909c <HAL_DMA_IRQHandler+0x6a0>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d036      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a7d      	ldr	r2, [pc, #500]	@ (80090a0 <HAL_DMA_IRQHandler+0x6a4>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d031      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80090a4 <HAL_DMA_IRQHandler+0x6a8>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d02c      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a7a      	ldr	r2, [pc, #488]	@ (80090a8 <HAL_DMA_IRQHandler+0x6ac>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d027      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a79      	ldr	r2, [pc, #484]	@ (80090ac <HAL_DMA_IRQHandler+0x6b0>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d022      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a77      	ldr	r2, [pc, #476]	@ (80090b0 <HAL_DMA_IRQHandler+0x6b4>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d01d      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a76      	ldr	r2, [pc, #472]	@ (80090b4 <HAL_DMA_IRQHandler+0x6b8>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d018      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a74      	ldr	r2, [pc, #464]	@ (80090b8 <HAL_DMA_IRQHandler+0x6bc>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d013      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a73      	ldr	r2, [pc, #460]	@ (80090bc <HAL_DMA_IRQHandler+0x6c0>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d00e      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a71      	ldr	r2, [pc, #452]	@ (80090c0 <HAL_DMA_IRQHandler+0x6c4>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d009      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a70      	ldr	r2, [pc, #448]	@ (80090c4 <HAL_DMA_IRQHandler+0x6c8>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d004      	beq.n	8008f12 <HAL_DMA_IRQHandler+0x516>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a6e      	ldr	r2, [pc, #440]	@ (80090c8 <HAL_DMA_IRQHandler+0x6cc>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d10a      	bne.n	8008f28 <HAL_DMA_IRQHandler+0x52c>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 0308 	and.w	r3, r3, #8
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	bf14      	ite	ne
 8008f20:	2301      	movne	r3, #1
 8008f22:	2300      	moveq	r3, #0
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	e009      	b.n	8008f3c <HAL_DMA_IRQHandler+0x540>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 0304 	and.w	r3, r3, #4
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	bf14      	ite	ne
 8008f36:	2301      	movne	r3, #1
 8008f38:	2300      	moveq	r3, #0
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d03e      	beq.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f44:	f003 031f 	and.w	r3, r3, #31
 8008f48:	2210      	movs	r2, #16
 8008f4a:	409a      	lsls	r2, r3
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d018      	beq.n	8008f90 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d108      	bne.n	8008f7e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d024      	beq.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	4798      	blx	r3
 8008f7c:	e01f      	b.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d01b      	beq.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	4798      	blx	r3
 8008f8e:	e016      	b.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d107      	bne.n	8008fae <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f022 0208 	bic.w	r2, r2, #8
 8008fac:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d003      	beq.n	8008fbe <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fc2:	f003 031f 	and.w	r3, r3, #31
 8008fc6:	2220      	movs	r2, #32
 8008fc8:	409a      	lsls	r2, r3
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	4013      	ands	r3, r2
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	f000 8110 	beq.w	80091f4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a2c      	ldr	r2, [pc, #176]	@ (800908c <HAL_DMA_IRQHandler+0x690>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d04a      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8009090 <HAL_DMA_IRQHandler+0x694>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d045      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a29      	ldr	r2, [pc, #164]	@ (8009094 <HAL_DMA_IRQHandler+0x698>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d040      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a28      	ldr	r2, [pc, #160]	@ (8009098 <HAL_DMA_IRQHandler+0x69c>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d03b      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a26      	ldr	r2, [pc, #152]	@ (800909c <HAL_DMA_IRQHandler+0x6a0>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d036      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a25      	ldr	r2, [pc, #148]	@ (80090a0 <HAL_DMA_IRQHandler+0x6a4>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d031      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a23      	ldr	r2, [pc, #140]	@ (80090a4 <HAL_DMA_IRQHandler+0x6a8>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d02c      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a22      	ldr	r2, [pc, #136]	@ (80090a8 <HAL_DMA_IRQHandler+0x6ac>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d027      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a20      	ldr	r2, [pc, #128]	@ (80090ac <HAL_DMA_IRQHandler+0x6b0>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d022      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a1f      	ldr	r2, [pc, #124]	@ (80090b0 <HAL_DMA_IRQHandler+0x6b4>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d01d      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a1d      	ldr	r2, [pc, #116]	@ (80090b4 <HAL_DMA_IRQHandler+0x6b8>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d018      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a1c      	ldr	r2, [pc, #112]	@ (80090b8 <HAL_DMA_IRQHandler+0x6bc>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d013      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a1a      	ldr	r2, [pc, #104]	@ (80090bc <HAL_DMA_IRQHandler+0x6c0>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d00e      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a19      	ldr	r2, [pc, #100]	@ (80090c0 <HAL_DMA_IRQHandler+0x6c4>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d009      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a17      	ldr	r2, [pc, #92]	@ (80090c4 <HAL_DMA_IRQHandler+0x6c8>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d004      	beq.n	8009074 <HAL_DMA_IRQHandler+0x678>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a16      	ldr	r2, [pc, #88]	@ (80090c8 <HAL_DMA_IRQHandler+0x6cc>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d12b      	bne.n	80090cc <HAL_DMA_IRQHandler+0x6d0>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f003 0310 	and.w	r3, r3, #16
 800907e:	2b00      	cmp	r3, #0
 8009080:	bf14      	ite	ne
 8009082:	2301      	movne	r3, #1
 8009084:	2300      	moveq	r3, #0
 8009086:	b2db      	uxtb	r3, r3
 8009088:	e02a      	b.n	80090e0 <HAL_DMA_IRQHandler+0x6e4>
 800908a:	bf00      	nop
 800908c:	40020010 	.word	0x40020010
 8009090:	40020028 	.word	0x40020028
 8009094:	40020040 	.word	0x40020040
 8009098:	40020058 	.word	0x40020058
 800909c:	40020070 	.word	0x40020070
 80090a0:	40020088 	.word	0x40020088
 80090a4:	400200a0 	.word	0x400200a0
 80090a8:	400200b8 	.word	0x400200b8
 80090ac:	40020410 	.word	0x40020410
 80090b0:	40020428 	.word	0x40020428
 80090b4:	40020440 	.word	0x40020440
 80090b8:	40020458 	.word	0x40020458
 80090bc:	40020470 	.word	0x40020470
 80090c0:	40020488 	.word	0x40020488
 80090c4:	400204a0 	.word	0x400204a0
 80090c8:	400204b8 	.word	0x400204b8
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f003 0302 	and.w	r3, r3, #2
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	bf14      	ite	ne
 80090da:	2301      	movne	r3, #1
 80090dc:	2300      	moveq	r3, #0
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 8087 	beq.w	80091f4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090ea:	f003 031f 	and.w	r3, r3, #31
 80090ee:	2220      	movs	r2, #32
 80090f0:	409a      	lsls	r2, r3
 80090f2:	6a3b      	ldr	r3, [r7, #32]
 80090f4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b04      	cmp	r3, #4
 8009100:	d139      	bne.n	8009176 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f022 0216 	bic.w	r2, r2, #22
 8009110:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	695a      	ldr	r2, [r3, #20]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009120:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009126:	2b00      	cmp	r3, #0
 8009128:	d103      	bne.n	8009132 <HAL_DMA_IRQHandler+0x736>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800912e:	2b00      	cmp	r3, #0
 8009130:	d007      	beq.n	8009142 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f022 0208 	bic.w	r2, r2, #8
 8009140:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009146:	f003 031f 	and.w	r3, r3, #31
 800914a:	223f      	movs	r2, #63	@ 0x3f
 800914c:	409a      	lsls	r2, r3
 800914e:	6a3b      	ldr	r3, [r7, #32]
 8009150:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2201      	movs	r2, #1
 8009156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009166:	2b00      	cmp	r3, #0
 8009168:	f000 834a 	beq.w	8009800 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	4798      	blx	r3
          }
          return;
 8009174:	e344      	b.n	8009800 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d018      	beq.n	80091b6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800918e:	2b00      	cmp	r3, #0
 8009190:	d108      	bne.n	80091a4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009196:	2b00      	cmp	r3, #0
 8009198:	d02c      	beq.n	80091f4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	4798      	blx	r3
 80091a2:	e027      	b.n	80091f4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d023      	beq.n	80091f4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	4798      	blx	r3
 80091b4:	e01e      	b.n	80091f4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d10f      	bne.n	80091e4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f022 0210 	bic.w	r2, r2, #16
 80091d2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d003      	beq.n	80091f4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f000 8306 	beq.w	800980a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b00      	cmp	r3, #0
 8009208:	f000 8088 	beq.w	800931c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2204      	movs	r2, #4
 8009210:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a7a      	ldr	r2, [pc, #488]	@ (8009404 <HAL_DMA_IRQHandler+0xa08>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d04a      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a79      	ldr	r2, [pc, #484]	@ (8009408 <HAL_DMA_IRQHandler+0xa0c>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d045      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a77      	ldr	r2, [pc, #476]	@ (800940c <HAL_DMA_IRQHandler+0xa10>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d040      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a76      	ldr	r2, [pc, #472]	@ (8009410 <HAL_DMA_IRQHandler+0xa14>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d03b      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a74      	ldr	r2, [pc, #464]	@ (8009414 <HAL_DMA_IRQHandler+0xa18>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d036      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a73      	ldr	r2, [pc, #460]	@ (8009418 <HAL_DMA_IRQHandler+0xa1c>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d031      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a71      	ldr	r2, [pc, #452]	@ (800941c <HAL_DMA_IRQHandler+0xa20>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d02c      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a70      	ldr	r2, [pc, #448]	@ (8009420 <HAL_DMA_IRQHandler+0xa24>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d027      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a6e      	ldr	r2, [pc, #440]	@ (8009424 <HAL_DMA_IRQHandler+0xa28>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d022      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a6d      	ldr	r2, [pc, #436]	@ (8009428 <HAL_DMA_IRQHandler+0xa2c>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d01d      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a6b      	ldr	r2, [pc, #428]	@ (800942c <HAL_DMA_IRQHandler+0xa30>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d018      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a6a      	ldr	r2, [pc, #424]	@ (8009430 <HAL_DMA_IRQHandler+0xa34>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d013      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a68      	ldr	r2, [pc, #416]	@ (8009434 <HAL_DMA_IRQHandler+0xa38>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d00e      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a67      	ldr	r2, [pc, #412]	@ (8009438 <HAL_DMA_IRQHandler+0xa3c>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d009      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a65      	ldr	r2, [pc, #404]	@ (800943c <HAL_DMA_IRQHandler+0xa40>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d004      	beq.n	80092b4 <HAL_DMA_IRQHandler+0x8b8>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a64      	ldr	r2, [pc, #400]	@ (8009440 <HAL_DMA_IRQHandler+0xa44>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d108      	bne.n	80092c6 <HAL_DMA_IRQHandler+0x8ca>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f022 0201 	bic.w	r2, r2, #1
 80092c2:	601a      	str	r2, [r3, #0]
 80092c4:	e007      	b.n	80092d6 <HAL_DMA_IRQHandler+0x8da>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f022 0201 	bic.w	r2, r2, #1
 80092d4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	3301      	adds	r3, #1
 80092da:	60fb      	str	r3, [r7, #12]
 80092dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092de:	429a      	cmp	r2, r3
 80092e0:	d307      	bcc.n	80092f2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f003 0301 	and.w	r3, r3, #1
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d1f2      	bne.n	80092d6 <HAL_DMA_IRQHandler+0x8da>
 80092f0:	e000      	b.n	80092f4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80092f2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d004      	beq.n	800930c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2203      	movs	r2, #3
 8009306:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800930a:	e003      	b.n	8009314 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 8272 	beq.w	800980a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	4798      	blx	r3
 800932e:	e26c      	b.n	800980a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a43      	ldr	r2, [pc, #268]	@ (8009444 <HAL_DMA_IRQHandler+0xa48>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d022      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a42      	ldr	r2, [pc, #264]	@ (8009448 <HAL_DMA_IRQHandler+0xa4c>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d01d      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a40      	ldr	r2, [pc, #256]	@ (800944c <HAL_DMA_IRQHandler+0xa50>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d018      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a3f      	ldr	r2, [pc, #252]	@ (8009450 <HAL_DMA_IRQHandler+0xa54>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d013      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a3d      	ldr	r2, [pc, #244]	@ (8009454 <HAL_DMA_IRQHandler+0xa58>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d00e      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a3c      	ldr	r2, [pc, #240]	@ (8009458 <HAL_DMA_IRQHandler+0xa5c>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d009      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a3a      	ldr	r2, [pc, #232]	@ (800945c <HAL_DMA_IRQHandler+0xa60>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d004      	beq.n	8009380 <HAL_DMA_IRQHandler+0x984>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a39      	ldr	r2, [pc, #228]	@ (8009460 <HAL_DMA_IRQHandler+0xa64>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d101      	bne.n	8009384 <HAL_DMA_IRQHandler+0x988>
 8009380:	2301      	movs	r3, #1
 8009382:	e000      	b.n	8009386 <HAL_DMA_IRQHandler+0x98a>
 8009384:	2300      	movs	r3, #0
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 823f 	beq.w	800980a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009398:	f003 031f 	and.w	r3, r3, #31
 800939c:	2204      	movs	r2, #4
 800939e:	409a      	lsls	r2, r3
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	4013      	ands	r3, r2
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 80cd 	beq.w	8009544 <HAL_DMA_IRQHandler+0xb48>
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	f003 0304 	and.w	r3, r3, #4
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f000 80c7 	beq.w	8009544 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093ba:	f003 031f 	and.w	r3, r3, #31
 80093be:	2204      	movs	r2, #4
 80093c0:	409a      	lsls	r2, r3
 80093c2:	69fb      	ldr	r3, [r7, #28]
 80093c4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d049      	beq.n	8009464 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d109      	bne.n	80093ee <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 8210 	beq.w	8009804 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093ec:	e20a      	b.n	8009804 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f000 8206 	beq.w	8009804 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009400:	e200      	b.n	8009804 <HAL_DMA_IRQHandler+0xe08>
 8009402:	bf00      	nop
 8009404:	40020010 	.word	0x40020010
 8009408:	40020028 	.word	0x40020028
 800940c:	40020040 	.word	0x40020040
 8009410:	40020058 	.word	0x40020058
 8009414:	40020070 	.word	0x40020070
 8009418:	40020088 	.word	0x40020088
 800941c:	400200a0 	.word	0x400200a0
 8009420:	400200b8 	.word	0x400200b8
 8009424:	40020410 	.word	0x40020410
 8009428:	40020428 	.word	0x40020428
 800942c:	40020440 	.word	0x40020440
 8009430:	40020458 	.word	0x40020458
 8009434:	40020470 	.word	0x40020470
 8009438:	40020488 	.word	0x40020488
 800943c:	400204a0 	.word	0x400204a0
 8009440:	400204b8 	.word	0x400204b8
 8009444:	58025408 	.word	0x58025408
 8009448:	5802541c 	.word	0x5802541c
 800944c:	58025430 	.word	0x58025430
 8009450:	58025444 	.word	0x58025444
 8009454:	58025458 	.word	0x58025458
 8009458:	5802546c 	.word	0x5802546c
 800945c:	58025480 	.word	0x58025480
 8009460:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	f003 0320 	and.w	r3, r3, #32
 800946a:	2b00      	cmp	r3, #0
 800946c:	d160      	bne.n	8009530 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a7f      	ldr	r2, [pc, #508]	@ (8009670 <HAL_DMA_IRQHandler+0xc74>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d04a      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a7d      	ldr	r2, [pc, #500]	@ (8009674 <HAL_DMA_IRQHandler+0xc78>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d045      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a7c      	ldr	r2, [pc, #496]	@ (8009678 <HAL_DMA_IRQHandler+0xc7c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d040      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a7a      	ldr	r2, [pc, #488]	@ (800967c <HAL_DMA_IRQHandler+0xc80>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d03b      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a79      	ldr	r2, [pc, #484]	@ (8009680 <HAL_DMA_IRQHandler+0xc84>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d036      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a77      	ldr	r2, [pc, #476]	@ (8009684 <HAL_DMA_IRQHandler+0xc88>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d031      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a76      	ldr	r2, [pc, #472]	@ (8009688 <HAL_DMA_IRQHandler+0xc8c>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d02c      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a74      	ldr	r2, [pc, #464]	@ (800968c <HAL_DMA_IRQHandler+0xc90>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d027      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a73      	ldr	r2, [pc, #460]	@ (8009690 <HAL_DMA_IRQHandler+0xc94>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d022      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a71      	ldr	r2, [pc, #452]	@ (8009694 <HAL_DMA_IRQHandler+0xc98>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d01d      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a70      	ldr	r2, [pc, #448]	@ (8009698 <HAL_DMA_IRQHandler+0xc9c>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d018      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a6e      	ldr	r2, [pc, #440]	@ (800969c <HAL_DMA_IRQHandler+0xca0>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d013      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a6d      	ldr	r2, [pc, #436]	@ (80096a0 <HAL_DMA_IRQHandler+0xca4>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d00e      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a6b      	ldr	r2, [pc, #428]	@ (80096a4 <HAL_DMA_IRQHandler+0xca8>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d009      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a6a      	ldr	r2, [pc, #424]	@ (80096a8 <HAL_DMA_IRQHandler+0xcac>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d004      	beq.n	800950e <HAL_DMA_IRQHandler+0xb12>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a68      	ldr	r2, [pc, #416]	@ (80096ac <HAL_DMA_IRQHandler+0xcb0>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d108      	bne.n	8009520 <HAL_DMA_IRQHandler+0xb24>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 0208 	bic.w	r2, r2, #8
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	e007      	b.n	8009530 <HAL_DMA_IRQHandler+0xb34>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f022 0204 	bic.w	r2, r2, #4
 800952e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 8165 	beq.w	8009804 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009542:	e15f      	b.n	8009804 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009548:	f003 031f 	and.w	r3, r3, #31
 800954c:	2202      	movs	r2, #2
 800954e:	409a      	lsls	r2, r3
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	4013      	ands	r3, r2
 8009554:	2b00      	cmp	r3, #0
 8009556:	f000 80c5 	beq.w	80096e4 <HAL_DMA_IRQHandler+0xce8>
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	f003 0302 	and.w	r3, r3, #2
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 80bf 	beq.w	80096e4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800956a:	f003 031f 	and.w	r3, r3, #31
 800956e:	2202      	movs	r2, #2
 8009570:	409a      	lsls	r2, r3
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d018      	beq.n	80095b2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009586:	2b00      	cmp	r3, #0
 8009588:	d109      	bne.n	800959e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 813a 	beq.w	8009808 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800959c:	e134      	b.n	8009808 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	f000 8130 	beq.w	8009808 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095b0:	e12a      	b.n	8009808 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	f003 0320 	and.w	r3, r3, #32
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	f040 8089 	bne.w	80096d0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a2b      	ldr	r2, [pc, #172]	@ (8009670 <HAL_DMA_IRQHandler+0xc74>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d04a      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a29      	ldr	r2, [pc, #164]	@ (8009674 <HAL_DMA_IRQHandler+0xc78>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d045      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a28      	ldr	r2, [pc, #160]	@ (8009678 <HAL_DMA_IRQHandler+0xc7c>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d040      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a26      	ldr	r2, [pc, #152]	@ (800967c <HAL_DMA_IRQHandler+0xc80>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d03b      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a25      	ldr	r2, [pc, #148]	@ (8009680 <HAL_DMA_IRQHandler+0xc84>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d036      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a23      	ldr	r2, [pc, #140]	@ (8009684 <HAL_DMA_IRQHandler+0xc88>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d031      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a22      	ldr	r2, [pc, #136]	@ (8009688 <HAL_DMA_IRQHandler+0xc8c>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d02c      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a20      	ldr	r2, [pc, #128]	@ (800968c <HAL_DMA_IRQHandler+0xc90>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d027      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a1f      	ldr	r2, [pc, #124]	@ (8009690 <HAL_DMA_IRQHandler+0xc94>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d022      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a1d      	ldr	r2, [pc, #116]	@ (8009694 <HAL_DMA_IRQHandler+0xc98>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d01d      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a1c      	ldr	r2, [pc, #112]	@ (8009698 <HAL_DMA_IRQHandler+0xc9c>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d018      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1a      	ldr	r2, [pc, #104]	@ (800969c <HAL_DMA_IRQHandler+0xca0>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d013      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a19      	ldr	r2, [pc, #100]	@ (80096a0 <HAL_DMA_IRQHandler+0xca4>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d00e      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a17      	ldr	r2, [pc, #92]	@ (80096a4 <HAL_DMA_IRQHandler+0xca8>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d009      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a16      	ldr	r2, [pc, #88]	@ (80096a8 <HAL_DMA_IRQHandler+0xcac>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d004      	beq.n	800965e <HAL_DMA_IRQHandler+0xc62>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a14      	ldr	r2, [pc, #80]	@ (80096ac <HAL_DMA_IRQHandler+0xcb0>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d128      	bne.n	80096b0 <HAL_DMA_IRQHandler+0xcb4>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f022 0214 	bic.w	r2, r2, #20
 800966c:	601a      	str	r2, [r3, #0]
 800966e:	e027      	b.n	80096c0 <HAL_DMA_IRQHandler+0xcc4>
 8009670:	40020010 	.word	0x40020010
 8009674:	40020028 	.word	0x40020028
 8009678:	40020040 	.word	0x40020040
 800967c:	40020058 	.word	0x40020058
 8009680:	40020070 	.word	0x40020070
 8009684:	40020088 	.word	0x40020088
 8009688:	400200a0 	.word	0x400200a0
 800968c:	400200b8 	.word	0x400200b8
 8009690:	40020410 	.word	0x40020410
 8009694:	40020428 	.word	0x40020428
 8009698:	40020440 	.word	0x40020440
 800969c:	40020458 	.word	0x40020458
 80096a0:	40020470 	.word	0x40020470
 80096a4:	40020488 	.word	0x40020488
 80096a8:	400204a0 	.word	0x400204a0
 80096ac:	400204b8 	.word	0x400204b8
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f022 020a 	bic.w	r2, r2, #10
 80096be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 8097 	beq.w	8009808 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096e2:	e091      	b.n	8009808 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096e8:	f003 031f 	and.w	r3, r3, #31
 80096ec:	2208      	movs	r2, #8
 80096ee:	409a      	lsls	r2, r3
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	4013      	ands	r3, r2
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f000 8088 	beq.w	800980a <HAL_DMA_IRQHandler+0xe0e>
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	f003 0308 	and.w	r3, r3, #8
 8009700:	2b00      	cmp	r3, #0
 8009702:	f000 8082 	beq.w	800980a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a41      	ldr	r2, [pc, #260]	@ (8009810 <HAL_DMA_IRQHandler+0xe14>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d04a      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a3f      	ldr	r2, [pc, #252]	@ (8009814 <HAL_DMA_IRQHandler+0xe18>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d045      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a3e      	ldr	r2, [pc, #248]	@ (8009818 <HAL_DMA_IRQHandler+0xe1c>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d040      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a3c      	ldr	r2, [pc, #240]	@ (800981c <HAL_DMA_IRQHandler+0xe20>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d03b      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a3b      	ldr	r2, [pc, #236]	@ (8009820 <HAL_DMA_IRQHandler+0xe24>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d036      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a39      	ldr	r2, [pc, #228]	@ (8009824 <HAL_DMA_IRQHandler+0xe28>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d031      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a38      	ldr	r2, [pc, #224]	@ (8009828 <HAL_DMA_IRQHandler+0xe2c>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d02c      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a36      	ldr	r2, [pc, #216]	@ (800982c <HAL_DMA_IRQHandler+0xe30>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d027      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a35      	ldr	r2, [pc, #212]	@ (8009830 <HAL_DMA_IRQHandler+0xe34>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d022      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a33      	ldr	r2, [pc, #204]	@ (8009834 <HAL_DMA_IRQHandler+0xe38>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d01d      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4a32      	ldr	r2, [pc, #200]	@ (8009838 <HAL_DMA_IRQHandler+0xe3c>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d018      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a30      	ldr	r2, [pc, #192]	@ (800983c <HAL_DMA_IRQHandler+0xe40>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d013      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a2f      	ldr	r2, [pc, #188]	@ (8009840 <HAL_DMA_IRQHandler+0xe44>)
 8009784:	4293      	cmp	r3, r2
 8009786:	d00e      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a2d      	ldr	r2, [pc, #180]	@ (8009844 <HAL_DMA_IRQHandler+0xe48>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d009      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a2c      	ldr	r2, [pc, #176]	@ (8009848 <HAL_DMA_IRQHandler+0xe4c>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d004      	beq.n	80097a6 <HAL_DMA_IRQHandler+0xdaa>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a2a      	ldr	r2, [pc, #168]	@ (800984c <HAL_DMA_IRQHandler+0xe50>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d108      	bne.n	80097b8 <HAL_DMA_IRQHandler+0xdbc>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 021c 	bic.w	r2, r2, #28
 80097b4:	601a      	str	r2, [r3, #0]
 80097b6:	e007      	b.n	80097c8 <HAL_DMA_IRQHandler+0xdcc>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	681a      	ldr	r2, [r3, #0]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f022 020e 	bic.w	r2, r2, #14
 80097c6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097cc:	f003 031f 	and.w	r3, r3, #31
 80097d0:	2201      	movs	r2, #1
 80097d2:	409a      	lsls	r2, r3
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2201      	movs	r2, #1
 80097e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d009      	beq.n	800980a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	4798      	blx	r3
 80097fe:	e004      	b.n	800980a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009800:	bf00      	nop
 8009802:	e002      	b.n	800980a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009804:	bf00      	nop
 8009806:	e000      	b.n	800980a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009808:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800980a:	3728      	adds	r7, #40	@ 0x28
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}
 8009810:	40020010 	.word	0x40020010
 8009814:	40020028 	.word	0x40020028
 8009818:	40020040 	.word	0x40020040
 800981c:	40020058 	.word	0x40020058
 8009820:	40020070 	.word	0x40020070
 8009824:	40020088 	.word	0x40020088
 8009828:	400200a0 	.word	0x400200a0
 800982c:	400200b8 	.word	0x400200b8
 8009830:	40020410 	.word	0x40020410
 8009834:	40020428 	.word	0x40020428
 8009838:	40020440 	.word	0x40020440
 800983c:	40020458 	.word	0x40020458
 8009840:	40020470 	.word	0x40020470
 8009844:	40020488 	.word	0x40020488
 8009848:	400204a0 	.word	0x400204a0
 800984c:	400204b8 	.word	0x400204b8

08009850 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800985e:	b2db      	uxtb	r3, r3
}
 8009860:	4618      	mov	r0, r3
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009878:	4618      	mov	r0, r3
 800987a:	370c      	adds	r7, #12
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009884:	b480      	push	{r7}
 8009886:	b087      	sub	sp, #28
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	607a      	str	r2, [r7, #4]
 8009890:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009896:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800989c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a7f      	ldr	r2, [pc, #508]	@ (8009aa0 <DMA_SetConfig+0x21c>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d072      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a7d      	ldr	r2, [pc, #500]	@ (8009aa4 <DMA_SetConfig+0x220>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d06d      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a7c      	ldr	r2, [pc, #496]	@ (8009aa8 <DMA_SetConfig+0x224>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d068      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a7a      	ldr	r2, [pc, #488]	@ (8009aac <DMA_SetConfig+0x228>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d063      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a79      	ldr	r2, [pc, #484]	@ (8009ab0 <DMA_SetConfig+0x22c>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d05e      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a77      	ldr	r2, [pc, #476]	@ (8009ab4 <DMA_SetConfig+0x230>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d059      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a76      	ldr	r2, [pc, #472]	@ (8009ab8 <DMA_SetConfig+0x234>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d054      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a74      	ldr	r2, [pc, #464]	@ (8009abc <DMA_SetConfig+0x238>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d04f      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a73      	ldr	r2, [pc, #460]	@ (8009ac0 <DMA_SetConfig+0x23c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d04a      	beq.n	800998e <DMA_SetConfig+0x10a>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a71      	ldr	r2, [pc, #452]	@ (8009ac4 <DMA_SetConfig+0x240>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d045      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a70      	ldr	r2, [pc, #448]	@ (8009ac8 <DMA_SetConfig+0x244>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d040      	beq.n	800998e <DMA_SetConfig+0x10a>
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a6e      	ldr	r2, [pc, #440]	@ (8009acc <DMA_SetConfig+0x248>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d03b      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a6d      	ldr	r2, [pc, #436]	@ (8009ad0 <DMA_SetConfig+0x24c>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d036      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a6b      	ldr	r2, [pc, #428]	@ (8009ad4 <DMA_SetConfig+0x250>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d031      	beq.n	800998e <DMA_SetConfig+0x10a>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a6a      	ldr	r2, [pc, #424]	@ (8009ad8 <DMA_SetConfig+0x254>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d02c      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a68      	ldr	r2, [pc, #416]	@ (8009adc <DMA_SetConfig+0x258>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d027      	beq.n	800998e <DMA_SetConfig+0x10a>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a67      	ldr	r2, [pc, #412]	@ (8009ae0 <DMA_SetConfig+0x25c>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d022      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a65      	ldr	r2, [pc, #404]	@ (8009ae4 <DMA_SetConfig+0x260>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d01d      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a64      	ldr	r2, [pc, #400]	@ (8009ae8 <DMA_SetConfig+0x264>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d018      	beq.n	800998e <DMA_SetConfig+0x10a>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a62      	ldr	r2, [pc, #392]	@ (8009aec <DMA_SetConfig+0x268>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d013      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a61      	ldr	r2, [pc, #388]	@ (8009af0 <DMA_SetConfig+0x26c>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d00e      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a5f      	ldr	r2, [pc, #380]	@ (8009af4 <DMA_SetConfig+0x270>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d009      	beq.n	800998e <DMA_SetConfig+0x10a>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a5e      	ldr	r2, [pc, #376]	@ (8009af8 <DMA_SetConfig+0x274>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d004      	beq.n	800998e <DMA_SetConfig+0x10a>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a5c      	ldr	r2, [pc, #368]	@ (8009afc <DMA_SetConfig+0x278>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d101      	bne.n	8009992 <DMA_SetConfig+0x10e>
 800998e:	2301      	movs	r3, #1
 8009990:	e000      	b.n	8009994 <DMA_SetConfig+0x110>
 8009992:	2300      	movs	r3, #0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d00d      	beq.n	80099b4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80099a0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d004      	beq.n	80099b4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80099b2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a39      	ldr	r2, [pc, #228]	@ (8009aa0 <DMA_SetConfig+0x21c>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d04a      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4a38      	ldr	r2, [pc, #224]	@ (8009aa4 <DMA_SetConfig+0x220>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d045      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a36      	ldr	r2, [pc, #216]	@ (8009aa8 <DMA_SetConfig+0x224>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d040      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a35      	ldr	r2, [pc, #212]	@ (8009aac <DMA_SetConfig+0x228>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d03b      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a33      	ldr	r2, [pc, #204]	@ (8009ab0 <DMA_SetConfig+0x22c>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d036      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a32      	ldr	r2, [pc, #200]	@ (8009ab4 <DMA_SetConfig+0x230>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d031      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a30      	ldr	r2, [pc, #192]	@ (8009ab8 <DMA_SetConfig+0x234>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d02c      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a2f      	ldr	r2, [pc, #188]	@ (8009abc <DMA_SetConfig+0x238>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d027      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a2d      	ldr	r2, [pc, #180]	@ (8009ac0 <DMA_SetConfig+0x23c>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d022      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a2c      	ldr	r2, [pc, #176]	@ (8009ac4 <DMA_SetConfig+0x240>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d01d      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8009ac8 <DMA_SetConfig+0x244>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d018      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a29      	ldr	r2, [pc, #164]	@ (8009acc <DMA_SetConfig+0x248>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d013      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a27      	ldr	r2, [pc, #156]	@ (8009ad0 <DMA_SetConfig+0x24c>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d00e      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a26      	ldr	r2, [pc, #152]	@ (8009ad4 <DMA_SetConfig+0x250>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d009      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a24      	ldr	r2, [pc, #144]	@ (8009ad8 <DMA_SetConfig+0x254>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d004      	beq.n	8009a54 <DMA_SetConfig+0x1d0>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a23      	ldr	r2, [pc, #140]	@ (8009adc <DMA_SetConfig+0x258>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d101      	bne.n	8009a58 <DMA_SetConfig+0x1d4>
 8009a54:	2301      	movs	r3, #1
 8009a56:	e000      	b.n	8009a5a <DMA_SetConfig+0x1d6>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d059      	beq.n	8009b12 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a62:	f003 031f 	and.w	r3, r3, #31
 8009a66:	223f      	movs	r2, #63	@ 0x3f
 8009a68:	409a      	lsls	r2, r3
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009a7c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	683a      	ldr	r2, [r7, #0]
 8009a84:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	2b40      	cmp	r3, #64	@ 0x40
 8009a8c:	d138      	bne.n	8009b00 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68ba      	ldr	r2, [r7, #8]
 8009a9c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009a9e:	e086      	b.n	8009bae <DMA_SetConfig+0x32a>
 8009aa0:	40020010 	.word	0x40020010
 8009aa4:	40020028 	.word	0x40020028
 8009aa8:	40020040 	.word	0x40020040
 8009aac:	40020058 	.word	0x40020058
 8009ab0:	40020070 	.word	0x40020070
 8009ab4:	40020088 	.word	0x40020088
 8009ab8:	400200a0 	.word	0x400200a0
 8009abc:	400200b8 	.word	0x400200b8
 8009ac0:	40020410 	.word	0x40020410
 8009ac4:	40020428 	.word	0x40020428
 8009ac8:	40020440 	.word	0x40020440
 8009acc:	40020458 	.word	0x40020458
 8009ad0:	40020470 	.word	0x40020470
 8009ad4:	40020488 	.word	0x40020488
 8009ad8:	400204a0 	.word	0x400204a0
 8009adc:	400204b8 	.word	0x400204b8
 8009ae0:	58025408 	.word	0x58025408
 8009ae4:	5802541c 	.word	0x5802541c
 8009ae8:	58025430 	.word	0x58025430
 8009aec:	58025444 	.word	0x58025444
 8009af0:	58025458 	.word	0x58025458
 8009af4:	5802546c 	.word	0x5802546c
 8009af8:	58025480 	.word	0x58025480
 8009afc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	60da      	str	r2, [r3, #12]
}
 8009b10:	e04d      	b.n	8009bae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a29      	ldr	r2, [pc, #164]	@ (8009bbc <DMA_SetConfig+0x338>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d022      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a27      	ldr	r2, [pc, #156]	@ (8009bc0 <DMA_SetConfig+0x33c>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d01d      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a26      	ldr	r2, [pc, #152]	@ (8009bc4 <DMA_SetConfig+0x340>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d018      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a24      	ldr	r2, [pc, #144]	@ (8009bc8 <DMA_SetConfig+0x344>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d013      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a23      	ldr	r2, [pc, #140]	@ (8009bcc <DMA_SetConfig+0x348>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d00e      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a21      	ldr	r2, [pc, #132]	@ (8009bd0 <DMA_SetConfig+0x34c>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d009      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a20      	ldr	r2, [pc, #128]	@ (8009bd4 <DMA_SetConfig+0x350>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d004      	beq.n	8009b62 <DMA_SetConfig+0x2de>
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8009bd8 <DMA_SetConfig+0x354>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d101      	bne.n	8009b66 <DMA_SetConfig+0x2e2>
 8009b62:	2301      	movs	r3, #1
 8009b64:	e000      	b.n	8009b68 <DMA_SetConfig+0x2e4>
 8009b66:	2300      	movs	r3, #0
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d020      	beq.n	8009bae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b70:	f003 031f 	and.w	r3, r3, #31
 8009b74:	2201      	movs	r2, #1
 8009b76:	409a      	lsls	r2, r3
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	683a      	ldr	r2, [r7, #0]
 8009b82:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	689b      	ldr	r3, [r3, #8]
 8009b88:	2b40      	cmp	r3, #64	@ 0x40
 8009b8a:	d108      	bne.n	8009b9e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	687a      	ldr	r2, [r7, #4]
 8009b92:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68ba      	ldr	r2, [r7, #8]
 8009b9a:	60da      	str	r2, [r3, #12]
}
 8009b9c:	e007      	b.n	8009bae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68ba      	ldr	r2, [r7, #8]
 8009ba4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	60da      	str	r2, [r3, #12]
}
 8009bae:	bf00      	nop
 8009bb0:	371c      	adds	r7, #28
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	58025408 	.word	0x58025408
 8009bc0:	5802541c 	.word	0x5802541c
 8009bc4:	58025430 	.word	0x58025430
 8009bc8:	58025444 	.word	0x58025444
 8009bcc:	58025458 	.word	0x58025458
 8009bd0:	5802546c 	.word	0x5802546c
 8009bd4:	58025480 	.word	0x58025480
 8009bd8:	58025494 	.word	0x58025494

08009bdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a42      	ldr	r2, [pc, #264]	@ (8009cf4 <DMA_CalcBaseAndBitshift+0x118>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d04a      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a41      	ldr	r2, [pc, #260]	@ (8009cf8 <DMA_CalcBaseAndBitshift+0x11c>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d045      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8009cfc <DMA_CalcBaseAndBitshift+0x120>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d040      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4a3e      	ldr	r2, [pc, #248]	@ (8009d00 <DMA_CalcBaseAndBitshift+0x124>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d03b      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a3c      	ldr	r2, [pc, #240]	@ (8009d04 <DMA_CalcBaseAndBitshift+0x128>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d036      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a3b      	ldr	r2, [pc, #236]	@ (8009d08 <DMA_CalcBaseAndBitshift+0x12c>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d031      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	4a39      	ldr	r2, [pc, #228]	@ (8009d0c <DMA_CalcBaseAndBitshift+0x130>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d02c      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a38      	ldr	r2, [pc, #224]	@ (8009d10 <DMA_CalcBaseAndBitshift+0x134>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d027      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a36      	ldr	r2, [pc, #216]	@ (8009d14 <DMA_CalcBaseAndBitshift+0x138>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d022      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a35      	ldr	r2, [pc, #212]	@ (8009d18 <DMA_CalcBaseAndBitshift+0x13c>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d01d      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a33      	ldr	r2, [pc, #204]	@ (8009d1c <DMA_CalcBaseAndBitshift+0x140>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d018      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a32      	ldr	r2, [pc, #200]	@ (8009d20 <DMA_CalcBaseAndBitshift+0x144>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d013      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a30      	ldr	r2, [pc, #192]	@ (8009d24 <DMA_CalcBaseAndBitshift+0x148>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d00e      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a2f      	ldr	r2, [pc, #188]	@ (8009d28 <DMA_CalcBaseAndBitshift+0x14c>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d009      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4a2d      	ldr	r2, [pc, #180]	@ (8009d2c <DMA_CalcBaseAndBitshift+0x150>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d004      	beq.n	8009c84 <DMA_CalcBaseAndBitshift+0xa8>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a2c      	ldr	r2, [pc, #176]	@ (8009d30 <DMA_CalcBaseAndBitshift+0x154>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d101      	bne.n	8009c88 <DMA_CalcBaseAndBitshift+0xac>
 8009c84:	2301      	movs	r3, #1
 8009c86:	e000      	b.n	8009c8a <DMA_CalcBaseAndBitshift+0xae>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d024      	beq.n	8009cd8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	3b10      	subs	r3, #16
 8009c96:	4a27      	ldr	r2, [pc, #156]	@ (8009d34 <DMA_CalcBaseAndBitshift+0x158>)
 8009c98:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9c:	091b      	lsrs	r3, r3, #4
 8009c9e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f003 0307 	and.w	r3, r3, #7
 8009ca6:	4a24      	ldr	r2, [pc, #144]	@ (8009d38 <DMA_CalcBaseAndBitshift+0x15c>)
 8009ca8:	5cd3      	ldrb	r3, [r2, r3]
 8009caa:	461a      	mov	r2, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2b03      	cmp	r3, #3
 8009cb4:	d908      	bls.n	8009cc8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8009d3c <DMA_CalcBaseAndBitshift+0x160>)
 8009cbe:	4013      	ands	r3, r2
 8009cc0:	1d1a      	adds	r2, r3, #4
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	659a      	str	r2, [r3, #88]	@ 0x58
 8009cc6:	e00d      	b.n	8009ce4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	4b1b      	ldr	r3, [pc, #108]	@ (8009d3c <DMA_CalcBaseAndBitshift+0x160>)
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8009cd6:	e005      	b.n	8009ce4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	40020010 	.word	0x40020010
 8009cf8:	40020028 	.word	0x40020028
 8009cfc:	40020040 	.word	0x40020040
 8009d00:	40020058 	.word	0x40020058
 8009d04:	40020070 	.word	0x40020070
 8009d08:	40020088 	.word	0x40020088
 8009d0c:	400200a0 	.word	0x400200a0
 8009d10:	400200b8 	.word	0x400200b8
 8009d14:	40020410 	.word	0x40020410
 8009d18:	40020428 	.word	0x40020428
 8009d1c:	40020440 	.word	0x40020440
 8009d20:	40020458 	.word	0x40020458
 8009d24:	40020470 	.word	0x40020470
 8009d28:	40020488 	.word	0x40020488
 8009d2c:	400204a0 	.word	0x400204a0
 8009d30:	400204b8 	.word	0x400204b8
 8009d34:	aaaaaaab 	.word	0xaaaaaaab
 8009d38:	0801a2a0 	.word	0x0801a2a0
 8009d3c:	fffffc00 	.word	0xfffffc00

08009d40 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b085      	sub	sp, #20
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d120      	bne.n	8009d96 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d58:	2b03      	cmp	r3, #3
 8009d5a:	d858      	bhi.n	8009e0e <DMA_CheckFifoParam+0xce>
 8009d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d64 <DMA_CheckFifoParam+0x24>)
 8009d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d62:	bf00      	nop
 8009d64:	08009d75 	.word	0x08009d75
 8009d68:	08009d87 	.word	0x08009d87
 8009d6c:	08009d75 	.word	0x08009d75
 8009d70:	08009e0f 	.word	0x08009e0f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d048      	beq.n	8009e12 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d84:	e045      	b.n	8009e12 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009d8e:	d142      	bne.n	8009e16 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009d94:	e03f      	b.n	8009e16 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	699b      	ldr	r3, [r3, #24]
 8009d9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d9e:	d123      	bne.n	8009de8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da4:	2b03      	cmp	r3, #3
 8009da6:	d838      	bhi.n	8009e1a <DMA_CheckFifoParam+0xda>
 8009da8:	a201      	add	r2, pc, #4	@ (adr r2, 8009db0 <DMA_CheckFifoParam+0x70>)
 8009daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dae:	bf00      	nop
 8009db0:	08009dc1 	.word	0x08009dc1
 8009db4:	08009dc7 	.word	0x08009dc7
 8009db8:	08009dc1 	.word	0x08009dc1
 8009dbc:	08009dd9 	.word	0x08009dd9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	73fb      	strb	r3, [r7, #15]
        break;
 8009dc4:	e030      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d025      	beq.n	8009e1e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009dd6:	e022      	b.n	8009e1e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ddc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009de0:	d11f      	bne.n	8009e22 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009de6:	e01c      	b.n	8009e22 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	d902      	bls.n	8009df6 <DMA_CheckFifoParam+0xb6>
 8009df0:	2b03      	cmp	r3, #3
 8009df2:	d003      	beq.n	8009dfc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009df4:	e018      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	73fb      	strb	r3, [r7, #15]
        break;
 8009dfa:	e015      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00e      	beq.n	8009e26 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009e0c:	e00b      	b.n	8009e26 <DMA_CheckFifoParam+0xe6>
        break;
 8009e0e:	bf00      	nop
 8009e10:	e00a      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        break;
 8009e12:	bf00      	nop
 8009e14:	e008      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        break;
 8009e16:	bf00      	nop
 8009e18:	e006      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        break;
 8009e1a:	bf00      	nop
 8009e1c:	e004      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        break;
 8009e1e:	bf00      	nop
 8009e20:	e002      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
        break;
 8009e22:	bf00      	nop
 8009e24:	e000      	b.n	8009e28 <DMA_CheckFifoParam+0xe8>
    break;
 8009e26:	bf00      	nop
    }
  }

  return status;
 8009e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3714      	adds	r7, #20
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop

08009e38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b085      	sub	sp, #20
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a38      	ldr	r2, [pc, #224]	@ (8009f2c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d022      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a36      	ldr	r2, [pc, #216]	@ (8009f30 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d01d      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a35      	ldr	r2, [pc, #212]	@ (8009f34 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d018      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a33      	ldr	r2, [pc, #204]	@ (8009f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d013      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a32      	ldr	r2, [pc, #200]	@ (8009f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d00e      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a30      	ldr	r2, [pc, #192]	@ (8009f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d009      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a2f      	ldr	r2, [pc, #188]	@ (8009f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d004      	beq.n	8009e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a2d      	ldr	r2, [pc, #180]	@ (8009f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d101      	bne.n	8009e9a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009e96:	2301      	movs	r3, #1
 8009e98:	e000      	b.n	8009e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d01a      	beq.n	8009ed6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	3b08      	subs	r3, #8
 8009ea8:	4a28      	ldr	r2, [pc, #160]	@ (8009f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8009eae:	091b      	lsrs	r3, r3, #4
 8009eb0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	4b26      	ldr	r3, [pc, #152]	@ (8009f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009eb6:	4413      	add	r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	461a      	mov	r2, r3
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a24      	ldr	r2, [pc, #144]	@ (8009f54 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009ec4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f003 031f 	and.w	r3, r3, #31
 8009ecc:	2201      	movs	r2, #1
 8009ece:	409a      	lsls	r2, r3
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009ed4:	e024      	b.n	8009f20 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	3b10      	subs	r3, #16
 8009ede:	4a1e      	ldr	r2, [pc, #120]	@ (8009f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ee4:	091b      	lsrs	r3, r3, #4
 8009ee6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	4a1c      	ldr	r2, [pc, #112]	@ (8009f5c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d806      	bhi.n	8009efe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	4a1b      	ldr	r2, [pc, #108]	@ (8009f60 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d902      	bls.n	8009efe <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	3308      	adds	r3, #8
 8009efc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009efe:	68fa      	ldr	r2, [r7, #12]
 8009f00:	4b18      	ldr	r3, [pc, #96]	@ (8009f64 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009f02:	4413      	add	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	461a      	mov	r2, r3
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a16      	ldr	r2, [pc, #88]	@ (8009f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009f10:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f003 031f 	and.w	r3, r3, #31
 8009f18:	2201      	movs	r2, #1
 8009f1a:	409a      	lsls	r2, r3
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009f20:	bf00      	nop
 8009f22:	3714      	adds	r7, #20
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr
 8009f2c:	58025408 	.word	0x58025408
 8009f30:	5802541c 	.word	0x5802541c
 8009f34:	58025430 	.word	0x58025430
 8009f38:	58025444 	.word	0x58025444
 8009f3c:	58025458 	.word	0x58025458
 8009f40:	5802546c 	.word	0x5802546c
 8009f44:	58025480 	.word	0x58025480
 8009f48:	58025494 	.word	0x58025494
 8009f4c:	cccccccd 	.word	0xcccccccd
 8009f50:	16009600 	.word	0x16009600
 8009f54:	58025880 	.word	0x58025880
 8009f58:	aaaaaaab 	.word	0xaaaaaaab
 8009f5c:	400204b8 	.word	0x400204b8
 8009f60:	4002040f 	.word	0x4002040f
 8009f64:	10008200 	.word	0x10008200
 8009f68:	40020880 	.word	0x40020880

08009f6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d04a      	beq.n	800a018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2b08      	cmp	r3, #8
 8009f86:	d847      	bhi.n	800a018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a25      	ldr	r2, [pc, #148]	@ (800a024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d022      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a24      	ldr	r2, [pc, #144]	@ (800a028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d01d      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a22      	ldr	r2, [pc, #136]	@ (800a02c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d018      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a21      	ldr	r2, [pc, #132]	@ (800a030 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d013      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a1f      	ldr	r2, [pc, #124]	@ (800a034 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d00e      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a1e      	ldr	r2, [pc, #120]	@ (800a038 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d009      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a1c      	ldr	r2, [pc, #112]	@ (800a03c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d004      	beq.n	8009fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a1b      	ldr	r2, [pc, #108]	@ (800a040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d101      	bne.n	8009fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e000      	b.n	8009fde <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00a      	beq.n	8009ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009fe2:	68fa      	ldr	r2, [r7, #12]
 8009fe4:	4b17      	ldr	r3, [pc, #92]	@ (800a044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009fe6:	4413      	add	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	4a15      	ldr	r2, [pc, #84]	@ (800a048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009ff4:	671a      	str	r2, [r3, #112]	@ 0x70
 8009ff6:	e009      	b.n	800a00c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	4b14      	ldr	r3, [pc, #80]	@ (800a04c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009ffc:	4413      	add	r3, r2
 8009ffe:	009b      	lsls	r3, r3, #2
 800a000:	461a      	mov	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a11      	ldr	r2, [pc, #68]	@ (800a050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a00a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	3b01      	subs	r3, #1
 800a010:	2201      	movs	r2, #1
 800a012:	409a      	lsls	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a018:	bf00      	nop
 800a01a:	3714      	adds	r7, #20
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr
 800a024:	58025408 	.word	0x58025408
 800a028:	5802541c 	.word	0x5802541c
 800a02c:	58025430 	.word	0x58025430
 800a030:	58025444 	.word	0x58025444
 800a034:	58025458 	.word	0x58025458
 800a038:	5802546c 	.word	0x5802546c
 800a03c:	58025480 	.word	0x58025480
 800a040:	58025494 	.word	0x58025494
 800a044:	1600963f 	.word	0x1600963f
 800a048:	58025940 	.word	0x58025940
 800a04c:	1000823f 	.word	0x1000823f
 800a050:	40020940 	.word	0x40020940

0800a054 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a054:	b480      	push	{r7}
 800a056:	b089      	sub	sp, #36	@ 0x24
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a05e:	2300      	movs	r3, #0
 800a060:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a062:	4b89      	ldr	r3, [pc, #548]	@ (800a288 <HAL_GPIO_Init+0x234>)
 800a064:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a066:	e194      	b.n	800a392 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	2101      	movs	r1, #1
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	fa01 f303 	lsl.w	r3, r1, r3
 800a074:	4013      	ands	r3, r2
 800a076:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 8186 	beq.w	800a38c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f003 0303 	and.w	r3, r3, #3
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d005      	beq.n	800a098 <HAL_GPIO_Init+0x44>
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	f003 0303 	and.w	r3, r3, #3
 800a094:	2b02      	cmp	r3, #2
 800a096:	d130      	bne.n	800a0fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a09e:	69fb      	ldr	r3, [r7, #28]
 800a0a0:	005b      	lsls	r3, r3, #1
 800a0a2:	2203      	movs	r2, #3
 800a0a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0a8:	43db      	mvns	r3, r3
 800a0aa:	69ba      	ldr	r2, [r7, #24]
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	68da      	ldr	r2, [r3, #12]
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	005b      	lsls	r3, r3, #1
 800a0b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a0bc:	69ba      	ldr	r2, [r7, #24]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	69ba      	ldr	r2, [r7, #24]
 800a0c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	685b      	ldr	r3, [r3, #4]
 800a0cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	69fb      	ldr	r3, [r7, #28]
 800a0d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d6:	43db      	mvns	r3, r3
 800a0d8:	69ba      	ldr	r2, [r7, #24]
 800a0da:	4013      	ands	r3, r2
 800a0dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	091b      	lsrs	r3, r3, #4
 800a0e4:	f003 0201 	and.w	r2, r3, #1
 800a0e8:	69fb      	ldr	r3, [r7, #28]
 800a0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ee:	69ba      	ldr	r2, [r7, #24]
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	69ba      	ldr	r2, [r7, #24]
 800a0f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	685b      	ldr	r3, [r3, #4]
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	2b03      	cmp	r3, #3
 800a104:	d017      	beq.n	800a136 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68db      	ldr	r3, [r3, #12]
 800a10a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	005b      	lsls	r3, r3, #1
 800a110:	2203      	movs	r2, #3
 800a112:	fa02 f303 	lsl.w	r3, r2, r3
 800a116:	43db      	mvns	r3, r3
 800a118:	69ba      	ldr	r2, [r7, #24]
 800a11a:	4013      	ands	r3, r2
 800a11c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	689a      	ldr	r2, [r3, #8]
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	005b      	lsls	r3, r3, #1
 800a126:	fa02 f303 	lsl.w	r3, r2, r3
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	69ba      	ldr	r2, [r7, #24]
 800a134:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	f003 0303 	and.w	r3, r3, #3
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d123      	bne.n	800a18a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a142:	69fb      	ldr	r3, [r7, #28]
 800a144:	08da      	lsrs	r2, r3, #3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	3208      	adds	r2, #8
 800a14a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a14e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a150:	69fb      	ldr	r3, [r7, #28]
 800a152:	f003 0307 	and.w	r3, r3, #7
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	220f      	movs	r2, #15
 800a15a:	fa02 f303 	lsl.w	r3, r2, r3
 800a15e:	43db      	mvns	r3, r3
 800a160:	69ba      	ldr	r2, [r7, #24]
 800a162:	4013      	ands	r3, r2
 800a164:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	691a      	ldr	r2, [r3, #16]
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	f003 0307 	and.w	r3, r3, #7
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	fa02 f303 	lsl.w	r3, r2, r3
 800a176:	69ba      	ldr	r2, [r7, #24]
 800a178:	4313      	orrs	r3, r2
 800a17a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	08da      	lsrs	r2, r3, #3
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	3208      	adds	r2, #8
 800a184:	69b9      	ldr	r1, [r7, #24]
 800a186:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a190:	69fb      	ldr	r3, [r7, #28]
 800a192:	005b      	lsls	r3, r3, #1
 800a194:	2203      	movs	r2, #3
 800a196:	fa02 f303 	lsl.w	r3, r2, r3
 800a19a:	43db      	mvns	r3, r3
 800a19c:	69ba      	ldr	r2, [r7, #24]
 800a19e:	4013      	ands	r3, r2
 800a1a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	f003 0203 	and.w	r2, r3, #3
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	005b      	lsls	r3, r3, #1
 800a1ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b2:	69ba      	ldr	r2, [r7, #24]
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	69ba      	ldr	r2, [r7, #24]
 800a1bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	f000 80e0 	beq.w	800a38c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1cc:	4b2f      	ldr	r3, [pc, #188]	@ (800a28c <HAL_GPIO_Init+0x238>)
 800a1ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a1d2:	4a2e      	ldr	r2, [pc, #184]	@ (800a28c <HAL_GPIO_Init+0x238>)
 800a1d4:	f043 0302 	orr.w	r3, r3, #2
 800a1d8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a1dc:	4b2b      	ldr	r3, [pc, #172]	@ (800a28c <HAL_GPIO_Init+0x238>)
 800a1de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a1e2:	f003 0302 	and.w	r3, r3, #2
 800a1e6:	60fb      	str	r3, [r7, #12]
 800a1e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a1ea:	4a29      	ldr	r2, [pc, #164]	@ (800a290 <HAL_GPIO_Init+0x23c>)
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	089b      	lsrs	r3, r3, #2
 800a1f0:	3302      	adds	r3, #2
 800a1f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	f003 0303 	and.w	r3, r3, #3
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	220f      	movs	r2, #15
 800a202:	fa02 f303 	lsl.w	r3, r2, r3
 800a206:	43db      	mvns	r3, r3
 800a208:	69ba      	ldr	r2, [r7, #24]
 800a20a:	4013      	ands	r3, r2
 800a20c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a20      	ldr	r2, [pc, #128]	@ (800a294 <HAL_GPIO_Init+0x240>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d052      	beq.n	800a2bc <HAL_GPIO_Init+0x268>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a1f      	ldr	r2, [pc, #124]	@ (800a298 <HAL_GPIO_Init+0x244>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d031      	beq.n	800a282 <HAL_GPIO_Init+0x22e>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a1e      	ldr	r2, [pc, #120]	@ (800a29c <HAL_GPIO_Init+0x248>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d02b      	beq.n	800a27e <HAL_GPIO_Init+0x22a>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a1d      	ldr	r2, [pc, #116]	@ (800a2a0 <HAL_GPIO_Init+0x24c>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d025      	beq.n	800a27a <HAL_GPIO_Init+0x226>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a1c      	ldr	r2, [pc, #112]	@ (800a2a4 <HAL_GPIO_Init+0x250>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d01f      	beq.n	800a276 <HAL_GPIO_Init+0x222>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a1b      	ldr	r2, [pc, #108]	@ (800a2a8 <HAL_GPIO_Init+0x254>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d019      	beq.n	800a272 <HAL_GPIO_Init+0x21e>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a1a      	ldr	r2, [pc, #104]	@ (800a2ac <HAL_GPIO_Init+0x258>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d013      	beq.n	800a26e <HAL_GPIO_Init+0x21a>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a19      	ldr	r2, [pc, #100]	@ (800a2b0 <HAL_GPIO_Init+0x25c>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d00d      	beq.n	800a26a <HAL_GPIO_Init+0x216>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a18      	ldr	r2, [pc, #96]	@ (800a2b4 <HAL_GPIO_Init+0x260>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d007      	beq.n	800a266 <HAL_GPIO_Init+0x212>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4a17      	ldr	r2, [pc, #92]	@ (800a2b8 <HAL_GPIO_Init+0x264>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d101      	bne.n	800a262 <HAL_GPIO_Init+0x20e>
 800a25e:	2309      	movs	r3, #9
 800a260:	e02d      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a262:	230a      	movs	r3, #10
 800a264:	e02b      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a266:	2308      	movs	r3, #8
 800a268:	e029      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a26a:	2307      	movs	r3, #7
 800a26c:	e027      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a26e:	2306      	movs	r3, #6
 800a270:	e025      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a272:	2305      	movs	r3, #5
 800a274:	e023      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a276:	2304      	movs	r3, #4
 800a278:	e021      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a27a:	2303      	movs	r3, #3
 800a27c:	e01f      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a27e:	2302      	movs	r3, #2
 800a280:	e01d      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a282:	2301      	movs	r3, #1
 800a284:	e01b      	b.n	800a2be <HAL_GPIO_Init+0x26a>
 800a286:	bf00      	nop
 800a288:	58000080 	.word	0x58000080
 800a28c:	58024400 	.word	0x58024400
 800a290:	58000400 	.word	0x58000400
 800a294:	58020000 	.word	0x58020000
 800a298:	58020400 	.word	0x58020400
 800a29c:	58020800 	.word	0x58020800
 800a2a0:	58020c00 	.word	0x58020c00
 800a2a4:	58021000 	.word	0x58021000
 800a2a8:	58021400 	.word	0x58021400
 800a2ac:	58021800 	.word	0x58021800
 800a2b0:	58021c00 	.word	0x58021c00
 800a2b4:	58022000 	.word	0x58022000
 800a2b8:	58022400 	.word	0x58022400
 800a2bc:	2300      	movs	r3, #0
 800a2be:	69fa      	ldr	r2, [r7, #28]
 800a2c0:	f002 0203 	and.w	r2, r2, #3
 800a2c4:	0092      	lsls	r2, r2, #2
 800a2c6:	4093      	lsls	r3, r2
 800a2c8:	69ba      	ldr	r2, [r7, #24]
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a2ce:	4938      	ldr	r1, [pc, #224]	@ (800a3b0 <HAL_GPIO_Init+0x35c>)
 800a2d0:	69fb      	ldr	r3, [r7, #28]
 800a2d2:	089b      	lsrs	r3, r3, #2
 800a2d4:	3302      	adds	r3, #2
 800a2d6:	69ba      	ldr	r2, [r7, #24]
 800a2d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a2dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	43db      	mvns	r3, r3
 800a2e8:	69ba      	ldr	r2, [r7, #24]
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d003      	beq.n	800a302 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a2fa:	69ba      	ldr	r2, [r7, #24]
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	4313      	orrs	r3, r2
 800a300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a302:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a30a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	43db      	mvns	r3, r3
 800a316:	69ba      	ldr	r2, [r7, #24]
 800a318:	4013      	ands	r3, r2
 800a31a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a324:	2b00      	cmp	r3, #0
 800a326:	d003      	beq.n	800a330 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a328:	69ba      	ldr	r2, [r7, #24]
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a330:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	43db      	mvns	r3, r3
 800a342:	69ba      	ldr	r2, [r7, #24]
 800a344:	4013      	ands	r3, r2
 800a346:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a350:	2b00      	cmp	r3, #0
 800a352:	d003      	beq.n	800a35c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	4313      	orrs	r3, r2
 800a35a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	69ba      	ldr	r2, [r7, #24]
 800a360:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	43db      	mvns	r3, r3
 800a36c:	69ba      	ldr	r2, [r7, #24]
 800a36e:	4013      	ands	r3, r2
 800a370:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d003      	beq.n	800a386 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a37e:	69ba      	ldr	r2, [r7, #24]
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	4313      	orrs	r3, r2
 800a384:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	69ba      	ldr	r2, [r7, #24]
 800a38a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	3301      	adds	r3, #1
 800a390:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	fa22 f303 	lsr.w	r3, r2, r3
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f47f ae63 	bne.w	800a068 <HAL_GPIO_Init+0x14>
  }
}
 800a3a2:	bf00      	nop
 800a3a4:	bf00      	nop
 800a3a6:	3724      	adds	r7, #36	@ 0x24
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	58000400 	.word	0x58000400

0800a3b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
 800a3bc:	460b      	mov	r3, r1
 800a3be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	691a      	ldr	r2, [r3, #16]
 800a3c4:	887b      	ldrh	r3, [r7, #2]
 800a3c6:	4013      	ands	r3, r2
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d002      	beq.n	800a3d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	73fb      	strb	r3, [r7, #15]
 800a3d0:	e001      	b.n	800a3d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3714      	adds	r7, #20
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	807b      	strh	r3, [r7, #2]
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a3f4:	787b      	ldrb	r3, [r7, #1]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d003      	beq.n	800a402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a3fa:	887a      	ldrh	r2, [r7, #2]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a400:	e003      	b.n	800a40a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a402:	887b      	ldrh	r3, [r7, #2]
 800a404:	041a      	lsls	r2, r3, #16
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	619a      	str	r2, [r3, #24]
}
 800a40a:	bf00      	nop
 800a40c:	370c      	adds	r7, #12
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr
	...

0800a418 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e08b      	b.n	800a542 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d106      	bne.n	800a444 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f7fa fec6 	bl	80051d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2224      	movs	r2, #36	@ 0x24
 800a448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f022 0201 	bic.w	r2, r2, #1
 800a45a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685a      	ldr	r2, [r3, #4]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a468:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	689a      	ldr	r2, [r3, #8]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a478:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	68db      	ldr	r3, [r3, #12]
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d107      	bne.n	800a492 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a48e:	609a      	str	r2, [r3, #8]
 800a490:	e006      	b.n	800a4a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	689a      	ldr	r2, [r3, #8]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a49e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d108      	bne.n	800a4ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685a      	ldr	r2, [r3, #4]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	e007      	b.n	800a4ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	685a      	ldr	r2, [r3, #4]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a4c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	6859      	ldr	r1, [r3, #4]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a54c <HAL_I2C_Init+0x134>)
 800a4d6:	430b      	orrs	r3, r1
 800a4d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68da      	ldr	r2, [r3, #12]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a4e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	691a      	ldr	r2, [r3, #16]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	695b      	ldr	r3, [r3, #20]
 800a4f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	699b      	ldr	r3, [r3, #24]
 800a4fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	430a      	orrs	r2, r1
 800a502:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	69d9      	ldr	r1, [r3, #28]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a1a      	ldr	r2, [r3, #32]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	430a      	orrs	r2, r1
 800a512:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f042 0201 	orr.w	r2, r2, #1
 800a522:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2200      	movs	r2, #0
 800a528:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2220      	movs	r2, #32
 800a52e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	3708      	adds	r7, #8
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	02008000 	.word	0x02008000

0800a550 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b088      	sub	sp, #32
 800a554:	af02      	add	r7, sp, #8
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	4608      	mov	r0, r1
 800a55a:	4611      	mov	r1, r2
 800a55c:	461a      	mov	r2, r3
 800a55e:	4603      	mov	r3, r0
 800a560:	817b      	strh	r3, [r7, #10]
 800a562:	460b      	mov	r3, r1
 800a564:	813b      	strh	r3, [r7, #8]
 800a566:	4613      	mov	r3, r2
 800a568:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b20      	cmp	r3, #32
 800a574:	f040 80fd 	bne.w	800a772 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a578:	6a3b      	ldr	r3, [r7, #32]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d002      	beq.n	800a584 <HAL_I2C_Mem_Read+0x34>
 800a57e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a580:	2b00      	cmp	r3, #0
 800a582:	d105      	bne.n	800a590 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a58a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e0f1      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a596:	2b01      	cmp	r3, #1
 800a598:	d101      	bne.n	800a59e <HAL_I2C_Mem_Read+0x4e>
 800a59a:	2302      	movs	r3, #2
 800a59c:	e0ea      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a5a6:	f7fc fd3b 	bl	8007020 <HAL_GetTick>
 800a5aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	2319      	movs	r3, #25
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f001 ffc8 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	e0d5      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2222      	movs	r2, #34	@ 0x22
 800a5cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2240      	movs	r2, #64	@ 0x40
 800a5d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	6a3a      	ldr	r2, [r7, #32]
 800a5e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a5e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a5f0:	88f8      	ldrh	r0, [r7, #6]
 800a5f2:	893a      	ldrh	r2, [r7, #8]
 800a5f4:	8979      	ldrh	r1, [r7, #10]
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	9301      	str	r3, [sp, #4]
 800a5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	4603      	mov	r3, r0
 800a600:	68f8      	ldr	r0, [r7, #12]
 800a602:	f001 f95d 	bl	800b8c0 <I2C_RequestMemoryRead>
 800a606:	4603      	mov	r3, r0
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d005      	beq.n	800a618 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2200      	movs	r2, #0
 800a610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800a614:	2301      	movs	r3, #1
 800a616:	e0ad      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	2bff      	cmp	r3, #255	@ 0xff
 800a620:	d90e      	bls.n	800a640 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	22ff      	movs	r2, #255	@ 0xff
 800a626:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a62c:	b2da      	uxtb	r2, r3
 800a62e:	8979      	ldrh	r1, [r7, #10]
 800a630:	4b52      	ldr	r3, [pc, #328]	@ (800a77c <HAL_I2C_Mem_Read+0x22c>)
 800a632:	9300      	str	r3, [sp, #0]
 800a634:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a638:	68f8      	ldr	r0, [r7, #12]
 800a63a:	f002 f94b 	bl	800c8d4 <I2C_TransferConfig>
 800a63e:	e00f      	b.n	800a660 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a644:	b29a      	uxth	r2, r3
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a64e:	b2da      	uxtb	r2, r3
 800a650:	8979      	ldrh	r1, [r7, #10]
 800a652:	4b4a      	ldr	r3, [pc, #296]	@ (800a77c <HAL_I2C_Mem_Read+0x22c>)
 800a654:	9300      	str	r3, [sp, #0]
 800a656:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a65a:	68f8      	ldr	r0, [r7, #12]
 800a65c:	f002 f93a 	bl	800c8d4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a666:	2200      	movs	r2, #0
 800a668:	2104      	movs	r1, #4
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f001 ff6f 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800a670:	4603      	mov	r3, r0
 800a672:	2b00      	cmp	r3, #0
 800a674:	d001      	beq.n	800a67a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a676:	2301      	movs	r3, #1
 800a678:	e07c      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a684:	b2d2      	uxtb	r2, r2
 800a686:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a68c:	1c5a      	adds	r2, r3, #1
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a696:	3b01      	subs	r3, #1
 800a698:	b29a      	uxth	r2, r3
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	3b01      	subs	r3, #1
 800a6a6:	b29a      	uxth	r2, r3
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d034      	beq.n	800a720 <HAL_I2C_Mem_Read+0x1d0>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d130      	bne.n	800a720 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	9300      	str	r3, [sp, #0]
 800a6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2180      	movs	r1, #128	@ 0x80
 800a6c8:	68f8      	ldr	r0, [r7, #12]
 800a6ca:	f001 ff40 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d001      	beq.n	800a6d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e04d      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	2bff      	cmp	r3, #255	@ 0xff
 800a6e0:	d90e      	bls.n	800a700 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	22ff      	movs	r2, #255	@ 0xff
 800a6e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6ec:	b2da      	uxtb	r2, r3
 800a6ee:	8979      	ldrh	r1, [r7, #10]
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	9300      	str	r3, [sp, #0]
 800a6f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f002 f8eb 	bl	800c8d4 <I2C_TransferConfig>
 800a6fe:	e00f      	b.n	800a720 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a704:	b29a      	uxth	r2, r3
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a70e:	b2da      	uxtb	r2, r3
 800a710:	8979      	ldrh	r1, [r7, #10]
 800a712:	2300      	movs	r3, #0
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f002 f8da 	bl	800c8d4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a724:	b29b      	uxth	r3, r3
 800a726:	2b00      	cmp	r3, #0
 800a728:	d19a      	bne.n	800a660 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a72a:	697a      	ldr	r2, [r7, #20]
 800a72c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a72e:	68f8      	ldr	r0, [r7, #12]
 800a730:	f001 ffad 	bl	800c68e <I2C_WaitOnSTOPFlagUntilTimeout>
 800a734:	4603      	mov	r3, r0
 800a736:	2b00      	cmp	r3, #0
 800a738:	d001      	beq.n	800a73e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a73a:	2301      	movs	r3, #1
 800a73c:	e01a      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2220      	movs	r2, #32
 800a744:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	6859      	ldr	r1, [r3, #4]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	4b0b      	ldr	r3, [pc, #44]	@ (800a780 <HAL_I2C_Mem_Read+0x230>)
 800a752:	400b      	ands	r3, r1
 800a754:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	2220      	movs	r2, #32
 800a75a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2200      	movs	r2, #0
 800a762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2200      	movs	r2, #0
 800a76a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	e000      	b.n	800a774 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a772:	2302      	movs	r3, #2
  }
}
 800a774:	4618      	mov	r0, r3
 800a776:	3718      	adds	r7, #24
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	80002400 	.word	0x80002400
 800a780:	fe00e800 	.word	0xfe00e800

0800a784 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af02      	add	r7, sp, #8
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	4608      	mov	r0, r1
 800a78e:	4611      	mov	r1, r2
 800a790:	461a      	mov	r2, r3
 800a792:	4603      	mov	r3, r0
 800a794:	817b      	strh	r3, [r7, #10]
 800a796:	460b      	mov	r3, r1
 800a798:	813b      	strh	r3, [r7, #8]
 800a79a:	4613      	mov	r3, r2
 800a79c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	2b20      	cmp	r3, #32
 800a7a8:	d16a      	bne.n	800a880 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d002      	beq.n	800a7b6 <HAL_I2C_Mem_Write_IT+0x32>
 800a7b0:	8bbb      	ldrh	r3, [r7, #28]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d105      	bne.n	800a7c2 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7bc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e05f      	b.n	800a882 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	699b      	ldr	r3, [r3, #24]
 800a7c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a7cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7d0:	d101      	bne.n	800a7d6 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800a7d2:	2302      	movs	r3, #2
 800a7d4:	e055      	b.n	800a882 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	d101      	bne.n	800a7e4 <HAL_I2C_Mem_Write_IT+0x60>
 800a7e0:	2302      	movs	r3, #2
 800a7e2:	e04e      	b.n	800a882 <HAL_I2C_Mem_Write_IT+0xfe>
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2221      	movs	r2, #33	@ 0x21
 800a7f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2240      	movs	r2, #64	@ 0x40
 800a7f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2200      	movs	r2, #0
 800a800:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2200      	movs	r2, #0
 800a806:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	69ba      	ldr	r2, [r7, #24]
 800a80c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	8bba      	ldrh	r2, [r7, #28]
 800a812:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	4a1d      	ldr	r2, [pc, #116]	@ (800a88c <HAL_I2C_Mem_Write_IT+0x108>)
 800a818:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	4a1c      	ldr	r2, [pc, #112]	@ (800a890 <HAL_I2C_Mem_Write_IT+0x10c>)
 800a81e:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800a820:	897a      	ldrh	r2, [r7, #10]
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a826:	88fb      	ldrh	r3, [r7, #6]
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d109      	bne.n	800a840 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a82c:	893b      	ldrh	r3, [r7, #8]
 800a82e:	b2da      	uxtb	r2, r3
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	f04f 32ff 	mov.w	r2, #4294967295
 800a83c:	651a      	str	r2, [r3, #80]	@ 0x50
 800a83e:	e00b      	b.n	800a858 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a840:	893b      	ldrh	r3, [r7, #8]
 800a842:	0a1b      	lsrs	r3, r3, #8
 800a844:	b29b      	uxth	r3, r3
 800a846:	b2da      	uxtb	r2, r3
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800a84e:	893b      	ldrh	r3, [r7, #8]
 800a850:	b2db      	uxtb	r3, r3
 800a852:	461a      	mov	r2, r3
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a858:	88fb      	ldrh	r3, [r7, #6]
 800a85a:	b2da      	uxtb	r2, r3
 800a85c:	8979      	ldrh	r1, [r7, #10]
 800a85e:	4b0d      	ldr	r3, [pc, #52]	@ (800a894 <HAL_I2C_Mem_Write_IT+0x110>)
 800a860:	9300      	str	r3, [sp, #0]
 800a862:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a866:	68f8      	ldr	r0, [r7, #12]
 800a868:	f002 f834 	bl	800c8d4 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2200      	movs	r2, #0
 800a870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a874:	2101      	movs	r1, #1
 800a876:	68f8      	ldr	r0, [r7, #12]
 800a878:	f002 f85e 	bl	800c938 <I2C_Enable_IRQ>

    return HAL_OK;
 800a87c:	2300      	movs	r3, #0
 800a87e:	e000      	b.n	800a882 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a880:	2302      	movs	r3, #2
  }
}
 800a882:	4618      	mov	r0, r3
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	bf00      	nop
 800a88c:	ffff0000 	.word	0xffff0000
 800a890:	0800ac45 	.word	0x0800ac45
 800a894:	80002000 	.word	0x80002000

0800a898 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b08a      	sub	sp, #40	@ 0x28
 800a89c:	af02      	add	r7, sp, #8
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	607a      	str	r2, [r7, #4]
 800a8a2:	603b      	str	r3, [r7, #0]
 800a8a4:	460b      	mov	r3, r1
 800a8a6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	2b20      	cmp	r3, #32
 800a8ba:	f040 80e9 	bne.w	800aa90 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a8c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8cc:	d101      	bne.n	800a8d2 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800a8ce:	2302      	movs	r3, #2
 800a8d0:	e0df      	b.n	800aa92 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d101      	bne.n	800a8e0 <HAL_I2C_IsDeviceReady+0x48>
 800a8dc:	2302      	movs	r3, #2
 800a8de:	e0d8      	b.n	800aa92 <HAL_I2C_IsDeviceReady+0x1fa>
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2224      	movs	r2, #36	@ 0x24
 800a8ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	2b01      	cmp	r3, #1
 800a8fc:	d105      	bne.n	800a90a <HAL_I2C_IsDeviceReady+0x72>
 800a8fe:	897b      	ldrh	r3, [r7, #10]
 800a900:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a904:	4b65      	ldr	r3, [pc, #404]	@ (800aa9c <HAL_I2C_IsDeviceReady+0x204>)
 800a906:	4313      	orrs	r3, r2
 800a908:	e004      	b.n	800a914 <HAL_I2C_IsDeviceReady+0x7c>
 800a90a:	897b      	ldrh	r3, [r7, #10]
 800a90c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a910:	4b63      	ldr	r3, [pc, #396]	@ (800aaa0 <HAL_I2C_IsDeviceReady+0x208>)
 800a912:	4313      	orrs	r3, r2
 800a914:	68fa      	ldr	r2, [r7, #12]
 800a916:	6812      	ldr	r2, [r2, #0]
 800a918:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800a91a:	f7fc fb81 	bl	8007020 <HAL_GetTick>
 800a91e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	699b      	ldr	r3, [r3, #24]
 800a926:	f003 0320 	and.w	r3, r3, #32
 800a92a:	2b20      	cmp	r3, #32
 800a92c:	bf0c      	ite	eq
 800a92e:	2301      	moveq	r3, #1
 800a930:	2300      	movne	r3, #0
 800a932:	b2db      	uxtb	r3, r3
 800a934:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	699b      	ldr	r3, [r3, #24]
 800a93c:	f003 0310 	and.w	r3, r3, #16
 800a940:	2b10      	cmp	r3, #16
 800a942:	bf0c      	ite	eq
 800a944:	2301      	moveq	r3, #1
 800a946:	2300      	movne	r3, #0
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a94c:	e034      	b.n	800a9b8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a954:	d01a      	beq.n	800a98c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a956:	f7fc fb63 	bl	8007020 <HAL_GetTick>
 800a95a:	4602      	mov	r2, r0
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	1ad3      	subs	r3, r2, r3
 800a960:	683a      	ldr	r2, [r7, #0]
 800a962:	429a      	cmp	r2, r3
 800a964:	d302      	bcc.n	800a96c <HAL_I2C_IsDeviceReady+0xd4>
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d10f      	bne.n	800a98c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2220      	movs	r2, #32
 800a970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a978:	f043 0220 	orr.w	r2, r3, #32
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2200      	movs	r2, #0
 800a984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	e082      	b.n	800aa92 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	699b      	ldr	r3, [r3, #24]
 800a992:	f003 0320 	and.w	r3, r3, #32
 800a996:	2b20      	cmp	r3, #32
 800a998:	bf0c      	ite	eq
 800a99a:	2301      	moveq	r3, #1
 800a99c:	2300      	movne	r3, #0
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	699b      	ldr	r3, [r3, #24]
 800a9a8:	f003 0310 	and.w	r3, r3, #16
 800a9ac:	2b10      	cmp	r3, #16
 800a9ae:	bf0c      	ite	eq
 800a9b0:	2301      	moveq	r3, #1
 800a9b2:	2300      	movne	r3, #0
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a9b8:	7fbb      	ldrb	r3, [r7, #30]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d102      	bne.n	800a9c4 <HAL_I2C_IsDeviceReady+0x12c>
 800a9be:	7f7b      	ldrb	r3, [r7, #29]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d0c4      	beq.n	800a94e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	699b      	ldr	r3, [r3, #24]
 800a9ca:	f003 0310 	and.w	r3, r3, #16
 800a9ce:	2b10      	cmp	r3, #16
 800a9d0:	d027      	beq.n	800aa22 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a9d2:	69bb      	ldr	r3, [r7, #24]
 800a9d4:	9300      	str	r3, [sp, #0]
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	2120      	movs	r1, #32
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f001 fdb6 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00e      	beq.n	800aa06 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ec:	2b04      	cmp	r3, #4
 800a9ee:	d107      	bne.n	800aa00 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2220      	movs	r2, #32
 800a9f6:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	645a      	str	r2, [r3, #68]	@ 0x44
 800a9fe:	e026      	b.n	800aa4e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800aa00:	2301      	movs	r3, #1
 800aa02:	77fb      	strb	r3, [r7, #31]
 800aa04:	e023      	b.n	800aa4e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2220      	movs	r2, #32
 800aa0c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2220      	movs	r2, #32
 800aa12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	e037      	b.n	800aa92 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2210      	movs	r2, #16
 800aa28:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	9300      	str	r3, [sp, #0]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	2200      	movs	r2, #0
 800aa32:	2120      	movs	r1, #32
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f001 fd8a 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d002      	beq.n	800aa46 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800aa40:	2301      	movs	r3, #1
 800aa42:	77fb      	strb	r3, [r7, #31]
 800aa44:	e003      	b.n	800aa4e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2220      	movs	r2, #32
 800aa4c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	3301      	adds	r3, #1
 800aa52:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d904      	bls.n	800aa66 <HAL_I2C_IsDeviceReady+0x1ce>
 800aa5c:	7ffb      	ldrb	r3, [r7, #31]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	d101      	bne.n	800aa66 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800aa62:	2300      	movs	r3, #0
 800aa64:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	f63f af43 	bhi.w	800a8f6 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2220      	movs	r2, #32
 800aa74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa7c:	f043 0220 	orr.w	r2, r3, #32
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e000      	b.n	800aa92 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800aa90:	2302      	movs	r3, #2
  }
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3720      	adds	r7, #32
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	02002000 	.word	0x02002000
 800aaa0:	02002800 	.word	0x02002800

0800aaa4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	699b      	ldr	r3, [r3, #24]
 800aab2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d005      	beq.n	800aad0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	68f9      	ldr	r1, [r7, #12]
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	4798      	blx	r3
  }
}
 800aad0:	bf00      	nop
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	699b      	ldr	r3, [r3, #24]
 800aae6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	0a1b      	lsrs	r3, r3, #8
 800aaf4:	f003 0301 	and.w	r3, r3, #1
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d010      	beq.n	800ab1e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	09db      	lsrs	r3, r3, #7
 800ab00:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00a      	beq.n	800ab1e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab0c:	f043 0201 	orr.w	r2, r3, #1
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ab1c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	0a9b      	lsrs	r3, r3, #10
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d010      	beq.n	800ab4c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	09db      	lsrs	r3, r3, #7
 800ab2e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00a      	beq.n	800ab4c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab3a:	f043 0208 	orr.w	r2, r3, #8
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ab4a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	0a5b      	lsrs	r3, r3, #9
 800ab50:	f003 0301 	and.w	r3, r3, #1
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d010      	beq.n	800ab7a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	09db      	lsrs	r3, r3, #7
 800ab5c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00a      	beq.n	800ab7a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab68:	f043 0202 	orr.w	r2, r3, #2
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab78:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab7e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	f003 030b 	and.w	r3, r3, #11
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d003      	beq.n	800ab92 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800ab8a:	68f9      	ldr	r1, [r7, #12]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f001 fb85 	bl	800c29c <I2C_ITError>
  }
}
 800ab92:	bf00      	nop
 800ab94:	3718      	adds	r7, #24
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ab9a:	b480      	push	{r7}
 800ab9c:	b083      	sub	sp, #12
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800aba2:	bf00      	nop
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800abae:	b480      	push	{r7}
 800abb0:	b083      	sub	sp, #12
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800abb6:	bf00      	nop
 800abb8:	370c      	adds	r7, #12
 800abba:	46bd      	mov	sp, r7
 800abbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc0:	4770      	bx	lr

0800abc2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800abc2:	b480      	push	{r7}
 800abc4:	b083      	sub	sp, #12
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800abca:	bf00      	nop
 800abcc:	370c      	adds	r7, #12
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr

0800abd6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800abd6:	b480      	push	{r7}
 800abd8:	b083      	sub	sp, #12
 800abda:	af00      	add	r7, sp, #0
 800abdc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800abde:	bf00      	nop
 800abe0:	370c      	adds	r7, #12
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800abea:	b480      	push	{r7}
 800abec:	b083      	sub	sp, #12
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
 800abf2:	460b      	mov	r3, r1
 800abf4:	70fb      	strb	r3, [r7, #3]
 800abf6:	4613      	mov	r3, r2
 800abf8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800abfa:	bf00      	nop
 800abfc:	370c      	adds	r7, #12
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr

0800ac06 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ac06:	b480      	push	{r7}
 800ac08:	b083      	sub	sp, #12
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800ac0e:	bf00      	nop
 800ac10:	370c      	adds	r7, #12
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr

0800ac1a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b083      	sub	sp, #12
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800ac22:	bf00      	nop
 800ac24:	370c      	adds	r7, #12
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr

0800ac2e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ac2e:	b480      	push	{r7}
 800ac30:	b083      	sub	sp, #12
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800ac36:	bf00      	nop
 800ac38:	370c      	adds	r7, #12
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr
	...

0800ac44 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b088      	sub	sp, #32
 800ac48:	af02      	add	r7, sp, #8
 800ac4a:	60f8      	str	r0, [r7, #12]
 800ac4c:	60b9      	str	r1, [r7, #8]
 800ac4e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800ac50:	4b93      	ldr	r3, [pc, #588]	@ (800aea0 <I2C_Mem_ISR_IT+0x25c>)
 800ac52:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d101      	bne.n	800ac66 <I2C_Mem_ISR_IT+0x22>
 800ac62:	2302      	movs	r3, #2
 800ac64:	e118      	b.n	800ae98 <I2C_Mem_ISR_IT+0x254>
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	091b      	lsrs	r3, r3, #4
 800ac72:	f003 0301 	and.w	r3, r3, #1
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d013      	beq.n	800aca2 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	091b      	lsrs	r3, r3, #4
 800ac7e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00d      	beq.n	800aca2 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	2210      	movs	r2, #16
 800ac8c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac92:	f043 0204 	orr.w	r2, r3, #4
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ac9a:	68f8      	ldr	r0, [r7, #12]
 800ac9c:	f001 fc15 	bl	800c4ca <I2C_Flush_TXDR>
 800aca0:	e0e5      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	089b      	lsrs	r3, r3, #2
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d023      	beq.n	800acf6 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	089b      	lsrs	r3, r3, #2
 800acb2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d01d      	beq.n	800acf6 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	f023 0304 	bic.w	r3, r3, #4
 800acc0:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800accc:	b2d2      	uxtb	r2, r2
 800acce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd4:	1c5a      	adds	r2, r3, #1
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acde:	3b01      	subs	r3, #1
 800ace0:	b29a      	uxth	r2, r3
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acea:	b29b      	uxth	r3, r3
 800acec:	3b01      	subs	r3, #1
 800acee:	b29a      	uxth	r2, r3
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800acf4:	e0bb      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	085b      	lsrs	r3, r3, #1
 800acfa:	f003 0301 	and.w	r3, r3, #1
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d02d      	beq.n	800ad5e <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	085b      	lsrs	r3, r3, #1
 800ad06:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d027      	beq.n	800ad5e <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad16:	d118      	bne.n	800ad4a <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad1c:	781a      	ldrb	r2, [r3, #0]
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad28:	1c5a      	adds	r2, r3, #1
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad32:	3b01      	subs	r3, #1
 800ad34:	b29a      	uxth	r2, r3
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	3b01      	subs	r3, #1
 800ad42:	b29a      	uxth	r2, r3
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800ad48:	e091      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ad52:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f04f 32ff 	mov.w	r2, #4294967295
 800ad5a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800ad5c:	e087      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	09db      	lsrs	r3, r3, #7
 800ad62:	f003 0301 	and.w	r3, r3, #1
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d03d      	beq.n	800ade6 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	099b      	lsrs	r3, r3, #6
 800ad6e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d037      	beq.n	800ade6 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d02c      	beq.n	800adda <I2C_Mem_ISR_IT+0x196>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d128      	bne.n	800adda <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	2bff      	cmp	r3, #255	@ 0xff
 800ad90:	d910      	bls.n	800adb4 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	22ff      	movs	r2, #255	@ 0xff
 800ad96:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad9c:	b299      	uxth	r1, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ada2:	b2da      	uxtb	r2, r3
 800ada4:	2300      	movs	r3, #0
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f001 fd91 	bl	800c8d4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800adb2:	e017      	b.n	800ade4 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adb8:	b29a      	uxth	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adc2:	b299      	uxth	r1, r3
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adc8:	b2da      	uxtb	r2, r3
 800adca:	2300      	movs	r3, #0
 800adcc:	9300      	str	r3, [sp, #0]
 800adce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800add2:	68f8      	ldr	r0, [r7, #12]
 800add4:	f001 fd7e 	bl	800c8d4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800add8:	e004      	b.n	800ade4 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800adda:	2140      	movs	r1, #64	@ 0x40
 800addc:	68f8      	ldr	r0, [r7, #12]
 800adde:	f001 fa5d 	bl	800c29c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ade2:	e044      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
 800ade4:	e043      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	099b      	lsrs	r3, r3, #6
 800adea:	f003 0301 	and.w	r3, r3, #1
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d03d      	beq.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	099b      	lsrs	r3, r3, #6
 800adf6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d037      	beq.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800adfe:	2101      	movs	r1, #1
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f001 fe1d 	bl	800ca40 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800ae06:	2102      	movs	r1, #2
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f001 fd95 	bl	800c938 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b22      	cmp	r3, #34	@ 0x22
 800ae18:	d101      	bne.n	800ae1e <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800ae1a:	4b22      	ldr	r3, [pc, #136]	@ (800aea4 <I2C_Mem_ISR_IT+0x260>)
 800ae1c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae22:	b29b      	uxth	r3, r3
 800ae24:	2bff      	cmp	r3, #255	@ 0xff
 800ae26:	d910      	bls.n	800ae4a <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	22ff      	movs	r2, #255	@ 0xff
 800ae2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae32:	b299      	uxth	r1, r3
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae38:	b2da      	uxtb	r2, r3
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	9300      	str	r3, [sp, #0]
 800ae3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f001 fd46 	bl	800c8d4 <I2C_TransferConfig>
 800ae48:	e011      	b.n	800ae6e <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae4e:	b29a      	uxth	r2, r3
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae58:	b299      	uxth	r1, r3
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae5e:	b2da      	uxtb	r2, r3
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	9300      	str	r3, [sp, #0]
 800ae64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae68:	68f8      	ldr	r0, [r7, #12]
 800ae6a:	f001 fd33 	bl	800c8d4 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	095b      	lsrs	r3, r3, #5
 800ae72:	f003 0301 	and.w	r3, r3, #1
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d009      	beq.n	800ae8e <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	095b      	lsrs	r3, r3, #5
 800ae7e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d003      	beq.n	800ae8e <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800ae86:	6939      	ldr	r1, [r7, #16]
 800ae88:	68f8      	ldr	r0, [r7, #12]
 800ae8a:	f000 fe8d 	bl	800bba8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	2200      	movs	r2, #0
 800ae92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ae96:	2300      	movs	r3, #0
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3718      	adds	r7, #24
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}
 800aea0:	80002000 	.word	0x80002000
 800aea4:	80002400 	.word	0x80002400

0800aea8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b086      	sub	sp, #24
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d101      	bne.n	800aecc <I2C_Slave_ISR_IT+0x24>
 800aec8:	2302      	movs	r3, #2
 800aeca:	e0ed      	b.n	800b0a8 <I2C_Slave_ISR_IT+0x200>
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2201      	movs	r2, #1
 800aed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	095b      	lsrs	r3, r3, #5
 800aed8:	f003 0301 	and.w	r3, r3, #1
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d00a      	beq.n	800aef6 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	095b      	lsrs	r3, r3, #5
 800aee4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d004      	beq.n	800aef6 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800aeec:	6939      	ldr	r1, [r7, #16]
 800aeee:	68f8      	ldr	r0, [r7, #12]
 800aef0:	f000 ff24 	bl	800bd3c <I2C_ITSlaveCplt>
 800aef4:	e0d3      	b.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	091b      	lsrs	r3, r3, #4
 800aefa:	f003 0301 	and.w	r3, r3, #1
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d04d      	beq.n	800af9e <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	091b      	lsrs	r3, r3, #4
 800af06:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d047      	beq.n	800af9e <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af12:	b29b      	uxth	r3, r3
 800af14:	2b00      	cmp	r3, #0
 800af16:	d128      	bne.n	800af6a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	2b28      	cmp	r3, #40	@ 0x28
 800af22:	d108      	bne.n	800af36 <I2C_Slave_ISR_IT+0x8e>
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af2a:	d104      	bne.n	800af36 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800af2c:	6939      	ldr	r1, [r7, #16]
 800af2e:	68f8      	ldr	r0, [r7, #12]
 800af30:	f001 f95e 	bl	800c1f0 <I2C_ITListenCplt>
 800af34:	e032      	b.n	800af9c <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af3c:	b2db      	uxtb	r3, r3
 800af3e:	2b29      	cmp	r3, #41	@ 0x29
 800af40:	d10e      	bne.n	800af60 <I2C_Slave_ISR_IT+0xb8>
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af48:	d00a      	beq.n	800af60 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2210      	movs	r2, #16
 800af50:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800af52:	68f8      	ldr	r0, [r7, #12]
 800af54:	f001 fab9 	bl	800c4ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800af58:	68f8      	ldr	r0, [r7, #12]
 800af5a:	f000 fdc6 	bl	800baea <I2C_ITSlaveSeqCplt>
 800af5e:	e01d      	b.n	800af9c <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2210      	movs	r2, #16
 800af66:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800af68:	e096      	b.n	800b098 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2210      	movs	r2, #16
 800af70:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af76:	f043 0204 	orr.w	r2, r3, #4
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d004      	beq.n	800af8e <I2C_Slave_ISR_IT+0xe6>
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af8a:	f040 8085 	bne.w	800b098 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af92:	4619      	mov	r1, r3
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f001 f981 	bl	800c29c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800af9a:	e07d      	b.n	800b098 <I2C_Slave_ISR_IT+0x1f0>
 800af9c:	e07c      	b.n	800b098 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	089b      	lsrs	r3, r3, #2
 800afa2:	f003 0301 	and.w	r3, r3, #1
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d030      	beq.n	800b00c <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	089b      	lsrs	r3, r3, #2
 800afae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d02a      	beq.n	800b00c <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afba:	b29b      	uxth	r3, r3
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d018      	beq.n	800aff2 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afca:	b2d2      	uxtb	r2, r2
 800afcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afd2:	1c5a      	adds	r2, r3, #1
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800afdc:	3b01      	subs	r3, #1
 800afde:	b29a      	uxth	r2, r3
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afe8:	b29b      	uxth	r3, r3
 800afea:	3b01      	subs	r3, #1
 800afec:	b29a      	uxth	r2, r3
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d14f      	bne.n	800b09c <I2C_Slave_ISR_IT+0x1f4>
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b002:	d04b      	beq.n	800b09c <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 fd70 	bl	800baea <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b00a:	e047      	b.n	800b09c <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	08db      	lsrs	r3, r3, #3
 800b010:	f003 0301 	and.w	r3, r3, #1
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00a      	beq.n	800b02e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	08db      	lsrs	r3, r3, #3
 800b01c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b020:	2b00      	cmp	r3, #0
 800b022:	d004      	beq.n	800b02e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b024:	6939      	ldr	r1, [r7, #16]
 800b026:	68f8      	ldr	r0, [r7, #12]
 800b028:	f000 fc9e 	bl	800b968 <I2C_ITAddrCplt>
 800b02c:	e037      	b.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b02e:	693b      	ldr	r3, [r7, #16]
 800b030:	085b      	lsrs	r3, r3, #1
 800b032:	f003 0301 	and.w	r3, r3, #1
 800b036:	2b00      	cmp	r3, #0
 800b038:	d031      	beq.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	085b      	lsrs	r3, r3, #1
 800b03e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b042:	2b00      	cmp	r3, #0
 800b044:	d02b      	beq.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b04a:	b29b      	uxth	r3, r3
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d018      	beq.n	800b082 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b054:	781a      	ldrb	r2, [r3, #0]
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b060:	1c5a      	adds	r2, r3, #1
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	3b01      	subs	r3, #1
 800b06e:	b29a      	uxth	r2, r3
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b078:	3b01      	subs	r3, #1
 800b07a:	b29a      	uxth	r2, r3
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800b080:	e00d      	b.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b088:	d002      	beq.n	800b090 <I2C_Slave_ISR_IT+0x1e8>
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d106      	bne.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f000 fd2a 	bl	800baea <I2C_ITSlaveSeqCplt>
 800b096:	e002      	b.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800b098:	bf00      	nop
 800b09a:	e000      	b.n	800b09e <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800b09c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b0a6:	2300      	movs	r3, #0
}
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	3718      	adds	r7, #24
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b088      	sub	sp, #32
 800b0b4:	af02      	add	r7, sp, #8
 800b0b6:	60f8      	str	r0, [r7, #12]
 800b0b8:	60b9      	str	r1, [r7, #8]
 800b0ba:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d101      	bne.n	800b0ca <I2C_Master_ISR_DMA+0x1a>
 800b0c6:	2302      	movs	r3, #2
 800b0c8:	e0e1      	b.n	800b28e <I2C_Master_ISR_DMA+0x1de>
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	091b      	lsrs	r3, r3, #4
 800b0d6:	f003 0301 	and.w	r3, r3, #1
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d017      	beq.n	800b10e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	091b      	lsrs	r3, r3, #4
 800b0e2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d011      	beq.n	800b10e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	2210      	movs	r2, #16
 800b0f0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0f6:	f043 0204 	orr.w	r2, r3, #4
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b0fe:	2120      	movs	r1, #32
 800b100:	68f8      	ldr	r0, [r7, #12]
 800b102:	f001 fc19 	bl	800c938 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f001 f9df 	bl	800c4ca <I2C_Flush_TXDR>
 800b10c:	e0ba      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	09db      	lsrs	r3, r3, #7
 800b112:	f003 0301 	and.w	r3, r3, #1
 800b116:	2b00      	cmp	r3, #0
 800b118:	d072      	beq.n	800b200 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	099b      	lsrs	r3, r3, #6
 800b11e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b122:	2b00      	cmp	r3, #0
 800b124:	d06c      	beq.n	800b200 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b134:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d04e      	beq.n	800b1de <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	b29b      	uxth	r3, r3
 800b148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b14c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b152:	b29b      	uxth	r3, r3
 800b154:	2bff      	cmp	r3, #255	@ 0xff
 800b156:	d906      	bls.n	800b166 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	22ff      	movs	r2, #255	@ 0xff
 800b15c:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800b15e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b162:	617b      	str	r3, [r7, #20]
 800b164:	e010      	b.n	800b188 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b174:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b178:	d003      	beq.n	800b182 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17e:	617b      	str	r3, [r7, #20]
 800b180:	e002      	b.n	800b188 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800b182:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b186:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b18c:	b2da      	uxtb	r2, r3
 800b18e:	8a79      	ldrh	r1, [r7, #18]
 800b190:	2300      	movs	r3, #0
 800b192:	9300      	str	r3, [sp, #0]
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	68f8      	ldr	r0, [r7, #12]
 800b198:	f001 fb9c 	bl	800c8d4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1a0:	b29a      	uxth	r2, r3
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1a6:	1ad3      	subs	r3, r2, r3
 800b1a8:	b29a      	uxth	r2, r3
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	2b22      	cmp	r3, #34	@ 0x22
 800b1b8:	d108      	bne.n	800b1cc <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	681a      	ldr	r2, [r3, #0]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b1c8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b1ca:	e05b      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b1da:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b1dc:	e052      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b1ec:	d003      	beq.n	800b1f6 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800b1ee:	68f8      	ldr	r0, [r7, #12]
 800b1f0:	f000 fc3e 	bl	800ba70 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800b1f4:	e046      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b1f6:	2140      	movs	r1, #64	@ 0x40
 800b1f8:	68f8      	ldr	r0, [r7, #12]
 800b1fa:	f001 f84f 	bl	800c29c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800b1fe:	e041      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	099b      	lsrs	r3, r3, #6
 800b204:	f003 0301 	and.w	r3, r3, #1
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d029      	beq.n	800b260 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	099b      	lsrs	r3, r3, #6
 800b210:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b214:	2b00      	cmp	r3, #0
 800b216:	d023      	beq.n	800b260 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d119      	bne.n	800b256 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b22c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b230:	d027      	beq.n	800b282 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b236:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b23a:	d108      	bne.n	800b24e <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	685a      	ldr	r2, [r3, #4]
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b24a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800b24c:	e019      	b.n	800b282 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800b24e:	68f8      	ldr	r0, [r7, #12]
 800b250:	f000 fc0e 	bl	800ba70 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800b254:	e015      	b.n	800b282 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b256:	2140      	movs	r1, #64	@ 0x40
 800b258:	68f8      	ldr	r0, [r7, #12]
 800b25a:	f001 f81f 	bl	800c29c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b25e:	e010      	b.n	800b282 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	095b      	lsrs	r3, r3, #5
 800b264:	f003 0301 	and.w	r3, r3, #1
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d00b      	beq.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	095b      	lsrs	r3, r3, #5
 800b270:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b274:	2b00      	cmp	r3, #0
 800b276:	d005      	beq.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800b278:	68b9      	ldr	r1, [r7, #8]
 800b27a:	68f8      	ldr	r0, [r7, #12]
 800b27c:	f000 fc94 	bl	800bba8 <I2C_ITMasterCplt>
 800b280:	e000      	b.n	800b284 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800b282:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2200      	movs	r2, #0
 800b288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b28c:	2300      	movs	r3, #0
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3718      	adds	r7, #24
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}
	...

0800b298 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b088      	sub	sp, #32
 800b29c:	af02      	add	r7, sp, #8
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800b2a4:	4b92      	ldr	r3, [pc, #584]	@ (800b4f0 <I2C_Mem_ISR_DMA+0x258>)
 800b2a6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b2ae:	2b01      	cmp	r3, #1
 800b2b0:	d101      	bne.n	800b2b6 <I2C_Mem_ISR_DMA+0x1e>
 800b2b2:	2302      	movs	r3, #2
 800b2b4:	e118      	b.n	800b4e8 <I2C_Mem_ISR_DMA+0x250>
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	091b      	lsrs	r3, r3, #4
 800b2c2:	f003 0301 	and.w	r3, r3, #1
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d017      	beq.n	800b2fa <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	091b      	lsrs	r3, r3, #4
 800b2ce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d011      	beq.n	800b2fa <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	2210      	movs	r2, #16
 800b2dc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2e2:	f043 0204 	orr.w	r2, r3, #4
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b2ea:	2120      	movs	r1, #32
 800b2ec:	68f8      	ldr	r0, [r7, #12]
 800b2ee:	f001 fb23 	bl	800c938 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b2f2:	68f8      	ldr	r0, [r7, #12]
 800b2f4:	f001 f8e9 	bl	800c4ca <I2C_Flush_TXDR>
 800b2f8:	e0f1      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	085b      	lsrs	r3, r3, #1
 800b2fe:	f003 0301 	and.w	r3, r3, #1
 800b302:	2b00      	cmp	r3, #0
 800b304:	d00f      	beq.n	800b326 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	085b      	lsrs	r3, r3, #1
 800b30a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d009      	beq.n	800b326 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b31a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f04f 32ff 	mov.w	r2, #4294967295
 800b322:	651a      	str	r2, [r3, #80]	@ 0x50
 800b324:	e0db      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	09db      	lsrs	r3, r3, #7
 800b32a:	f003 0301 	and.w	r3, r3, #1
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d060      	beq.n	800b3f4 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	099b      	lsrs	r3, r3, #6
 800b336:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d05a      	beq.n	800b3f4 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b33e:	2101      	movs	r1, #1
 800b340:	68f8      	ldr	r0, [r7, #12]
 800b342:	f001 fb7d 	bl	800ca40 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800b346:	2110      	movs	r1, #16
 800b348:	68f8      	ldr	r0, [r7, #12]
 800b34a:	f001 faf5 	bl	800c938 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b352:	b29b      	uxth	r3, r3
 800b354:	2b00      	cmp	r3, #0
 800b356:	d048      	beq.n	800b3ea <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	2bff      	cmp	r3, #255	@ 0xff
 800b360:	d910      	bls.n	800b384 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	22ff      	movs	r2, #255	@ 0xff
 800b366:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b36c:	b299      	uxth	r1, r3
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b372:	b2da      	uxtb	r2, r3
 800b374:	2300      	movs	r3, #0
 800b376:	9300      	str	r3, [sp, #0]
 800b378:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f001 faa9 	bl	800c8d4 <I2C_TransferConfig>
 800b382:	e011      	b.n	800b3a8 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b388:	b29a      	uxth	r2, r3
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b392:	b299      	uxth	r1, r3
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b398:	b2da      	uxtb	r2, r3
 800b39a:	2300      	movs	r3, #0
 800b39c:	9300      	str	r3, [sp, #0]
 800b39e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f001 fa96 	bl	800c8d4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3ac:	b29a      	uxth	r2, r3
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3b2:	1ad3      	subs	r3, r2, r3
 800b3b4:	b29a      	uxth	r2, r3
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3c0:	b2db      	uxtb	r3, r3
 800b3c2:	2b22      	cmp	r3, #34	@ 0x22
 800b3c4:	d108      	bne.n	800b3d8 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b3d4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b3d6:	e082      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3e6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b3e8:	e079      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b3ea:	2140      	movs	r1, #64	@ 0x40
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f000 ff55 	bl	800c29c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800b3f2:	e074      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	099b      	lsrs	r3, r3, #6
 800b3f8:	f003 0301 	and.w	r3, r3, #1
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d05e      	beq.n	800b4be <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	099b      	lsrs	r3, r3, #6
 800b404:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d058      	beq.n	800b4be <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b40c:	2101      	movs	r1, #1
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f001 fb16 	bl	800ca40 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800b414:	2110      	movs	r1, #16
 800b416:	68f8      	ldr	r0, [r7, #12]
 800b418:	f001 fa8e 	bl	800c938 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b422:	b2db      	uxtb	r3, r3
 800b424:	2b22      	cmp	r3, #34	@ 0x22
 800b426:	d101      	bne.n	800b42c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800b428:	4b32      	ldr	r3, [pc, #200]	@ (800b4f4 <I2C_Mem_ISR_DMA+0x25c>)
 800b42a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b430:	b29b      	uxth	r3, r3
 800b432:	2bff      	cmp	r3, #255	@ 0xff
 800b434:	d910      	bls.n	800b458 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	22ff      	movs	r2, #255	@ 0xff
 800b43a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b440:	b299      	uxth	r1, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b446:	b2da      	uxtb	r2, r3
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	9300      	str	r3, [sp, #0]
 800b44c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b450:	68f8      	ldr	r0, [r7, #12]
 800b452:	f001 fa3f 	bl	800c8d4 <I2C_TransferConfig>
 800b456:	e011      	b.n	800b47c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b466:	b299      	uxth	r1, r3
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b46c:	b2da      	uxtb	r2, r3
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b476:	68f8      	ldr	r0, [r7, #12]
 800b478:	f001 fa2c 	bl	800c8d4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b480:	b29a      	uxth	r2, r3
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b486:	1ad3      	subs	r3, r2, r3
 800b488:	b29a      	uxth	r2, r3
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b494:	b2db      	uxtb	r3, r3
 800b496:	2b22      	cmp	r3, #34	@ 0x22
 800b498:	d108      	bne.n	800b4ac <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4a8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b4aa:	e018      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	681a      	ldr	r2, [r3, #0]
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b4ba:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b4bc:	e00f      	b.n	800b4de <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	095b      	lsrs	r3, r3, #5
 800b4c2:	f003 0301 	and.w	r3, r3, #1
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d009      	beq.n	800b4de <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	095b      	lsrs	r3, r3, #5
 800b4ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d003      	beq.n	800b4de <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800b4d6:	68b9      	ldr	r1, [r7, #8]
 800b4d8:	68f8      	ldr	r0, [r7, #12]
 800b4da:	f000 fb65 	bl	800bba8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3718      	adds	r7, #24
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	80002000 	.word	0x80002000
 800b4f4:	80002400 	.word	0x80002400

0800b4f8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b088      	sub	sp, #32
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	60f8      	str	r0, [r7, #12]
 800b500:	60b9      	str	r1, [r7, #8]
 800b502:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b508:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800b50a:	2300      	movs	r3, #0
 800b50c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b514:	2b01      	cmp	r3, #1
 800b516:	d101      	bne.n	800b51c <I2C_Slave_ISR_DMA+0x24>
 800b518:	2302      	movs	r3, #2
 800b51a:	e1cc      	b.n	800b8b6 <I2C_Slave_ISR_DMA+0x3be>
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2201      	movs	r2, #1
 800b520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	095b      	lsrs	r3, r3, #5
 800b528:	f003 0301 	and.w	r3, r3, #1
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00a      	beq.n	800b546 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	095b      	lsrs	r3, r3, #5
 800b534:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d004      	beq.n	800b546 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800b53c:	68b9      	ldr	r1, [r7, #8]
 800b53e:	68f8      	ldr	r0, [r7, #12]
 800b540:	f000 fbfc 	bl	800bd3c <I2C_ITSlaveCplt>
 800b544:	e1b2      	b.n	800b8ac <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	091b      	lsrs	r3, r3, #4
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	2b00      	cmp	r3, #0
 800b550:	f000 819c 	beq.w	800b88c <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	091b      	lsrs	r3, r3, #4
 800b558:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	f000 8195 	beq.w	800b88c <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	0b9b      	lsrs	r3, r3, #14
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d106      	bne.n	800b57c <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	0bdb      	lsrs	r3, r3, #15
 800b572:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b576:	2b00      	cmp	r3, #0
 800b578:	f000 8181 	beq.w	800b87e <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b580:	2b00      	cmp	r3, #0
 800b582:	d07c      	beq.n	800b67e <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	0bdb      	lsrs	r3, r3, #15
 800b588:	f003 0301 	and.w	r3, r3, #1
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d076      	beq.n	800b67e <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a75      	ldr	r2, [pc, #468]	@ (800b76c <I2C_Slave_ISR_DMA+0x274>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d059      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	4a73      	ldr	r2, [pc, #460]	@ (800b770 <I2C_Slave_ISR_DMA+0x278>)
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d053      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	4a71      	ldr	r2, [pc, #452]	@ (800b774 <I2C_Slave_ISR_DMA+0x27c>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d04d      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4a6f      	ldr	r2, [pc, #444]	@ (800b778 <I2C_Slave_ISR_DMA+0x280>)
 800b5bc:	4293      	cmp	r3, r2
 800b5be:	d047      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4a6d      	ldr	r2, [pc, #436]	@ (800b77c <I2C_Slave_ISR_DMA+0x284>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d041      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a6b      	ldr	r2, [pc, #428]	@ (800b780 <I2C_Slave_ISR_DMA+0x288>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d03b      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	4a69      	ldr	r2, [pc, #420]	@ (800b784 <I2C_Slave_ISR_DMA+0x28c>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d035      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4a67      	ldr	r2, [pc, #412]	@ (800b788 <I2C_Slave_ISR_DMA+0x290>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d02f      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4a65      	ldr	r2, [pc, #404]	@ (800b78c <I2C_Slave_ISR_DMA+0x294>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d029      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a63      	ldr	r2, [pc, #396]	@ (800b790 <I2C_Slave_ISR_DMA+0x298>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d023      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	4a61      	ldr	r2, [pc, #388]	@ (800b794 <I2C_Slave_ISR_DMA+0x29c>)
 800b610:	4293      	cmp	r3, r2
 800b612:	d01d      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a5f      	ldr	r2, [pc, #380]	@ (800b798 <I2C_Slave_ISR_DMA+0x2a0>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d017      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	4a5d      	ldr	r2, [pc, #372]	@ (800b79c <I2C_Slave_ISR_DMA+0x2a4>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d011      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a5b      	ldr	r2, [pc, #364]	@ (800b7a0 <I2C_Slave_ISR_DMA+0x2a8>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d00b      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	4a59      	ldr	r2, [pc, #356]	@ (800b7a4 <I2C_Slave_ISR_DMA+0x2ac>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d005      	beq.n	800b650 <I2C_Slave_ISR_DMA+0x158>
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a57      	ldr	r2, [pc, #348]	@ (800b7a8 <I2C_Slave_ISR_DMA+0x2b0>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d109      	bne.n	800b664 <I2C_Slave_ISR_DMA+0x16c>
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	bf0c      	ite	eq
 800b65c:	2301      	moveq	r3, #1
 800b65e:	2300      	movne	r3, #0
 800b660:	b2db      	uxtb	r3, r3
 800b662:	e008      	b.n	800b676 <I2C_Slave_ISR_DMA+0x17e>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	bf0c      	ite	eq
 800b670:	2301      	moveq	r3, #1
 800b672:	2300      	movne	r3, #0
 800b674:	b2db      	uxtb	r3, r3
 800b676:	2b00      	cmp	r3, #0
 800b678:	d001      	beq.n	800b67e <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800b67a:	2301      	movs	r3, #1
 800b67c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b682:	2b00      	cmp	r3, #0
 800b684:	f000 809f 	beq.w	800b7c6 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	0b9b      	lsrs	r3, r3, #14
 800b68c:	f003 0301 	and.w	r3, r3, #1
 800b690:	2b00      	cmp	r3, #0
 800b692:	f000 8098 	beq.w	800b7c6 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4a33      	ldr	r2, [pc, #204]	@ (800b76c <I2C_Slave_ISR_DMA+0x274>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d059      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a31      	ldr	r2, [pc, #196]	@ (800b770 <I2C_Slave_ISR_DMA+0x278>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d053      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a2f      	ldr	r2, [pc, #188]	@ (800b774 <I2C_Slave_ISR_DMA+0x27c>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d04d      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a2d      	ldr	r2, [pc, #180]	@ (800b778 <I2C_Slave_ISR_DMA+0x280>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d047      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a2b      	ldr	r2, [pc, #172]	@ (800b77c <I2C_Slave_ISR_DMA+0x284>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d041      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4a29      	ldr	r2, [pc, #164]	@ (800b780 <I2C_Slave_ISR_DMA+0x288>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d03b      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a27      	ldr	r2, [pc, #156]	@ (800b784 <I2C_Slave_ISR_DMA+0x28c>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d035      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a25      	ldr	r2, [pc, #148]	@ (800b788 <I2C_Slave_ISR_DMA+0x290>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d02f      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a23      	ldr	r2, [pc, #140]	@ (800b78c <I2C_Slave_ISR_DMA+0x294>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d029      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a21      	ldr	r2, [pc, #132]	@ (800b790 <I2C_Slave_ISR_DMA+0x298>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d023      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	4a1f      	ldr	r2, [pc, #124]	@ (800b794 <I2C_Slave_ISR_DMA+0x29c>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d01d      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a1d      	ldr	r2, [pc, #116]	@ (800b798 <I2C_Slave_ISR_DMA+0x2a0>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d017      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a1b      	ldr	r2, [pc, #108]	@ (800b79c <I2C_Slave_ISR_DMA+0x2a4>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d011      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a19      	ldr	r2, [pc, #100]	@ (800b7a0 <I2C_Slave_ISR_DMA+0x2a8>)
 800b73a:	4293      	cmp	r3, r2
 800b73c:	d00b      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	4a17      	ldr	r2, [pc, #92]	@ (800b7a4 <I2C_Slave_ISR_DMA+0x2ac>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d005      	beq.n	800b756 <I2C_Slave_ISR_DMA+0x25e>
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a15      	ldr	r2, [pc, #84]	@ (800b7a8 <I2C_Slave_ISR_DMA+0x2b0>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d12a      	bne.n	800b7ac <I2C_Slave_ISR_DMA+0x2b4>
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	bf0c      	ite	eq
 800b762:	2301      	moveq	r3, #1
 800b764:	2300      	movne	r3, #0
 800b766:	b2db      	uxtb	r3, r3
 800b768:	e029      	b.n	800b7be <I2C_Slave_ISR_DMA+0x2c6>
 800b76a:	bf00      	nop
 800b76c:	40020010 	.word	0x40020010
 800b770:	40020028 	.word	0x40020028
 800b774:	40020040 	.word	0x40020040
 800b778:	40020058 	.word	0x40020058
 800b77c:	40020070 	.word	0x40020070
 800b780:	40020088 	.word	0x40020088
 800b784:	400200a0 	.word	0x400200a0
 800b788:	400200b8 	.word	0x400200b8
 800b78c:	40020410 	.word	0x40020410
 800b790:	40020428 	.word	0x40020428
 800b794:	40020440 	.word	0x40020440
 800b798:	40020458 	.word	0x40020458
 800b79c:	40020470 	.word	0x40020470
 800b7a0:	40020488 	.word	0x40020488
 800b7a4:	400204a0 	.word	0x400204a0
 800b7a8:	400204b8 	.word	0x400204b8
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	685b      	ldr	r3, [r3, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	bf0c      	ite	eq
 800b7b8:	2301      	moveq	r3, #1
 800b7ba:	2300      	movne	r3, #0
 800b7bc:	b2db      	uxtb	r3, r3
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d001      	beq.n	800b7c6 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800b7c6:	69fb      	ldr	r3, [r7, #28]
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	d128      	bne.n	800b81e <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	2b28      	cmp	r3, #40	@ 0x28
 800b7d6:	d108      	bne.n	800b7ea <I2C_Slave_ISR_DMA+0x2f2>
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b7de:	d104      	bne.n	800b7ea <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800b7e0:	68b9      	ldr	r1, [r7, #8]
 800b7e2:	68f8      	ldr	r0, [r7, #12]
 800b7e4:	f000 fd04 	bl	800c1f0 <I2C_ITListenCplt>
 800b7e8:	e048      	b.n	800b87c <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	2b29      	cmp	r3, #41	@ 0x29
 800b7f4:	d10e      	bne.n	800b814 <I2C_Slave_ISR_DMA+0x31c>
 800b7f6:	69bb      	ldr	r3, [r7, #24]
 800b7f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b7fc:	d00a      	beq.n	800b814 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	2210      	movs	r2, #16
 800b804:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f000 fe5f 	bl	800c4ca <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f000 f96c 	bl	800baea <I2C_ITSlaveSeqCplt>
 800b812:	e033      	b.n	800b87c <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2210      	movs	r2, #16
 800b81a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800b81c:	e034      	b.n	800b888 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	2210      	movs	r2, #16
 800b824:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b82a:	f043 0204 	orr.w	r2, r3, #4
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b838:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d003      	beq.n	800b848 <I2C_Slave_ISR_DMA+0x350>
 800b840:	69bb      	ldr	r3, [r7, #24]
 800b842:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b846:	d11f      	bne.n	800b888 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b848:	7dfb      	ldrb	r3, [r7, #23]
 800b84a:	2b21      	cmp	r3, #33	@ 0x21
 800b84c:	d002      	beq.n	800b854 <I2C_Slave_ISR_DMA+0x35c>
 800b84e:	7dfb      	ldrb	r3, [r7, #23]
 800b850:	2b29      	cmp	r3, #41	@ 0x29
 800b852:	d103      	bne.n	800b85c <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	2221      	movs	r2, #33	@ 0x21
 800b858:	631a      	str	r2, [r3, #48]	@ 0x30
 800b85a:	e008      	b.n	800b86e <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b85c:	7dfb      	ldrb	r3, [r7, #23]
 800b85e:	2b22      	cmp	r3, #34	@ 0x22
 800b860:	d002      	beq.n	800b868 <I2C_Slave_ISR_DMA+0x370>
 800b862:	7dfb      	ldrb	r3, [r7, #23]
 800b864:	2b2a      	cmp	r3, #42	@ 0x2a
 800b866:	d102      	bne.n	800b86e <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	2222      	movs	r2, #34	@ 0x22
 800b86c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b872:	4619      	mov	r1, r3
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f000 fd11 	bl	800c29c <I2C_ITError>
      if (treatdmanack == 1U)
 800b87a:	e005      	b.n	800b888 <I2C_Slave_ISR_DMA+0x390>
 800b87c:	e004      	b.n	800b888 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	2210      	movs	r2, #16
 800b884:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b886:	e011      	b.n	800b8ac <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800b888:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800b88a:	e00f      	b.n	800b8ac <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	08db      	lsrs	r3, r3, #3
 800b890:	f003 0301 	and.w	r3, r3, #1
 800b894:	2b00      	cmp	r3, #0
 800b896:	d009      	beq.n	800b8ac <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	08db      	lsrs	r3, r3, #3
 800b89c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d003      	beq.n	800b8ac <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800b8a4:	68b9      	ldr	r1, [r7, #8]
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f000 f85e 	bl	800b968 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3720      	adds	r7, #32
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop

0800b8c0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b086      	sub	sp, #24
 800b8c4:	af02      	add	r7, sp, #8
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	4611      	mov	r1, r2
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	817b      	strh	r3, [r7, #10]
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	813b      	strh	r3, [r7, #8]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b8da:	88fb      	ldrh	r3, [r7, #6]
 800b8dc:	b2da      	uxtb	r2, r3
 800b8de:	8979      	ldrh	r1, [r7, #10]
 800b8e0:	4b20      	ldr	r3, [pc, #128]	@ (800b964 <I2C_RequestMemoryRead+0xa4>)
 800b8e2:	9300      	str	r3, [sp, #0]
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	68f8      	ldr	r0, [r7, #12]
 800b8e8:	f000 fff4 	bl	800c8d4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b8ec:	69fa      	ldr	r2, [r7, #28]
 800b8ee:	69b9      	ldr	r1, [r7, #24]
 800b8f0:	68f8      	ldr	r0, [r7, #12]
 800b8f2:	f000 fe85 	bl	800c600 <I2C_WaitOnTXISFlagUntilTimeout>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d001      	beq.n	800b900 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	e02c      	b.n	800b95a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b900:	88fb      	ldrh	r3, [r7, #6]
 800b902:	2b01      	cmp	r3, #1
 800b904:	d105      	bne.n	800b912 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b906:	893b      	ldrh	r3, [r7, #8]
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	629a      	str	r2, [r3, #40]	@ 0x28
 800b910:	e015      	b.n	800b93e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b912:	893b      	ldrh	r3, [r7, #8]
 800b914:	0a1b      	lsrs	r3, r3, #8
 800b916:	b29b      	uxth	r3, r3
 800b918:	b2da      	uxtb	r2, r3
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b920:	69fa      	ldr	r2, [r7, #28]
 800b922:	69b9      	ldr	r1, [r7, #24]
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f000 fe6b 	bl	800c600 <I2C_WaitOnTXISFlagUntilTimeout>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d001      	beq.n	800b934 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e012      	b.n	800b95a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b934:	893b      	ldrh	r3, [r7, #8]
 800b936:	b2da      	uxtb	r2, r3
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	9300      	str	r3, [sp, #0]
 800b942:	69bb      	ldr	r3, [r7, #24]
 800b944:	2200      	movs	r2, #0
 800b946:	2140      	movs	r1, #64	@ 0x40
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f000 fe00 	bl	800c54e <I2C_WaitOnFlagUntilTimeout>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d001      	beq.n	800b958 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b954:	2301      	movs	r3, #1
 800b956:	e000      	b.n	800b95a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b958:	2300      	movs	r3, #0
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3710      	adds	r7, #16
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	80002000 	.word	0x80002000

0800b968 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b97e:	2b28      	cmp	r3, #40	@ 0x28
 800b980:	d16a      	bne.n	800ba58 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	699b      	ldr	r3, [r3, #24]
 800b988:	0c1b      	lsrs	r3, r3, #16
 800b98a:	b2db      	uxtb	r3, r3
 800b98c:	f003 0301 	and.w	r3, r3, #1
 800b990:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	699b      	ldr	r3, [r3, #24]
 800b998:	0c1b      	lsrs	r3, r3, #16
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b9a0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	b29b      	uxth	r3, r3
 800b9aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9ae:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	b29b      	uxth	r3, r3
 800b9b8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b9bc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	68db      	ldr	r3, [r3, #12]
 800b9c2:	2b02      	cmp	r3, #2
 800b9c4:	d138      	bne.n	800ba38 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800b9c6:	897b      	ldrh	r3, [r7, #10]
 800b9c8:	09db      	lsrs	r3, r3, #7
 800b9ca:	b29a      	uxth	r2, r3
 800b9cc:	89bb      	ldrh	r3, [r7, #12]
 800b9ce:	4053      	eors	r3, r2
 800b9d0:	b29b      	uxth	r3, r3
 800b9d2:	f003 0306 	and.w	r3, r3, #6
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d11c      	bne.n	800ba14 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b9da:	897b      	ldrh	r3, [r7, #10]
 800b9dc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9e2:	1c5a      	adds	r2, r3, #1
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9ec:	2b02      	cmp	r3, #2
 800b9ee:	d13b      	bne.n	800ba68 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	2208      	movs	r2, #8
 800b9fc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2200      	movs	r2, #0
 800ba02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba06:	89ba      	ldrh	r2, [r7, #12]
 800ba08:	7bfb      	ldrb	r3, [r7, #15]
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f7ff f8ec 	bl	800abea <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800ba12:	e029      	b.n	800ba68 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800ba14:	893b      	ldrh	r3, [r7, #8]
 800ba16:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800ba18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f001 f80f 	bl	800ca40 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2200      	movs	r2, #0
 800ba26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba2a:	89ba      	ldrh	r2, [r7, #12]
 800ba2c:	7bfb      	ldrb	r3, [r7, #15]
 800ba2e:	4619      	mov	r1, r3
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f7ff f8da 	bl	800abea <HAL_I2C_AddrCallback>
}
 800ba36:	e017      	b.n	800ba68 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800ba38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 ffff 	bl	800ca40 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba4a:	89ba      	ldrh	r2, [r7, #12]
 800ba4c:	7bfb      	ldrb	r3, [r7, #15]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f7ff f8ca 	bl	800abea <HAL_I2C_AddrCallback>
}
 800ba56:	e007      	b.n	800ba68 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	2208      	movs	r2, #8
 800ba5e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800ba68:	bf00      	nop
 800ba6a:	3710      	adds	r7, #16
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	2b21      	cmp	r3, #33	@ 0x21
 800ba8a:	d115      	bne.n	800bab8 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2220      	movs	r2, #32
 800ba90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2211      	movs	r2, #17
 800ba98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800baa0:	2101      	movs	r1, #1
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f000 ffcc 	bl	800ca40 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2200      	movs	r2, #0
 800baac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	f7ff f872 	bl	800ab9a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bab6:	e014      	b.n	800bae2 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2220      	movs	r2, #32
 800babc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2212      	movs	r2, #18
 800bac4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2200      	movs	r2, #0
 800baca:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bacc:	2102      	movs	r1, #2
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f000 ffb6 	bl	800ca40 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2200      	movs	r2, #0
 800bad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f7ff f866 	bl	800abae <HAL_I2C_MasterRxCpltCallback>
}
 800bae2:	bf00      	nop
 800bae4:	3708      	adds	r7, #8
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}

0800baea <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800baea:	b580      	push	{r7, lr}
 800baec:	b084      	sub	sp, #16
 800baee:	af00      	add	r7, sp, #0
 800baf0:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	0b9b      	lsrs	r3, r3, #14
 800bb06:	f003 0301 	and.w	r3, r3, #1
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d008      	beq.n	800bb20 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	681a      	ldr	r2, [r3, #0]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bb1c:	601a      	str	r2, [r3, #0]
 800bb1e:	e00d      	b.n	800bb3c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	0bdb      	lsrs	r3, r3, #15
 800bb24:	f003 0301 	and.w	r3, r3, #1
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d007      	beq.n	800bb3c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	681a      	ldr	r2, [r3, #0]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bb3a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb42:	b2db      	uxtb	r3, r3
 800bb44:	2b29      	cmp	r3, #41	@ 0x29
 800bb46:	d112      	bne.n	800bb6e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2228      	movs	r2, #40	@ 0x28
 800bb4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2221      	movs	r2, #33	@ 0x21
 800bb54:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800bb56:	2101      	movs	r1, #1
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	f000 ff71 	bl	800ca40 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f7ff f82b 	bl	800abc2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800bb6c:	e017      	b.n	800bb9e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb78:	d111      	bne.n	800bb9e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2228      	movs	r2, #40	@ 0x28
 800bb7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2222      	movs	r2, #34	@ 0x22
 800bb86:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bb88:	2102      	movs	r1, #2
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 ff58 	bl	800ca40 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f7ff f81c 	bl	800abd6 <HAL_I2C_SlaveRxCpltCallback>
}
 800bb9e:	bf00      	nop
 800bba0:	3710      	adds	r7, #16
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
	...

0800bba8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2220      	movs	r2, #32
 800bbbc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	2b21      	cmp	r3, #33	@ 0x21
 800bbc8:	d107      	bne.n	800bbda <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800bbca:	2101      	movs	r1, #1
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f000 ff37 	bl	800ca40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2211      	movs	r2, #17
 800bbd6:	631a      	str	r2, [r3, #48]	@ 0x30
 800bbd8:	e00c      	b.n	800bbf4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	2b22      	cmp	r3, #34	@ 0x22
 800bbe4:	d106      	bne.n	800bbf4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bbe6:	2102      	movs	r1, #2
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 ff29 	bl	800ca40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2212      	movs	r2, #18
 800bbf2:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	6859      	ldr	r1, [r3, #4]
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	4b4d      	ldr	r3, [pc, #308]	@ (800bd34 <I2C_ITMasterCplt+0x18c>)
 800bc00:	400b      	ands	r3, r1
 800bc02:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	4a4a      	ldr	r2, [pc, #296]	@ (800bd38 <I2C_ITMasterCplt+0x190>)
 800bc0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	091b      	lsrs	r3, r3, #4
 800bc14:	f003 0301 	and.w	r3, r3, #1
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d009      	beq.n	800bc30 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	2210      	movs	r2, #16
 800bc22:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc28:	f043 0204 	orr.w	r2, r3, #4
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	2b60      	cmp	r3, #96	@ 0x60
 800bc3a:	d10b      	bne.n	800bc54 <I2C_ITMasterCplt+0xac>
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	089b      	lsrs	r3, r3, #2
 800bc40:	f003 0301 	and.w	r3, r3, #1
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d005      	beq.n	800bc54 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800bc52:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f000 fc38 	bl	800c4ca <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc5e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	2b60      	cmp	r3, #96	@ 0x60
 800bc6a:	d002      	beq.n	800bc72 <I2C_ITMasterCplt+0xca>
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d006      	beq.n	800bc80 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc76:	4619      	mov	r1, r3
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 fb0f 	bl	800c29c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800bc7e:	e054      	b.n	800bd2a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc86:	b2db      	uxtb	r3, r3
 800bc88:	2b21      	cmp	r3, #33	@ 0x21
 800bc8a:	d124      	bne.n	800bcd6 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2220      	movs	r2, #32
 800bc90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2200      	movs	r2, #0
 800bc98:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bca0:	b2db      	uxtb	r3, r3
 800bca2:	2b40      	cmp	r3, #64	@ 0x40
 800bca4:	d10b      	bne.n	800bcbe <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f7f9 f846 	bl	8004d48 <HAL_I2C_MemTxCpltCallback>
}
 800bcbc:	e035      	b.n	800bd2a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f7fe ff63 	bl	800ab9a <HAL_I2C_MasterTxCpltCallback>
}
 800bcd4:	e029      	b.n	800bd2a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bcdc:	b2db      	uxtb	r3, r3
 800bcde:	2b22      	cmp	r3, #34	@ 0x22
 800bce0:	d123      	bne.n	800bd2a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2220      	movs	r2, #32
 800bce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2200      	movs	r2, #0
 800bcee:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bcf6:	b2db      	uxtb	r3, r3
 800bcf8:	2b40      	cmp	r3, #64	@ 0x40
 800bcfa:	d10b      	bne.n	800bd14 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2200      	movs	r2, #0
 800bd08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f7fe ff84 	bl	800ac1a <HAL_I2C_MemRxCpltCallback>
}
 800bd12:	e00a      	b.n	800bd2a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f7fe ff42 	bl	800abae <HAL_I2C_MasterRxCpltCallback>
}
 800bd2a:	bf00      	nop
 800bd2c:	3718      	adds	r7, #24
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	fe00e800 	.word	0xfe00e800
 800bd38:	ffff0000 	.word	0xffff0000

0800bd3c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b086      	sub	sp, #24
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd56:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd5e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	2220      	movs	r2, #32
 800bd66:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bd68:	7afb      	ldrb	r3, [r7, #11]
 800bd6a:	2b21      	cmp	r3, #33	@ 0x21
 800bd6c:	d002      	beq.n	800bd74 <I2C_ITSlaveCplt+0x38>
 800bd6e:	7afb      	ldrb	r3, [r7, #11]
 800bd70:	2b29      	cmp	r3, #41	@ 0x29
 800bd72:	d108      	bne.n	800bd86 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800bd74:	f248 0101 	movw	r1, #32769	@ 0x8001
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 fe61 	bl	800ca40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2221      	movs	r2, #33	@ 0x21
 800bd82:	631a      	str	r2, [r3, #48]	@ 0x30
 800bd84:	e019      	b.n	800bdba <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bd86:	7afb      	ldrb	r3, [r7, #11]
 800bd88:	2b22      	cmp	r3, #34	@ 0x22
 800bd8a:	d002      	beq.n	800bd92 <I2C_ITSlaveCplt+0x56>
 800bd8c:	7afb      	ldrb	r3, [r7, #11]
 800bd8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd90:	d108      	bne.n	800bda4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800bd92:	f248 0102 	movw	r1, #32770	@ 0x8002
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 fe52 	bl	800ca40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2222      	movs	r2, #34	@ 0x22
 800bda0:	631a      	str	r2, [r3, #48]	@ 0x30
 800bda2:	e00a      	b.n	800bdba <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800bda4:	7afb      	ldrb	r3, [r7, #11]
 800bda6:	2b28      	cmp	r3, #40	@ 0x28
 800bda8:	d107      	bne.n	800bdba <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800bdaa:	f248 0103 	movw	r1, #32771	@ 0x8003
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 fe46 	bl	800ca40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	685a      	ldr	r2, [r3, #4]
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bdc8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	6859      	ldr	r1, [r3, #4]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681a      	ldr	r2, [r3, #0]
 800bdd4:	4b80      	ldr	r3, [pc, #512]	@ (800bfd8 <I2C_ITSlaveCplt+0x29c>)
 800bdd6:	400b      	ands	r3, r1
 800bdd8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f000 fb75 	bl	800c4ca <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	0b9b      	lsrs	r3, r3, #14
 800bde4:	f003 0301 	and.w	r3, r3, #1
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d07a      	beq.n	800bee2 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bdfa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be00:	2b00      	cmp	r3, #0
 800be02:	f000 8112 	beq.w	800c02a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a73      	ldr	r2, [pc, #460]	@ (800bfdc <I2C_ITSlaveCplt+0x2a0>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d059      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	4a71      	ldr	r2, [pc, #452]	@ (800bfe0 <I2C_ITSlaveCplt+0x2a4>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d053      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a6f      	ldr	r2, [pc, #444]	@ (800bfe4 <I2C_ITSlaveCplt+0x2a8>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d04d      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	4a6d      	ldr	r2, [pc, #436]	@ (800bfe8 <I2C_ITSlaveCplt+0x2ac>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d047      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	4a6b      	ldr	r2, [pc, #428]	@ (800bfec <I2C_ITSlaveCplt+0x2b0>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d041      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	4a69      	ldr	r2, [pc, #420]	@ (800bff0 <I2C_ITSlaveCplt+0x2b4>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d03b      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	4a67      	ldr	r2, [pc, #412]	@ (800bff4 <I2C_ITSlaveCplt+0x2b8>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d035      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	4a65      	ldr	r2, [pc, #404]	@ (800bff8 <I2C_ITSlaveCplt+0x2bc>)
 800be62:	4293      	cmp	r3, r2
 800be64:	d02f      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	4a63      	ldr	r2, [pc, #396]	@ (800bffc <I2C_ITSlaveCplt+0x2c0>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d029      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	4a61      	ldr	r2, [pc, #388]	@ (800c000 <I2C_ITSlaveCplt+0x2c4>)
 800be7a:	4293      	cmp	r3, r2
 800be7c:	d023      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	4a5f      	ldr	r2, [pc, #380]	@ (800c004 <I2C_ITSlaveCplt+0x2c8>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d01d      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4a5d      	ldr	r2, [pc, #372]	@ (800c008 <I2C_ITSlaveCplt+0x2cc>)
 800be92:	4293      	cmp	r3, r2
 800be94:	d017      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a5b      	ldr	r2, [pc, #364]	@ (800c00c <I2C_ITSlaveCplt+0x2d0>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d011      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	4a59      	ldr	r2, [pc, #356]	@ (800c010 <I2C_ITSlaveCplt+0x2d4>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d00b      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	4a57      	ldr	r2, [pc, #348]	@ (800c014 <I2C_ITSlaveCplt+0x2d8>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d005      	beq.n	800bec6 <I2C_ITSlaveCplt+0x18a>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	4a55      	ldr	r2, [pc, #340]	@ (800c018 <I2C_ITSlaveCplt+0x2dc>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d105      	bne.n	800bed2 <I2C_ITSlaveCplt+0x196>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	b29b      	uxth	r3, r3
 800bed0:	e004      	b.n	800bedc <I2C_ITSlaveCplt+0x1a0>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	b29b      	uxth	r3, r3
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800bee0:	e0a3      	b.n	800c02a <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bee2:	693b      	ldr	r3, [r7, #16]
 800bee4:	0bdb      	lsrs	r3, r3, #15
 800bee6:	f003 0301 	and.w	r3, r3, #1
 800beea:	2b00      	cmp	r3, #0
 800beec:	f000 809d 	beq.w	800c02a <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	681a      	ldr	r2, [r3, #0]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800befe:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f000 8090 	beq.w	800c02a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a32      	ldr	r2, [pc, #200]	@ (800bfdc <I2C_ITSlaveCplt+0x2a0>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d059      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	4a30      	ldr	r2, [pc, #192]	@ (800bfe0 <I2C_ITSlaveCplt+0x2a4>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d053      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a2e      	ldr	r2, [pc, #184]	@ (800bfe4 <I2C_ITSlaveCplt+0x2a8>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d04d      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a2c      	ldr	r2, [pc, #176]	@ (800bfe8 <I2C_ITSlaveCplt+0x2ac>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d047      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a2a      	ldr	r2, [pc, #168]	@ (800bfec <I2C_ITSlaveCplt+0x2b0>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d041      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	4a28      	ldr	r2, [pc, #160]	@ (800bff0 <I2C_ITSlaveCplt+0x2b4>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d03b      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a26      	ldr	r2, [pc, #152]	@ (800bff4 <I2C_ITSlaveCplt+0x2b8>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d035      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a24      	ldr	r2, [pc, #144]	@ (800bff8 <I2C_ITSlaveCplt+0x2bc>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d02f      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4a22      	ldr	r2, [pc, #136]	@ (800bffc <I2C_ITSlaveCplt+0x2c0>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d029      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a20      	ldr	r2, [pc, #128]	@ (800c000 <I2C_ITSlaveCplt+0x2c4>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d023      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	4a1e      	ldr	r2, [pc, #120]	@ (800c004 <I2C_ITSlaveCplt+0x2c8>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d01d      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a1c      	ldr	r2, [pc, #112]	@ (800c008 <I2C_ITSlaveCplt+0x2cc>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d017      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a1a      	ldr	r2, [pc, #104]	@ (800c00c <I2C_ITSlaveCplt+0x2d0>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d011      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	4a18      	ldr	r2, [pc, #96]	@ (800c010 <I2C_ITSlaveCplt+0x2d4>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d00b      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	4a16      	ldr	r2, [pc, #88]	@ (800c014 <I2C_ITSlaveCplt+0x2d8>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d005      	beq.n	800bfca <I2C_ITSlaveCplt+0x28e>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	4a14      	ldr	r2, [pc, #80]	@ (800c018 <I2C_ITSlaveCplt+0x2dc>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d128      	bne.n	800c01c <I2C_ITSlaveCplt+0x2e0>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	685b      	ldr	r3, [r3, #4]
 800bfd2:	b29b      	uxth	r3, r3
 800bfd4:	e027      	b.n	800c026 <I2C_ITSlaveCplt+0x2ea>
 800bfd6:	bf00      	nop
 800bfd8:	fe00e800 	.word	0xfe00e800
 800bfdc:	40020010 	.word	0x40020010
 800bfe0:	40020028 	.word	0x40020028
 800bfe4:	40020040 	.word	0x40020040
 800bfe8:	40020058 	.word	0x40020058
 800bfec:	40020070 	.word	0x40020070
 800bff0:	40020088 	.word	0x40020088
 800bff4:	400200a0 	.word	0x400200a0
 800bff8:	400200b8 	.word	0x400200b8
 800bffc:	40020410 	.word	0x40020410
 800c000:	40020428 	.word	0x40020428
 800c004:	40020440 	.word	0x40020440
 800c008:	40020458 	.word	0x40020458
 800c00c:	40020470 	.word	0x40020470
 800c010:	40020488 	.word	0x40020488
 800c014:	400204a0 	.word	0x400204a0
 800c018:	400204b8 	.word	0x400204b8
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	b29b      	uxth	r3, r3
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	089b      	lsrs	r3, r3, #2
 800c02e:	f003 0301 	and.w	r3, r3, #1
 800c032:	2b00      	cmp	r3, #0
 800c034:	d020      	beq.n	800c078 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	f023 0304 	bic.w	r3, r3, #4
 800c03c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c048:	b2d2      	uxtb	r2, r2
 800c04a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c050:	1c5a      	adds	r2, r3, #1
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d00c      	beq.n	800c078 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c062:	3b01      	subs	r3, #1
 800c064:	b29a      	uxth	r2, r3
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c06e:	b29b      	uxth	r3, r3
 800c070:	3b01      	subs	r3, #1
 800c072:	b29a      	uxth	r2, r3
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d005      	beq.n	800c08e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c086:	f043 0204 	orr.w	r2, r3, #4
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	091b      	lsrs	r3, r3, #4
 800c092:	f003 0301 	and.w	r3, r3, #1
 800c096:	2b00      	cmp	r3, #0
 800c098:	d04a      	beq.n	800c130 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	091b      	lsrs	r3, r3, #4
 800c09e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d044      	beq.n	800c130 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d128      	bne.n	800c102 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0b6:	b2db      	uxtb	r3, r3
 800c0b8:	2b28      	cmp	r3, #40	@ 0x28
 800c0ba:	d108      	bne.n	800c0ce <I2C_ITSlaveCplt+0x392>
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0c2:	d104      	bne.n	800c0ce <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c0c4:	6979      	ldr	r1, [r7, #20]
 800c0c6:	6878      	ldr	r0, [r7, #4]
 800c0c8:	f000 f892 	bl	800c1f0 <I2C_ITListenCplt>
 800c0cc:	e030      	b.n	800c130 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0d4:	b2db      	uxtb	r3, r3
 800c0d6:	2b29      	cmp	r3, #41	@ 0x29
 800c0d8:	d10e      	bne.n	800c0f8 <I2C_ITSlaveCplt+0x3bc>
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c0e0:	d00a      	beq.n	800c0f8 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	2210      	movs	r2, #16
 800c0e8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 f9ed 	bl	800c4ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f7ff fcfa 	bl	800baea <I2C_ITSlaveSeqCplt>
 800c0f6:	e01b      	b.n	800c130 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	2210      	movs	r2, #16
 800c0fe:	61da      	str	r2, [r3, #28]
 800c100:	e016      	b.n	800c130 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	2210      	movs	r2, #16
 800c108:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c10e:	f043 0204 	orr.w	r2, r3, #4
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d003      	beq.n	800c124 <I2C_ITSlaveCplt+0x3e8>
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c122:	d105      	bne.n	800c130 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c128:	4619      	mov	r1, r3
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f000 f8b6 	bl	800c29c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2200      	movs	r2, #0
 800c134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2200      	movs	r2, #0
 800c13c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c142:	2b00      	cmp	r3, #0
 800c144:	d010      	beq.n	800c168 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c14a:	4619      	mov	r1, r3
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	f000 f8a5 	bl	800c29c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c158:	b2db      	uxtb	r3, r3
 800c15a:	2b28      	cmp	r3, #40	@ 0x28
 800c15c:	d141      	bne.n	800c1e2 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800c15e:	6979      	ldr	r1, [r7, #20]
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f000 f845 	bl	800c1f0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c166:	e03c      	b.n	800c1e2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c16c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c170:	d014      	beq.n	800c19c <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f7ff fcb9 	bl	800baea <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	4a1c      	ldr	r2, [pc, #112]	@ (800c1ec <I2C_ITSlaveCplt+0x4b0>)
 800c17c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2220      	movs	r2, #32
 800c182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2200      	movs	r2, #0
 800c18a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800c194:	6878      	ldr	r0, [r7, #4]
 800c196:	f7fe fd36 	bl	800ac06 <HAL_I2C_ListenCpltCallback>
}
 800c19a:	e022      	b.n	800c1e2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	2b22      	cmp	r3, #34	@ 0x22
 800c1a6:	d10e      	bne.n	800c1c6 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	2220      	movs	r2, #32
 800c1ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f7fe fd09 	bl	800abd6 <HAL_I2C_SlaveRxCpltCallback>
}
 800c1c4:	e00d      	b.n	800c1e2 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	2220      	movs	r2, #32
 800c1ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f7fe fcf0 	bl	800abc2 <HAL_I2C_SlaveTxCpltCallback>
}
 800c1e2:	bf00      	nop
 800c1e4:	3718      	adds	r7, #24
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	bf00      	nop
 800c1ec:	ffff0000 	.word	0xffff0000

0800c1f0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	4a26      	ldr	r2, [pc, #152]	@ (800c298 <I2C_ITListenCplt+0xa8>)
 800c1fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2220      	movs	r2, #32
 800c20a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2200      	movs	r2, #0
 800c21a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	089b      	lsrs	r3, r3, #2
 800c220:	f003 0301 	and.w	r3, r3, #1
 800c224:	2b00      	cmp	r3, #0
 800c226:	d022      	beq.n	800c26e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c232:	b2d2      	uxtb	r2, r2
 800c234:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c23a:	1c5a      	adds	r2, r3, #1
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c244:	2b00      	cmp	r3, #0
 800c246:	d012      	beq.n	800c26e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c24c:	3b01      	subs	r3, #1
 800c24e:	b29a      	uxth	r2, r3
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c258:	b29b      	uxth	r3, r3
 800c25a:	3b01      	subs	r3, #1
 800c25c:	b29a      	uxth	r2, r3
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c266:	f043 0204 	orr.w	r2, r3, #4
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c26e:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 fbe4 	bl	800ca40 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2210      	movs	r2, #16
 800c27e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f7fe fcbc 	bl	800ac06 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800c28e:	bf00      	nop
 800c290:	3708      	adds	r7, #8
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	ffff0000 	.word	0xffff0000

0800c29c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b084      	sub	sp, #16
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
 800c2a4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2ac:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a6d      	ldr	r2, [pc, #436]	@ (800c470 <I2C_ITError+0x1d4>)
 800c2ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	431a      	orrs	r2, r3
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800c2ce:	7bfb      	ldrb	r3, [r7, #15]
 800c2d0:	2b28      	cmp	r3, #40	@ 0x28
 800c2d2:	d005      	beq.n	800c2e0 <I2C_ITError+0x44>
 800c2d4:	7bfb      	ldrb	r3, [r7, #15]
 800c2d6:	2b29      	cmp	r3, #41	@ 0x29
 800c2d8:	d002      	beq.n	800c2e0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800c2da:	7bfb      	ldrb	r3, [r7, #15]
 800c2dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2de:	d10b      	bne.n	800c2f8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c2e0:	2103      	movs	r1, #3
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 fbac 	bl	800ca40 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2228      	movs	r2, #40	@ 0x28
 800c2ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	4a60      	ldr	r2, [pc, #384]	@ (800c474 <I2C_ITError+0x1d8>)
 800c2f4:	635a      	str	r2, [r3, #52]	@ 0x34
 800c2f6:	e030      	b.n	800c35a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c2f8:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 fb9f 	bl	800ca40 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 f8e1 	bl	800c4ca <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b60      	cmp	r3, #96	@ 0x60
 800c312:	d01f      	beq.n	800c354 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2220      	movs	r2, #32
 800c318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	699b      	ldr	r3, [r3, #24]
 800c322:	f003 0320 	and.w	r3, r3, #32
 800c326:	2b20      	cmp	r3, #32
 800c328:	d114      	bne.n	800c354 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	699b      	ldr	r3, [r3, #24]
 800c330:	f003 0310 	and.w	r3, r3, #16
 800c334:	2b10      	cmp	r3, #16
 800c336:	d109      	bne.n	800c34c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2210      	movs	r2, #16
 800c33e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c344:	f043 0204 	orr.w	r2, r3, #4
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2220      	movs	r2, #32
 800c352:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c35e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c364:	2b00      	cmp	r3, #0
 800c366:	d039      	beq.n	800c3dc <I2C_ITError+0x140>
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	2b11      	cmp	r3, #17
 800c36c:	d002      	beq.n	800c374 <I2C_ITError+0xd8>
 800c36e:	68bb      	ldr	r3, [r7, #8]
 800c370:	2b21      	cmp	r3, #33	@ 0x21
 800c372:	d133      	bne.n	800c3dc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c37e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c382:	d107      	bne.n	800c394 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	681a      	ldr	r2, [r3, #0]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c392:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c398:	4618      	mov	r0, r3
 800c39a:	f7fd fa59 	bl	8009850 <HAL_DMA_GetState>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b01      	cmp	r3, #1
 800c3a2:	d017      	beq.n	800c3d4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3a8:	4a33      	ldr	r2, [pc, #204]	@ (800c478 <I2C_ITError+0x1dc>)
 800c3aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7fc f8d9 	bl	8008570 <HAL_DMA_Abort_IT>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d04d      	beq.n	800c460 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c3ce:	4610      	mov	r0, r2
 800c3d0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c3d2:	e045      	b.n	800c460 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f000 f851 	bl	800c47c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c3da:	e041      	b.n	800c460 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d039      	beq.n	800c458 <I2C_ITError+0x1bc>
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	2b12      	cmp	r3, #18
 800c3e8:	d002      	beq.n	800c3f0 <I2C_ITError+0x154>
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	2b22      	cmp	r3, #34	@ 0x22
 800c3ee:	d133      	bne.n	800c458 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c3fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c3fe:	d107      	bne.n	800c410 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	681a      	ldr	r2, [r3, #0]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c40e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c414:	4618      	mov	r0, r3
 800c416:	f7fd fa1b 	bl	8009850 <HAL_DMA_GetState>
 800c41a:	4603      	mov	r3, r0
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	d017      	beq.n	800c450 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c424:	4a14      	ldr	r2, [pc, #80]	@ (800c478 <I2C_ITError+0x1dc>)
 800c426:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c434:	4618      	mov	r0, r3
 800c436:	f7fc f89b 	bl	8008570 <HAL_DMA_Abort_IT>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d011      	beq.n	800c464 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c446:	687a      	ldr	r2, [r7, #4]
 800c448:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c44a:	4610      	mov	r0, r2
 800c44c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c44e:	e009      	b.n	800c464 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f000 f813 	bl	800c47c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c456:	e005      	b.n	800c464 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 f80f 	bl	800c47c <I2C_TreatErrorCallback>
  }
}
 800c45e:	e002      	b.n	800c466 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c460:	bf00      	nop
 800c462:	e000      	b.n	800c466 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c464:	bf00      	nop
}
 800c466:	bf00      	nop
 800c468:	3710      	adds	r7, #16
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	bf00      	nop
 800c470:	ffff0000 	.word	0xffff0000
 800c474:	0800aea9 	.word	0x0800aea9
 800c478:	0800c513 	.word	0x0800c513

0800c47c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c48a:	b2db      	uxtb	r3, r3
 800c48c:	2b60      	cmp	r3, #96	@ 0x60
 800c48e:	d10e      	bne.n	800c4ae <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2220      	movs	r2, #32
 800c494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2200      	movs	r2, #0
 800c49c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f7fe fbc1 	bl	800ac2e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c4ac:	e009      	b.n	800c4c2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f7f8 fc81 	bl	8004dc4 <HAL_I2C_ErrorCallback>
}
 800c4c2:	bf00      	nop
 800c4c4:	3708      	adds	r7, #8
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}

0800c4ca <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c4ca:	b480      	push	{r7}
 800c4cc:	b083      	sub	sp, #12
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	699b      	ldr	r3, [r3, #24]
 800c4d8:	f003 0302 	and.w	r3, r3, #2
 800c4dc:	2b02      	cmp	r3, #2
 800c4de:	d103      	bne.n	800c4e8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	699b      	ldr	r3, [r3, #24]
 800c4ee:	f003 0301 	and.w	r3, r3, #1
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d007      	beq.n	800c506 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	699a      	ldr	r2, [r3, #24]
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f042 0201 	orr.w	r2, r2, #1
 800c504:	619a      	str	r2, [r3, #24]
  }
}
 800c506:	bf00      	nop
 800c508:	370c      	adds	r7, #12
 800c50a:	46bd      	mov	sp, r7
 800c50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c510:	4770      	bx	lr

0800c512 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c512:	b580      	push	{r7, lr}
 800c514:	b084      	sub	sp, #16
 800c516:	af00      	add	r7, sp, #0
 800c518:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c51e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c524:	2b00      	cmp	r3, #0
 800c526:	d003      	beq.n	800c530 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c52c:	2200      	movs	r2, #0
 800c52e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c534:	2b00      	cmp	r3, #0
 800c536:	d003      	beq.n	800c540 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c53c:	2200      	movs	r2, #0
 800c53e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f7ff ff9b 	bl	800c47c <I2C_TreatErrorCallback>
}
 800c546:	bf00      	nop
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}

0800c54e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c54e:	b580      	push	{r7, lr}
 800c550:	b084      	sub	sp, #16
 800c552:	af00      	add	r7, sp, #0
 800c554:	60f8      	str	r0, [r7, #12]
 800c556:	60b9      	str	r1, [r7, #8]
 800c558:	603b      	str	r3, [r7, #0]
 800c55a:	4613      	mov	r3, r2
 800c55c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c55e:	e03b      	b.n	800c5d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c560:	69ba      	ldr	r2, [r7, #24]
 800c562:	6839      	ldr	r1, [r7, #0]
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f000 f8d5 	bl	800c714 <I2C_IsErrorOccurred>
 800c56a:	4603      	mov	r3, r0
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d001      	beq.n	800c574 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	e041      	b.n	800c5f8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57a:	d02d      	beq.n	800c5d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c57c:	f7fa fd50 	bl	8007020 <HAL_GetTick>
 800c580:	4602      	mov	r2, r0
 800c582:	69bb      	ldr	r3, [r7, #24]
 800c584:	1ad3      	subs	r3, r2, r3
 800c586:	683a      	ldr	r2, [r7, #0]
 800c588:	429a      	cmp	r2, r3
 800c58a:	d302      	bcc.n	800c592 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d122      	bne.n	800c5d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	699a      	ldr	r2, [r3, #24]
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	4013      	ands	r3, r2
 800c59c:	68ba      	ldr	r2, [r7, #8]
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	bf0c      	ite	eq
 800c5a2:	2301      	moveq	r3, #1
 800c5a4:	2300      	movne	r3, #0
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	79fb      	ldrb	r3, [r7, #7]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d113      	bne.n	800c5d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5b4:	f043 0220 	orr.w	r2, r3, #32
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2220      	movs	r2, #32
 800c5c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	e00f      	b.n	800c5f8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	699a      	ldr	r2, [r3, #24]
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	4013      	ands	r3, r2
 800c5e2:	68ba      	ldr	r2, [r7, #8]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	bf0c      	ite	eq
 800c5e8:	2301      	moveq	r3, #1
 800c5ea:	2300      	movne	r3, #0
 800c5ec:	b2db      	uxtb	r3, r3
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	79fb      	ldrb	r3, [r7, #7]
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	d0b4      	beq.n	800c560 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c5f6:	2300      	movs	r3, #0
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	3710      	adds	r7, #16
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}

0800c600 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b084      	sub	sp, #16
 800c604:	af00      	add	r7, sp, #0
 800c606:	60f8      	str	r0, [r7, #12]
 800c608:	60b9      	str	r1, [r7, #8]
 800c60a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c60c:	e033      	b.n	800c676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c60e:	687a      	ldr	r2, [r7, #4]
 800c610:	68b9      	ldr	r1, [r7, #8]
 800c612:	68f8      	ldr	r0, [r7, #12]
 800c614:	f000 f87e 	bl	800c714 <I2C_IsErrorOccurred>
 800c618:	4603      	mov	r3, r0
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d001      	beq.n	800c622 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	e031      	b.n	800c686 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c628:	d025      	beq.n	800c676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c62a:	f7fa fcf9 	bl	8007020 <HAL_GetTick>
 800c62e:	4602      	mov	r2, r0
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	1ad3      	subs	r3, r2, r3
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	429a      	cmp	r2, r3
 800c638:	d302      	bcc.n	800c640 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d11a      	bne.n	800c676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	699b      	ldr	r3, [r3, #24]
 800c646:	f003 0302 	and.w	r3, r3, #2
 800c64a:	2b02      	cmp	r3, #2
 800c64c:	d013      	beq.n	800c676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c652:	f043 0220 	orr.w	r2, r3, #32
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2220      	movs	r2, #32
 800c65e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	2200      	movs	r2, #0
 800c666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2200      	movs	r2, #0
 800c66e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c672:	2301      	movs	r3, #1
 800c674:	e007      	b.n	800c686 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	f003 0302 	and.w	r3, r3, #2
 800c680:	2b02      	cmp	r3, #2
 800c682:	d1c4      	bne.n	800c60e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c684:	2300      	movs	r3, #0
}
 800c686:	4618      	mov	r0, r3
 800c688:	3710      	adds	r7, #16
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b084      	sub	sp, #16
 800c692:	af00      	add	r7, sp, #0
 800c694:	60f8      	str	r0, [r7, #12]
 800c696:	60b9      	str	r1, [r7, #8]
 800c698:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c69a:	e02f      	b.n	800c6fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c69c:	687a      	ldr	r2, [r7, #4]
 800c69e:	68b9      	ldr	r1, [r7, #8]
 800c6a0:	68f8      	ldr	r0, [r7, #12]
 800c6a2:	f000 f837 	bl	800c714 <I2C_IsErrorOccurred>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d001      	beq.n	800c6b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	e02d      	b.n	800c70c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6b0:	f7fa fcb6 	bl	8007020 <HAL_GetTick>
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	1ad3      	subs	r3, r2, r3
 800c6ba:	68ba      	ldr	r2, [r7, #8]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d302      	bcc.n	800c6c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d11a      	bne.n	800c6fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	699b      	ldr	r3, [r3, #24]
 800c6cc:	f003 0320 	and.w	r3, r3, #32
 800c6d0:	2b20      	cmp	r3, #32
 800c6d2:	d013      	beq.n	800c6fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6d8:	f043 0220 	orr.w	r2, r3, #32
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2220      	movs	r2, #32
 800c6e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e007      	b.n	800c70c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	699b      	ldr	r3, [r3, #24]
 800c702:	f003 0320 	and.w	r3, r3, #32
 800c706:	2b20      	cmp	r3, #32
 800c708:	d1c8      	bne.n	800c69c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c70a:	2300      	movs	r3, #0
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}

0800c714 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b08a      	sub	sp, #40	@ 0x28
 800c718:	af00      	add	r7, sp, #0
 800c71a:	60f8      	str	r0, [r7, #12]
 800c71c:	60b9      	str	r1, [r7, #8]
 800c71e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c720:	2300      	movs	r3, #0
 800c722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	699b      	ldr	r3, [r3, #24]
 800c72c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c72e:	2300      	movs	r3, #0
 800c730:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	f003 0310 	and.w	r3, r3, #16
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d068      	beq.n	800c812 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	2210      	movs	r2, #16
 800c746:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c748:	e049      	b.n	800c7de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c750:	d045      	beq.n	800c7de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c752:	f7fa fc65 	bl	8007020 <HAL_GetTick>
 800c756:	4602      	mov	r2, r0
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	1ad3      	subs	r3, r2, r3
 800c75c:	68ba      	ldr	r2, [r7, #8]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d302      	bcc.n	800c768 <I2C_IsErrorOccurred+0x54>
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d13a      	bne.n	800c7de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	685b      	ldr	r3, [r3, #4]
 800c76e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c772:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c77a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	699b      	ldr	r3, [r3, #24]
 800c782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c786:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c78a:	d121      	bne.n	800c7d0 <I2C_IsErrorOccurred+0xbc>
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c792:	d01d      	beq.n	800c7d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c794:	7cfb      	ldrb	r3, [r7, #19]
 800c796:	2b20      	cmp	r3, #32
 800c798:	d01a      	beq.n	800c7d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	685a      	ldr	r2, [r3, #4]
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c7a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c7aa:	f7fa fc39 	bl	8007020 <HAL_GetTick>
 800c7ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7b0:	e00e      	b.n	800c7d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c7b2:	f7fa fc35 	bl	8007020 <HAL_GetTick>
 800c7b6:	4602      	mov	r2, r0
 800c7b8:	69fb      	ldr	r3, [r7, #28]
 800c7ba:	1ad3      	subs	r3, r2, r3
 800c7bc:	2b19      	cmp	r3, #25
 800c7be:	d907      	bls.n	800c7d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c7c0:	6a3b      	ldr	r3, [r7, #32]
 800c7c2:	f043 0320 	orr.w	r3, r3, #32
 800c7c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c7ce:	e006      	b.n	800c7de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	699b      	ldr	r3, [r3, #24]
 800c7d6:	f003 0320 	and.w	r3, r3, #32
 800c7da:	2b20      	cmp	r3, #32
 800c7dc:	d1e9      	bne.n	800c7b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	699b      	ldr	r3, [r3, #24]
 800c7e4:	f003 0320 	and.w	r3, r3, #32
 800c7e8:	2b20      	cmp	r3, #32
 800c7ea:	d003      	beq.n	800c7f4 <I2C_IsErrorOccurred+0xe0>
 800c7ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d0aa      	beq.n	800c74a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c7f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d103      	bne.n	800c804 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2220      	movs	r2, #32
 800c802:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c804:	6a3b      	ldr	r3, [r7, #32]
 800c806:	f043 0304 	orr.w	r3, r3, #4
 800c80a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c80c:	2301      	movs	r3, #1
 800c80e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	699b      	ldr	r3, [r3, #24]
 800c818:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c820:	2b00      	cmp	r3, #0
 800c822:	d00b      	beq.n	800c83c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c824:	6a3b      	ldr	r3, [r7, #32]
 800c826:	f043 0301 	orr.w	r3, r3, #1
 800c82a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c834:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c836:	2301      	movs	r3, #1
 800c838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c842:	2b00      	cmp	r3, #0
 800c844:	d00b      	beq.n	800c85e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c846:	6a3b      	ldr	r3, [r7, #32]
 800c848:	f043 0308 	orr.w	r3, r3, #8
 800c84c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c856:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c858:	2301      	movs	r3, #1
 800c85a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c85e:	69bb      	ldr	r3, [r7, #24]
 800c860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c864:	2b00      	cmp	r3, #0
 800c866:	d00b      	beq.n	800c880 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c868:	6a3b      	ldr	r3, [r7, #32]
 800c86a:	f043 0302 	orr.w	r3, r3, #2
 800c86e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c87a:	2301      	movs	r3, #1
 800c87c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c884:	2b00      	cmp	r3, #0
 800c886:	d01c      	beq.n	800c8c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c888:	68f8      	ldr	r0, [r7, #12]
 800c88a:	f7ff fe1e 	bl	800c4ca <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	6859      	ldr	r1, [r3, #4]
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681a      	ldr	r2, [r3, #0]
 800c898:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d0 <I2C_IsErrorOccurred+0x1bc>)
 800c89a:	400b      	ands	r3, r1
 800c89c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8a2:	6a3b      	ldr	r3, [r7, #32]
 800c8a4:	431a      	orrs	r2, r3
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2220      	movs	r2, #32
 800c8ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c8c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3728      	adds	r7, #40	@ 0x28
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	bd80      	pop	{r7, pc}
 800c8ce:	bf00      	nop
 800c8d0:	fe00e800 	.word	0xfe00e800

0800c8d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b087      	sub	sp, #28
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	60f8      	str	r0, [r7, #12]
 800c8dc:	607b      	str	r3, [r7, #4]
 800c8de:	460b      	mov	r3, r1
 800c8e0:	817b      	strh	r3, [r7, #10]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c8e6:	897b      	ldrh	r3, [r7, #10]
 800c8e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c8ec:	7a7b      	ldrb	r3, [r7, #9]
 800c8ee:	041b      	lsls	r3, r3, #16
 800c8f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c8f4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c8fa:	6a3b      	ldr	r3, [r7, #32]
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c902:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	685a      	ldr	r2, [r3, #4]
 800c90a:	6a3b      	ldr	r3, [r7, #32]
 800c90c:	0d5b      	lsrs	r3, r3, #21
 800c90e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c912:	4b08      	ldr	r3, [pc, #32]	@ (800c934 <I2C_TransferConfig+0x60>)
 800c914:	430b      	orrs	r3, r1
 800c916:	43db      	mvns	r3, r3
 800c918:	ea02 0103 	and.w	r1, r2, r3
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	697a      	ldr	r2, [r7, #20]
 800c922:	430a      	orrs	r2, r1
 800c924:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c926:	bf00      	nop
 800c928:	371c      	adds	r7, #28
 800c92a:	46bd      	mov	sp, r7
 800c92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	03ff63ff 	.word	0x03ff63ff

0800c938 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c938:	b480      	push	{r7}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	460b      	mov	r3, r1
 800c942:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c944:	2300      	movs	r3, #0
 800c946:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c94c:	4a39      	ldr	r2, [pc, #228]	@ (800ca34 <I2C_Enable_IRQ+0xfc>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d032      	beq.n	800c9b8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c956:	4a38      	ldr	r2, [pc, #224]	@ (800ca38 <I2C_Enable_IRQ+0x100>)
 800c958:	4293      	cmp	r3, r2
 800c95a:	d02d      	beq.n	800c9b8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c960:	4a36      	ldr	r2, [pc, #216]	@ (800ca3c <I2C_Enable_IRQ+0x104>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d028      	beq.n	800c9b8 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c966:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	da03      	bge.n	800c976 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c974:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c976:	887b      	ldrh	r3, [r7, #2]
 800c978:	f003 0301 	and.w	r3, r3, #1
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d003      	beq.n	800c988 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c986:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c988:	887b      	ldrh	r3, [r7, #2]
 800c98a:	f003 0302 	and.w	r3, r3, #2
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d003      	beq.n	800c99a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c998:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c99a:	887b      	ldrh	r3, [r7, #2]
 800c99c:	2b10      	cmp	r3, #16
 800c99e:	d103      	bne.n	800c9a8 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c9a6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c9a8:	887b      	ldrh	r3, [r7, #2]
 800c9aa:	2b20      	cmp	r3, #32
 800c9ac:	d133      	bne.n	800ca16 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	f043 0320 	orr.w	r3, r3, #32
 800c9b4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c9b6:	e02e      	b.n	800ca16 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c9b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	da03      	bge.n	800c9c8 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c9c6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c9c8:	887b      	ldrh	r3, [r7, #2]
 800c9ca:	f003 0301 	and.w	r3, r3, #1
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d003      	beq.n	800c9da <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c9d8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c9da:	887b      	ldrh	r3, [r7, #2]
 800c9dc:	f003 0302 	and.w	r3, r3, #2
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d003      	beq.n	800c9ec <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c9ea:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c9ec:	887b      	ldrh	r3, [r7, #2]
 800c9ee:	2b10      	cmp	r3, #16
 800c9f0:	d103      	bne.n	800c9fa <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c9f8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c9fa:	887b      	ldrh	r3, [r7, #2]
 800c9fc:	2b20      	cmp	r3, #32
 800c9fe:	d103      	bne.n	800ca08 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ca06:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ca08:	887b      	ldrh	r3, [r7, #2]
 800ca0a:	2b40      	cmp	r3, #64	@ 0x40
 800ca0c:	d103      	bne.n	800ca16 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca14:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	6819      	ldr	r1, [r3, #0]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	68fa      	ldr	r2, [r7, #12]
 800ca22:	430a      	orrs	r2, r1
 800ca24:	601a      	str	r2, [r3, #0]
}
 800ca26:	bf00      	nop
 800ca28:	3714      	adds	r7, #20
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	0800b0b1 	.word	0x0800b0b1
 800ca38:	0800b4f9 	.word	0x0800b4f9
 800ca3c:	0800b299 	.word	0x0800b299

0800ca40 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ca40:	b480      	push	{r7}
 800ca42:	b085      	sub	sp, #20
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	460b      	mov	r3, r1
 800ca4a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ca50:	887b      	ldrh	r3, [r7, #2]
 800ca52:	f003 0301 	and.w	r3, r3, #1
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d00f      	beq.n	800ca7a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800ca60:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca68:	b2db      	uxtb	r3, r3
 800ca6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ca6e:	2b28      	cmp	r3, #40	@ 0x28
 800ca70:	d003      	beq.n	800ca7a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800ca78:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ca7a:	887b      	ldrh	r3, [r7, #2]
 800ca7c:	f003 0302 	and.w	r3, r3, #2
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00f      	beq.n	800caa4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800ca8a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca92:	b2db      	uxtb	r3, r3
 800ca94:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ca98:	2b28      	cmp	r3, #40	@ 0x28
 800ca9a:	d003      	beq.n	800caa4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800caa2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800caa4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	da03      	bge.n	800cab4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800cab2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800cab4:	887b      	ldrh	r3, [r7, #2]
 800cab6:	2b10      	cmp	r3, #16
 800cab8:	d103      	bne.n	800cac2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800cac0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800cac2:	887b      	ldrh	r3, [r7, #2]
 800cac4:	2b20      	cmp	r3, #32
 800cac6:	d103      	bne.n	800cad0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f043 0320 	orr.w	r3, r3, #32
 800cace:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800cad0:	887b      	ldrh	r3, [r7, #2]
 800cad2:	2b40      	cmp	r3, #64	@ 0x40
 800cad4:	d103      	bne.n	800cade <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cadc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	6819      	ldr	r1, [r3, #0]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	43da      	mvns	r2, r3
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	400a      	ands	r2, r1
 800caee:	601a      	str	r2, [r3, #0]
}
 800caf0:	bf00      	nop
 800caf2:	3714      	adds	r7, #20
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr

0800cafc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b086      	sub	sp, #24
 800cb00:	af02      	add	r7, sp, #8
 800cb02:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d101      	bne.n	800cb0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	e0fe      	b.n	800cd0c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d106      	bne.n	800cb28 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800cb22:	6878      	ldr	r0, [r7, #4]
 800cb24:	f00b ffde 	bl	8018ae4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2203      	movs	r2, #3
 800cb2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	4618      	mov	r0, r3
 800cb36:	f008 fb9e 	bl	8015276 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6818      	ldr	r0, [r3, #0]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	7c1a      	ldrb	r2, [r3, #16]
 800cb42:	f88d 2000 	strb.w	r2, [sp]
 800cb46:	3304      	adds	r3, #4
 800cb48:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cb4a:	f008 fa6f 	bl	801502c <USB_CoreInit>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d005      	beq.n	800cb60 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2202      	movs	r2, #2
 800cb58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	e0d5      	b.n	800cd0c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	2100      	movs	r1, #0
 800cb66:	4618      	mov	r0, r3
 800cb68:	f008 fb96 	bl	8015298 <USB_SetCurrentMode>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d005      	beq.n	800cb7e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2202      	movs	r2, #2
 800cb76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	e0c6      	b.n	800cd0c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cb7e:	2300      	movs	r3, #0
 800cb80:	73fb      	strb	r3, [r7, #15]
 800cb82:	e04a      	b.n	800cc1a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800cb84:	7bfa      	ldrb	r2, [r7, #15]
 800cb86:	6879      	ldr	r1, [r7, #4]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	00db      	lsls	r3, r3, #3
 800cb8c:	4413      	add	r3, r2
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	440b      	add	r3, r1
 800cb92:	3315      	adds	r3, #21
 800cb94:	2201      	movs	r2, #1
 800cb96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800cb98:	7bfa      	ldrb	r2, [r7, #15]
 800cb9a:	6879      	ldr	r1, [r7, #4]
 800cb9c:	4613      	mov	r3, r2
 800cb9e:	00db      	lsls	r3, r3, #3
 800cba0:	4413      	add	r3, r2
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	440b      	add	r3, r1
 800cba6:	3314      	adds	r3, #20
 800cba8:	7bfa      	ldrb	r2, [r7, #15]
 800cbaa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800cbac:	7bfa      	ldrb	r2, [r7, #15]
 800cbae:	7bfb      	ldrb	r3, [r7, #15]
 800cbb0:	b298      	uxth	r0, r3
 800cbb2:	6879      	ldr	r1, [r7, #4]
 800cbb4:	4613      	mov	r3, r2
 800cbb6:	00db      	lsls	r3, r3, #3
 800cbb8:	4413      	add	r3, r2
 800cbba:	009b      	lsls	r3, r3, #2
 800cbbc:	440b      	add	r3, r1
 800cbbe:	332e      	adds	r3, #46	@ 0x2e
 800cbc0:	4602      	mov	r2, r0
 800cbc2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800cbc4:	7bfa      	ldrb	r2, [r7, #15]
 800cbc6:	6879      	ldr	r1, [r7, #4]
 800cbc8:	4613      	mov	r3, r2
 800cbca:	00db      	lsls	r3, r3, #3
 800cbcc:	4413      	add	r3, r2
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	440b      	add	r3, r1
 800cbd2:	3318      	adds	r3, #24
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800cbd8:	7bfa      	ldrb	r2, [r7, #15]
 800cbda:	6879      	ldr	r1, [r7, #4]
 800cbdc:	4613      	mov	r3, r2
 800cbde:	00db      	lsls	r3, r3, #3
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	440b      	add	r3, r1
 800cbe6:	331c      	adds	r3, #28
 800cbe8:	2200      	movs	r2, #0
 800cbea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800cbec:	7bfa      	ldrb	r2, [r7, #15]
 800cbee:	6879      	ldr	r1, [r7, #4]
 800cbf0:	4613      	mov	r3, r2
 800cbf2:	00db      	lsls	r3, r3, #3
 800cbf4:	4413      	add	r3, r2
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	440b      	add	r3, r1
 800cbfa:	3320      	adds	r3, #32
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800cc00:	7bfa      	ldrb	r2, [r7, #15]
 800cc02:	6879      	ldr	r1, [r7, #4]
 800cc04:	4613      	mov	r3, r2
 800cc06:	00db      	lsls	r3, r3, #3
 800cc08:	4413      	add	r3, r2
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	440b      	add	r3, r1
 800cc0e:	3324      	adds	r3, #36	@ 0x24
 800cc10:	2200      	movs	r2, #0
 800cc12:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cc14:	7bfb      	ldrb	r3, [r7, #15]
 800cc16:	3301      	adds	r3, #1
 800cc18:	73fb      	strb	r3, [r7, #15]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	791b      	ldrb	r3, [r3, #4]
 800cc1e:	7bfa      	ldrb	r2, [r7, #15]
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d3af      	bcc.n	800cb84 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cc24:	2300      	movs	r3, #0
 800cc26:	73fb      	strb	r3, [r7, #15]
 800cc28:	e044      	b.n	800ccb4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800cc2a:	7bfa      	ldrb	r2, [r7, #15]
 800cc2c:	6879      	ldr	r1, [r7, #4]
 800cc2e:	4613      	mov	r3, r2
 800cc30:	00db      	lsls	r3, r3, #3
 800cc32:	4413      	add	r3, r2
 800cc34:	009b      	lsls	r3, r3, #2
 800cc36:	440b      	add	r3, r1
 800cc38:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800cc40:	7bfa      	ldrb	r2, [r7, #15]
 800cc42:	6879      	ldr	r1, [r7, #4]
 800cc44:	4613      	mov	r3, r2
 800cc46:	00db      	lsls	r3, r3, #3
 800cc48:	4413      	add	r3, r2
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	440b      	add	r3, r1
 800cc4e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800cc52:	7bfa      	ldrb	r2, [r7, #15]
 800cc54:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800cc56:	7bfa      	ldrb	r2, [r7, #15]
 800cc58:	6879      	ldr	r1, [r7, #4]
 800cc5a:	4613      	mov	r3, r2
 800cc5c:	00db      	lsls	r3, r3, #3
 800cc5e:	4413      	add	r3, r2
 800cc60:	009b      	lsls	r3, r3, #2
 800cc62:	440b      	add	r3, r1
 800cc64:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800cc68:	2200      	movs	r2, #0
 800cc6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800cc6c:	7bfa      	ldrb	r2, [r7, #15]
 800cc6e:	6879      	ldr	r1, [r7, #4]
 800cc70:	4613      	mov	r3, r2
 800cc72:	00db      	lsls	r3, r3, #3
 800cc74:	4413      	add	r3, r2
 800cc76:	009b      	lsls	r3, r3, #2
 800cc78:	440b      	add	r3, r1
 800cc7a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800cc7e:	2200      	movs	r2, #0
 800cc80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800cc82:	7bfa      	ldrb	r2, [r7, #15]
 800cc84:	6879      	ldr	r1, [r7, #4]
 800cc86:	4613      	mov	r3, r2
 800cc88:	00db      	lsls	r3, r3, #3
 800cc8a:	4413      	add	r3, r2
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	440b      	add	r3, r1
 800cc90:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cc94:	2200      	movs	r2, #0
 800cc96:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800cc98:	7bfa      	ldrb	r2, [r7, #15]
 800cc9a:	6879      	ldr	r1, [r7, #4]
 800cc9c:	4613      	mov	r3, r2
 800cc9e:	00db      	lsls	r3, r3, #3
 800cca0:	4413      	add	r3, r2
 800cca2:	009b      	lsls	r3, r3, #2
 800cca4:	440b      	add	r3, r1
 800cca6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ccaa:	2200      	movs	r2, #0
 800ccac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ccae:	7bfb      	ldrb	r3, [r7, #15]
 800ccb0:	3301      	adds	r3, #1
 800ccb2:	73fb      	strb	r3, [r7, #15]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	791b      	ldrb	r3, [r3, #4]
 800ccb8:	7bfa      	ldrb	r2, [r7, #15]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d3b5      	bcc.n	800cc2a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6818      	ldr	r0, [r3, #0]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	7c1a      	ldrb	r2, [r3, #16]
 800ccc6:	f88d 2000 	strb.w	r2, [sp]
 800ccca:	3304      	adds	r3, #4
 800cccc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ccce:	f008 fb2f 	bl	8015330 <USB_DevInit>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d005      	beq.n	800cce4 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2202      	movs	r2, #2
 800ccdc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800cce0:	2301      	movs	r3, #1
 800cce2:	e013      	b.n	800cd0c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2201      	movs	r2, #1
 800ccee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	7b1b      	ldrb	r3, [r3, #12]
 800ccf6:	2b01      	cmp	r3, #1
 800ccf8:	d102      	bne.n	800cd00 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f001 f96e 	bl	800dfdc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	4618      	mov	r0, r3
 800cd06:	f009 fb72 	bl	80163ee <USB_DevDisconnect>

  return HAL_OK;
 800cd0a:	2300      	movs	r3, #0
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3710      	adds	r7, #16
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}

0800cd14 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cd28:	2b01      	cmp	r3, #1
 800cd2a:	d101      	bne.n	800cd30 <HAL_PCD_Start+0x1c>
 800cd2c:	2302      	movs	r3, #2
 800cd2e:	e022      	b.n	800cd76 <HAL_PCD_Start+0x62>
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2201      	movs	r2, #1
 800cd34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	68db      	ldr	r3, [r3, #12]
 800cd3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d009      	beq.n	800cd58 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d105      	bne.n	800cd58 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	f008 fa79 	bl	8015254 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	4618      	mov	r0, r3
 800cd68:	f009 fb20 	bl	80163ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3710      	adds	r7, #16
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}

0800cd7e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800cd7e:	b590      	push	{r4, r7, lr}
 800cd80:	b08d      	sub	sp, #52	@ 0x34
 800cd82:	af00      	add	r7, sp, #0
 800cd84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd8c:	6a3b      	ldr	r3, [r7, #32]
 800cd8e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4618      	mov	r0, r3
 800cd96:	f009 fbde 	bl	8016556 <USB_GetMode>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	f040 84b9 	bne.w	800d714 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4618      	mov	r0, r3
 800cda8:	f009 fb42 	bl	8016430 <USB_ReadInterrupts>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	f000 84af 	beq.w	800d712 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800cdb4:	69fb      	ldr	r3, [r7, #28]
 800cdb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	0a1b      	lsrs	r3, r3, #8
 800cdbe:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f009 fb2f 	bl	8016430 <USB_ReadInterrupts>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	f003 0302 	and.w	r3, r3, #2
 800cdd8:	2b02      	cmp	r3, #2
 800cdda:	d107      	bne.n	800cdec <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	695a      	ldr	r2, [r3, #20]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f002 0202 	and.w	r2, r2, #2
 800cdea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	f009 fb1d 	bl	8016430 <USB_ReadInterrupts>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	f003 0310 	and.w	r3, r3, #16
 800cdfc:	2b10      	cmp	r3, #16
 800cdfe:	d161      	bne.n	800cec4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	699a      	ldr	r2, [r3, #24]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f022 0210 	bic.w	r2, r2, #16
 800ce0e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800ce10:	6a3b      	ldr	r3, [r7, #32]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	f003 020f 	and.w	r2, r3, #15
 800ce1c:	4613      	mov	r3, r2
 800ce1e:	00db      	lsls	r3, r3, #3
 800ce20:	4413      	add	r3, r2
 800ce22:	009b      	lsls	r3, r3, #2
 800ce24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ce28:	687a      	ldr	r2, [r7, #4]
 800ce2a:	4413      	add	r3, r2
 800ce2c:	3304      	adds	r3, #4
 800ce2e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800ce30:	69bb      	ldr	r3, [r7, #24]
 800ce32:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800ce36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ce3a:	d124      	bne.n	800ce86 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ce3c:	69ba      	ldr	r2, [r7, #24]
 800ce3e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800ce42:	4013      	ands	r3, r2
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d035      	beq.n	800ceb4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800ce4c:	69bb      	ldr	r3, [r7, #24]
 800ce4e:	091b      	lsrs	r3, r3, #4
 800ce50:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ce52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	461a      	mov	r2, r3
 800ce5a:	6a38      	ldr	r0, [r7, #32]
 800ce5c:	f009 f954 	bl	8016108 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	68da      	ldr	r2, [r3, #12]
 800ce64:	69bb      	ldr	r3, [r7, #24]
 800ce66:	091b      	lsrs	r3, r3, #4
 800ce68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce6c:	441a      	add	r2, r3
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	695a      	ldr	r2, [r3, #20]
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	091b      	lsrs	r3, r3, #4
 800ce7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce7e:	441a      	add	r2, r3
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	615a      	str	r2, [r3, #20]
 800ce84:	e016      	b.n	800ceb4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800ce86:	69bb      	ldr	r3, [r7, #24]
 800ce88:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800ce8c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ce90:	d110      	bne.n	800ceb4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce98:	2208      	movs	r2, #8
 800ce9a:	4619      	mov	r1, r3
 800ce9c:	6a38      	ldr	r0, [r7, #32]
 800ce9e:	f009 f933 	bl	8016108 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	695a      	ldr	r2, [r3, #20]
 800cea6:	69bb      	ldr	r3, [r7, #24]
 800cea8:	091b      	lsrs	r3, r3, #4
 800ceaa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ceae:	441a      	add	r2, r3
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	699a      	ldr	r2, [r3, #24]
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f042 0210 	orr.w	r2, r2, #16
 800cec2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	4618      	mov	r0, r3
 800ceca:	f009 fab1 	bl	8016430 <USB_ReadInterrupts>
 800cece:	4603      	mov	r3, r0
 800ced0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ced4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ced8:	f040 80a7 	bne.w	800d02a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800cedc:	2300      	movs	r3, #0
 800cede:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4618      	mov	r0, r3
 800cee6:	f009 fab6 	bl	8016456 <USB_ReadDevAllOutEpInterrupt>
 800ceea:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800ceec:	e099      	b.n	800d022 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	f003 0301 	and.w	r3, r3, #1
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	f000 808e 	beq.w	800d016 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf00:	b2d2      	uxtb	r2, r2
 800cf02:	4611      	mov	r1, r2
 800cf04:	4618      	mov	r0, r3
 800cf06:	f009 fada 	bl	80164be <USB_ReadDevOutEPInterrupt>
 800cf0a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	f003 0301 	and.w	r3, r3, #1
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d00c      	beq.n	800cf30 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800cf16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf18:	015a      	lsls	r2, r3, #5
 800cf1a:	69fb      	ldr	r3, [r7, #28]
 800cf1c:	4413      	add	r3, r2
 800cf1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf22:	461a      	mov	r2, r3
 800cf24:	2301      	movs	r3, #1
 800cf26:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800cf28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f000 fed0 	bl	800dcd0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800cf30:	693b      	ldr	r3, [r7, #16]
 800cf32:	f003 0308 	and.w	r3, r3, #8
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d00c      	beq.n	800cf54 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800cf3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf3c:	015a      	lsls	r2, r3, #5
 800cf3e:	69fb      	ldr	r3, [r7, #28]
 800cf40:	4413      	add	r3, r2
 800cf42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf46:	461a      	mov	r2, r3
 800cf48:	2308      	movs	r3, #8
 800cf4a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800cf4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f000 ffa6 	bl	800dea0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	f003 0310 	and.w	r3, r3, #16
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d008      	beq.n	800cf70 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800cf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf60:	015a      	lsls	r2, r3, #5
 800cf62:	69fb      	ldr	r3, [r7, #28]
 800cf64:	4413      	add	r3, r2
 800cf66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf6a:	461a      	mov	r2, r3
 800cf6c:	2310      	movs	r3, #16
 800cf6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	f003 0302 	and.w	r3, r3, #2
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d030      	beq.n	800cfdc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800cf7a:	6a3b      	ldr	r3, [r7, #32]
 800cf7c:	695b      	ldr	r3, [r3, #20]
 800cf7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf82:	2b80      	cmp	r3, #128	@ 0x80
 800cf84:	d109      	bne.n	800cf9a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf8c:	685b      	ldr	r3, [r3, #4]
 800cf8e:	69fa      	ldr	r2, [r7, #28]
 800cf90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cf94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cf98:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800cf9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	00db      	lsls	r3, r3, #3
 800cfa0:	4413      	add	r3, r2
 800cfa2:	009b      	lsls	r3, r3, #2
 800cfa4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	4413      	add	r3, r2
 800cfac:	3304      	adds	r3, #4
 800cfae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	78db      	ldrb	r3, [r3, #3]
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d108      	bne.n	800cfca <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800cfb8:	697b      	ldr	r3, [r7, #20]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800cfbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	4619      	mov	r1, r3
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f00b fec3 	bl	8018d50 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800cfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfcc:	015a      	lsls	r2, r3, #5
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	2302      	movs	r3, #2
 800cfda:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	f003 0320 	and.w	r3, r3, #32
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d008      	beq.n	800cff8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe8:	015a      	lsls	r2, r3, #5
 800cfea:	69fb      	ldr	r3, [r7, #28]
 800cfec:	4413      	add	r3, r2
 800cfee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cff2:	461a      	mov	r2, r3
 800cff4:	2320      	movs	r3, #32
 800cff6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800cff8:	693b      	ldr	r3, [r7, #16]
 800cffa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d009      	beq.n	800d016 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800d002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d004:	015a      	lsls	r2, r3, #5
 800d006:	69fb      	ldr	r3, [r7, #28]
 800d008:	4413      	add	r3, r2
 800d00a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d00e:	461a      	mov	r2, r3
 800d010:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d014:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800d016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d018:	3301      	adds	r3, #1
 800d01a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800d01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01e:	085b      	lsrs	r3, r3, #1
 800d020:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800d022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d024:	2b00      	cmp	r3, #0
 800d026:	f47f af62 	bne.w	800ceee <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	4618      	mov	r0, r3
 800d030:	f009 f9fe 	bl	8016430 <USB_ReadInterrupts>
 800d034:	4603      	mov	r3, r0
 800d036:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d03a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d03e:	f040 80db 	bne.w	800d1f8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	4618      	mov	r0, r3
 800d048:	f009 fa1f 	bl	801648a <USB_ReadDevAllInEpInterrupt>
 800d04c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800d04e:	2300      	movs	r3, #0
 800d050:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800d052:	e0cd      	b.n	800d1f0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800d054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d056:	f003 0301 	and.w	r3, r3, #1
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	f000 80c2 	beq.w	800d1e4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d066:	b2d2      	uxtb	r2, r2
 800d068:	4611      	mov	r1, r2
 800d06a:	4618      	mov	r0, r3
 800d06c:	f009 fa45 	bl	80164fa <USB_ReadDevInEPInterrupt>
 800d070:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800d072:	693b      	ldr	r3, [r7, #16]
 800d074:	f003 0301 	and.w	r3, r3, #1
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d057      	beq.n	800d12c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d07e:	f003 030f 	and.w	r3, r3, #15
 800d082:	2201      	movs	r2, #1
 800d084:	fa02 f303 	lsl.w	r3, r2, r3
 800d088:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d090:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	43db      	mvns	r3, r3
 800d096:	69f9      	ldr	r1, [r7, #28]
 800d098:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d09c:	4013      	ands	r3, r2
 800d09e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a2:	015a      	lsls	r2, r3, #5
 800d0a4:	69fb      	ldr	r3, [r7, #28]
 800d0a6:	4413      	add	r3, r2
 800d0a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0ac:	461a      	mov	r2, r3
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	799b      	ldrb	r3, [r3, #6]
 800d0b6:	2b01      	cmp	r3, #1
 800d0b8:	d132      	bne.n	800d120 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800d0ba:	6879      	ldr	r1, [r7, #4]
 800d0bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0be:	4613      	mov	r3, r2
 800d0c0:	00db      	lsls	r3, r3, #3
 800d0c2:	4413      	add	r3, r2
 800d0c4:	009b      	lsls	r3, r3, #2
 800d0c6:	440b      	add	r3, r1
 800d0c8:	3320      	adds	r3, #32
 800d0ca:	6819      	ldr	r1, [r3, #0]
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0d0:	4613      	mov	r3, r2
 800d0d2:	00db      	lsls	r3, r3, #3
 800d0d4:	4413      	add	r3, r2
 800d0d6:	009b      	lsls	r3, r3, #2
 800d0d8:	4403      	add	r3, r0
 800d0da:	331c      	adds	r3, #28
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	4419      	add	r1, r3
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0e4:	4613      	mov	r3, r2
 800d0e6:	00db      	lsls	r3, r3, #3
 800d0e8:	4413      	add	r3, r2
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	4403      	add	r3, r0
 800d0ee:	3320      	adds	r3, #32
 800d0f0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d113      	bne.n	800d120 <HAL_PCD_IRQHandler+0x3a2>
 800d0f8:	6879      	ldr	r1, [r7, #4]
 800d0fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0fc:	4613      	mov	r3, r2
 800d0fe:	00db      	lsls	r3, r3, #3
 800d100:	4413      	add	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	440b      	add	r3, r1
 800d106:	3324      	adds	r3, #36	@ 0x24
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d108      	bne.n	800d120 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6818      	ldr	r0, [r3, #0]
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d118:	461a      	mov	r2, r3
 800d11a:	2101      	movs	r1, #1
 800d11c:	f009 fa4e 	bl	80165bc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800d120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d122:	b2db      	uxtb	r3, r3
 800d124:	4619      	mov	r1, r3
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f00b fd8d 	bl	8018c46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	f003 0308 	and.w	r3, r3, #8
 800d132:	2b00      	cmp	r3, #0
 800d134:	d008      	beq.n	800d148 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800d136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d138:	015a      	lsls	r2, r3, #5
 800d13a:	69fb      	ldr	r3, [r7, #28]
 800d13c:	4413      	add	r3, r2
 800d13e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d142:	461a      	mov	r2, r3
 800d144:	2308      	movs	r3, #8
 800d146:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	f003 0310 	and.w	r3, r3, #16
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d008      	beq.n	800d164 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800d152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d154:	015a      	lsls	r2, r3, #5
 800d156:	69fb      	ldr	r3, [r7, #28]
 800d158:	4413      	add	r3, r2
 800d15a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d15e:	461a      	mov	r2, r3
 800d160:	2310      	movs	r3, #16
 800d162:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d008      	beq.n	800d180 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800d16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d170:	015a      	lsls	r2, r3, #5
 800d172:	69fb      	ldr	r3, [r7, #28]
 800d174:	4413      	add	r3, r2
 800d176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d17a:	461a      	mov	r2, r3
 800d17c:	2340      	movs	r3, #64	@ 0x40
 800d17e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	f003 0302 	and.w	r3, r3, #2
 800d186:	2b00      	cmp	r3, #0
 800d188:	d023      	beq.n	800d1d2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800d18a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d18c:	6a38      	ldr	r0, [r7, #32]
 800d18e:	f008 fa2d 	bl	80155ec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800d192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d194:	4613      	mov	r3, r2
 800d196:	00db      	lsls	r3, r3, #3
 800d198:	4413      	add	r3, r2
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	3310      	adds	r3, #16
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	4413      	add	r3, r2
 800d1a2:	3304      	adds	r3, #4
 800d1a4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	78db      	ldrb	r3, [r3, #3]
 800d1aa:	2b01      	cmp	r3, #1
 800d1ac:	d108      	bne.n	800d1c0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800d1ae:	697b      	ldr	r3, [r7, #20]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f00b fdda 	bl	8018d74 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800d1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c2:	015a      	lsls	r2, r3, #5
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	4413      	add	r3, r2
 800d1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	2302      	movs	r3, #2
 800d1d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d003      	beq.n	800d1e4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800d1dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1de:	6878      	ldr	r0, [r7, #4]
 800d1e0:	f000 fcea 	bl	800dbb8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800d1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800d1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ec:	085b      	lsrs	r3, r3, #1
 800d1ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800d1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	f47f af2e 	bne.w	800d054 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f009 f917 	bl	8016430 <USB_ReadInterrupts>
 800d202:	4603      	mov	r3, r0
 800d204:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d208:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d20c:	d122      	bne.n	800d254 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d214:	685b      	ldr	r3, [r3, #4]
 800d216:	69fa      	ldr	r2, [r7, #28]
 800d218:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d21c:	f023 0301 	bic.w	r3, r3, #1
 800d220:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800d228:	2b01      	cmp	r3, #1
 800d22a:	d108      	bne.n	800d23e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2200      	movs	r2, #0
 800d230:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800d234:	2100      	movs	r1, #0
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f000 fef4 	bl	800e024 <HAL_PCDEx_LPM_Callback>
 800d23c:	e002      	b.n	800d244 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f00b fd78 	bl	8018d34 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	695a      	ldr	r2, [r3, #20]
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800d252:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4618      	mov	r0, r3
 800d25a:	f009 f8e9 	bl	8016430 <USB_ReadInterrupts>
 800d25e:	4603      	mov	r3, r0
 800d260:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d268:	d112      	bne.n	800d290 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800d26a:	69fb      	ldr	r3, [r7, #28]
 800d26c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d270:	689b      	ldr	r3, [r3, #8]
 800d272:	f003 0301 	and.w	r3, r3, #1
 800d276:	2b01      	cmp	r3, #1
 800d278:	d102      	bne.n	800d280 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f00b fd34 	bl	8018ce8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	695a      	ldr	r2, [r3, #20]
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800d28e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4618      	mov	r0, r3
 800d296:	f009 f8cb 	bl	8016430 <USB_ReadInterrupts>
 800d29a:	4603      	mov	r3, r0
 800d29c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d2a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d2a4:	d121      	bne.n	800d2ea <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	695a      	ldr	r2, [r3, #20]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800d2b4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d111      	bne.n	800d2e4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2ce:	089b      	lsrs	r3, r3, #2
 800d2d0:	f003 020f 	and.w	r2, r3, #15
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800d2da:	2101      	movs	r1, #1
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f000 fea1 	bl	800e024 <HAL_PCDEx_LPM_Callback>
 800d2e2:	e002      	b.n	800d2ea <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f00b fcff 	bl	8018ce8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f009 f89e 	bl	8016430 <USB_ReadInterrupts>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d2fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2fe:	f040 80b7 	bne.w	800d470 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800d302:	69fb      	ldr	r3, [r7, #28]
 800d304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d308:	685b      	ldr	r3, [r3, #4]
 800d30a:	69fa      	ldr	r2, [r7, #28]
 800d30c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d310:	f023 0301 	bic.w	r3, r3, #1
 800d314:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2110      	movs	r1, #16
 800d31c:	4618      	mov	r0, r3
 800d31e:	f008 f965 	bl	80155ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d322:	2300      	movs	r3, #0
 800d324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d326:	e046      	b.n	800d3b6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800d328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d32a:	015a      	lsls	r2, r3, #5
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	4413      	add	r3, r2
 800d330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d334:	461a      	mov	r2, r3
 800d336:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d33a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d33e:	015a      	lsls	r2, r3, #5
 800d340:	69fb      	ldr	r3, [r7, #28]
 800d342:	4413      	add	r3, r2
 800d344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d34c:	0151      	lsls	r1, r2, #5
 800d34e:	69fa      	ldr	r2, [r7, #28]
 800d350:	440a      	add	r2, r1
 800d352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d356:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d35a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800d35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d35e:	015a      	lsls	r2, r3, #5
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	4413      	add	r3, r2
 800d364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d368:	461a      	mov	r2, r3
 800d36a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d36e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d372:	015a      	lsls	r2, r3, #5
 800d374:	69fb      	ldr	r3, [r7, #28]
 800d376:	4413      	add	r3, r2
 800d378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d380:	0151      	lsls	r1, r2, #5
 800d382:	69fa      	ldr	r2, [r7, #28]
 800d384:	440a      	add	r2, r1
 800d386:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d38a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d38e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d392:	015a      	lsls	r2, r3, #5
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	4413      	add	r3, r2
 800d398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3a0:	0151      	lsls	r1, r2, #5
 800d3a2:	69fa      	ldr	r2, [r7, #28]
 800d3a4:	440a      	add	r2, r1
 800d3a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d3aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d3ae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3b2:	3301      	adds	r3, #1
 800d3b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	791b      	ldrb	r3, [r3, #4]
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d3b2      	bcc.n	800d328 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800d3c2:	69fb      	ldr	r3, [r7, #28]
 800d3c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3c8:	69db      	ldr	r3, [r3, #28]
 800d3ca:	69fa      	ldr	r2, [r7, #28]
 800d3cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d3d0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800d3d4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	7bdb      	ldrb	r3, [r3, #15]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d016      	beq.n	800d40c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3e8:	69fa      	ldr	r2, [r7, #28]
 800d3ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d3ee:	f043 030b 	orr.w	r3, r3, #11
 800d3f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800d3f6:	69fb      	ldr	r3, [r7, #28]
 800d3f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3fe:	69fa      	ldr	r2, [r7, #28]
 800d400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d404:	f043 030b 	orr.w	r3, r3, #11
 800d408:	6453      	str	r3, [r2, #68]	@ 0x44
 800d40a:	e015      	b.n	800d438 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d412:	695a      	ldr	r2, [r3, #20]
 800d414:	69fb      	ldr	r3, [r7, #28]
 800d416:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d41a:	4619      	mov	r1, r3
 800d41c:	f242 032b 	movw	r3, #8235	@ 0x202b
 800d420:	4313      	orrs	r3, r2
 800d422:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800d424:	69fb      	ldr	r3, [r7, #28]
 800d426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d42a:	691b      	ldr	r3, [r3, #16]
 800d42c:	69fa      	ldr	r2, [r7, #28]
 800d42e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d432:	f043 030b 	orr.w	r3, r3, #11
 800d436:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800d438:	69fb      	ldr	r3, [r7, #28]
 800d43a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	69fa      	ldr	r2, [r7, #28]
 800d442:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d446:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d44a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6818      	ldr	r0, [r3, #0]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800d45a:	461a      	mov	r2, r3
 800d45c:	f009 f8ae 	bl	80165bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	695a      	ldr	r2, [r3, #20]
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800d46e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	4618      	mov	r0, r3
 800d476:	f008 ffdb 	bl	8016430 <USB_ReadInterrupts>
 800d47a:	4603      	mov	r3, r0
 800d47c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d484:	d123      	bne.n	800d4ce <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4618      	mov	r0, r3
 800d48c:	f009 f872 	bl	8016574 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4618      	mov	r0, r3
 800d496:	f008 f922 	bl	80156de <USB_GetDevSpeed>
 800d49a:	4603      	mov	r3, r0
 800d49c:	461a      	mov	r2, r3
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681c      	ldr	r4, [r3, #0]
 800d4a6:	f001 fd9d 	bl	800efe4 <HAL_RCC_GetHCLKFreq>
 800d4aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	f007 fe2c 	bl	8015110 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f00b fbec 	bl	8018c96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	695a      	ldr	r2, [r3, #20]
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800d4cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f008 ffac 	bl	8016430 <USB_ReadInterrupts>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	f003 0308 	and.w	r3, r3, #8
 800d4de:	2b08      	cmp	r3, #8
 800d4e0:	d10a      	bne.n	800d4f8 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f00b fbc9 	bl	8018c7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	695a      	ldr	r2, [r3, #20]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f002 0208 	and.w	r2, r2, #8
 800d4f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f008 ff97 	bl	8016430 <USB_ReadInterrupts>
 800d502:	4603      	mov	r3, r0
 800d504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d508:	2b80      	cmp	r3, #128	@ 0x80
 800d50a:	d123      	bne.n	800d554 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800d50c:	6a3b      	ldr	r3, [r7, #32]
 800d50e:	699b      	ldr	r3, [r3, #24]
 800d510:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d514:	6a3b      	ldr	r3, [r7, #32]
 800d516:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d518:	2301      	movs	r3, #1
 800d51a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d51c:	e014      	b.n	800d548 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800d51e:	6879      	ldr	r1, [r7, #4]
 800d520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d522:	4613      	mov	r3, r2
 800d524:	00db      	lsls	r3, r3, #3
 800d526:	4413      	add	r3, r2
 800d528:	009b      	lsls	r3, r3, #2
 800d52a:	440b      	add	r3, r1
 800d52c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	2b01      	cmp	r3, #1
 800d534:	d105      	bne.n	800d542 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800d536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d538:	b2db      	uxtb	r3, r3
 800d53a:	4619      	mov	r1, r3
 800d53c:	6878      	ldr	r0, [r7, #4]
 800d53e:	f000 fb0a 	bl	800db56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d544:	3301      	adds	r3, #1
 800d546:	627b      	str	r3, [r7, #36]	@ 0x24
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	791b      	ldrb	r3, [r3, #4]
 800d54c:	461a      	mov	r2, r3
 800d54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d550:	4293      	cmp	r3, r2
 800d552:	d3e4      	bcc.n	800d51e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	4618      	mov	r0, r3
 800d55a:	f008 ff69 	bl	8016430 <USB_ReadInterrupts>
 800d55e:	4603      	mov	r3, r0
 800d560:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d564:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d568:	d13c      	bne.n	800d5e4 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d56a:	2301      	movs	r3, #1
 800d56c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d56e:	e02b      	b.n	800d5c8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800d570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d572:	015a      	lsls	r2, r3, #5
 800d574:	69fb      	ldr	r3, [r7, #28]
 800d576:	4413      	add	r3, r2
 800d578:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800d580:	6879      	ldr	r1, [r7, #4]
 800d582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d584:	4613      	mov	r3, r2
 800d586:	00db      	lsls	r3, r3, #3
 800d588:	4413      	add	r3, r2
 800d58a:	009b      	lsls	r3, r3, #2
 800d58c:	440b      	add	r3, r1
 800d58e:	3318      	adds	r3, #24
 800d590:	781b      	ldrb	r3, [r3, #0]
 800d592:	2b01      	cmp	r3, #1
 800d594:	d115      	bne.n	800d5c2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800d596:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800d598:	2b00      	cmp	r3, #0
 800d59a:	da12      	bge.n	800d5c2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800d59c:	6879      	ldr	r1, [r7, #4]
 800d59e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5a0:	4613      	mov	r3, r2
 800d5a2:	00db      	lsls	r3, r3, #3
 800d5a4:	4413      	add	r3, r2
 800d5a6:	009b      	lsls	r3, r3, #2
 800d5a8:	440b      	add	r3, r1
 800d5aa:	3317      	adds	r3, #23
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800d5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b2:	b2db      	uxtb	r3, r3
 800d5b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d5b8:	b2db      	uxtb	r3, r3
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f000 faca 	bl	800db56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	791b      	ldrb	r3, [r3, #4]
 800d5cc:	461a      	mov	r2, r3
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d0:	4293      	cmp	r3, r2
 800d5d2:	d3cd      	bcc.n	800d570 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	695a      	ldr	r2, [r3, #20]
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800d5e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f008 ff21 	bl	8016430 <USB_ReadInterrupts>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d5f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d5f8:	d156      	bne.n	800d6a8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5fe:	e045      	b.n	800d68c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800d600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d602:	015a      	lsls	r2, r3, #5
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	4413      	add	r3, r2
 800d608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800d610:	6879      	ldr	r1, [r7, #4]
 800d612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d614:	4613      	mov	r3, r2
 800d616:	00db      	lsls	r3, r3, #3
 800d618:	4413      	add	r3, r2
 800d61a:	009b      	lsls	r3, r3, #2
 800d61c:	440b      	add	r3, r1
 800d61e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	2b01      	cmp	r3, #1
 800d626:	d12e      	bne.n	800d686 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800d628:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	da2b      	bge.n	800d686 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	0c1a      	lsrs	r2, r3, #16
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800d638:	4053      	eors	r3, r2
 800d63a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d121      	bne.n	800d686 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800d642:	6879      	ldr	r1, [r7, #4]
 800d644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d646:	4613      	mov	r3, r2
 800d648:	00db      	lsls	r3, r3, #3
 800d64a:	4413      	add	r3, r2
 800d64c:	009b      	lsls	r3, r3, #2
 800d64e:	440b      	add	r3, r1
 800d650:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800d654:	2201      	movs	r2, #1
 800d656:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800d658:	6a3b      	ldr	r3, [r7, #32]
 800d65a:	699b      	ldr	r3, [r3, #24]
 800d65c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d660:	6a3b      	ldr	r3, [r7, #32]
 800d662:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800d664:	6a3b      	ldr	r3, [r7, #32]
 800d666:	695b      	ldr	r3, [r3, #20]
 800d668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d10a      	bne.n	800d686 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800d670:	69fb      	ldr	r3, [r7, #28]
 800d672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d676:	685b      	ldr	r3, [r3, #4]
 800d678:	69fa      	ldr	r2, [r7, #28]
 800d67a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d67e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d682:	6053      	str	r3, [r2, #4]
            break;
 800d684:	e008      	b.n	800d698 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800d686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d688:	3301      	adds	r3, #1
 800d68a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	791b      	ldrb	r3, [r3, #4]
 800d690:	461a      	mov	r2, r3
 800d692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d694:	4293      	cmp	r3, r2
 800d696:	d3b3      	bcc.n	800d600 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	695a      	ldr	r2, [r3, #20]
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800d6a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	f008 febf 	bl	8016430 <USB_ReadInterrupts>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d6b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6bc:	d10a      	bne.n	800d6d4 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f00b fb6a 	bl	8018d98 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	695a      	ldr	r2, [r3, #20]
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800d6d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4618      	mov	r0, r3
 800d6da:	f008 fea9 	bl	8016430 <USB_ReadInterrupts>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	f003 0304 	and.w	r3, r3, #4
 800d6e4:	2b04      	cmp	r3, #4
 800d6e6:	d115      	bne.n	800d714 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800d6f0:	69bb      	ldr	r3, [r7, #24]
 800d6f2:	f003 0304 	and.w	r3, r3, #4
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d002      	beq.n	800d700 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f00b fb5a 	bl	8018db4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	6859      	ldr	r1, [r3, #4]
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	69ba      	ldr	r2, [r7, #24]
 800d70c:	430a      	orrs	r2, r1
 800d70e:	605a      	str	r2, [r3, #4]
 800d710:	e000      	b.n	800d714 <HAL_PCD_IRQHandler+0x996>
      return;
 800d712:	bf00      	nop
    }
  }
}
 800d714:	3734      	adds	r7, #52	@ 0x34
 800d716:	46bd      	mov	sp, r7
 800d718:	bd90      	pop	{r4, r7, pc}

0800d71a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800d71a:	b580      	push	{r7, lr}
 800d71c:	b082      	sub	sp, #8
 800d71e:	af00      	add	r7, sp, #0
 800d720:	6078      	str	r0, [r7, #4]
 800d722:	460b      	mov	r3, r1
 800d724:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d72c:	2b01      	cmp	r3, #1
 800d72e:	d101      	bne.n	800d734 <HAL_PCD_SetAddress+0x1a>
 800d730:	2302      	movs	r3, #2
 800d732:	e012      	b.n	800d75a <HAL_PCD_SetAddress+0x40>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2201      	movs	r2, #1
 800d738:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	78fa      	ldrb	r2, [r7, #3]
 800d740:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	78fa      	ldrb	r2, [r7, #3]
 800d748:	4611      	mov	r1, r2
 800d74a:	4618      	mov	r0, r3
 800d74c:	f008 fe08 	bl	8016360 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2200      	movs	r2, #0
 800d754:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d758:	2300      	movs	r3, #0
}
 800d75a:	4618      	mov	r0, r3
 800d75c:	3708      	adds	r7, #8
 800d75e:	46bd      	mov	sp, r7
 800d760:	bd80      	pop	{r7, pc}

0800d762 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800d762:	b580      	push	{r7, lr}
 800d764:	b084      	sub	sp, #16
 800d766:	af00      	add	r7, sp, #0
 800d768:	6078      	str	r0, [r7, #4]
 800d76a:	4608      	mov	r0, r1
 800d76c:	4611      	mov	r1, r2
 800d76e:	461a      	mov	r2, r3
 800d770:	4603      	mov	r3, r0
 800d772:	70fb      	strb	r3, [r7, #3]
 800d774:	460b      	mov	r3, r1
 800d776:	803b      	strh	r3, [r7, #0]
 800d778:	4613      	mov	r3, r2
 800d77a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800d77c:	2300      	movs	r3, #0
 800d77e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800d780:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d784:	2b00      	cmp	r3, #0
 800d786:	da0f      	bge.n	800d7a8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d788:	78fb      	ldrb	r3, [r7, #3]
 800d78a:	f003 020f 	and.w	r2, r3, #15
 800d78e:	4613      	mov	r3, r2
 800d790:	00db      	lsls	r3, r3, #3
 800d792:	4413      	add	r3, r2
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	3310      	adds	r3, #16
 800d798:	687a      	ldr	r2, [r7, #4]
 800d79a:	4413      	add	r3, r2
 800d79c:	3304      	adds	r3, #4
 800d79e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	705a      	strb	r2, [r3, #1]
 800d7a6:	e00f      	b.n	800d7c8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d7a8:	78fb      	ldrb	r3, [r7, #3]
 800d7aa:	f003 020f 	and.w	r2, r3, #15
 800d7ae:	4613      	mov	r3, r2
 800d7b0:	00db      	lsls	r3, r3, #3
 800d7b2:	4413      	add	r3, r2
 800d7b4:	009b      	lsls	r3, r3, #2
 800d7b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d7ba:	687a      	ldr	r2, [r7, #4]
 800d7bc:	4413      	add	r3, r2
 800d7be:	3304      	adds	r3, #4
 800d7c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800d7c8:	78fb      	ldrb	r3, [r7, #3]
 800d7ca:	f003 030f 	and.w	r3, r3, #15
 800d7ce:	b2da      	uxtb	r2, r3
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800d7d4:	883b      	ldrh	r3, [r7, #0]
 800d7d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	78ba      	ldrb	r2, [r7, #2]
 800d7e2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	785b      	ldrb	r3, [r3, #1]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d004      	beq.n	800d7f6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	461a      	mov	r2, r3
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800d7f6:	78bb      	ldrb	r3, [r7, #2]
 800d7f8:	2b02      	cmp	r3, #2
 800d7fa:	d102      	bne.n	800d802 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	2200      	movs	r2, #0
 800d800:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d808:	2b01      	cmp	r3, #1
 800d80a:	d101      	bne.n	800d810 <HAL_PCD_EP_Open+0xae>
 800d80c:	2302      	movs	r3, #2
 800d80e:	e00e      	b.n	800d82e <HAL_PCD_EP_Open+0xcc>
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2201      	movs	r2, #1
 800d814:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	68f9      	ldr	r1, [r7, #12]
 800d81e:	4618      	mov	r0, r3
 800d820:	f007 ff82 	bl	8015728 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2200      	movs	r2, #0
 800d828:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800d82c:	7afb      	ldrb	r3, [r7, #11]
}
 800d82e:	4618      	mov	r0, r3
 800d830:	3710      	adds	r7, #16
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}

0800d836 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d836:	b580      	push	{r7, lr}
 800d838:	b084      	sub	sp, #16
 800d83a:	af00      	add	r7, sp, #0
 800d83c:	6078      	str	r0, [r7, #4]
 800d83e:	460b      	mov	r3, r1
 800d840:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800d842:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d846:	2b00      	cmp	r3, #0
 800d848:	da0f      	bge.n	800d86a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d84a:	78fb      	ldrb	r3, [r7, #3]
 800d84c:	f003 020f 	and.w	r2, r3, #15
 800d850:	4613      	mov	r3, r2
 800d852:	00db      	lsls	r3, r3, #3
 800d854:	4413      	add	r3, r2
 800d856:	009b      	lsls	r3, r3, #2
 800d858:	3310      	adds	r3, #16
 800d85a:	687a      	ldr	r2, [r7, #4]
 800d85c:	4413      	add	r3, r2
 800d85e:	3304      	adds	r3, #4
 800d860:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2201      	movs	r2, #1
 800d866:	705a      	strb	r2, [r3, #1]
 800d868:	e00f      	b.n	800d88a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	f003 020f 	and.w	r2, r3, #15
 800d870:	4613      	mov	r3, r2
 800d872:	00db      	lsls	r3, r3, #3
 800d874:	4413      	add	r3, r2
 800d876:	009b      	lsls	r3, r3, #2
 800d878:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d87c:	687a      	ldr	r2, [r7, #4]
 800d87e:	4413      	add	r3, r2
 800d880:	3304      	adds	r3, #4
 800d882:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2200      	movs	r2, #0
 800d888:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800d88a:	78fb      	ldrb	r3, [r7, #3]
 800d88c:	f003 030f 	and.w	r3, r3, #15
 800d890:	b2da      	uxtb	r2, r3
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d89c:	2b01      	cmp	r3, #1
 800d89e:	d101      	bne.n	800d8a4 <HAL_PCD_EP_Close+0x6e>
 800d8a0:	2302      	movs	r3, #2
 800d8a2:	e00e      	b.n	800d8c2 <HAL_PCD_EP_Close+0x8c>
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	68f9      	ldr	r1, [r7, #12]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f007 ffc0 	bl	8015838 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800d8c0:	2300      	movs	r3, #0
}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3710      	adds	r7, #16
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}

0800d8ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d8ca:	b580      	push	{r7, lr}
 800d8cc:	b086      	sub	sp, #24
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	60f8      	str	r0, [r7, #12]
 800d8d2:	607a      	str	r2, [r7, #4]
 800d8d4:	603b      	str	r3, [r7, #0]
 800d8d6:	460b      	mov	r3, r1
 800d8d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d8da:	7afb      	ldrb	r3, [r7, #11]
 800d8dc:	f003 020f 	and.w	r2, r3, #15
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	00db      	lsls	r3, r3, #3
 800d8e4:	4413      	add	r3, r2
 800d8e6:	009b      	lsls	r3, r3, #2
 800d8e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	3304      	adds	r3, #4
 800d8f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	687a      	ldr	r2, [r7, #4]
 800d8f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	683a      	ldr	r2, [r7, #0]
 800d8fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	2200      	movs	r2, #0
 800d904:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	2200      	movs	r2, #0
 800d90a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d90c:	7afb      	ldrb	r3, [r7, #11]
 800d90e:	f003 030f 	and.w	r3, r3, #15
 800d912:	b2da      	uxtb	r2, r3
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	799b      	ldrb	r3, [r3, #6]
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d102      	bne.n	800d926 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d920:	687a      	ldr	r2, [r7, #4]
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	6818      	ldr	r0, [r3, #0]
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	799b      	ldrb	r3, [r3, #6]
 800d92e:	461a      	mov	r2, r3
 800d930:	6979      	ldr	r1, [r7, #20]
 800d932:	f008 f85d 	bl	80159f0 <USB_EPStartXfer>

  return HAL_OK;
 800d936:	2300      	movs	r3, #0
}
 800d938:	4618      	mov	r0, r3
 800d93a:	3718      	adds	r7, #24
 800d93c:	46bd      	mov	sp, r7
 800d93e:	bd80      	pop	{r7, pc}

0800d940 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800d940:	b480      	push	{r7}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	460b      	mov	r3, r1
 800d94a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d94c:	78fb      	ldrb	r3, [r7, #3]
 800d94e:	f003 020f 	and.w	r2, r3, #15
 800d952:	6879      	ldr	r1, [r7, #4]
 800d954:	4613      	mov	r3, r2
 800d956:	00db      	lsls	r3, r3, #3
 800d958:	4413      	add	r3, r2
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	440b      	add	r3, r1
 800d95e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800d962:	681b      	ldr	r3, [r3, #0]
}
 800d964:	4618      	mov	r0, r3
 800d966:	370c      	adds	r7, #12
 800d968:	46bd      	mov	sp, r7
 800d96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96e:	4770      	bx	lr

0800d970 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b086      	sub	sp, #24
 800d974:	af00      	add	r7, sp, #0
 800d976:	60f8      	str	r0, [r7, #12]
 800d978:	607a      	str	r2, [r7, #4]
 800d97a:	603b      	str	r3, [r7, #0]
 800d97c:	460b      	mov	r3, r1
 800d97e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d980:	7afb      	ldrb	r3, [r7, #11]
 800d982:	f003 020f 	and.w	r2, r3, #15
 800d986:	4613      	mov	r3, r2
 800d988:	00db      	lsls	r3, r3, #3
 800d98a:	4413      	add	r3, r2
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	3310      	adds	r3, #16
 800d990:	68fa      	ldr	r2, [r7, #12]
 800d992:	4413      	add	r3, r2
 800d994:	3304      	adds	r3, #4
 800d996:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d998:	697b      	ldr	r3, [r7, #20]
 800d99a:	687a      	ldr	r2, [r7, #4]
 800d99c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	683a      	ldr	r2, [r7, #0]
 800d9a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d9b0:	7afb      	ldrb	r3, [r7, #11]
 800d9b2:	f003 030f 	and.w	r3, r3, #15
 800d9b6:	b2da      	uxtb	r2, r3
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	799b      	ldrb	r3, [r3, #6]
 800d9c0:	2b01      	cmp	r3, #1
 800d9c2:	d102      	bne.n	800d9ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d9c4:	687a      	ldr	r2, [r7, #4]
 800d9c6:	697b      	ldr	r3, [r7, #20]
 800d9c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6818      	ldr	r0, [r3, #0]
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	799b      	ldrb	r3, [r3, #6]
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	6979      	ldr	r1, [r7, #20]
 800d9d6:	f008 f80b 	bl	80159f0 <USB_EPStartXfer>

  return HAL_OK;
 800d9da:	2300      	movs	r3, #0
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	3718      	adds	r7, #24
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bd80      	pop	{r7, pc}

0800d9e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b084      	sub	sp, #16
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
 800d9ec:	460b      	mov	r3, r1
 800d9ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d9f0:	78fb      	ldrb	r3, [r7, #3]
 800d9f2:	f003 030f 	and.w	r3, r3, #15
 800d9f6:	687a      	ldr	r2, [r7, #4]
 800d9f8:	7912      	ldrb	r2, [r2, #4]
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d901      	bls.n	800da02 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d9fe:	2301      	movs	r3, #1
 800da00:	e04f      	b.n	800daa2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800da02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800da06:	2b00      	cmp	r3, #0
 800da08:	da0f      	bge.n	800da2a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800da0a:	78fb      	ldrb	r3, [r7, #3]
 800da0c:	f003 020f 	and.w	r2, r3, #15
 800da10:	4613      	mov	r3, r2
 800da12:	00db      	lsls	r3, r3, #3
 800da14:	4413      	add	r3, r2
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	3310      	adds	r3, #16
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	4413      	add	r3, r2
 800da1e:	3304      	adds	r3, #4
 800da20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	2201      	movs	r2, #1
 800da26:	705a      	strb	r2, [r3, #1]
 800da28:	e00d      	b.n	800da46 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800da2a:	78fa      	ldrb	r2, [r7, #3]
 800da2c:	4613      	mov	r3, r2
 800da2e:	00db      	lsls	r3, r3, #3
 800da30:	4413      	add	r3, r2
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800da38:	687a      	ldr	r2, [r7, #4]
 800da3a:	4413      	add	r3, r2
 800da3c:	3304      	adds	r3, #4
 800da3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	2200      	movs	r2, #0
 800da44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	2201      	movs	r2, #1
 800da4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800da4c:	78fb      	ldrb	r3, [r7, #3]
 800da4e:	f003 030f 	and.w	r3, r3, #15
 800da52:	b2da      	uxtb	r2, r3
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800da5e:	2b01      	cmp	r3, #1
 800da60:	d101      	bne.n	800da66 <HAL_PCD_EP_SetStall+0x82>
 800da62:	2302      	movs	r3, #2
 800da64:	e01d      	b.n	800daa2 <HAL_PCD_EP_SetStall+0xbe>
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2201      	movs	r2, #1
 800da6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	68f9      	ldr	r1, [r7, #12]
 800da74:	4618      	mov	r0, r3
 800da76:	f008 fb9f 	bl	80161b8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800da7a:	78fb      	ldrb	r3, [r7, #3]
 800da7c:	f003 030f 	and.w	r3, r3, #15
 800da80:	2b00      	cmp	r3, #0
 800da82:	d109      	bne.n	800da98 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6818      	ldr	r0, [r3, #0]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	7999      	ldrb	r1, [r3, #6]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800da92:	461a      	mov	r2, r3
 800da94:	f008 fd92 	bl	80165bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2200      	movs	r2, #0
 800da9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800daa0:	2300      	movs	r3, #0
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	3710      	adds	r7, #16
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bd80      	pop	{r7, pc}

0800daaa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800daaa:	b580      	push	{r7, lr}
 800daac:	b084      	sub	sp, #16
 800daae:	af00      	add	r7, sp, #0
 800dab0:	6078      	str	r0, [r7, #4]
 800dab2:	460b      	mov	r3, r1
 800dab4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800dab6:	78fb      	ldrb	r3, [r7, #3]
 800dab8:	f003 030f 	and.w	r3, r3, #15
 800dabc:	687a      	ldr	r2, [r7, #4]
 800dabe:	7912      	ldrb	r2, [r2, #4]
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d901      	bls.n	800dac8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800dac4:	2301      	movs	r3, #1
 800dac6:	e042      	b.n	800db4e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800dac8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	da0f      	bge.n	800daf0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800dad0:	78fb      	ldrb	r3, [r7, #3]
 800dad2:	f003 020f 	and.w	r2, r3, #15
 800dad6:	4613      	mov	r3, r2
 800dad8:	00db      	lsls	r3, r3, #3
 800dada:	4413      	add	r3, r2
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	3310      	adds	r3, #16
 800dae0:	687a      	ldr	r2, [r7, #4]
 800dae2:	4413      	add	r3, r2
 800dae4:	3304      	adds	r3, #4
 800dae6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2201      	movs	r2, #1
 800daec:	705a      	strb	r2, [r3, #1]
 800daee:	e00f      	b.n	800db10 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800daf0:	78fb      	ldrb	r3, [r7, #3]
 800daf2:	f003 020f 	and.w	r2, r3, #15
 800daf6:	4613      	mov	r3, r2
 800daf8:	00db      	lsls	r3, r3, #3
 800dafa:	4413      	add	r3, r2
 800dafc:	009b      	lsls	r3, r3, #2
 800dafe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	4413      	add	r3, r2
 800db06:	3304      	adds	r3, #4
 800db08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2200      	movs	r2, #0
 800db0e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	2200      	movs	r2, #0
 800db14:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800db16:	78fb      	ldrb	r3, [r7, #3]
 800db18:	f003 030f 	and.w	r3, r3, #15
 800db1c:	b2da      	uxtb	r2, r3
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d101      	bne.n	800db30 <HAL_PCD_EP_ClrStall+0x86>
 800db2c:	2302      	movs	r3, #2
 800db2e:	e00e      	b.n	800db4e <HAL_PCD_EP_ClrStall+0xa4>
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2201      	movs	r2, #1
 800db34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	68f9      	ldr	r1, [r7, #12]
 800db3e:	4618      	mov	r0, r3
 800db40:	f008 fba8 	bl	8016294 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2200      	movs	r2, #0
 800db48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800db4c:	2300      	movs	r3, #0
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3710      	adds	r7, #16
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}

0800db56 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800db56:	b580      	push	{r7, lr}
 800db58:	b084      	sub	sp, #16
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
 800db5e:	460b      	mov	r3, r1
 800db60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800db62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db66:	2b00      	cmp	r3, #0
 800db68:	da0c      	bge.n	800db84 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800db6a:	78fb      	ldrb	r3, [r7, #3]
 800db6c:	f003 020f 	and.w	r2, r3, #15
 800db70:	4613      	mov	r3, r2
 800db72:	00db      	lsls	r3, r3, #3
 800db74:	4413      	add	r3, r2
 800db76:	009b      	lsls	r3, r3, #2
 800db78:	3310      	adds	r3, #16
 800db7a:	687a      	ldr	r2, [r7, #4]
 800db7c:	4413      	add	r3, r2
 800db7e:	3304      	adds	r3, #4
 800db80:	60fb      	str	r3, [r7, #12]
 800db82:	e00c      	b.n	800db9e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800db84:	78fb      	ldrb	r3, [r7, #3]
 800db86:	f003 020f 	and.w	r2, r3, #15
 800db8a:	4613      	mov	r3, r2
 800db8c:	00db      	lsls	r3, r3, #3
 800db8e:	4413      	add	r3, r2
 800db90:	009b      	lsls	r3, r3, #2
 800db92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800db96:	687a      	ldr	r2, [r7, #4]
 800db98:	4413      	add	r3, r2
 800db9a:	3304      	adds	r3, #4
 800db9c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	68f9      	ldr	r1, [r7, #12]
 800dba4:	4618      	mov	r0, r3
 800dba6:	f008 f9c7 	bl	8015f38 <USB_EPStopXfer>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	72fb      	strb	r3, [r7, #11]

  return ret;
 800dbae:	7afb      	ldrb	r3, [r7, #11]
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3710      	adds	r7, #16
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	bd80      	pop	{r7, pc}

0800dbb8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b08a      	sub	sp, #40	@ 0x28
 800dbbc:	af02      	add	r7, sp, #8
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbc8:	697b      	ldr	r3, [r7, #20]
 800dbca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800dbcc:	683a      	ldr	r2, [r7, #0]
 800dbce:	4613      	mov	r3, r2
 800dbd0:	00db      	lsls	r3, r3, #3
 800dbd2:	4413      	add	r3, r2
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	3310      	adds	r3, #16
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	4413      	add	r3, r2
 800dbdc:	3304      	adds	r3, #4
 800dbde:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	695a      	ldr	r2, [r3, #20]
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	691b      	ldr	r3, [r3, #16]
 800dbe8:	429a      	cmp	r2, r3
 800dbea:	d901      	bls.n	800dbf0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800dbec:	2301      	movs	r3, #1
 800dbee:	e06b      	b.n	800dcc8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	691a      	ldr	r2, [r3, #16]
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	695b      	ldr	r3, [r3, #20]
 800dbf8:	1ad3      	subs	r3, r2, r3
 800dbfa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	689b      	ldr	r3, [r3, #8]
 800dc00:	69fa      	ldr	r2, [r7, #28]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d902      	bls.n	800dc0c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	689b      	ldr	r3, [r3, #8]
 800dc0a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800dc0c:	69fb      	ldr	r3, [r7, #28]
 800dc0e:	3303      	adds	r3, #3
 800dc10:	089b      	lsrs	r3, r3, #2
 800dc12:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800dc14:	e02a      	b.n	800dc6c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	691a      	ldr	r2, [r3, #16]
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	695b      	ldr	r3, [r3, #20]
 800dc1e:	1ad3      	subs	r3, r2, r3
 800dc20:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	689b      	ldr	r3, [r3, #8]
 800dc26:	69fa      	ldr	r2, [r7, #28]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	d902      	bls.n	800dc32 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	689b      	ldr	r3, [r3, #8]
 800dc30:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800dc32:	69fb      	ldr	r3, [r7, #28]
 800dc34:	3303      	adds	r3, #3
 800dc36:	089b      	lsrs	r3, r3, #2
 800dc38:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	68d9      	ldr	r1, [r3, #12]
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	b2da      	uxtb	r2, r3
 800dc42:	69fb      	ldr	r3, [r7, #28]
 800dc44:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800dc4a:	9300      	str	r3, [sp, #0]
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	6978      	ldr	r0, [r7, #20]
 800dc50:	f008 fa1c 	bl	801608c <USB_WritePacket>

    ep->xfer_buff  += len;
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	68da      	ldr	r2, [r3, #12]
 800dc58:	69fb      	ldr	r3, [r7, #28]
 800dc5a:	441a      	add	r2, r3
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	695a      	ldr	r2, [r3, #20]
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	441a      	add	r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	015a      	lsls	r2, r3, #5
 800dc70:	693b      	ldr	r3, [r7, #16]
 800dc72:	4413      	add	r3, r2
 800dc74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc78:	699b      	ldr	r3, [r3, #24]
 800dc7a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800dc7c:	69ba      	ldr	r2, [r7, #24]
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	d809      	bhi.n	800dc96 <PCD_WriteEmptyTxFifo+0xde>
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	695a      	ldr	r2, [r3, #20]
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800dc8a:	429a      	cmp	r2, r3
 800dc8c:	d203      	bcs.n	800dc96 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d1bf      	bne.n	800dc16 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	691a      	ldr	r2, [r3, #16]
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	695b      	ldr	r3, [r3, #20]
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d811      	bhi.n	800dcc6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	f003 030f 	and.w	r3, r3, #15
 800dca8:	2201      	movs	r2, #1
 800dcaa:	fa02 f303 	lsl.w	r3, r2, r3
 800dcae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800dcb0:	693b      	ldr	r3, [r7, #16]
 800dcb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dcb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	43db      	mvns	r3, r3
 800dcbc:	6939      	ldr	r1, [r7, #16]
 800dcbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800dcc2:	4013      	ands	r3, r2
 800dcc4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3720      	adds	r7, #32
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b088      	sub	sp, #32
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dce0:	69fb      	ldr	r3, [r7, #28]
 800dce2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800dce4:	69fb      	ldr	r3, [r7, #28]
 800dce6:	333c      	adds	r3, #60	@ 0x3c
 800dce8:	3304      	adds	r3, #4
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	015a      	lsls	r2, r3, #5
 800dcf2:	69bb      	ldr	r3, [r7, #24]
 800dcf4:	4413      	add	r3, r2
 800dcf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	799b      	ldrb	r3, [r3, #6]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	d17b      	bne.n	800ddfe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800dd06:	693b      	ldr	r3, [r7, #16]
 800dd08:	f003 0308 	and.w	r3, r3, #8
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d015      	beq.n	800dd3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	4a61      	ldr	r2, [pc, #388]	@ (800de98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800dd14:	4293      	cmp	r3, r2
 800dd16:	f240 80b9 	bls.w	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800dd1a:	693b      	ldr	r3, [r7, #16]
 800dd1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	f000 80b3 	beq.w	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	015a      	lsls	r2, r3, #5
 800dd2a:	69bb      	ldr	r3, [r7, #24]
 800dd2c:	4413      	add	r3, r2
 800dd2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd32:	461a      	mov	r2, r3
 800dd34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd38:	6093      	str	r3, [r2, #8]
 800dd3a:	e0a7      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800dd3c:	693b      	ldr	r3, [r7, #16]
 800dd3e:	f003 0320 	and.w	r3, r3, #32
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d009      	beq.n	800dd5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	015a      	lsls	r2, r3, #5
 800dd4a:	69bb      	ldr	r3, [r7, #24]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd52:	461a      	mov	r2, r3
 800dd54:	2320      	movs	r3, #32
 800dd56:	6093      	str	r3, [r2, #8]
 800dd58:	e098      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	f040 8093 	bne.w	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dd66:	697b      	ldr	r3, [r7, #20]
 800dd68:	4a4b      	ldr	r2, [pc, #300]	@ (800de98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	d90f      	bls.n	800dd8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d00a      	beq.n	800dd8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	015a      	lsls	r2, r3, #5
 800dd7c:	69bb      	ldr	r3, [r7, #24]
 800dd7e:	4413      	add	r3, r2
 800dd80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd84:	461a      	mov	r2, r3
 800dd86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd8a:	6093      	str	r3, [r2, #8]
 800dd8c:	e07e      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800dd8e:	683a      	ldr	r2, [r7, #0]
 800dd90:	4613      	mov	r3, r2
 800dd92:	00db      	lsls	r3, r3, #3
 800dd94:	4413      	add	r3, r2
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	4413      	add	r3, r2
 800dda0:	3304      	adds	r3, #4
 800dda2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	6a1a      	ldr	r2, [r3, #32]
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	0159      	lsls	r1, r3, #5
 800ddac:	69bb      	ldr	r3, [r7, #24]
 800ddae:	440b      	add	r3, r1
 800ddb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ddb4:	691b      	ldr	r3, [r3, #16]
 800ddb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ddba:	1ad2      	subs	r2, r2, r3
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d114      	bne.n	800ddf0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	691b      	ldr	r3, [r3, #16]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d109      	bne.n	800dde2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6818      	ldr	r0, [r3, #0]
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ddd8:	461a      	mov	r2, r3
 800ddda:	2101      	movs	r1, #1
 800dddc:	f008 fbee 	bl	80165bc <USB_EP0_OutStart>
 800dde0:	e006      	b.n	800ddf0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	68da      	ldr	r2, [r3, #12]
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	695b      	ldr	r3, [r3, #20]
 800ddea:	441a      	add	r2, r3
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f00a ff0a 	bl	8018c10 <HAL_PCD_DataOutStageCallback>
 800ddfc:	e046      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	4a26      	ldr	r2, [pc, #152]	@ (800de9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 800de02:	4293      	cmp	r3, r2
 800de04:	d124      	bne.n	800de50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00a      	beq.n	800de26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	015a      	lsls	r2, r3, #5
 800de14:	69bb      	ldr	r3, [r7, #24]
 800de16:	4413      	add	r3, r2
 800de18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de1c:	461a      	mov	r2, r3
 800de1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800de22:	6093      	str	r3, [r2, #8]
 800de24:	e032      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	f003 0320 	and.w	r3, r3, #32
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d008      	beq.n	800de42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	015a      	lsls	r2, r3, #5
 800de34:	69bb      	ldr	r3, [r7, #24]
 800de36:	4413      	add	r3, r2
 800de38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800de3c:	461a      	mov	r2, r3
 800de3e:	2320      	movs	r3, #32
 800de40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	b2db      	uxtb	r3, r3
 800de46:	4619      	mov	r1, r3
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f00a fee1 	bl	8018c10 <HAL_PCD_DataOutStageCallback>
 800de4e:	e01d      	b.n	800de8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d114      	bne.n	800de80 <PCD_EP_OutXfrComplete_int+0x1b0>
 800de56:	6879      	ldr	r1, [r7, #4]
 800de58:	683a      	ldr	r2, [r7, #0]
 800de5a:	4613      	mov	r3, r2
 800de5c:	00db      	lsls	r3, r3, #3
 800de5e:	4413      	add	r3, r2
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	440b      	add	r3, r1
 800de64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d108      	bne.n	800de80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6818      	ldr	r0, [r3, #0]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800de78:	461a      	mov	r2, r3
 800de7a:	2100      	movs	r1, #0
 800de7c:	f008 fb9e 	bl	80165bc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	b2db      	uxtb	r3, r3
 800de84:	4619      	mov	r1, r3
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f00a fec2 	bl	8018c10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800de8c:	2300      	movs	r3, #0
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3720      	adds	r7, #32
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}
 800de96:	bf00      	nop
 800de98:	4f54300a 	.word	0x4f54300a
 800de9c:	4f54310a 	.word	0x4f54310a

0800dea0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b086      	sub	sp, #24
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
 800dea8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800deb0:	697b      	ldr	r3, [r7, #20]
 800deb2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	333c      	adds	r3, #60	@ 0x3c
 800deb8:	3304      	adds	r3, #4
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	015a      	lsls	r2, r3, #5
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	4413      	add	r3, r2
 800dec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800deca:	689b      	ldr	r3, [r3, #8]
 800decc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	4a15      	ldr	r2, [pc, #84]	@ (800df28 <PCD_EP_OutSetupPacket_int+0x88>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d90e      	bls.n	800def4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d009      	beq.n	800def4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	015a      	lsls	r2, r3, #5
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	4413      	add	r3, r2
 800dee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800deec:	461a      	mov	r2, r3
 800deee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800def2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f00a fe79 	bl	8018bec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	4a0a      	ldr	r2, [pc, #40]	@ (800df28 <PCD_EP_OutSetupPacket_int+0x88>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d90c      	bls.n	800df1c <PCD_EP_OutSetupPacket_int+0x7c>
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	799b      	ldrb	r3, [r3, #6]
 800df06:	2b01      	cmp	r3, #1
 800df08:	d108      	bne.n	800df1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6818      	ldr	r0, [r3, #0]
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800df14:	461a      	mov	r2, r3
 800df16:	2101      	movs	r1, #1
 800df18:	f008 fb50 	bl	80165bc <USB_EP0_OutStart>
  }

  return HAL_OK;
 800df1c:	2300      	movs	r3, #0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3718      	adds	r7, #24
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	4f54300a 	.word	0x4f54300a

0800df2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800df2c:	b480      	push	{r7}
 800df2e:	b085      	sub	sp, #20
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
 800df34:	460b      	mov	r3, r1
 800df36:	70fb      	strb	r3, [r7, #3]
 800df38:	4613      	mov	r3, r2
 800df3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800df44:	78fb      	ldrb	r3, [r7, #3]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d107      	bne.n	800df5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800df4a:	883b      	ldrh	r3, [r7, #0]
 800df4c:	0419      	lsls	r1, r3, #16
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	68ba      	ldr	r2, [r7, #8]
 800df54:	430a      	orrs	r2, r1
 800df56:	629a      	str	r2, [r3, #40]	@ 0x28
 800df58:	e028      	b.n	800dfac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df60:	0c1b      	lsrs	r3, r3, #16
 800df62:	68ba      	ldr	r2, [r7, #8]
 800df64:	4413      	add	r3, r2
 800df66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800df68:	2300      	movs	r3, #0
 800df6a:	73fb      	strb	r3, [r7, #15]
 800df6c:	e00d      	b.n	800df8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681a      	ldr	r2, [r3, #0]
 800df72:	7bfb      	ldrb	r3, [r7, #15]
 800df74:	3340      	adds	r3, #64	@ 0x40
 800df76:	009b      	lsls	r3, r3, #2
 800df78:	4413      	add	r3, r2
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	0c1b      	lsrs	r3, r3, #16
 800df7e:	68ba      	ldr	r2, [r7, #8]
 800df80:	4413      	add	r3, r2
 800df82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800df84:	7bfb      	ldrb	r3, [r7, #15]
 800df86:	3301      	adds	r3, #1
 800df88:	73fb      	strb	r3, [r7, #15]
 800df8a:	7bfa      	ldrb	r2, [r7, #15]
 800df8c:	78fb      	ldrb	r3, [r7, #3]
 800df8e:	3b01      	subs	r3, #1
 800df90:	429a      	cmp	r2, r3
 800df92:	d3ec      	bcc.n	800df6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800df94:	883b      	ldrh	r3, [r7, #0]
 800df96:	0418      	lsls	r0, r3, #16
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	6819      	ldr	r1, [r3, #0]
 800df9c:	78fb      	ldrb	r3, [r7, #3]
 800df9e:	3b01      	subs	r3, #1
 800dfa0:	68ba      	ldr	r2, [r7, #8]
 800dfa2:	4302      	orrs	r2, r0
 800dfa4:	3340      	adds	r3, #64	@ 0x40
 800dfa6:	009b      	lsls	r3, r3, #2
 800dfa8:	440b      	add	r3, r1
 800dfaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800dfac:	2300      	movs	r3, #0
}
 800dfae:	4618      	mov	r0, r3
 800dfb0:	3714      	adds	r7, #20
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb8:	4770      	bx	lr

0800dfba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800dfba:	b480      	push	{r7}
 800dfbc:	b083      	sub	sp, #12
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	887a      	ldrh	r2, [r7, #2]
 800dfcc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800dfce:	2300      	movs	r3, #0
}
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	370c      	adds	r7, #12
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfda:	4770      	bx	lr

0800dfdc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b085      	sub	sp, #20
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2201      	movs	r2, #1
 800dfee:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	2200      	movs	r2, #0
 800dff6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	699b      	ldr	r3, [r3, #24]
 800dffe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e00a:	4b05      	ldr	r3, [pc, #20]	@ (800e020 <HAL_PCDEx_ActivateLPM+0x44>)
 800e00c:	4313      	orrs	r3, r2
 800e00e:	68fa      	ldr	r2, [r7, #12]
 800e010:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800e012:	2300      	movs	r3, #0
}
 800e014:	4618      	mov	r0, r3
 800e016:	3714      	adds	r7, #20
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr
 800e020:	10000003 	.word	0x10000003

0800e024 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e024:	b480      	push	{r7}
 800e026:	b083      	sub	sp, #12
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	460b      	mov	r3, r1
 800e02e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800e030:	bf00      	nop
 800e032:	370c      	adds	r7, #12
 800e034:	46bd      	mov	sp, r7
 800e036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03a:	4770      	bx	lr

0800e03c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b084      	sub	sp, #16
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800e044:	4b19      	ldr	r3, [pc, #100]	@ (800e0ac <HAL_PWREx_ConfigSupply+0x70>)
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	f003 0304 	and.w	r3, r3, #4
 800e04c:	2b04      	cmp	r3, #4
 800e04e:	d00a      	beq.n	800e066 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e050:	4b16      	ldr	r3, [pc, #88]	@ (800e0ac <HAL_PWREx_ConfigSupply+0x70>)
 800e052:	68db      	ldr	r3, [r3, #12]
 800e054:	f003 0307 	and.w	r3, r3, #7
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d001      	beq.n	800e062 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e05e:	2301      	movs	r3, #1
 800e060:	e01f      	b.n	800e0a2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e062:	2300      	movs	r3, #0
 800e064:	e01d      	b.n	800e0a2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e066:	4b11      	ldr	r3, [pc, #68]	@ (800e0ac <HAL_PWREx_ConfigSupply+0x70>)
 800e068:	68db      	ldr	r3, [r3, #12]
 800e06a:	f023 0207 	bic.w	r2, r3, #7
 800e06e:	490f      	ldr	r1, [pc, #60]	@ (800e0ac <HAL_PWREx_ConfigSupply+0x70>)
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	4313      	orrs	r3, r2
 800e074:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e076:	f7f8 ffd3 	bl	8007020 <HAL_GetTick>
 800e07a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e07c:	e009      	b.n	800e092 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e07e:	f7f8 ffcf 	bl	8007020 <HAL_GetTick>
 800e082:	4602      	mov	r2, r0
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	1ad3      	subs	r3, r2, r3
 800e088:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e08c:	d901      	bls.n	800e092 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e08e:	2301      	movs	r3, #1
 800e090:	e007      	b.n	800e0a2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e092:	4b06      	ldr	r3, [pc, #24]	@ (800e0ac <HAL_PWREx_ConfigSupply+0x70>)
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e09a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e09e:	d1ee      	bne.n	800e07e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3710      	adds	r7, #16
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bd80      	pop	{r7, pc}
 800e0aa:	bf00      	nop
 800e0ac:	58024800 	.word	0x58024800

0800e0b0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800e0b0:	b480      	push	{r7}
 800e0b2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800e0b4:	4b05      	ldr	r3, [pc, #20]	@ (800e0cc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e0b6:	68db      	ldr	r3, [r3, #12]
 800e0b8:	4a04      	ldr	r2, [pc, #16]	@ (800e0cc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e0ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e0be:	60d3      	str	r3, [r2, #12]
}
 800e0c0:	bf00      	nop
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c8:	4770      	bx	lr
 800e0ca:	bf00      	nop
 800e0cc:	58024800 	.word	0x58024800

0800e0d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b08c      	sub	sp, #48	@ 0x30
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d102      	bne.n	800e0e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	f000 bc48 	b.w	800e974 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f003 0301 	and.w	r3, r3, #1
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	f000 8088 	beq.w	800e202 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e0f2:	4b99      	ldr	r3, [pc, #612]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e0f4:	691b      	ldr	r3, [r3, #16]
 800e0f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e0fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e0fc:	4b96      	ldr	r3, [pc, #600]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e100:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e104:	2b10      	cmp	r3, #16
 800e106:	d007      	beq.n	800e118 <HAL_RCC_OscConfig+0x48>
 800e108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e10a:	2b18      	cmp	r3, #24
 800e10c:	d111      	bne.n	800e132 <HAL_RCC_OscConfig+0x62>
 800e10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e110:	f003 0303 	and.w	r3, r3, #3
 800e114:	2b02      	cmp	r3, #2
 800e116:	d10c      	bne.n	800e132 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e118:	4b8f      	ldr	r3, [pc, #572]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e120:	2b00      	cmp	r3, #0
 800e122:	d06d      	beq.n	800e200 <HAL_RCC_OscConfig+0x130>
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d169      	bne.n	800e200 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800e12c:	2301      	movs	r3, #1
 800e12e:	f000 bc21 	b.w	800e974 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e13a:	d106      	bne.n	800e14a <HAL_RCC_OscConfig+0x7a>
 800e13c:	4b86      	ldr	r3, [pc, #536]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	4a85      	ldr	r2, [pc, #532]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e142:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e146:	6013      	str	r3, [r2, #0]
 800e148:	e02e      	b.n	800e1a8 <HAL_RCC_OscConfig+0xd8>
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d10c      	bne.n	800e16c <HAL_RCC_OscConfig+0x9c>
 800e152:	4b81      	ldr	r3, [pc, #516]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4a80      	ldr	r2, [pc, #512]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e15c:	6013      	str	r3, [r2, #0]
 800e15e:	4b7e      	ldr	r3, [pc, #504]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4a7d      	ldr	r2, [pc, #500]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e164:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e168:	6013      	str	r3, [r2, #0]
 800e16a:	e01d      	b.n	800e1a8 <HAL_RCC_OscConfig+0xd8>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	685b      	ldr	r3, [r3, #4]
 800e170:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e174:	d10c      	bne.n	800e190 <HAL_RCC_OscConfig+0xc0>
 800e176:	4b78      	ldr	r3, [pc, #480]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	4a77      	ldr	r2, [pc, #476]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e17c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e180:	6013      	str	r3, [r2, #0]
 800e182:	4b75      	ldr	r3, [pc, #468]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	4a74      	ldr	r2, [pc, #464]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e18c:	6013      	str	r3, [r2, #0]
 800e18e:	e00b      	b.n	800e1a8 <HAL_RCC_OscConfig+0xd8>
 800e190:	4b71      	ldr	r3, [pc, #452]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4a70      	ldr	r2, [pc, #448]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e196:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e19a:	6013      	str	r3, [r2, #0]
 800e19c:	4b6e      	ldr	r3, [pc, #440]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	4a6d      	ldr	r2, [pc, #436]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e1a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e1a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	685b      	ldr	r3, [r3, #4]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d013      	beq.n	800e1d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1b0:	f7f8 ff36 	bl	8007020 <HAL_GetTick>
 800e1b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e1b6:	e008      	b.n	800e1ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e1b8:	f7f8 ff32 	bl	8007020 <HAL_GetTick>
 800e1bc:	4602      	mov	r2, r0
 800e1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c0:	1ad3      	subs	r3, r2, r3
 800e1c2:	2b64      	cmp	r3, #100	@ 0x64
 800e1c4:	d901      	bls.n	800e1ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e1c6:	2303      	movs	r3, #3
 800e1c8:	e3d4      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e1ca:	4b63      	ldr	r3, [pc, #396]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d0f0      	beq.n	800e1b8 <HAL_RCC_OscConfig+0xe8>
 800e1d6:	e014      	b.n	800e202 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1d8:	f7f8 ff22 	bl	8007020 <HAL_GetTick>
 800e1dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e1de:	e008      	b.n	800e1f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e1e0:	f7f8 ff1e 	bl	8007020 <HAL_GetTick>
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e8:	1ad3      	subs	r3, r2, r3
 800e1ea:	2b64      	cmp	r3, #100	@ 0x64
 800e1ec:	d901      	bls.n	800e1f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800e1ee:	2303      	movs	r3, #3
 800e1f0:	e3c0      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e1f2:	4b59      	ldr	r3, [pc, #356]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d1f0      	bne.n	800e1e0 <HAL_RCC_OscConfig+0x110>
 800e1fe:	e000      	b.n	800e202 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	f003 0302 	and.w	r3, r3, #2
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	f000 80ca 	beq.w	800e3a4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e210:	4b51      	ldr	r3, [pc, #324]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e212:	691b      	ldr	r3, [r3, #16]
 800e214:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e218:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e21a:	4b4f      	ldr	r3, [pc, #316]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e21e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e220:	6a3b      	ldr	r3, [r7, #32]
 800e222:	2b00      	cmp	r3, #0
 800e224:	d007      	beq.n	800e236 <HAL_RCC_OscConfig+0x166>
 800e226:	6a3b      	ldr	r3, [r7, #32]
 800e228:	2b18      	cmp	r3, #24
 800e22a:	d156      	bne.n	800e2da <HAL_RCC_OscConfig+0x20a>
 800e22c:	69fb      	ldr	r3, [r7, #28]
 800e22e:	f003 0303 	and.w	r3, r3, #3
 800e232:	2b00      	cmp	r3, #0
 800e234:	d151      	bne.n	800e2da <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e236:	4b48      	ldr	r3, [pc, #288]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	f003 0304 	and.w	r3, r3, #4
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d005      	beq.n	800e24e <HAL_RCC_OscConfig+0x17e>
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	68db      	ldr	r3, [r3, #12]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d101      	bne.n	800e24e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800e24a:	2301      	movs	r3, #1
 800e24c:	e392      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e24e:	4b42      	ldr	r3, [pc, #264]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	f023 0219 	bic.w	r2, r3, #25
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	68db      	ldr	r3, [r3, #12]
 800e25a:	493f      	ldr	r1, [pc, #252]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e25c:	4313      	orrs	r3, r2
 800e25e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e260:	f7f8 fede 	bl	8007020 <HAL_GetTick>
 800e264:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e266:	e008      	b.n	800e27a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e268:	f7f8 feda 	bl	8007020 <HAL_GetTick>
 800e26c:	4602      	mov	r2, r0
 800e26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e270:	1ad3      	subs	r3, r2, r3
 800e272:	2b02      	cmp	r3, #2
 800e274:	d901      	bls.n	800e27a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e276:	2303      	movs	r3, #3
 800e278:	e37c      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e27a:	4b37      	ldr	r3, [pc, #220]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f003 0304 	and.w	r3, r3, #4
 800e282:	2b00      	cmp	r3, #0
 800e284:	d0f0      	beq.n	800e268 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e286:	f7f8 fefb 	bl	8007080 <HAL_GetREVID>
 800e28a:	4603      	mov	r3, r0
 800e28c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e290:	4293      	cmp	r3, r2
 800e292:	d817      	bhi.n	800e2c4 <HAL_RCC_OscConfig+0x1f4>
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	691b      	ldr	r3, [r3, #16]
 800e298:	2b40      	cmp	r3, #64	@ 0x40
 800e29a:	d108      	bne.n	800e2ae <HAL_RCC_OscConfig+0x1de>
 800e29c:	4b2e      	ldr	r3, [pc, #184]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e2a4:	4a2c      	ldr	r2, [pc, #176]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e2aa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e2ac:	e07a      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e2ae:	4b2a      	ldr	r3, [pc, #168]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2b0:	685b      	ldr	r3, [r3, #4]
 800e2b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	691b      	ldr	r3, [r3, #16]
 800e2ba:	031b      	lsls	r3, r3, #12
 800e2bc:	4926      	ldr	r1, [pc, #152]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e2c2:	e06f      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e2c4:	4b24      	ldr	r3, [pc, #144]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2c6:	685b      	ldr	r3, [r3, #4]
 800e2c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	691b      	ldr	r3, [r3, #16]
 800e2d0:	061b      	lsls	r3, r3, #24
 800e2d2:	4921      	ldr	r1, [pc, #132]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e2d8:	e064      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	68db      	ldr	r3, [r3, #12]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d047      	beq.n	800e372 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e2e2:	4b1d      	ldr	r3, [pc, #116]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f023 0219 	bic.w	r2, r3, #25
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	68db      	ldr	r3, [r3, #12]
 800e2ee:	491a      	ldr	r1, [pc, #104]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e2f0:	4313      	orrs	r3, r2
 800e2f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e2f4:	f7f8 fe94 	bl	8007020 <HAL_GetTick>
 800e2f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e2fa:	e008      	b.n	800e30e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e2fc:	f7f8 fe90 	bl	8007020 <HAL_GetTick>
 800e300:	4602      	mov	r2, r0
 800e302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e304:	1ad3      	subs	r3, r2, r3
 800e306:	2b02      	cmp	r3, #2
 800e308:	d901      	bls.n	800e30e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e30a:	2303      	movs	r3, #3
 800e30c:	e332      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e30e:	4b12      	ldr	r3, [pc, #72]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	f003 0304 	and.w	r3, r3, #4
 800e316:	2b00      	cmp	r3, #0
 800e318:	d0f0      	beq.n	800e2fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e31a:	f7f8 feb1 	bl	8007080 <HAL_GetREVID>
 800e31e:	4603      	mov	r3, r0
 800e320:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e324:	4293      	cmp	r3, r2
 800e326:	d819      	bhi.n	800e35c <HAL_RCC_OscConfig+0x28c>
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	691b      	ldr	r3, [r3, #16]
 800e32c:	2b40      	cmp	r3, #64	@ 0x40
 800e32e:	d108      	bne.n	800e342 <HAL_RCC_OscConfig+0x272>
 800e330:	4b09      	ldr	r3, [pc, #36]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e332:	685b      	ldr	r3, [r3, #4]
 800e334:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e338:	4a07      	ldr	r2, [pc, #28]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e33a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e33e:	6053      	str	r3, [r2, #4]
 800e340:	e030      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
 800e342:	4b05      	ldr	r3, [pc, #20]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e344:	685b      	ldr	r3, [r3, #4]
 800e346:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	691b      	ldr	r3, [r3, #16]
 800e34e:	031b      	lsls	r3, r3, #12
 800e350:	4901      	ldr	r1, [pc, #4]	@ (800e358 <HAL_RCC_OscConfig+0x288>)
 800e352:	4313      	orrs	r3, r2
 800e354:	604b      	str	r3, [r1, #4]
 800e356:	e025      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
 800e358:	58024400 	.word	0x58024400
 800e35c:	4b9a      	ldr	r3, [pc, #616]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e35e:	685b      	ldr	r3, [r3, #4]
 800e360:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	691b      	ldr	r3, [r3, #16]
 800e368:	061b      	lsls	r3, r3, #24
 800e36a:	4997      	ldr	r1, [pc, #604]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e36c:	4313      	orrs	r3, r2
 800e36e:	604b      	str	r3, [r1, #4]
 800e370:	e018      	b.n	800e3a4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e372:	4b95      	ldr	r3, [pc, #596]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	4a94      	ldr	r2, [pc, #592]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e378:	f023 0301 	bic.w	r3, r3, #1
 800e37c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e37e:	f7f8 fe4f 	bl	8007020 <HAL_GetTick>
 800e382:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e384:	e008      	b.n	800e398 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e386:	f7f8 fe4b 	bl	8007020 <HAL_GetTick>
 800e38a:	4602      	mov	r2, r0
 800e38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38e:	1ad3      	subs	r3, r2, r3
 800e390:	2b02      	cmp	r3, #2
 800e392:	d901      	bls.n	800e398 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e394:	2303      	movs	r3, #3
 800e396:	e2ed      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e398:	4b8b      	ldr	r3, [pc, #556]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f003 0304 	and.w	r3, r3, #4
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d1f0      	bne.n	800e386 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f003 0310 	and.w	r3, r3, #16
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	f000 80a9 	beq.w	800e504 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e3b2:	4b85      	ldr	r3, [pc, #532]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e3b4:	691b      	ldr	r3, [r3, #16]
 800e3b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e3ba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e3bc:	4b82      	ldr	r3, [pc, #520]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3c0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e3c2:	69bb      	ldr	r3, [r7, #24]
 800e3c4:	2b08      	cmp	r3, #8
 800e3c6:	d007      	beq.n	800e3d8 <HAL_RCC_OscConfig+0x308>
 800e3c8:	69bb      	ldr	r3, [r7, #24]
 800e3ca:	2b18      	cmp	r3, #24
 800e3cc:	d13a      	bne.n	800e444 <HAL_RCC_OscConfig+0x374>
 800e3ce:	697b      	ldr	r3, [r7, #20]
 800e3d0:	f003 0303 	and.w	r3, r3, #3
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d135      	bne.n	800e444 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e3d8:	4b7b      	ldr	r3, [pc, #492]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d005      	beq.n	800e3f0 <HAL_RCC_OscConfig+0x320>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	69db      	ldr	r3, [r3, #28]
 800e3e8:	2b80      	cmp	r3, #128	@ 0x80
 800e3ea:	d001      	beq.n	800e3f0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	e2c1      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e3f0:	f7f8 fe46 	bl	8007080 <HAL_GetREVID>
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d817      	bhi.n	800e42e <HAL_RCC_OscConfig+0x35e>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	6a1b      	ldr	r3, [r3, #32]
 800e402:	2b20      	cmp	r3, #32
 800e404:	d108      	bne.n	800e418 <HAL_RCC_OscConfig+0x348>
 800e406:	4b70      	ldr	r3, [pc, #448]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e408:	685b      	ldr	r3, [r3, #4]
 800e40a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e40e:	4a6e      	ldr	r2, [pc, #440]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e410:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e414:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e416:	e075      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e418:	4b6b      	ldr	r3, [pc, #428]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e41a:	685b      	ldr	r3, [r3, #4]
 800e41c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	6a1b      	ldr	r3, [r3, #32]
 800e424:	069b      	lsls	r3, r3, #26
 800e426:	4968      	ldr	r1, [pc, #416]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e428:	4313      	orrs	r3, r2
 800e42a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e42c:	e06a      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e42e:	4b66      	ldr	r3, [pc, #408]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e430:	68db      	ldr	r3, [r3, #12]
 800e432:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6a1b      	ldr	r3, [r3, #32]
 800e43a:	061b      	lsls	r3, r3, #24
 800e43c:	4962      	ldr	r1, [pc, #392]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e43e:	4313      	orrs	r3, r2
 800e440:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e442:	e05f      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	69db      	ldr	r3, [r3, #28]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d042      	beq.n	800e4d2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e44c:	4b5e      	ldr	r3, [pc, #376]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	4a5d      	ldr	r2, [pc, #372]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e458:	f7f8 fde2 	bl	8007020 <HAL_GetTick>
 800e45c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e45e:	e008      	b.n	800e472 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e460:	f7f8 fdde 	bl	8007020 <HAL_GetTick>
 800e464:	4602      	mov	r2, r0
 800e466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e468:	1ad3      	subs	r3, r2, r3
 800e46a:	2b02      	cmp	r3, #2
 800e46c:	d901      	bls.n	800e472 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800e46e:	2303      	movs	r3, #3
 800e470:	e280      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e472:	4b55      	ldr	r3, [pc, #340]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d0f0      	beq.n	800e460 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e47e:	f7f8 fdff 	bl	8007080 <HAL_GetREVID>
 800e482:	4603      	mov	r3, r0
 800e484:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e488:	4293      	cmp	r3, r2
 800e48a:	d817      	bhi.n	800e4bc <HAL_RCC_OscConfig+0x3ec>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	6a1b      	ldr	r3, [r3, #32]
 800e490:	2b20      	cmp	r3, #32
 800e492:	d108      	bne.n	800e4a6 <HAL_RCC_OscConfig+0x3d6>
 800e494:	4b4c      	ldr	r3, [pc, #304]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e49c:	4a4a      	ldr	r2, [pc, #296]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e49e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e4a2:	6053      	str	r3, [r2, #4]
 800e4a4:	e02e      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
 800e4a6:	4b48      	ldr	r3, [pc, #288]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6a1b      	ldr	r3, [r3, #32]
 800e4b2:	069b      	lsls	r3, r3, #26
 800e4b4:	4944      	ldr	r1, [pc, #272]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	604b      	str	r3, [r1, #4]
 800e4ba:	e023      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
 800e4bc:	4b42      	ldr	r3, [pc, #264]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4be:	68db      	ldr	r3, [r3, #12]
 800e4c0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6a1b      	ldr	r3, [r3, #32]
 800e4c8:	061b      	lsls	r3, r3, #24
 800e4ca:	493f      	ldr	r1, [pc, #252]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	60cb      	str	r3, [r1, #12]
 800e4d0:	e018      	b.n	800e504 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e4d2:	4b3d      	ldr	r3, [pc, #244]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	4a3c      	ldr	r2, [pc, #240]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e4dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e4de:	f7f8 fd9f 	bl	8007020 <HAL_GetTick>
 800e4e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e4e4:	e008      	b.n	800e4f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e4e6:	f7f8 fd9b 	bl	8007020 <HAL_GetTick>
 800e4ea:	4602      	mov	r2, r0
 800e4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4ee:	1ad3      	subs	r3, r2, r3
 800e4f0:	2b02      	cmp	r3, #2
 800e4f2:	d901      	bls.n	800e4f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800e4f4:	2303      	movs	r3, #3
 800e4f6:	e23d      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e4f8:	4b33      	ldr	r3, [pc, #204]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e500:	2b00      	cmp	r3, #0
 800e502:	d1f0      	bne.n	800e4e6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	f003 0308 	and.w	r3, r3, #8
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d036      	beq.n	800e57e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	695b      	ldr	r3, [r3, #20]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d019      	beq.n	800e54c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e518:	4b2b      	ldr	r3, [pc, #172]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e51a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e51c:	4a2a      	ldr	r2, [pc, #168]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e51e:	f043 0301 	orr.w	r3, r3, #1
 800e522:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e524:	f7f8 fd7c 	bl	8007020 <HAL_GetTick>
 800e528:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e52a:	e008      	b.n	800e53e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e52c:	f7f8 fd78 	bl	8007020 <HAL_GetTick>
 800e530:	4602      	mov	r2, r0
 800e532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e534:	1ad3      	subs	r3, r2, r3
 800e536:	2b02      	cmp	r3, #2
 800e538:	d901      	bls.n	800e53e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	e21a      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e53e:	4b22      	ldr	r3, [pc, #136]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e542:	f003 0302 	and.w	r3, r3, #2
 800e546:	2b00      	cmp	r3, #0
 800e548:	d0f0      	beq.n	800e52c <HAL_RCC_OscConfig+0x45c>
 800e54a:	e018      	b.n	800e57e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e54c:	4b1e      	ldr	r3, [pc, #120]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e54e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e550:	4a1d      	ldr	r2, [pc, #116]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e552:	f023 0301 	bic.w	r3, r3, #1
 800e556:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e558:	f7f8 fd62 	bl	8007020 <HAL_GetTick>
 800e55c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e55e:	e008      	b.n	800e572 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e560:	f7f8 fd5e 	bl	8007020 <HAL_GetTick>
 800e564:	4602      	mov	r2, r0
 800e566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e568:	1ad3      	subs	r3, r2, r3
 800e56a:	2b02      	cmp	r3, #2
 800e56c:	d901      	bls.n	800e572 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800e56e:	2303      	movs	r3, #3
 800e570:	e200      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e572:	4b15      	ldr	r3, [pc, #84]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e576:	f003 0302 	and.w	r3, r3, #2
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1f0      	bne.n	800e560 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	f003 0320 	and.w	r3, r3, #32
 800e586:	2b00      	cmp	r3, #0
 800e588:	d039      	beq.n	800e5fe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	699b      	ldr	r3, [r3, #24]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d01c      	beq.n	800e5cc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e592:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4a0c      	ldr	r2, [pc, #48]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e598:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e59c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e59e:	f7f8 fd3f 	bl	8007020 <HAL_GetTick>
 800e5a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e5a4:	e008      	b.n	800e5b8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e5a6:	f7f8 fd3b 	bl	8007020 <HAL_GetTick>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5ae:	1ad3      	subs	r3, r2, r3
 800e5b0:	2b02      	cmp	r3, #2
 800e5b2:	d901      	bls.n	800e5b8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800e5b4:	2303      	movs	r3, #3
 800e5b6:	e1dd      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e5b8:	4b03      	ldr	r3, [pc, #12]	@ (800e5c8 <HAL_RCC_OscConfig+0x4f8>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d0f0      	beq.n	800e5a6 <HAL_RCC_OscConfig+0x4d6>
 800e5c4:	e01b      	b.n	800e5fe <HAL_RCC_OscConfig+0x52e>
 800e5c6:	bf00      	nop
 800e5c8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e5cc:	4b9b      	ldr	r3, [pc, #620]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	4a9a      	ldr	r2, [pc, #616]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e5d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e5d6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e5d8:	f7f8 fd22 	bl	8007020 <HAL_GetTick>
 800e5dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e5de:	e008      	b.n	800e5f2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e5e0:	f7f8 fd1e 	bl	8007020 <HAL_GetTick>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5e8:	1ad3      	subs	r3, r2, r3
 800e5ea:	2b02      	cmp	r3, #2
 800e5ec:	d901      	bls.n	800e5f2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800e5ee:	2303      	movs	r3, #3
 800e5f0:	e1c0      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e5f2:	4b92      	ldr	r3, [pc, #584]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d1f0      	bne.n	800e5e0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	f003 0304 	and.w	r3, r3, #4
 800e606:	2b00      	cmp	r3, #0
 800e608:	f000 8081 	beq.w	800e70e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e60c:	4b8c      	ldr	r3, [pc, #560]	@ (800e840 <HAL_RCC_OscConfig+0x770>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	4a8b      	ldr	r2, [pc, #556]	@ (800e840 <HAL_RCC_OscConfig+0x770>)
 800e612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e616:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e618:	f7f8 fd02 	bl	8007020 <HAL_GetTick>
 800e61c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e61e:	e008      	b.n	800e632 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e620:	f7f8 fcfe 	bl	8007020 <HAL_GetTick>
 800e624:	4602      	mov	r2, r0
 800e626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e628:	1ad3      	subs	r3, r2, r3
 800e62a:	2b64      	cmp	r3, #100	@ 0x64
 800e62c:	d901      	bls.n	800e632 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800e62e:	2303      	movs	r3, #3
 800e630:	e1a0      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e632:	4b83      	ldr	r3, [pc, #524]	@ (800e840 <HAL_RCC_OscConfig+0x770>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d0f0      	beq.n	800e620 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	689b      	ldr	r3, [r3, #8]
 800e642:	2b01      	cmp	r3, #1
 800e644:	d106      	bne.n	800e654 <HAL_RCC_OscConfig+0x584>
 800e646:	4b7d      	ldr	r3, [pc, #500]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e64a:	4a7c      	ldr	r2, [pc, #496]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e64c:	f043 0301 	orr.w	r3, r3, #1
 800e650:	6713      	str	r3, [r2, #112]	@ 0x70
 800e652:	e02d      	b.n	800e6b0 <HAL_RCC_OscConfig+0x5e0>
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	689b      	ldr	r3, [r3, #8]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d10c      	bne.n	800e676 <HAL_RCC_OscConfig+0x5a6>
 800e65c:	4b77      	ldr	r3, [pc, #476]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e65e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e660:	4a76      	ldr	r2, [pc, #472]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e662:	f023 0301 	bic.w	r3, r3, #1
 800e666:	6713      	str	r3, [r2, #112]	@ 0x70
 800e668:	4b74      	ldr	r3, [pc, #464]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e66a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e66c:	4a73      	ldr	r2, [pc, #460]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e66e:	f023 0304 	bic.w	r3, r3, #4
 800e672:	6713      	str	r3, [r2, #112]	@ 0x70
 800e674:	e01c      	b.n	800e6b0 <HAL_RCC_OscConfig+0x5e0>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	2b05      	cmp	r3, #5
 800e67c:	d10c      	bne.n	800e698 <HAL_RCC_OscConfig+0x5c8>
 800e67e:	4b6f      	ldr	r3, [pc, #444]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e682:	4a6e      	ldr	r2, [pc, #440]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e684:	f043 0304 	orr.w	r3, r3, #4
 800e688:	6713      	str	r3, [r2, #112]	@ 0x70
 800e68a:	4b6c      	ldr	r3, [pc, #432]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e68c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e68e:	4a6b      	ldr	r2, [pc, #428]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e690:	f043 0301 	orr.w	r3, r3, #1
 800e694:	6713      	str	r3, [r2, #112]	@ 0x70
 800e696:	e00b      	b.n	800e6b0 <HAL_RCC_OscConfig+0x5e0>
 800e698:	4b68      	ldr	r3, [pc, #416]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e69a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e69c:	4a67      	ldr	r2, [pc, #412]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e69e:	f023 0301 	bic.w	r3, r3, #1
 800e6a2:	6713      	str	r3, [r2, #112]	@ 0x70
 800e6a4:	4b65      	ldr	r3, [pc, #404]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e6a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e6a8:	4a64      	ldr	r2, [pc, #400]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e6aa:	f023 0304 	bic.w	r3, r3, #4
 800e6ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d015      	beq.n	800e6e4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e6b8:	f7f8 fcb2 	bl	8007020 <HAL_GetTick>
 800e6bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e6be:	e00a      	b.n	800e6d6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e6c0:	f7f8 fcae 	bl	8007020 <HAL_GetTick>
 800e6c4:	4602      	mov	r2, r0
 800e6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c8:	1ad3      	subs	r3, r2, r3
 800e6ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d901      	bls.n	800e6d6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800e6d2:	2303      	movs	r3, #3
 800e6d4:	e14e      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e6d6:	4b59      	ldr	r3, [pc, #356]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e6d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e6da:	f003 0302 	and.w	r3, r3, #2
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d0ee      	beq.n	800e6c0 <HAL_RCC_OscConfig+0x5f0>
 800e6e2:	e014      	b.n	800e70e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e6e4:	f7f8 fc9c 	bl	8007020 <HAL_GetTick>
 800e6e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e6ea:	e00a      	b.n	800e702 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e6ec:	f7f8 fc98 	bl	8007020 <HAL_GetTick>
 800e6f0:	4602      	mov	r2, r0
 800e6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f4:	1ad3      	subs	r3, r2, r3
 800e6f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e6fa:	4293      	cmp	r3, r2
 800e6fc:	d901      	bls.n	800e702 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800e6fe:	2303      	movs	r3, #3
 800e700:	e138      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e702:	4b4e      	ldr	r3, [pc, #312]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e706:	f003 0302 	and.w	r3, r3, #2
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d1ee      	bne.n	800e6ec <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e712:	2b00      	cmp	r3, #0
 800e714:	f000 812d 	beq.w	800e972 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800e718:	4b48      	ldr	r3, [pc, #288]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e71a:	691b      	ldr	r3, [r3, #16]
 800e71c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e720:	2b18      	cmp	r3, #24
 800e722:	f000 80bd 	beq.w	800e8a0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e72a:	2b02      	cmp	r3, #2
 800e72c:	f040 809e 	bne.w	800e86c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e730:	4b42      	ldr	r3, [pc, #264]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	4a41      	ldr	r2, [pc, #260]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e73a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e73c:	f7f8 fc70 	bl	8007020 <HAL_GetTick>
 800e740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e742:	e008      	b.n	800e756 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e744:	f7f8 fc6c 	bl	8007020 <HAL_GetTick>
 800e748:	4602      	mov	r2, r0
 800e74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e74c:	1ad3      	subs	r3, r2, r3
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d901      	bls.n	800e756 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800e752:	2303      	movs	r3, #3
 800e754:	e10e      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e756:	4b39      	ldr	r3, [pc, #228]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d1f0      	bne.n	800e744 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e762:	4b36      	ldr	r3, [pc, #216]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e764:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e766:	4b37      	ldr	r3, [pc, #220]	@ (800e844 <HAL_RCC_OscConfig+0x774>)
 800e768:	4013      	ands	r3, r2
 800e76a:	687a      	ldr	r2, [r7, #4]
 800e76c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800e76e:	687a      	ldr	r2, [r7, #4]
 800e770:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e772:	0112      	lsls	r2, r2, #4
 800e774:	430a      	orrs	r2, r1
 800e776:	4931      	ldr	r1, [pc, #196]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e778:	4313      	orrs	r3, r2
 800e77a:	628b      	str	r3, [r1, #40]	@ 0x28
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e780:	3b01      	subs	r3, #1
 800e782:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e78a:	3b01      	subs	r3, #1
 800e78c:	025b      	lsls	r3, r3, #9
 800e78e:	b29b      	uxth	r3, r3
 800e790:	431a      	orrs	r2, r3
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e796:	3b01      	subs	r3, #1
 800e798:	041b      	lsls	r3, r3, #16
 800e79a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e79e:	431a      	orrs	r2, r3
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e7a4:	3b01      	subs	r3, #1
 800e7a6:	061b      	lsls	r3, r3, #24
 800e7a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e7ac:	4923      	ldr	r1, [pc, #140]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7ae:	4313      	orrs	r3, r2
 800e7b0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800e7b2:	4b22      	ldr	r3, [pc, #136]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7b6:	4a21      	ldr	r2, [pc, #132]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7b8:	f023 0301 	bic.w	r3, r3, #1
 800e7bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e7be:	4b1f      	ldr	r3, [pc, #124]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e7c2:	4b21      	ldr	r3, [pc, #132]	@ (800e848 <HAL_RCC_OscConfig+0x778>)
 800e7c4:	4013      	ands	r3, r2
 800e7c6:	687a      	ldr	r2, [r7, #4]
 800e7c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e7ca:	00d2      	lsls	r2, r2, #3
 800e7cc:	491b      	ldr	r1, [pc, #108]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7ce:	4313      	orrs	r3, r2
 800e7d0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800e7d2:	4b1a      	ldr	r3, [pc, #104]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d6:	f023 020c 	bic.w	r2, r3, #12
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e7de:	4917      	ldr	r1, [pc, #92]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800e7e4:	4b15      	ldr	r3, [pc, #84]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7e8:	f023 0202 	bic.w	r2, r3, #2
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e7f0:	4912      	ldr	r1, [pc, #72]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7f2:	4313      	orrs	r3, r2
 800e7f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800e7f6:	4b11      	ldr	r3, [pc, #68]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7fa:	4a10      	ldr	r2, [pc, #64]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e7fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e800:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e802:	4b0e      	ldr	r3, [pc, #56]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e806:	4a0d      	ldr	r2, [pc, #52]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e80c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800e80e:	4b0b      	ldr	r3, [pc, #44]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e812:	4a0a      	ldr	r2, [pc, #40]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e818:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800e81a:	4b08      	ldr	r3, [pc, #32]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e81e:	4a07      	ldr	r2, [pc, #28]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e820:	f043 0301 	orr.w	r3, r3, #1
 800e824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e826:	4b05      	ldr	r3, [pc, #20]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	4a04      	ldr	r2, [pc, #16]	@ (800e83c <HAL_RCC_OscConfig+0x76c>)
 800e82c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e832:	f7f8 fbf5 	bl	8007020 <HAL_GetTick>
 800e836:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e838:	e011      	b.n	800e85e <HAL_RCC_OscConfig+0x78e>
 800e83a:	bf00      	nop
 800e83c:	58024400 	.word	0x58024400
 800e840:	58024800 	.word	0x58024800
 800e844:	fffffc0c 	.word	0xfffffc0c
 800e848:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e84c:	f7f8 fbe8 	bl	8007020 <HAL_GetTick>
 800e850:	4602      	mov	r2, r0
 800e852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e854:	1ad3      	subs	r3, r2, r3
 800e856:	2b02      	cmp	r3, #2
 800e858:	d901      	bls.n	800e85e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800e85a:	2303      	movs	r3, #3
 800e85c:	e08a      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e85e:	4b47      	ldr	r3, [pc, #284]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e866:	2b00      	cmp	r3, #0
 800e868:	d0f0      	beq.n	800e84c <HAL_RCC_OscConfig+0x77c>
 800e86a:	e082      	b.n	800e972 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e86c:	4b43      	ldr	r3, [pc, #268]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4a42      	ldr	r2, [pc, #264]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e872:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e878:	f7f8 fbd2 	bl	8007020 <HAL_GetTick>
 800e87c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e87e:	e008      	b.n	800e892 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e880:	f7f8 fbce 	bl	8007020 <HAL_GetTick>
 800e884:	4602      	mov	r2, r0
 800e886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e888:	1ad3      	subs	r3, r2, r3
 800e88a:	2b02      	cmp	r3, #2
 800e88c:	d901      	bls.n	800e892 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800e88e:	2303      	movs	r3, #3
 800e890:	e070      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e892:	4b3a      	ldr	r3, [pc, #232]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d1f0      	bne.n	800e880 <HAL_RCC_OscConfig+0x7b0>
 800e89e:	e068      	b.n	800e972 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e8a0:	4b36      	ldr	r3, [pc, #216]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e8a6:	4b35      	ldr	r3, [pc, #212]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e8a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d031      	beq.n	800e918 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e8b4:	693b      	ldr	r3, [r7, #16]
 800e8b6:	f003 0203 	and.w	r2, r3, #3
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d12a      	bne.n	800e918 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	091b      	lsrs	r3, r3, #4
 800e8c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d122      	bne.n	800e918 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e8de:	429a      	cmp	r2, r3
 800e8e0:	d11a      	bne.n	800e918 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	0a5b      	lsrs	r3, r3, #9
 800e8e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e8f0:	429a      	cmp	r2, r3
 800e8f2:	d111      	bne.n	800e918 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	0c1b      	lsrs	r3, r3, #16
 800e8f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e900:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e902:	429a      	cmp	r2, r3
 800e904:	d108      	bne.n	800e918 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	0e1b      	lsrs	r3, r3, #24
 800e90a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e912:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e914:	429a      	cmp	r2, r3
 800e916:	d001      	beq.n	800e91c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800e918:	2301      	movs	r3, #1
 800e91a:	e02b      	b.n	800e974 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e91c:	4b17      	ldr	r3, [pc, #92]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e91e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e920:	08db      	lsrs	r3, r3, #3
 800e922:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e926:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e92c:	693a      	ldr	r2, [r7, #16]
 800e92e:	429a      	cmp	r2, r3
 800e930:	d01f      	beq.n	800e972 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e932:	4b12      	ldr	r3, [pc, #72]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e936:	4a11      	ldr	r2, [pc, #68]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e938:	f023 0301 	bic.w	r3, r3, #1
 800e93c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e93e:	f7f8 fb6f 	bl	8007020 <HAL_GetTick>
 800e942:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e944:	bf00      	nop
 800e946:	f7f8 fb6b 	bl	8007020 <HAL_GetTick>
 800e94a:	4602      	mov	r2, r0
 800e94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94e:	4293      	cmp	r3, r2
 800e950:	d0f9      	beq.n	800e946 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e952:	4b0a      	ldr	r3, [pc, #40]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e954:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e956:	4b0a      	ldr	r3, [pc, #40]	@ (800e980 <HAL_RCC_OscConfig+0x8b0>)
 800e958:	4013      	ands	r3, r2
 800e95a:	687a      	ldr	r2, [r7, #4]
 800e95c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e95e:	00d2      	lsls	r2, r2, #3
 800e960:	4906      	ldr	r1, [pc, #24]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e962:	4313      	orrs	r3, r2
 800e964:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e966:	4b05      	ldr	r3, [pc, #20]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e96a:	4a04      	ldr	r2, [pc, #16]	@ (800e97c <HAL_RCC_OscConfig+0x8ac>)
 800e96c:	f043 0301 	orr.w	r3, r3, #1
 800e970:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e972:	2300      	movs	r3, #0
}
 800e974:	4618      	mov	r0, r3
 800e976:	3730      	adds	r7, #48	@ 0x30
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}
 800e97c:	58024400 	.word	0x58024400
 800e980:	ffff0007 	.word	0xffff0007

0800e984 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b086      	sub	sp, #24
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
 800e98c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	2b00      	cmp	r3, #0
 800e992:	d101      	bne.n	800e998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e994:	2301      	movs	r3, #1
 800e996:	e19c      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e998:	4b8a      	ldr	r3, [pc, #552]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f003 030f 	and.w	r3, r3, #15
 800e9a0:	683a      	ldr	r2, [r7, #0]
 800e9a2:	429a      	cmp	r2, r3
 800e9a4:	d910      	bls.n	800e9c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e9a6:	4b87      	ldr	r3, [pc, #540]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f023 020f 	bic.w	r2, r3, #15
 800e9ae:	4985      	ldr	r1, [pc, #532]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e9b6:	4b83      	ldr	r3, [pc, #524]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	f003 030f 	and.w	r3, r3, #15
 800e9be:	683a      	ldr	r2, [r7, #0]
 800e9c0:	429a      	cmp	r2, r3
 800e9c2:	d001      	beq.n	800e9c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	e184      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f003 0304 	and.w	r3, r3, #4
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d010      	beq.n	800e9f6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	691a      	ldr	r2, [r3, #16]
 800e9d8:	4b7b      	ldr	r3, [pc, #492]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800e9da:	699b      	ldr	r3, [r3, #24]
 800e9dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e9e0:	429a      	cmp	r2, r3
 800e9e2:	d908      	bls.n	800e9f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e9e4:	4b78      	ldr	r3, [pc, #480]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800e9e6:	699b      	ldr	r3, [r3, #24]
 800e9e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	691b      	ldr	r3, [r3, #16]
 800e9f0:	4975      	ldr	r1, [pc, #468]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800e9f2:	4313      	orrs	r3, r2
 800e9f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	f003 0308 	and.w	r3, r3, #8
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d010      	beq.n	800ea24 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	695a      	ldr	r2, [r3, #20]
 800ea06:	4b70      	ldr	r3, [pc, #448]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea08:	69db      	ldr	r3, [r3, #28]
 800ea0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ea0e:	429a      	cmp	r2, r3
 800ea10:	d908      	bls.n	800ea24 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ea12:	4b6d      	ldr	r3, [pc, #436]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea14:	69db      	ldr	r3, [r3, #28]
 800ea16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	695b      	ldr	r3, [r3, #20]
 800ea1e:	496a      	ldr	r1, [pc, #424]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea20:	4313      	orrs	r3, r2
 800ea22:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	f003 0310 	and.w	r3, r3, #16
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d010      	beq.n	800ea52 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	699a      	ldr	r2, [r3, #24]
 800ea34:	4b64      	ldr	r3, [pc, #400]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea36:	69db      	ldr	r3, [r3, #28]
 800ea38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ea3c:	429a      	cmp	r2, r3
 800ea3e:	d908      	bls.n	800ea52 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ea40:	4b61      	ldr	r3, [pc, #388]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea42:	69db      	ldr	r3, [r3, #28]
 800ea44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	699b      	ldr	r3, [r3, #24]
 800ea4c:	495e      	ldr	r1, [pc, #376]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f003 0320 	and.w	r3, r3, #32
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d010      	beq.n	800ea80 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	69da      	ldr	r2, [r3, #28]
 800ea62:	4b59      	ldr	r3, [pc, #356]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea64:	6a1b      	ldr	r3, [r3, #32]
 800ea66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d908      	bls.n	800ea80 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ea6e:	4b56      	ldr	r3, [pc, #344]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea70:	6a1b      	ldr	r3, [r3, #32]
 800ea72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	69db      	ldr	r3, [r3, #28]
 800ea7a:	4953      	ldr	r1, [pc, #332]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea7c:	4313      	orrs	r3, r2
 800ea7e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	f003 0302 	and.w	r3, r3, #2
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d010      	beq.n	800eaae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	68da      	ldr	r2, [r3, #12]
 800ea90:	4b4d      	ldr	r3, [pc, #308]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea92:	699b      	ldr	r3, [r3, #24]
 800ea94:	f003 030f 	and.w	r3, r3, #15
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d908      	bls.n	800eaae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ea9c:	4b4a      	ldr	r3, [pc, #296]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ea9e:	699b      	ldr	r3, [r3, #24]
 800eaa0:	f023 020f 	bic.w	r2, r3, #15
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	68db      	ldr	r3, [r3, #12]
 800eaa8:	4947      	ldr	r1, [pc, #284]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	f003 0301 	and.w	r3, r3, #1
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d055      	beq.n	800eb66 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800eaba:	4b43      	ldr	r3, [pc, #268]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eabc:	699b      	ldr	r3, [r3, #24]
 800eabe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	689b      	ldr	r3, [r3, #8]
 800eac6:	4940      	ldr	r1, [pc, #256]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eac8:	4313      	orrs	r3, r2
 800eaca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	685b      	ldr	r3, [r3, #4]
 800ead0:	2b02      	cmp	r3, #2
 800ead2:	d107      	bne.n	800eae4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ead4:	4b3c      	ldr	r3, [pc, #240]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d121      	bne.n	800eb24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eae0:	2301      	movs	r3, #1
 800eae2:	e0f6      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	685b      	ldr	r3, [r3, #4]
 800eae8:	2b03      	cmp	r3, #3
 800eaea:	d107      	bne.n	800eafc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800eaec:	4b36      	ldr	r3, [pc, #216]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d115      	bne.n	800eb24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eaf8:	2301      	movs	r3, #1
 800eafa:	e0ea      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	685b      	ldr	r3, [r3, #4]
 800eb00:	2b01      	cmp	r3, #1
 800eb02:	d107      	bne.n	800eb14 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800eb04:	4b30      	ldr	r3, [pc, #192]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d109      	bne.n	800eb24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eb10:	2301      	movs	r3, #1
 800eb12:	e0de      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800eb14:	4b2c      	ldr	r3, [pc, #176]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	f003 0304 	and.w	r3, r3, #4
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d101      	bne.n	800eb24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800eb20:	2301      	movs	r3, #1
 800eb22:	e0d6      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800eb24:	4b28      	ldr	r3, [pc, #160]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb26:	691b      	ldr	r3, [r3, #16]
 800eb28:	f023 0207 	bic.w	r2, r3, #7
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	685b      	ldr	r3, [r3, #4]
 800eb30:	4925      	ldr	r1, [pc, #148]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb32:	4313      	orrs	r3, r2
 800eb34:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eb36:	f7f8 fa73 	bl	8007020 <HAL_GetTick>
 800eb3a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eb3c:	e00a      	b.n	800eb54 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800eb3e:	f7f8 fa6f 	bl	8007020 <HAL_GetTick>
 800eb42:	4602      	mov	r2, r0
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	1ad3      	subs	r3, r2, r3
 800eb48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d901      	bls.n	800eb54 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800eb50:	2303      	movs	r3, #3
 800eb52:	e0be      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eb54:	4b1c      	ldr	r3, [pc, #112]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb56:	691b      	ldr	r3, [r3, #16]
 800eb58:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	685b      	ldr	r3, [r3, #4]
 800eb60:	00db      	lsls	r3, r3, #3
 800eb62:	429a      	cmp	r2, r3
 800eb64:	d1eb      	bne.n	800eb3e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f003 0302 	and.w	r3, r3, #2
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d010      	beq.n	800eb94 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	68da      	ldr	r2, [r3, #12]
 800eb76:	4b14      	ldr	r3, [pc, #80]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb78:	699b      	ldr	r3, [r3, #24]
 800eb7a:	f003 030f 	and.w	r3, r3, #15
 800eb7e:	429a      	cmp	r2, r3
 800eb80:	d208      	bcs.n	800eb94 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800eb82:	4b11      	ldr	r3, [pc, #68]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb84:	699b      	ldr	r3, [r3, #24]
 800eb86:	f023 020f 	bic.w	r2, r3, #15
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	68db      	ldr	r3, [r3, #12]
 800eb8e:	490e      	ldr	r1, [pc, #56]	@ (800ebc8 <HAL_RCC_ClockConfig+0x244>)
 800eb90:	4313      	orrs	r3, r2
 800eb92:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800eb94:	4b0b      	ldr	r3, [pc, #44]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	f003 030f 	and.w	r3, r3, #15
 800eb9c:	683a      	ldr	r2, [r7, #0]
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	d214      	bcs.n	800ebcc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800eba2:	4b08      	ldr	r3, [pc, #32]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f023 020f 	bic.w	r2, r3, #15
 800ebaa:	4906      	ldr	r1, [pc, #24]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	4313      	orrs	r3, r2
 800ebb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ebb2:	4b04      	ldr	r3, [pc, #16]	@ (800ebc4 <HAL_RCC_ClockConfig+0x240>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	f003 030f 	and.w	r3, r3, #15
 800ebba:	683a      	ldr	r2, [r7, #0]
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	d005      	beq.n	800ebcc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e086      	b.n	800ecd2 <HAL_RCC_ClockConfig+0x34e>
 800ebc4:	52002000 	.word	0x52002000
 800ebc8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	f003 0304 	and.w	r3, r3, #4
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d010      	beq.n	800ebfa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	691a      	ldr	r2, [r3, #16]
 800ebdc:	4b3f      	ldr	r3, [pc, #252]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ebde:	699b      	ldr	r3, [r3, #24]
 800ebe0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d208      	bcs.n	800ebfa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ebe8:	4b3c      	ldr	r3, [pc, #240]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ebea:	699b      	ldr	r3, [r3, #24]
 800ebec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	691b      	ldr	r3, [r3, #16]
 800ebf4:	4939      	ldr	r1, [pc, #228]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	f003 0308 	and.w	r3, r3, #8
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d010      	beq.n	800ec28 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	695a      	ldr	r2, [r3, #20]
 800ec0a:	4b34      	ldr	r3, [pc, #208]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec0c:	69db      	ldr	r3, [r3, #28]
 800ec0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ec12:	429a      	cmp	r2, r3
 800ec14:	d208      	bcs.n	800ec28 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ec16:	4b31      	ldr	r3, [pc, #196]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec18:	69db      	ldr	r3, [r3, #28]
 800ec1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	695b      	ldr	r3, [r3, #20]
 800ec22:	492e      	ldr	r1, [pc, #184]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec24:	4313      	orrs	r3, r2
 800ec26:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	f003 0310 	and.w	r3, r3, #16
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d010      	beq.n	800ec56 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	699a      	ldr	r2, [r3, #24]
 800ec38:	4b28      	ldr	r3, [pc, #160]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec3a:	69db      	ldr	r3, [r3, #28]
 800ec3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ec40:	429a      	cmp	r2, r3
 800ec42:	d208      	bcs.n	800ec56 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ec44:	4b25      	ldr	r3, [pc, #148]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec46:	69db      	ldr	r3, [r3, #28]
 800ec48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	699b      	ldr	r3, [r3, #24]
 800ec50:	4922      	ldr	r1, [pc, #136]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec52:	4313      	orrs	r3, r2
 800ec54:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	f003 0320 	and.w	r3, r3, #32
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d010      	beq.n	800ec84 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	69da      	ldr	r2, [r3, #28]
 800ec66:	4b1d      	ldr	r3, [pc, #116]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec68:	6a1b      	ldr	r3, [r3, #32]
 800ec6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ec6e:	429a      	cmp	r2, r3
 800ec70:	d208      	bcs.n	800ec84 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ec72:	4b1a      	ldr	r3, [pc, #104]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec74:	6a1b      	ldr	r3, [r3, #32]
 800ec76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	69db      	ldr	r3, [r3, #28]
 800ec7e:	4917      	ldr	r1, [pc, #92]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec80:	4313      	orrs	r3, r2
 800ec82:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ec84:	f000 f834 	bl	800ecf0 <HAL_RCC_GetSysClockFreq>
 800ec88:	4602      	mov	r2, r0
 800ec8a:	4b14      	ldr	r3, [pc, #80]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800ec8c:	699b      	ldr	r3, [r3, #24]
 800ec8e:	0a1b      	lsrs	r3, r3, #8
 800ec90:	f003 030f 	and.w	r3, r3, #15
 800ec94:	4912      	ldr	r1, [pc, #72]	@ (800ece0 <HAL_RCC_ClockConfig+0x35c>)
 800ec96:	5ccb      	ldrb	r3, [r1, r3]
 800ec98:	f003 031f 	and.w	r3, r3, #31
 800ec9c:	fa22 f303 	lsr.w	r3, r2, r3
 800eca0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800eca2:	4b0e      	ldr	r3, [pc, #56]	@ (800ecdc <HAL_RCC_ClockConfig+0x358>)
 800eca4:	699b      	ldr	r3, [r3, #24]
 800eca6:	f003 030f 	and.w	r3, r3, #15
 800ecaa:	4a0d      	ldr	r2, [pc, #52]	@ (800ece0 <HAL_RCC_ClockConfig+0x35c>)
 800ecac:	5cd3      	ldrb	r3, [r2, r3]
 800ecae:	f003 031f 	and.w	r3, r3, #31
 800ecb2:	693a      	ldr	r2, [r7, #16]
 800ecb4:	fa22 f303 	lsr.w	r3, r2, r3
 800ecb8:	4a0a      	ldr	r2, [pc, #40]	@ (800ece4 <HAL_RCC_ClockConfig+0x360>)
 800ecba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ecbc:	4a0a      	ldr	r2, [pc, #40]	@ (800ece8 <HAL_RCC_ClockConfig+0x364>)
 800ecbe:	693b      	ldr	r3, [r7, #16]
 800ecc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800ecc2:	4b0a      	ldr	r3, [pc, #40]	@ (800ecec <HAL_RCC_ClockConfig+0x368>)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f7f8 f960 	bl	8006f8c <HAL_InitTick>
 800eccc:	4603      	mov	r3, r0
 800ecce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ecd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3718      	adds	r7, #24
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	58024400 	.word	0x58024400
 800ece0:	0801a290 	.word	0x0801a290
 800ece4:	2400003c 	.word	0x2400003c
 800ece8:	24000038 	.word	0x24000038
 800ecec:	24000040 	.word	0x24000040

0800ecf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b089      	sub	sp, #36	@ 0x24
 800ecf4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ecf6:	4bb3      	ldr	r3, [pc, #716]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ecf8:	691b      	ldr	r3, [r3, #16]
 800ecfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ecfe:	2b18      	cmp	r3, #24
 800ed00:	f200 8155 	bhi.w	800efae <HAL_RCC_GetSysClockFreq+0x2be>
 800ed04:	a201      	add	r2, pc, #4	@ (adr r2, 800ed0c <HAL_RCC_GetSysClockFreq+0x1c>)
 800ed06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed0a:	bf00      	nop
 800ed0c:	0800ed71 	.word	0x0800ed71
 800ed10:	0800efaf 	.word	0x0800efaf
 800ed14:	0800efaf 	.word	0x0800efaf
 800ed18:	0800efaf 	.word	0x0800efaf
 800ed1c:	0800efaf 	.word	0x0800efaf
 800ed20:	0800efaf 	.word	0x0800efaf
 800ed24:	0800efaf 	.word	0x0800efaf
 800ed28:	0800efaf 	.word	0x0800efaf
 800ed2c:	0800ed97 	.word	0x0800ed97
 800ed30:	0800efaf 	.word	0x0800efaf
 800ed34:	0800efaf 	.word	0x0800efaf
 800ed38:	0800efaf 	.word	0x0800efaf
 800ed3c:	0800efaf 	.word	0x0800efaf
 800ed40:	0800efaf 	.word	0x0800efaf
 800ed44:	0800efaf 	.word	0x0800efaf
 800ed48:	0800efaf 	.word	0x0800efaf
 800ed4c:	0800ed9d 	.word	0x0800ed9d
 800ed50:	0800efaf 	.word	0x0800efaf
 800ed54:	0800efaf 	.word	0x0800efaf
 800ed58:	0800efaf 	.word	0x0800efaf
 800ed5c:	0800efaf 	.word	0x0800efaf
 800ed60:	0800efaf 	.word	0x0800efaf
 800ed64:	0800efaf 	.word	0x0800efaf
 800ed68:	0800efaf 	.word	0x0800efaf
 800ed6c:	0800eda3 	.word	0x0800eda3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ed70:	4b94      	ldr	r3, [pc, #592]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f003 0320 	and.w	r3, r3, #32
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d009      	beq.n	800ed90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ed7c:	4b91      	ldr	r3, [pc, #580]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	08db      	lsrs	r3, r3, #3
 800ed82:	f003 0303 	and.w	r3, r3, #3
 800ed86:	4a90      	ldr	r2, [pc, #576]	@ (800efc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ed88:	fa22 f303 	lsr.w	r3, r2, r3
 800ed8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800ed8e:	e111      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ed90:	4b8d      	ldr	r3, [pc, #564]	@ (800efc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ed92:	61bb      	str	r3, [r7, #24]
      break;
 800ed94:	e10e      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ed96:	4b8d      	ldr	r3, [pc, #564]	@ (800efcc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ed98:	61bb      	str	r3, [r7, #24]
      break;
 800ed9a:	e10b      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ed9c:	4b8c      	ldr	r3, [pc, #560]	@ (800efd0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ed9e:	61bb      	str	r3, [r7, #24]
      break;
 800eda0:	e108      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800eda2:	4b88      	ldr	r3, [pc, #544]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eda4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eda6:	f003 0303 	and.w	r3, r3, #3
 800edaa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800edac:	4b85      	ldr	r3, [pc, #532]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800edae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edb0:	091b      	lsrs	r3, r3, #4
 800edb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800edb6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800edb8:	4b82      	ldr	r3, [pc, #520]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800edba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edbc:	f003 0301 	and.w	r3, r3, #1
 800edc0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800edc2:	4b80      	ldr	r3, [pc, #512]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800edc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800edc6:	08db      	lsrs	r3, r3, #3
 800edc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800edcc:	68fa      	ldr	r2, [r7, #12]
 800edce:	fb02 f303 	mul.w	r3, r2, r3
 800edd2:	ee07 3a90 	vmov	s15, r3
 800edd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edda:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800edde:	693b      	ldr	r3, [r7, #16]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	f000 80e1 	beq.w	800efa8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	2b02      	cmp	r3, #2
 800edea:	f000 8083 	beq.w	800eef4 <HAL_RCC_GetSysClockFreq+0x204>
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	2b02      	cmp	r3, #2
 800edf2:	f200 80a1 	bhi.w	800ef38 <HAL_RCC_GetSysClockFreq+0x248>
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d003      	beq.n	800ee04 <HAL_RCC_GetSysClockFreq+0x114>
 800edfc:	697b      	ldr	r3, [r7, #20]
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	d056      	beq.n	800eeb0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ee02:	e099      	b.n	800ef38 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee04:	4b6f      	ldr	r3, [pc, #444]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f003 0320 	and.w	r3, r3, #32
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d02d      	beq.n	800ee6c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ee10:	4b6c      	ldr	r3, [pc, #432]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	08db      	lsrs	r3, r3, #3
 800ee16:	f003 0303 	and.w	r3, r3, #3
 800ee1a:	4a6b      	ldr	r2, [pc, #428]	@ (800efc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ee1c:	fa22 f303 	lsr.w	r3, r2, r3
 800ee20:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	ee07 3a90 	vmov	s15, r3
 800ee28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	ee07 3a90 	vmov	s15, r3
 800ee32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ee3a:	4b62      	ldr	r3, [pc, #392]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ee3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee42:	ee07 3a90 	vmov	s15, r3
 800ee46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee4a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ee4e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800efd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ee52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ee56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ee5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ee5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ee62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee66:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ee6a:	e087      	b.n	800ef7c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	ee07 3a90 	vmov	s15, r3
 800ee72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee76:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800efd8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ee7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ee7e:	4b51      	ldr	r3, [pc, #324]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ee80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee86:	ee07 3a90 	vmov	s15, r3
 800ee8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ee8e:	ed97 6a02 	vldr	s12, [r7, #8]
 800ee92:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800efd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ee96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ee9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ee9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eeae:	e065      	b.n	800ef7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	ee07 3a90 	vmov	s15, r3
 800eeb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eeba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800efdc <HAL_RCC_GetSysClockFreq+0x2ec>
 800eebe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800eec2:	4b40      	ldr	r3, [pc, #256]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eeca:	ee07 3a90 	vmov	s15, r3
 800eece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eed2:	ed97 6a02 	vldr	s12, [r7, #8]
 800eed6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800efd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800eeda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800eee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eeea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eef2:	e043      	b.n	800ef7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eef4:	693b      	ldr	r3, [r7, #16]
 800eef6:	ee07 3a90 	vmov	s15, r3
 800eefa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eefe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800efe0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ef02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ef06:	4b2f      	ldr	r3, [pc, #188]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ef08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef0e:	ee07 3a90 	vmov	s15, r3
 800ef12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ef16:	ed97 6a02 	vldr	s12, [r7, #8]
 800ef1a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800efd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ef1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ef22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ef26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ef36:	e021      	b.n	800ef7c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ef38:	693b      	ldr	r3, [r7, #16]
 800ef3a:	ee07 3a90 	vmov	s15, r3
 800ef3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ef42:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800efdc <HAL_RCC_GetSysClockFreq+0x2ec>
 800ef46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ef4a:	4b1e      	ldr	r3, [pc, #120]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ef4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef52:	ee07 3a90 	vmov	s15, r3
 800ef56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ef5a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ef5e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800efd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ef62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ef66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ef6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ef6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ef72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ef76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ef7a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ef7c:	4b11      	ldr	r3, [pc, #68]	@ (800efc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ef7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef80:	0a5b      	lsrs	r3, r3, #9
 800ef82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef86:	3301      	adds	r3, #1
 800ef88:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ef8a:	683b      	ldr	r3, [r7, #0]
 800ef8c:	ee07 3a90 	vmov	s15, r3
 800ef90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ef94:	edd7 6a07 	vldr	s13, [r7, #28]
 800ef98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800efa0:	ee17 3a90 	vmov	r3, s15
 800efa4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800efa6:	e005      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800efa8:	2300      	movs	r3, #0
 800efaa:	61bb      	str	r3, [r7, #24]
      break;
 800efac:	e002      	b.n	800efb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800efae:	4b07      	ldr	r3, [pc, #28]	@ (800efcc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800efb0:	61bb      	str	r3, [r7, #24]
      break;
 800efb2:	bf00      	nop
  }

  return sysclockfreq;
 800efb4:	69bb      	ldr	r3, [r7, #24]
}
 800efb6:	4618      	mov	r0, r3
 800efb8:	3724      	adds	r7, #36	@ 0x24
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr
 800efc2:	bf00      	nop
 800efc4:	58024400 	.word	0x58024400
 800efc8:	03d09000 	.word	0x03d09000
 800efcc:	003d0900 	.word	0x003d0900
 800efd0:	017d7840 	.word	0x017d7840
 800efd4:	46000000 	.word	0x46000000
 800efd8:	4c742400 	.word	0x4c742400
 800efdc:	4a742400 	.word	0x4a742400
 800efe0:	4bbebc20 	.word	0x4bbebc20

0800efe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b082      	sub	sp, #8
 800efe8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800efea:	f7ff fe81 	bl	800ecf0 <HAL_RCC_GetSysClockFreq>
 800efee:	4602      	mov	r2, r0
 800eff0:	4b10      	ldr	r3, [pc, #64]	@ (800f034 <HAL_RCC_GetHCLKFreq+0x50>)
 800eff2:	699b      	ldr	r3, [r3, #24]
 800eff4:	0a1b      	lsrs	r3, r3, #8
 800eff6:	f003 030f 	and.w	r3, r3, #15
 800effa:	490f      	ldr	r1, [pc, #60]	@ (800f038 <HAL_RCC_GetHCLKFreq+0x54>)
 800effc:	5ccb      	ldrb	r3, [r1, r3]
 800effe:	f003 031f 	and.w	r3, r3, #31
 800f002:	fa22 f303 	lsr.w	r3, r2, r3
 800f006:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f008:	4b0a      	ldr	r3, [pc, #40]	@ (800f034 <HAL_RCC_GetHCLKFreq+0x50>)
 800f00a:	699b      	ldr	r3, [r3, #24]
 800f00c:	f003 030f 	and.w	r3, r3, #15
 800f010:	4a09      	ldr	r2, [pc, #36]	@ (800f038 <HAL_RCC_GetHCLKFreq+0x54>)
 800f012:	5cd3      	ldrb	r3, [r2, r3]
 800f014:	f003 031f 	and.w	r3, r3, #31
 800f018:	687a      	ldr	r2, [r7, #4]
 800f01a:	fa22 f303 	lsr.w	r3, r2, r3
 800f01e:	4a07      	ldr	r2, [pc, #28]	@ (800f03c <HAL_RCC_GetHCLKFreq+0x58>)
 800f020:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f022:	4a07      	ldr	r2, [pc, #28]	@ (800f040 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f028:	4b04      	ldr	r3, [pc, #16]	@ (800f03c <HAL_RCC_GetHCLKFreq+0x58>)
 800f02a:	681b      	ldr	r3, [r3, #0]
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3708      	adds	r7, #8
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}
 800f034:	58024400 	.word	0x58024400
 800f038:	0801a290 	.word	0x0801a290
 800f03c:	2400003c 	.word	0x2400003c
 800f040:	24000038 	.word	0x24000038

0800f044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f044:	b580      	push	{r7, lr}
 800f046:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f048:	f7ff ffcc 	bl	800efe4 <HAL_RCC_GetHCLKFreq>
 800f04c:	4602      	mov	r2, r0
 800f04e:	4b06      	ldr	r3, [pc, #24]	@ (800f068 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f050:	69db      	ldr	r3, [r3, #28]
 800f052:	091b      	lsrs	r3, r3, #4
 800f054:	f003 0307 	and.w	r3, r3, #7
 800f058:	4904      	ldr	r1, [pc, #16]	@ (800f06c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f05a:	5ccb      	ldrb	r3, [r1, r3]
 800f05c:	f003 031f 	and.w	r3, r3, #31
 800f060:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f064:	4618      	mov	r0, r3
 800f066:	bd80      	pop	{r7, pc}
 800f068:	58024400 	.word	0x58024400
 800f06c:	0801a290 	.word	0x0801a290

0800f070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f074:	f7ff ffb6 	bl	800efe4 <HAL_RCC_GetHCLKFreq>
 800f078:	4602      	mov	r2, r0
 800f07a:	4b06      	ldr	r3, [pc, #24]	@ (800f094 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f07c:	69db      	ldr	r3, [r3, #28]
 800f07e:	0a1b      	lsrs	r3, r3, #8
 800f080:	f003 0307 	and.w	r3, r3, #7
 800f084:	4904      	ldr	r1, [pc, #16]	@ (800f098 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f086:	5ccb      	ldrb	r3, [r1, r3]
 800f088:	f003 031f 	and.w	r3, r3, #31
 800f08c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f090:	4618      	mov	r0, r3
 800f092:	bd80      	pop	{r7, pc}
 800f094:	58024400 	.word	0x58024400
 800f098:	0801a290 	.word	0x0801a290

0800f09c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f09c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0a0:	b0ca      	sub	sp, #296	@ 0x128
 800f0a2:	af00      	add	r7, sp, #0
 800f0a4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f0b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0bc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f0c0:	2500      	movs	r5, #0
 800f0c2:	ea54 0305 	orrs.w	r3, r4, r5
 800f0c6:	d049      	beq.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f0c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f0ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f0d2:	d02f      	beq.n	800f134 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f0d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f0d8:	d828      	bhi.n	800f12c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f0da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f0de:	d01a      	beq.n	800f116 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f0e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f0e4:	d822      	bhi.n	800f12c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d003      	beq.n	800f0f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f0ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f0ee:	d007      	beq.n	800f100 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f0f0:	e01c      	b.n	800f12c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f0f2:	4bb8      	ldr	r3, [pc, #736]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0f6:	4ab7      	ldr	r2, [pc, #732]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f0f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f0fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f0fe:	e01a      	b.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f104:	3308      	adds	r3, #8
 800f106:	2102      	movs	r1, #2
 800f108:	4618      	mov	r0, r3
 800f10a:	f001 fc8f 	bl	8010a2c <RCCEx_PLL2_Config>
 800f10e:	4603      	mov	r3, r0
 800f110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f114:	e00f      	b.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f11a:	3328      	adds	r3, #40	@ 0x28
 800f11c:	2102      	movs	r1, #2
 800f11e:	4618      	mov	r0, r3
 800f120:	f001 fd36 	bl	8010b90 <RCCEx_PLL3_Config>
 800f124:	4603      	mov	r3, r0
 800f126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f12a:	e004      	b.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f12c:	2301      	movs	r3, #1
 800f12e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f132:	e000      	b.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f134:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d10a      	bne.n	800f154 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f13e:	4ba5      	ldr	r3, [pc, #660]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f142:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f14a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f14c:	4aa1      	ldr	r2, [pc, #644]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f14e:	430b      	orrs	r3, r1
 800f150:	6513      	str	r3, [r2, #80]	@ 0x50
 800f152:	e003      	b.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f15c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f164:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f168:	f04f 0900 	mov.w	r9, #0
 800f16c:	ea58 0309 	orrs.w	r3, r8, r9
 800f170:	d047      	beq.n	800f202 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f178:	2b04      	cmp	r3, #4
 800f17a:	d82a      	bhi.n	800f1d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f17c:	a201      	add	r2, pc, #4	@ (adr r2, 800f184 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f182:	bf00      	nop
 800f184:	0800f199 	.word	0x0800f199
 800f188:	0800f1a7 	.word	0x0800f1a7
 800f18c:	0800f1bd 	.word	0x0800f1bd
 800f190:	0800f1db 	.word	0x0800f1db
 800f194:	0800f1db 	.word	0x0800f1db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f198:	4b8e      	ldr	r3, [pc, #568]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f19c:	4a8d      	ldr	r2, [pc, #564]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f19e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f1a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f1a4:	e01a      	b.n	800f1dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f1a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1aa:	3308      	adds	r3, #8
 800f1ac:	2100      	movs	r1, #0
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	f001 fc3c 	bl	8010a2c <RCCEx_PLL2_Config>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f1ba:	e00f      	b.n	800f1dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f1bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1c0:	3328      	adds	r3, #40	@ 0x28
 800f1c2:	2100      	movs	r1, #0
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	f001 fce3 	bl	8010b90 <RCCEx_PLL3_Config>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f1d0:	e004      	b.n	800f1dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f1d8:	e000      	b.n	800f1dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f1da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f1dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d10a      	bne.n	800f1fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f1e4:	4b7b      	ldr	r3, [pc, #492]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f1e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1e8:	f023 0107 	bic.w	r1, r3, #7
 800f1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1f2:	4a78      	ldr	r2, [pc, #480]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f1f4:	430b      	orrs	r3, r1
 800f1f6:	6513      	str	r3, [r2, #80]	@ 0x50
 800f1f8:	e003      	b.n	800f202 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800f202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800f20e:	f04f 0b00 	mov.w	fp, #0
 800f212:	ea5a 030b 	orrs.w	r3, sl, fp
 800f216:	d04c      	beq.n	800f2b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f21c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f21e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f222:	d030      	beq.n	800f286 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f228:	d829      	bhi.n	800f27e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f22a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f22c:	d02d      	beq.n	800f28a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f22e:	2bc0      	cmp	r3, #192	@ 0xc0
 800f230:	d825      	bhi.n	800f27e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f232:	2b80      	cmp	r3, #128	@ 0x80
 800f234:	d018      	beq.n	800f268 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f236:	2b80      	cmp	r3, #128	@ 0x80
 800f238:	d821      	bhi.n	800f27e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d002      	beq.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f23e:	2b40      	cmp	r3, #64	@ 0x40
 800f240:	d007      	beq.n	800f252 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f242:	e01c      	b.n	800f27e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f244:	4b63      	ldr	r3, [pc, #396]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f248:	4a62      	ldr	r2, [pc, #392]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f24a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f24e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f250:	e01c      	b.n	800f28c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f256:	3308      	adds	r3, #8
 800f258:	2100      	movs	r1, #0
 800f25a:	4618      	mov	r0, r3
 800f25c:	f001 fbe6 	bl	8010a2c <RCCEx_PLL2_Config>
 800f260:	4603      	mov	r3, r0
 800f262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f266:	e011      	b.n	800f28c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f26c:	3328      	adds	r3, #40	@ 0x28
 800f26e:	2100      	movs	r1, #0
 800f270:	4618      	mov	r0, r3
 800f272:	f001 fc8d 	bl	8010b90 <RCCEx_PLL3_Config>
 800f276:	4603      	mov	r3, r0
 800f278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f27c:	e006      	b.n	800f28c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f27e:	2301      	movs	r3, #1
 800f280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f284:	e002      	b.n	800f28c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f286:	bf00      	nop
 800f288:	e000      	b.n	800f28c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f28a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f28c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f290:	2b00      	cmp	r3, #0
 800f292:	d10a      	bne.n	800f2aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f294:	4b4f      	ldr	r3, [pc, #316]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f298:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800f29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f2a2:	4a4c      	ldr	r2, [pc, #304]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f2a4:	430b      	orrs	r3, r1
 800f2a6:	6513      	str	r3, [r2, #80]	@ 0x50
 800f2a8:	e003      	b.n	800f2b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f2ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ba:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800f2be:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f2c8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800f2cc:	460b      	mov	r3, r1
 800f2ce:	4313      	orrs	r3, r2
 800f2d0:	d053      	beq.n	800f37a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f2d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f2da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f2de:	d035      	beq.n	800f34c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f2e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f2e4:	d82e      	bhi.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f2e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f2ea:	d031      	beq.n	800f350 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f2ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f2f0:	d828      	bhi.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f2f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f2f6:	d01a      	beq.n	800f32e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f2f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f2fc:	d822      	bhi.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d003      	beq.n	800f30a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f302:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f306:	d007      	beq.n	800f318 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f308:	e01c      	b.n	800f344 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f30a:	4b32      	ldr	r3, [pc, #200]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f30c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f30e:	4a31      	ldr	r2, [pc, #196]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f314:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f316:	e01c      	b.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f31c:	3308      	adds	r3, #8
 800f31e:	2100      	movs	r1, #0
 800f320:	4618      	mov	r0, r3
 800f322:	f001 fb83 	bl	8010a2c <RCCEx_PLL2_Config>
 800f326:	4603      	mov	r3, r0
 800f328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f32c:	e011      	b.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f32e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f332:	3328      	adds	r3, #40	@ 0x28
 800f334:	2100      	movs	r1, #0
 800f336:	4618      	mov	r0, r3
 800f338:	f001 fc2a 	bl	8010b90 <RCCEx_PLL3_Config>
 800f33c:	4603      	mov	r3, r0
 800f33e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f342:	e006      	b.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f344:	2301      	movs	r3, #1
 800f346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f34a:	e002      	b.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f34c:	bf00      	nop
 800f34e:	e000      	b.n	800f352 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f350:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f356:	2b00      	cmp	r3, #0
 800f358:	d10b      	bne.n	800f372 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f35a:	4b1e      	ldr	r3, [pc, #120]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f35c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f35e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f366:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f36a:	4a1a      	ldr	r2, [pc, #104]	@ (800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f36c:	430b      	orrs	r3, r1
 800f36e:	6593      	str	r3, [r2, #88]	@ 0x58
 800f370:	e003      	b.n	800f37a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f376:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f37a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f382:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f386:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f38a:	2300      	movs	r3, #0
 800f38c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f390:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800f394:	460b      	mov	r3, r1
 800f396:	4313      	orrs	r3, r2
 800f398:	d056      	beq.n	800f448 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f39a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f39e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f3a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f3a6:	d038      	beq.n	800f41a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f3a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f3ac:	d831      	bhi.n	800f412 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f3ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f3b2:	d034      	beq.n	800f41e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f3b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f3b8:	d82b      	bhi.n	800f412 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f3ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f3be:	d01d      	beq.n	800f3fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f3c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f3c4:	d825      	bhi.n	800f412 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d006      	beq.n	800f3d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f3ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f3ce:	d00a      	beq.n	800f3e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f3d0:	e01f      	b.n	800f412 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f3d2:	bf00      	nop
 800f3d4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f3d8:	4ba2      	ldr	r3, [pc, #648]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3dc:	4aa1      	ldr	r2, [pc, #644]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f3de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f3e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f3e4:	e01c      	b.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f3e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3ea:	3308      	adds	r3, #8
 800f3ec:	2100      	movs	r1, #0
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	f001 fb1c 	bl	8010a2c <RCCEx_PLL2_Config>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f3fa:	e011      	b.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f3fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f400:	3328      	adds	r3, #40	@ 0x28
 800f402:	2100      	movs	r1, #0
 800f404:	4618      	mov	r0, r3
 800f406:	f001 fbc3 	bl	8010b90 <RCCEx_PLL3_Config>
 800f40a:	4603      	mov	r3, r0
 800f40c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f410:	e006      	b.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f412:	2301      	movs	r3, #1
 800f414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f418:	e002      	b.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f41a:	bf00      	nop
 800f41c:	e000      	b.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f41e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f424:	2b00      	cmp	r3, #0
 800f426:	d10b      	bne.n	800f440 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f428:	4b8e      	ldr	r3, [pc, #568]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f42a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f42c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f434:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f438:	4a8a      	ldr	r2, [pc, #552]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f43a:	430b      	orrs	r3, r1
 800f43c:	6593      	str	r3, [r2, #88]	@ 0x58
 800f43e:	e003      	b.n	800f448 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f444:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800f448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f450:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f454:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f458:	2300      	movs	r3, #0
 800f45a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f45e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f462:	460b      	mov	r3, r1
 800f464:	4313      	orrs	r3, r2
 800f466:	d03a      	beq.n	800f4de <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800f468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f46c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f46e:	2b30      	cmp	r3, #48	@ 0x30
 800f470:	d01f      	beq.n	800f4b2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800f472:	2b30      	cmp	r3, #48	@ 0x30
 800f474:	d819      	bhi.n	800f4aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f476:	2b20      	cmp	r3, #32
 800f478:	d00c      	beq.n	800f494 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800f47a:	2b20      	cmp	r3, #32
 800f47c:	d815      	bhi.n	800f4aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d019      	beq.n	800f4b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800f482:	2b10      	cmp	r3, #16
 800f484:	d111      	bne.n	800f4aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f486:	4b77      	ldr	r3, [pc, #476]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f48a:	4a76      	ldr	r2, [pc, #472]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f48c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f490:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f492:	e011      	b.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f498:	3308      	adds	r3, #8
 800f49a:	2102      	movs	r1, #2
 800f49c:	4618      	mov	r0, r3
 800f49e:	f001 fac5 	bl	8010a2c <RCCEx_PLL2_Config>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f4a8:	e006      	b.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f4b0:	e002      	b.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f4b2:	bf00      	nop
 800f4b4:	e000      	b.n	800f4b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f4b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f4b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d10a      	bne.n	800f4d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800f4c0:	4b68      	ldr	r3, [pc, #416]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f4c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4c4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f4c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4ce:	4a65      	ldr	r2, [pc, #404]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f4d0:	430b      	orrs	r3, r1
 800f4d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f4d4:	e003      	b.n	800f4de <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f4ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f4f4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	4313      	orrs	r3, r2
 800f4fc:	d051      	beq.n	800f5a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f4fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f504:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f508:	d035      	beq.n	800f576 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800f50a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f50e:	d82e      	bhi.n	800f56e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f510:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f514:	d031      	beq.n	800f57a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f516:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f51a:	d828      	bhi.n	800f56e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f51c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f520:	d01a      	beq.n	800f558 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800f522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f526:	d822      	bhi.n	800f56e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d003      	beq.n	800f534 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800f52c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f530:	d007      	beq.n	800f542 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800f532:	e01c      	b.n	800f56e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f534:	4b4b      	ldr	r3, [pc, #300]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f538:	4a4a      	ldr	r2, [pc, #296]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f53a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f53e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f540:	e01c      	b.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f546:	3308      	adds	r3, #8
 800f548:	2100      	movs	r1, #0
 800f54a:	4618      	mov	r0, r3
 800f54c:	f001 fa6e 	bl	8010a2c <RCCEx_PLL2_Config>
 800f550:	4603      	mov	r3, r0
 800f552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f556:	e011      	b.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f55c:	3328      	adds	r3, #40	@ 0x28
 800f55e:	2100      	movs	r1, #0
 800f560:	4618      	mov	r0, r3
 800f562:	f001 fb15 	bl	8010b90 <RCCEx_PLL3_Config>
 800f566:	4603      	mov	r3, r0
 800f568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f56c:	e006      	b.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f56e:	2301      	movs	r3, #1
 800f570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f574:	e002      	b.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f576:	bf00      	nop
 800f578:	e000      	b.n	800f57c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f57a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f57c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f580:	2b00      	cmp	r3, #0
 800f582:	d10a      	bne.n	800f59a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f584:	4b37      	ldr	r3, [pc, #220]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f588:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f58c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f592:	4a34      	ldr	r2, [pc, #208]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f594:	430b      	orrs	r3, r1
 800f596:	6513      	str	r3, [r2, #80]	@ 0x50
 800f598:	e003      	b.n	800f5a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f59a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f59e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f5a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5aa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f5ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f5b8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f5bc:	460b      	mov	r3, r1
 800f5be:	4313      	orrs	r3, r2
 800f5c0:	d056      	beq.n	800f670 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f5c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f5cc:	d033      	beq.n	800f636 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800f5ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f5d2:	d82c      	bhi.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f5d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f5d8:	d02f      	beq.n	800f63a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800f5da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f5de:	d826      	bhi.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f5e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f5e4:	d02b      	beq.n	800f63e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800f5e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f5ea:	d820      	bhi.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f5ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f5f0:	d012      	beq.n	800f618 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800f5f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f5f6:	d81a      	bhi.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d022      	beq.n	800f642 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f5fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f600:	d115      	bne.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f606:	3308      	adds	r3, #8
 800f608:	2101      	movs	r1, #1
 800f60a:	4618      	mov	r0, r3
 800f60c:	f001 fa0e 	bl	8010a2c <RCCEx_PLL2_Config>
 800f610:	4603      	mov	r3, r0
 800f612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f616:	e015      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f61c:	3328      	adds	r3, #40	@ 0x28
 800f61e:	2101      	movs	r1, #1
 800f620:	4618      	mov	r0, r3
 800f622:	f001 fab5 	bl	8010b90 <RCCEx_PLL3_Config>
 800f626:	4603      	mov	r3, r0
 800f628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f62c:	e00a      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f62e:	2301      	movs	r3, #1
 800f630:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f634:	e006      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f636:	bf00      	nop
 800f638:	e004      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f63a:	bf00      	nop
 800f63c:	e002      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f63e:	bf00      	nop
 800f640:	e000      	b.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f642:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d10d      	bne.n	800f668 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f64c:	4b05      	ldr	r3, [pc, #20]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f64e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f650:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800f654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f658:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f65a:	4a02      	ldr	r2, [pc, #8]	@ (800f664 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f65c:	430b      	orrs	r3, r1
 800f65e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f660:	e006      	b.n	800f670 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f662:	bf00      	nop
 800f664:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f66c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f678:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800f67c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f680:	2300      	movs	r3, #0
 800f682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f686:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800f68a:	460b      	mov	r3, r1
 800f68c:	4313      	orrs	r3, r2
 800f68e:	d055      	beq.n	800f73c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800f690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f694:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800f698:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f69c:	d033      	beq.n	800f706 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800f69e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f6a2:	d82c      	bhi.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f6a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f6a8:	d02f      	beq.n	800f70a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800f6aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f6ae:	d826      	bhi.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f6b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f6b4:	d02b      	beq.n	800f70e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800f6b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f6ba:	d820      	bhi.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f6bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6c0:	d012      	beq.n	800f6e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800f6c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6c6:	d81a      	bhi.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d022      	beq.n	800f712 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800f6cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f6d0:	d115      	bne.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6d6:	3308      	adds	r3, #8
 800f6d8:	2101      	movs	r1, #1
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f001 f9a6 	bl	8010a2c <RCCEx_PLL2_Config>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f6e6:	e015      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6ec:	3328      	adds	r3, #40	@ 0x28
 800f6ee:	2101      	movs	r1, #1
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f001 fa4d 	bl	8010b90 <RCCEx_PLL3_Config>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f6fc:	e00a      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800f6fe:	2301      	movs	r3, #1
 800f700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f704:	e006      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f706:	bf00      	nop
 800f708:	e004      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f70a:	bf00      	nop
 800f70c:	e002      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f70e:	bf00      	nop
 800f710:	e000      	b.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f712:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d10b      	bne.n	800f734 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800f71c:	4ba3      	ldr	r3, [pc, #652]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f71e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f720:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800f724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f728:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800f72c:	4a9f      	ldr	r2, [pc, #636]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f72e:	430b      	orrs	r3, r1
 800f730:	6593      	str	r3, [r2, #88]	@ 0x58
 800f732:	e003      	b.n	800f73c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f73c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f744:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800f748:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f74c:	2300      	movs	r3, #0
 800f74e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800f752:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800f756:	460b      	mov	r3, r1
 800f758:	4313      	orrs	r3, r2
 800f75a:	d037      	beq.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800f75c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f762:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f766:	d00e      	beq.n	800f786 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800f768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f76c:	d816      	bhi.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d018      	beq.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800f772:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f776:	d111      	bne.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f778:	4b8c      	ldr	r3, [pc, #560]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f77a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f77c:	4a8b      	ldr	r2, [pc, #556]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f77e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f784:	e00f      	b.n	800f7a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f78a:	3308      	adds	r3, #8
 800f78c:	2101      	movs	r1, #1
 800f78e:	4618      	mov	r0, r3
 800f790:	f001 f94c 	bl	8010a2c <RCCEx_PLL2_Config>
 800f794:	4603      	mov	r3, r0
 800f796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f79a:	e004      	b.n	800f7a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f79c:	2301      	movs	r3, #1
 800f79e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f7a2:	e000      	b.n	800f7a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800f7a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d10a      	bne.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f7ae:	4b7f      	ldr	r3, [pc, #508]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7b2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f7b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f7bc:	4a7b      	ldr	r2, [pc, #492]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7be:	430b      	orrs	r3, r1
 800f7c0:	6513      	str	r3, [r2, #80]	@ 0x50
 800f7c2:	e003      	b.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800f7cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800f7d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f7dc:	2300      	movs	r3, #0
 800f7de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f7e2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800f7e6:	460b      	mov	r3, r1
 800f7e8:	4313      	orrs	r3, r2
 800f7ea:	d039      	beq.n	800f860 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800f7ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f7f2:	2b03      	cmp	r3, #3
 800f7f4:	d81c      	bhi.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800f7f6:	a201      	add	r2, pc, #4	@ (adr r2, 800f7fc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800f7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7fc:	0800f839 	.word	0x0800f839
 800f800:	0800f80d 	.word	0x0800f80d
 800f804:	0800f81b 	.word	0x0800f81b
 800f808:	0800f839 	.word	0x0800f839
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f80c:	4b67      	ldr	r3, [pc, #412]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f810:	4a66      	ldr	r2, [pc, #408]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f812:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f816:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f818:	e00f      	b.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f81a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f81e:	3308      	adds	r3, #8
 800f820:	2102      	movs	r1, #2
 800f822:	4618      	mov	r0, r3
 800f824:	f001 f902 	bl	8010a2c <RCCEx_PLL2_Config>
 800f828:	4603      	mov	r3, r0
 800f82a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f82e:	e004      	b.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f830:	2301      	movs	r3, #1
 800f832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f836:	e000      	b.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800f838:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f83a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d10a      	bne.n	800f858 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800f842:	4b5a      	ldr	r3, [pc, #360]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f846:	f023 0103 	bic.w	r1, r3, #3
 800f84a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f84e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f850:	4a56      	ldr	r2, [pc, #344]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f852:	430b      	orrs	r3, r1
 800f854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f856:	e003      	b.n	800f860 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f858:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f85c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f868:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800f86c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f870:	2300      	movs	r3, #0
 800f872:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800f876:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800f87a:	460b      	mov	r3, r1
 800f87c:	4313      	orrs	r3, r2
 800f87e:	f000 809f 	beq.w	800f9c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f882:	4b4b      	ldr	r3, [pc, #300]	@ (800f9b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	4a4a      	ldr	r2, [pc, #296]	@ (800f9b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f88c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f88e:	f7f7 fbc7 	bl	8007020 <HAL_GetTick>
 800f892:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f896:	e00b      	b.n	800f8b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f898:	f7f7 fbc2 	bl	8007020 <HAL_GetTick>
 800f89c:	4602      	mov	r2, r0
 800f89e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f8a2:	1ad3      	subs	r3, r2, r3
 800f8a4:	2b64      	cmp	r3, #100	@ 0x64
 800f8a6:	d903      	bls.n	800f8b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800f8a8:	2303      	movs	r3, #3
 800f8aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f8ae:	e005      	b.n	800f8bc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f8b0:	4b3f      	ldr	r3, [pc, #252]	@ (800f9b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d0ed      	beq.n	800f898 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800f8bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d179      	bne.n	800f9b8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f8c4:	4b39      	ldr	r3, [pc, #228]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f8c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f8d0:	4053      	eors	r3, r2
 800f8d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d015      	beq.n	800f906 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f8da:	4b34      	ldr	r3, [pc, #208]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f8e2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f8e6:	4b31      	ldr	r3, [pc, #196]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8ea:	4a30      	ldr	r2, [pc, #192]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f8f0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f8f2:	4b2e      	ldr	r3, [pc, #184]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8f6:	4a2d      	ldr	r2, [pc, #180]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f8f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f8fc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f8fe:	4a2b      	ldr	r2, [pc, #172]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f900:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800f904:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f90a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f90e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f912:	d118      	bne.n	800f946 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f914:	f7f7 fb84 	bl	8007020 <HAL_GetTick>
 800f918:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f91c:	e00d      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f91e:	f7f7 fb7f 	bl	8007020 <HAL_GetTick>
 800f922:	4602      	mov	r2, r0
 800f924:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f928:	1ad2      	subs	r2, r2, r3
 800f92a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800f92e:	429a      	cmp	r2, r3
 800f930:	d903      	bls.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f932:	2303      	movs	r3, #3
 800f934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800f938:	e005      	b.n	800f946 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f93a:	4b1c      	ldr	r3, [pc, #112]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f93c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f93e:	f003 0302 	and.w	r3, r3, #2
 800f942:	2b00      	cmp	r3, #0
 800f944:	d0eb      	beq.n	800f91e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d129      	bne.n	800f9a2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f94e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f952:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f95a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f95e:	d10e      	bne.n	800f97e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f960:	4b12      	ldr	r3, [pc, #72]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f962:	691b      	ldr	r3, [r3, #16]
 800f964:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800f968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f96c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f970:	091a      	lsrs	r2, r3, #4
 800f972:	4b10      	ldr	r3, [pc, #64]	@ (800f9b4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f974:	4013      	ands	r3, r2
 800f976:	4a0d      	ldr	r2, [pc, #52]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f978:	430b      	orrs	r3, r1
 800f97a:	6113      	str	r3, [r2, #16]
 800f97c:	e005      	b.n	800f98a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f97e:	4b0b      	ldr	r3, [pc, #44]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f980:	691b      	ldr	r3, [r3, #16]
 800f982:	4a0a      	ldr	r2, [pc, #40]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f984:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f988:	6113      	str	r3, [r2, #16]
 800f98a:	4b08      	ldr	r3, [pc, #32]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f98c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800f98e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f992:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f996:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f99a:	4a04      	ldr	r2, [pc, #16]	@ (800f9ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f99c:	430b      	orrs	r3, r1
 800f99e:	6713      	str	r3, [r2, #112]	@ 0x70
 800f9a0:	e00e      	b.n	800f9c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f9a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f9a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800f9aa:	e009      	b.n	800f9c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f9ac:	58024400 	.word	0x58024400
 800f9b0:	58024800 	.word	0x58024800
 800f9b4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f9bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f9c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c8:	f002 0301 	and.w	r3, r2, #1
 800f9cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f9d6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f9da:	460b      	mov	r3, r1
 800f9dc:	4313      	orrs	r3, r2
 800f9de:	f000 8089 	beq.w	800faf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f9e8:	2b28      	cmp	r3, #40	@ 0x28
 800f9ea:	d86b      	bhi.n	800fac4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f9ec:	a201      	add	r2, pc, #4	@ (adr r2, 800f9f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f9ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9f2:	bf00      	nop
 800f9f4:	0800facd 	.word	0x0800facd
 800f9f8:	0800fac5 	.word	0x0800fac5
 800f9fc:	0800fac5 	.word	0x0800fac5
 800fa00:	0800fac5 	.word	0x0800fac5
 800fa04:	0800fac5 	.word	0x0800fac5
 800fa08:	0800fac5 	.word	0x0800fac5
 800fa0c:	0800fac5 	.word	0x0800fac5
 800fa10:	0800fac5 	.word	0x0800fac5
 800fa14:	0800fa99 	.word	0x0800fa99
 800fa18:	0800fac5 	.word	0x0800fac5
 800fa1c:	0800fac5 	.word	0x0800fac5
 800fa20:	0800fac5 	.word	0x0800fac5
 800fa24:	0800fac5 	.word	0x0800fac5
 800fa28:	0800fac5 	.word	0x0800fac5
 800fa2c:	0800fac5 	.word	0x0800fac5
 800fa30:	0800fac5 	.word	0x0800fac5
 800fa34:	0800faaf 	.word	0x0800faaf
 800fa38:	0800fac5 	.word	0x0800fac5
 800fa3c:	0800fac5 	.word	0x0800fac5
 800fa40:	0800fac5 	.word	0x0800fac5
 800fa44:	0800fac5 	.word	0x0800fac5
 800fa48:	0800fac5 	.word	0x0800fac5
 800fa4c:	0800fac5 	.word	0x0800fac5
 800fa50:	0800fac5 	.word	0x0800fac5
 800fa54:	0800facd 	.word	0x0800facd
 800fa58:	0800fac5 	.word	0x0800fac5
 800fa5c:	0800fac5 	.word	0x0800fac5
 800fa60:	0800fac5 	.word	0x0800fac5
 800fa64:	0800fac5 	.word	0x0800fac5
 800fa68:	0800fac5 	.word	0x0800fac5
 800fa6c:	0800fac5 	.word	0x0800fac5
 800fa70:	0800fac5 	.word	0x0800fac5
 800fa74:	0800facd 	.word	0x0800facd
 800fa78:	0800fac5 	.word	0x0800fac5
 800fa7c:	0800fac5 	.word	0x0800fac5
 800fa80:	0800fac5 	.word	0x0800fac5
 800fa84:	0800fac5 	.word	0x0800fac5
 800fa88:	0800fac5 	.word	0x0800fac5
 800fa8c:	0800fac5 	.word	0x0800fac5
 800fa90:	0800fac5 	.word	0x0800fac5
 800fa94:	0800facd 	.word	0x0800facd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa9c:	3308      	adds	r3, #8
 800fa9e:	2101      	movs	r1, #1
 800faa0:	4618      	mov	r0, r3
 800faa2:	f000 ffc3 	bl	8010a2c <RCCEx_PLL2_Config>
 800faa6:	4603      	mov	r3, r0
 800faa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800faac:	e00f      	b.n	800face <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800faae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fab2:	3328      	adds	r3, #40	@ 0x28
 800fab4:	2101      	movs	r1, #1
 800fab6:	4618      	mov	r0, r3
 800fab8:	f001 f86a 	bl	8010b90 <RCCEx_PLL3_Config>
 800fabc:	4603      	mov	r3, r0
 800fabe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fac2:	e004      	b.n	800face <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fac4:	2301      	movs	r3, #1
 800fac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800faca:	e000      	b.n	800face <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800facc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800face:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d10a      	bne.n	800faec <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800fad6:	4bbf      	ldr	r3, [pc, #764]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fada:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fae2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fae4:	4abb      	ldr	r2, [pc, #748]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fae6:	430b      	orrs	r3, r1
 800fae8:	6553      	str	r3, [r2, #84]	@ 0x54
 800faea:	e003      	b.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800faec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800faf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800faf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fafc:	f002 0302 	and.w	r3, r2, #2
 800fb00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fb04:	2300      	movs	r3, #0
 800fb06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fb0a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fb0e:	460b      	mov	r3, r1
 800fb10:	4313      	orrs	r3, r2
 800fb12:	d041      	beq.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fb14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb1a:	2b05      	cmp	r3, #5
 800fb1c:	d824      	bhi.n	800fb68 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800fb1e:	a201      	add	r2, pc, #4	@ (adr r2, 800fb24 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800fb20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb24:	0800fb71 	.word	0x0800fb71
 800fb28:	0800fb3d 	.word	0x0800fb3d
 800fb2c:	0800fb53 	.word	0x0800fb53
 800fb30:	0800fb71 	.word	0x0800fb71
 800fb34:	0800fb71 	.word	0x0800fb71
 800fb38:	0800fb71 	.word	0x0800fb71
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fb3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb40:	3308      	adds	r3, #8
 800fb42:	2101      	movs	r1, #1
 800fb44:	4618      	mov	r0, r3
 800fb46:	f000 ff71 	bl	8010a2c <RCCEx_PLL2_Config>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fb50:	e00f      	b.n	800fb72 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fb52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb56:	3328      	adds	r3, #40	@ 0x28
 800fb58:	2101      	movs	r1, #1
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	f001 f818 	bl	8010b90 <RCCEx_PLL3_Config>
 800fb60:	4603      	mov	r3, r0
 800fb62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fb66:	e004      	b.n	800fb72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fb6e:	e000      	b.n	800fb72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800fb70:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d10a      	bne.n	800fb90 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800fb7a:	4b96      	ldr	r3, [pc, #600]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fb7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb7e:	f023 0107 	bic.w	r1, r3, #7
 800fb82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb88:	4a92      	ldr	r2, [pc, #584]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fb8a:	430b      	orrs	r3, r1
 800fb8c:	6553      	str	r3, [r2, #84]	@ 0x54
 800fb8e:	e003      	b.n	800fb98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fb98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba0:	f002 0304 	and.w	r3, r2, #4
 800fba4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fba8:	2300      	movs	r3, #0
 800fbaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fbae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800fbb2:	460b      	mov	r3, r1
 800fbb4:	4313      	orrs	r3, r2
 800fbb6:	d044      	beq.n	800fc42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800fbb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fbc0:	2b05      	cmp	r3, #5
 800fbc2:	d825      	bhi.n	800fc10 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800fbc4:	a201      	add	r2, pc, #4	@ (adr r2, 800fbcc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800fbc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbca:	bf00      	nop
 800fbcc:	0800fc19 	.word	0x0800fc19
 800fbd0:	0800fbe5 	.word	0x0800fbe5
 800fbd4:	0800fbfb 	.word	0x0800fbfb
 800fbd8:	0800fc19 	.word	0x0800fc19
 800fbdc:	0800fc19 	.word	0x0800fc19
 800fbe0:	0800fc19 	.word	0x0800fc19
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fbe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbe8:	3308      	adds	r3, #8
 800fbea:	2101      	movs	r1, #1
 800fbec:	4618      	mov	r0, r3
 800fbee:	f000 ff1d 	bl	8010a2c <RCCEx_PLL2_Config>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fbf8:	e00f      	b.n	800fc1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fbfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbfe:	3328      	adds	r3, #40	@ 0x28
 800fc00:	2101      	movs	r1, #1
 800fc02:	4618      	mov	r0, r3
 800fc04:	f000 ffc4 	bl	8010b90 <RCCEx_PLL3_Config>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fc0e:	e004      	b.n	800fc1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc10:	2301      	movs	r3, #1
 800fc12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fc16:	e000      	b.n	800fc1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800fc18:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d10b      	bne.n	800fc3a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fc22:	4b6c      	ldr	r3, [pc, #432]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fc24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc26:	f023 0107 	bic.w	r1, r3, #7
 800fc2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc32:	4a68      	ldr	r2, [pc, #416]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fc34:	430b      	orrs	r3, r1
 800fc36:	6593      	str	r3, [r2, #88]	@ 0x58
 800fc38:	e003      	b.n	800fc42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800fc42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4a:	f002 0320 	and.w	r3, r2, #32
 800fc4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800fc52:	2300      	movs	r3, #0
 800fc54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fc58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800fc5c:	460b      	mov	r3, r1
 800fc5e:	4313      	orrs	r3, r2
 800fc60:	d055      	beq.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800fc62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc6e:	d033      	beq.n	800fcd8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800fc70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc74:	d82c      	bhi.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fc76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc7a:	d02f      	beq.n	800fcdc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800fc7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc80:	d826      	bhi.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fc82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc86:	d02b      	beq.n	800fce0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800fc88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc8c:	d820      	bhi.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fc8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc92:	d012      	beq.n	800fcba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800fc94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc98:	d81a      	bhi.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d022      	beq.n	800fce4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800fc9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fca2:	d115      	bne.n	800fcd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fca8:	3308      	adds	r3, #8
 800fcaa:	2100      	movs	r1, #0
 800fcac:	4618      	mov	r0, r3
 800fcae:	f000 febd 	bl	8010a2c <RCCEx_PLL2_Config>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fcb8:	e015      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcbe:	3328      	adds	r3, #40	@ 0x28
 800fcc0:	2102      	movs	r1, #2
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f000 ff64 	bl	8010b90 <RCCEx_PLL3_Config>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fcce:	e00a      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fcd0:	2301      	movs	r3, #1
 800fcd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fcd6:	e006      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fcd8:	bf00      	nop
 800fcda:	e004      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fcdc:	bf00      	nop
 800fcde:	e002      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fce0:	bf00      	nop
 800fce2:	e000      	b.n	800fce6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fce4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fce6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d10b      	bne.n	800fd06 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800fcee:	4b39      	ldr	r3, [pc, #228]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fcf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fcf2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fcf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcfe:	4a35      	ldr	r2, [pc, #212]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fd00:	430b      	orrs	r3, r1
 800fd02:	6553      	str	r3, [r2, #84]	@ 0x54
 800fd04:	e003      	b.n	800fd0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800fd0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd16:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800fd1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fd1e:	2300      	movs	r3, #0
 800fd20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800fd24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800fd28:	460b      	mov	r3, r1
 800fd2a:	4313      	orrs	r3, r2
 800fd2c:	d058      	beq.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800fd2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fd36:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800fd3a:	d033      	beq.n	800fda4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800fd3c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800fd40:	d82c      	bhi.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fd42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd46:	d02f      	beq.n	800fda8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800fd48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd4c:	d826      	bhi.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fd4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fd52:	d02b      	beq.n	800fdac <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800fd54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fd58:	d820      	bhi.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fd5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd5e:	d012      	beq.n	800fd86 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800fd60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd64:	d81a      	bhi.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d022      	beq.n	800fdb0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800fd6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fd6e:	d115      	bne.n	800fd9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fd70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd74:	3308      	adds	r3, #8
 800fd76:	2100      	movs	r1, #0
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f000 fe57 	bl	8010a2c <RCCEx_PLL2_Config>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fd84:	e015      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fd86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd8a:	3328      	adds	r3, #40	@ 0x28
 800fd8c:	2102      	movs	r1, #2
 800fd8e:	4618      	mov	r0, r3
 800fd90:	f000 fefe 	bl	8010b90 <RCCEx_PLL3_Config>
 800fd94:	4603      	mov	r3, r0
 800fd96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fd9a:	e00a      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fda2:	e006      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fda4:	bf00      	nop
 800fda6:	e004      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fda8:	bf00      	nop
 800fdaa:	e002      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fdac:	bf00      	nop
 800fdae:	e000      	b.n	800fdb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fdb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fdb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d10e      	bne.n	800fdd8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800fdba:	4b06      	ldr	r3, [pc, #24]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fdbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdbe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800fdc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fdca:	4a02      	ldr	r2, [pc, #8]	@ (800fdd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fdcc:	430b      	orrs	r3, r1
 800fdce:	6593      	str	r3, [r2, #88]	@ 0x58
 800fdd0:	e006      	b.n	800fde0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800fdd2:	bf00      	nop
 800fdd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fdd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800fde0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800fdec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fdf6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800fdfa:	460b      	mov	r3, r1
 800fdfc:	4313      	orrs	r3, r2
 800fdfe:	d055      	beq.n	800feac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800fe00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fe08:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800fe0c:	d033      	beq.n	800fe76 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800fe0e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800fe12:	d82c      	bhi.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fe14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fe18:	d02f      	beq.n	800fe7a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800fe1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fe1e:	d826      	bhi.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fe20:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800fe24:	d02b      	beq.n	800fe7e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800fe26:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800fe2a:	d820      	bhi.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fe2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fe30:	d012      	beq.n	800fe58 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800fe32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fe36:	d81a      	bhi.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d022      	beq.n	800fe82 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800fe3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fe40:	d115      	bne.n	800fe6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fe42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe46:	3308      	adds	r3, #8
 800fe48:	2100      	movs	r1, #0
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	f000 fdee 	bl	8010a2c <RCCEx_PLL2_Config>
 800fe50:	4603      	mov	r3, r0
 800fe52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fe56:	e015      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fe58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe5c:	3328      	adds	r3, #40	@ 0x28
 800fe5e:	2102      	movs	r1, #2
 800fe60:	4618      	mov	r0, r3
 800fe62:	f000 fe95 	bl	8010b90 <RCCEx_PLL3_Config>
 800fe66:	4603      	mov	r3, r0
 800fe68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fe6c:	e00a      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe6e:	2301      	movs	r3, #1
 800fe70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fe74:	e006      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fe76:	bf00      	nop
 800fe78:	e004      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fe7a:	bf00      	nop
 800fe7c:	e002      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fe7e:	bf00      	nop
 800fe80:	e000      	b.n	800fe84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fe82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d10b      	bne.n	800fea4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800fe8c:	4ba1      	ldr	r3, [pc, #644]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe90:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800fe94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fe9c:	4a9d      	ldr	r2, [pc, #628]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe9e:	430b      	orrs	r3, r1
 800fea0:	6593      	str	r3, [r2, #88]	@ 0x58
 800fea2:	e003      	b.n	800feac <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fea4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fea8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800feac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800feb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feb4:	f002 0308 	and.w	r3, r2, #8
 800feb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800febc:	2300      	movs	r3, #0
 800febe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fec2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800fec6:	460b      	mov	r3, r1
 800fec8:	4313      	orrs	r3, r2
 800feca:	d01e      	beq.n	800ff0a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800fecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fed8:	d10c      	bne.n	800fef4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800feda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fede:	3328      	adds	r3, #40	@ 0x28
 800fee0:	2102      	movs	r1, #2
 800fee2:	4618      	mov	r0, r3
 800fee4:	f000 fe54 	bl	8010b90 <RCCEx_PLL3_Config>
 800fee8:	4603      	mov	r3, r0
 800feea:	2b00      	cmp	r3, #0
 800feec:	d002      	beq.n	800fef4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800feee:	2301      	movs	r3, #1
 800fef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800fef4:	4b87      	ldr	r3, [pc, #540]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fef8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fefc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ff04:	4a83      	ldr	r2, [pc, #524]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff06:	430b      	orrs	r3, r1
 800ff08:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ff0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff12:	f002 0310 	and.w	r3, r2, #16
 800ff16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ff20:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ff24:	460b      	mov	r3, r1
 800ff26:	4313      	orrs	r3, r2
 800ff28:	d01e      	beq.n	800ff68 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ff2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ff32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff36:	d10c      	bne.n	800ff52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ff38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff3c:	3328      	adds	r3, #40	@ 0x28
 800ff3e:	2102      	movs	r1, #2
 800ff40:	4618      	mov	r0, r3
 800ff42:	f000 fe25 	bl	8010b90 <RCCEx_PLL3_Config>
 800ff46:	4603      	mov	r3, r0
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d002      	beq.n	800ff52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ff52:	4b70      	ldr	r3, [pc, #448]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff56:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ff5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ff62:	4a6c      	ldr	r2, [pc, #432]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff64:	430b      	orrs	r3, r1
 800ff66:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ff68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff70:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ff74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ff78:	2300      	movs	r3, #0
 800ff7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ff7e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800ff82:	460b      	mov	r3, r1
 800ff84:	4313      	orrs	r3, r2
 800ff86:	d03e      	beq.n	8010006 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ff88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ff90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ff94:	d022      	beq.n	800ffdc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800ff96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ff9a:	d81b      	bhi.n	800ffd4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d003      	beq.n	800ffa8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800ffa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ffa4:	d00b      	beq.n	800ffbe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800ffa6:	e015      	b.n	800ffd4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ffa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffac:	3308      	adds	r3, #8
 800ffae:	2100      	movs	r1, #0
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f000 fd3b 	bl	8010a2c <RCCEx_PLL2_Config>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ffbc:	e00f      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ffbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffc2:	3328      	adds	r3, #40	@ 0x28
 800ffc4:	2102      	movs	r1, #2
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	f000 fde2 	bl	8010b90 <RCCEx_PLL3_Config>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ffd2:	e004      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ffd4:	2301      	movs	r3, #1
 800ffd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ffda:	e000      	b.n	800ffde <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800ffdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d10b      	bne.n	800fffe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ffe6:	4b4b      	ldr	r3, [pc, #300]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ffe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ffea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ffee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fff2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fff6:	4a47      	ldr	r2, [pc, #284]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fff8:	430b      	orrs	r3, r1
 800fffa:	6593      	str	r3, [r2, #88]	@ 0x58
 800fffc:	e003      	b.n	8010006 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8010006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801000a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801000e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8010012:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010014:	2300      	movs	r3, #0
 8010016:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010018:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801001c:	460b      	mov	r3, r1
 801001e:	4313      	orrs	r3, r2
 8010020:	d03b      	beq.n	801009a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8010022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801002a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801002e:	d01f      	beq.n	8010070 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8010030:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010034:	d818      	bhi.n	8010068 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8010036:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801003a:	d003      	beq.n	8010044 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 801003c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010040:	d007      	beq.n	8010052 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8010042:	e011      	b.n	8010068 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010044:	4b33      	ldr	r3, [pc, #204]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010048:	4a32      	ldr	r2, [pc, #200]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801004a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801004e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010050:	e00f      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010056:	3328      	adds	r3, #40	@ 0x28
 8010058:	2101      	movs	r1, #1
 801005a:	4618      	mov	r0, r3
 801005c:	f000 fd98 	bl	8010b90 <RCCEx_PLL3_Config>
 8010060:	4603      	mov	r3, r0
 8010062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8010066:	e004      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010068:	2301      	movs	r3, #1
 801006a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801006e:	e000      	b.n	8010072 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8010070:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010076:	2b00      	cmp	r3, #0
 8010078:	d10b      	bne.n	8010092 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801007a:	4b26      	ldr	r3, [pc, #152]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801007c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801007e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8010082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801008a:	4a22      	ldr	r2, [pc, #136]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801008c:	430b      	orrs	r3, r1
 801008e:	6553      	str	r3, [r2, #84]	@ 0x54
 8010090:	e003      	b.n	801009a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010096:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801009a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801009e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80100a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80100a8:	2300      	movs	r3, #0
 80100aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80100ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80100b0:	460b      	mov	r3, r1
 80100b2:	4313      	orrs	r3, r2
 80100b4:	d034      	beq.n	8010120 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80100b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d003      	beq.n	80100c8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80100c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80100c4:	d007      	beq.n	80100d6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80100c6:	e011      	b.n	80100ec <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80100c8:	4b12      	ldr	r3, [pc, #72]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80100ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100cc:	4a11      	ldr	r2, [pc, #68]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80100ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80100d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80100d4:	e00e      	b.n	80100f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80100d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100da:	3308      	adds	r3, #8
 80100dc:	2102      	movs	r1, #2
 80100de:	4618      	mov	r0, r3
 80100e0:	f000 fca4 	bl	8010a2c <RCCEx_PLL2_Config>
 80100e4:	4603      	mov	r3, r0
 80100e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80100ea:	e003      	b.n	80100f4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80100ec:	2301      	movs	r3, #1
 80100ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80100f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d10d      	bne.n	8010118 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80100fc:	4b05      	ldr	r3, [pc, #20]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80100fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010100:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801010a:	4a02      	ldr	r2, [pc, #8]	@ (8010114 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801010c:	430b      	orrs	r3, r1
 801010e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010110:	e006      	b.n	8010120 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8010112:	bf00      	nop
 8010114:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801011c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010128:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 801012c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801012e:	2300      	movs	r3, #0
 8010130:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010132:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8010136:	460b      	mov	r3, r1
 8010138:	4313      	orrs	r3, r2
 801013a:	d00c      	beq.n	8010156 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801013c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010140:	3328      	adds	r3, #40	@ 0x28
 8010142:	2102      	movs	r1, #2
 8010144:	4618      	mov	r0, r3
 8010146:	f000 fd23 	bl	8010b90 <RCCEx_PLL3_Config>
 801014a:	4603      	mov	r3, r0
 801014c:	2b00      	cmp	r3, #0
 801014e:	d002      	beq.n	8010156 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8010150:	2301      	movs	r3, #1
 8010152:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8010156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801015a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8010162:	663b      	str	r3, [r7, #96]	@ 0x60
 8010164:	2300      	movs	r3, #0
 8010166:	667b      	str	r3, [r7, #100]	@ 0x64
 8010168:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801016c:	460b      	mov	r3, r1
 801016e:	4313      	orrs	r3, r2
 8010170:	d038      	beq.n	80101e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801017a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801017e:	d018      	beq.n	80101b2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8010180:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010184:	d811      	bhi.n	80101aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8010186:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801018a:	d014      	beq.n	80101b6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 801018c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010190:	d80b      	bhi.n	80101aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8010192:	2b00      	cmp	r3, #0
 8010194:	d011      	beq.n	80101ba <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8010196:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801019a:	d106      	bne.n	80101aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801019c:	4bc3      	ldr	r3, [pc, #780]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801019e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101a0:	4ac2      	ldr	r2, [pc, #776]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80101a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80101a8:	e008      	b.n	80101bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101aa:	2301      	movs	r3, #1
 80101ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80101b0:	e004      	b.n	80101bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80101b2:	bf00      	nop
 80101b4:	e002      	b.n	80101bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80101b6:	bf00      	nop
 80101b8:	e000      	b.n	80101bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80101ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80101bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d10b      	bne.n	80101dc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80101c4:	4bb9      	ldr	r3, [pc, #740]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101c8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80101cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101d4:	4ab5      	ldr	r2, [pc, #724]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101d6:	430b      	orrs	r3, r1
 80101d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80101da:	e003      	b.n	80101e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80101dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80101e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80101e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80101f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80101f2:	2300      	movs	r3, #0
 80101f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80101f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80101fa:	460b      	mov	r3, r1
 80101fc:	4313      	orrs	r3, r2
 80101fe:	d009      	beq.n	8010214 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010200:	4baa      	ldr	r3, [pc, #680]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010204:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801020c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801020e:	4aa7      	ldr	r2, [pc, #668]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010210:	430b      	orrs	r3, r1
 8010212:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8010214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801021c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8010220:	653b      	str	r3, [r7, #80]	@ 0x50
 8010222:	2300      	movs	r3, #0
 8010224:	657b      	str	r3, [r7, #84]	@ 0x54
 8010226:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801022a:	460b      	mov	r3, r1
 801022c:	4313      	orrs	r3, r2
 801022e:	d00a      	beq.n	8010246 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8010230:	4b9e      	ldr	r3, [pc, #632]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010232:	691b      	ldr	r3, [r3, #16]
 8010234:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8010238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801023c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8010240:	4a9a      	ldr	r2, [pc, #616]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010242:	430b      	orrs	r3, r1
 8010244:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801024a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010252:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010254:	2300      	movs	r3, #0
 8010256:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010258:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801025c:	460b      	mov	r3, r1
 801025e:	4313      	orrs	r3, r2
 8010260:	d009      	beq.n	8010276 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010262:	4b92      	ldr	r3, [pc, #584]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010266:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 801026a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801026e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010270:	4a8e      	ldr	r2, [pc, #568]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010272:	430b      	orrs	r3, r1
 8010274:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801027a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801027e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8010282:	643b      	str	r3, [r7, #64]	@ 0x40
 8010284:	2300      	movs	r3, #0
 8010286:	647b      	str	r3, [r7, #68]	@ 0x44
 8010288:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801028c:	460b      	mov	r3, r1
 801028e:	4313      	orrs	r3, r2
 8010290:	d00e      	beq.n	80102b0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010292:	4b86      	ldr	r3, [pc, #536]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010294:	691b      	ldr	r3, [r3, #16]
 8010296:	4a85      	ldr	r2, [pc, #532]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010298:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801029c:	6113      	str	r3, [r2, #16]
 801029e:	4b83      	ldr	r3, [pc, #524]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80102a0:	6919      	ldr	r1, [r3, #16]
 80102a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80102aa:	4a80      	ldr	r2, [pc, #512]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80102ac:	430b      	orrs	r3, r1
 80102ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80102b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80102bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80102be:	2300      	movs	r3, #0
 80102c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80102c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80102c6:	460b      	mov	r3, r1
 80102c8:	4313      	orrs	r3, r2
 80102ca:	d009      	beq.n	80102e0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80102cc:	4b77      	ldr	r3, [pc, #476]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80102ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80102d0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80102d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102da:	4a74      	ldr	r2, [pc, #464]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80102dc:	430b      	orrs	r3, r1
 80102de:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80102e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80102ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80102ee:	2300      	movs	r3, #0
 80102f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80102f2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80102f6:	460b      	mov	r3, r1
 80102f8:	4313      	orrs	r3, r2
 80102fa:	d00a      	beq.n	8010312 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80102fc:	4b6b      	ldr	r3, [pc, #428]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80102fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010300:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8010304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010308:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801030c:	4a67      	ldr	r2, [pc, #412]	@ (80104ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801030e:	430b      	orrs	r3, r1
 8010310:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010316:	e9d3 2300 	ldrd	r2, r3, [r3]
 801031a:	2100      	movs	r1, #0
 801031c:	62b9      	str	r1, [r7, #40]	@ 0x28
 801031e:	f003 0301 	and.w	r3, r3, #1
 8010322:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010324:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8010328:	460b      	mov	r3, r1
 801032a:	4313      	orrs	r3, r2
 801032c:	d011      	beq.n	8010352 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801032e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010332:	3308      	adds	r3, #8
 8010334:	2100      	movs	r1, #0
 8010336:	4618      	mov	r0, r3
 8010338:	f000 fb78 	bl	8010a2c <RCCEx_PLL2_Config>
 801033c:	4603      	mov	r3, r0
 801033e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010346:	2b00      	cmp	r3, #0
 8010348:	d003      	beq.n	8010352 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801034a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801034e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010356:	e9d3 2300 	ldrd	r2, r3, [r3]
 801035a:	2100      	movs	r1, #0
 801035c:	6239      	str	r1, [r7, #32]
 801035e:	f003 0302 	and.w	r3, r3, #2
 8010362:	627b      	str	r3, [r7, #36]	@ 0x24
 8010364:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010368:	460b      	mov	r3, r1
 801036a:	4313      	orrs	r3, r2
 801036c:	d011      	beq.n	8010392 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801036e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010372:	3308      	adds	r3, #8
 8010374:	2101      	movs	r1, #1
 8010376:	4618      	mov	r0, r3
 8010378:	f000 fb58 	bl	8010a2c <RCCEx_PLL2_Config>
 801037c:	4603      	mov	r3, r0
 801037e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010386:	2b00      	cmp	r3, #0
 8010388:	d003      	beq.n	8010392 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801038a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801038e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801039a:	2100      	movs	r1, #0
 801039c:	61b9      	str	r1, [r7, #24]
 801039e:	f003 0304 	and.w	r3, r3, #4
 80103a2:	61fb      	str	r3, [r7, #28]
 80103a4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80103a8:	460b      	mov	r3, r1
 80103aa:	4313      	orrs	r3, r2
 80103ac:	d011      	beq.n	80103d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80103ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103b2:	3308      	adds	r3, #8
 80103b4:	2102      	movs	r1, #2
 80103b6:	4618      	mov	r0, r3
 80103b8:	f000 fb38 	bl	8010a2c <RCCEx_PLL2_Config>
 80103bc:	4603      	mov	r3, r0
 80103be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80103c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d003      	beq.n	80103d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80103ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80103ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80103d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103da:	2100      	movs	r1, #0
 80103dc:	6139      	str	r1, [r7, #16]
 80103de:	f003 0308 	and.w	r3, r3, #8
 80103e2:	617b      	str	r3, [r7, #20]
 80103e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80103e8:	460b      	mov	r3, r1
 80103ea:	4313      	orrs	r3, r2
 80103ec:	d011      	beq.n	8010412 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80103ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103f2:	3328      	adds	r3, #40	@ 0x28
 80103f4:	2100      	movs	r1, #0
 80103f6:	4618      	mov	r0, r3
 80103f8:	f000 fbca 	bl	8010b90 <RCCEx_PLL3_Config>
 80103fc:	4603      	mov	r3, r0
 80103fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8010402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010406:	2b00      	cmp	r3, #0
 8010408:	d003      	beq.n	8010412 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801040a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801040e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8010412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801041a:	2100      	movs	r1, #0
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	f003 0310 	and.w	r3, r3, #16
 8010422:	60fb      	str	r3, [r7, #12]
 8010424:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010428:	460b      	mov	r3, r1
 801042a:	4313      	orrs	r3, r2
 801042c:	d011      	beq.n	8010452 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801042e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010432:	3328      	adds	r3, #40	@ 0x28
 8010434:	2101      	movs	r1, #1
 8010436:	4618      	mov	r0, r3
 8010438:	f000 fbaa 	bl	8010b90 <RCCEx_PLL3_Config>
 801043c:	4603      	mov	r3, r0
 801043e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010446:	2b00      	cmp	r3, #0
 8010448:	d003      	beq.n	8010452 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801044a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801044e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801045a:	2100      	movs	r1, #0
 801045c:	6039      	str	r1, [r7, #0]
 801045e:	f003 0320 	and.w	r3, r3, #32
 8010462:	607b      	str	r3, [r7, #4]
 8010464:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010468:	460b      	mov	r3, r1
 801046a:	4313      	orrs	r3, r2
 801046c:	d011      	beq.n	8010492 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801046e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010472:	3328      	adds	r3, #40	@ 0x28
 8010474:	2102      	movs	r1, #2
 8010476:	4618      	mov	r0, r3
 8010478:	f000 fb8a 	bl	8010b90 <RCCEx_PLL3_Config>
 801047c:	4603      	mov	r3, r0
 801047e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010486:	2b00      	cmp	r3, #0
 8010488:	d003      	beq.n	8010492 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801048a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801048e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8010492:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8010496:	2b00      	cmp	r3, #0
 8010498:	d101      	bne.n	801049e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 801049a:	2300      	movs	r3, #0
 801049c:	e000      	b.n	80104a0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 801049e:	2301      	movs	r3, #1
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80104a6:	46bd      	mov	sp, r7
 80104a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80104ac:	58024400 	.word	0x58024400

080104b0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80104b4:	f7fe fd96 	bl	800efe4 <HAL_RCC_GetHCLKFreq>
 80104b8:	4602      	mov	r2, r0
 80104ba:	4b06      	ldr	r3, [pc, #24]	@ (80104d4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80104bc:	6a1b      	ldr	r3, [r3, #32]
 80104be:	091b      	lsrs	r3, r3, #4
 80104c0:	f003 0307 	and.w	r3, r3, #7
 80104c4:	4904      	ldr	r1, [pc, #16]	@ (80104d8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80104c6:	5ccb      	ldrb	r3, [r1, r3]
 80104c8:	f003 031f 	and.w	r3, r3, #31
 80104cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80104d0:	4618      	mov	r0, r3
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	58024400 	.word	0x58024400
 80104d8:	0801a290 	.word	0x0801a290

080104dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80104dc:	b480      	push	{r7}
 80104de:	b089      	sub	sp, #36	@ 0x24
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80104e4:	4ba1      	ldr	r3, [pc, #644]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80104e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104e8:	f003 0303 	and.w	r3, r3, #3
 80104ec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80104ee:	4b9f      	ldr	r3, [pc, #636]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80104f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104f2:	0b1b      	lsrs	r3, r3, #12
 80104f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80104f8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80104fa:	4b9c      	ldr	r3, [pc, #624]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80104fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104fe:	091b      	lsrs	r3, r3, #4
 8010500:	f003 0301 	and.w	r3, r3, #1
 8010504:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8010506:	4b99      	ldr	r3, [pc, #612]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801050a:	08db      	lsrs	r3, r3, #3
 801050c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010510:	693a      	ldr	r2, [r7, #16]
 8010512:	fb02 f303 	mul.w	r3, r2, r3
 8010516:	ee07 3a90 	vmov	s15, r3
 801051a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801051e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	2b00      	cmp	r3, #0
 8010526:	f000 8111 	beq.w	801074c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801052a:	69bb      	ldr	r3, [r7, #24]
 801052c:	2b02      	cmp	r3, #2
 801052e:	f000 8083 	beq.w	8010638 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8010532:	69bb      	ldr	r3, [r7, #24]
 8010534:	2b02      	cmp	r3, #2
 8010536:	f200 80a1 	bhi.w	801067c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801053a:	69bb      	ldr	r3, [r7, #24]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d003      	beq.n	8010548 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8010540:	69bb      	ldr	r3, [r7, #24]
 8010542:	2b01      	cmp	r3, #1
 8010544:	d056      	beq.n	80105f4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8010546:	e099      	b.n	801067c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010548:	4b88      	ldr	r3, [pc, #544]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	f003 0320 	and.w	r3, r3, #32
 8010550:	2b00      	cmp	r3, #0
 8010552:	d02d      	beq.n	80105b0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010554:	4b85      	ldr	r3, [pc, #532]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	08db      	lsrs	r3, r3, #3
 801055a:	f003 0303 	and.w	r3, r3, #3
 801055e:	4a84      	ldr	r2, [pc, #528]	@ (8010770 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8010560:	fa22 f303 	lsr.w	r3, r2, r3
 8010564:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010566:	68bb      	ldr	r3, [r7, #8]
 8010568:	ee07 3a90 	vmov	s15, r3
 801056c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	ee07 3a90 	vmov	s15, r3
 8010576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801057a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801057e:	4b7b      	ldr	r3, [pc, #492]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010586:	ee07 3a90 	vmov	s15, r3
 801058a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801058e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010592:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010774 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801059a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801059e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80105a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80105a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80105aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80105ae:	e087      	b.n	80106c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	ee07 3a90 	vmov	s15, r3
 80105b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80105ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010778 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80105be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80105c2:	4b6a      	ldr	r3, [pc, #424]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80105c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80105ca:	ee07 3a90 	vmov	s15, r3
 80105ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80105d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80105d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010774 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80105da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80105de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80105e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80105e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80105ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80105ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80105f2:	e065      	b.n	80106c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	ee07 3a90 	vmov	s15, r3
 80105fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80105fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801077c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010606:	4b59      	ldr	r3, [pc, #356]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801060a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801060e:	ee07 3a90 	vmov	s15, r3
 8010612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010616:	ed97 6a03 	vldr	s12, [r7, #12]
 801061a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010774 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801061e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801062a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801062e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010636:	e043      	b.n	80106c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010638:	697b      	ldr	r3, [r7, #20]
 801063a:	ee07 3a90 	vmov	s15, r3
 801063e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010642:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8010646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801064a:	4b48      	ldr	r3, [pc, #288]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801064c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801064e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010652:	ee07 3a90 	vmov	s15, r3
 8010656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801065a:	ed97 6a03 	vldr	s12, [r7, #12]
 801065e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010774 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801066a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801066e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010676:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801067a:	e021      	b.n	80106c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	ee07 3a90 	vmov	s15, r3
 8010682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010686:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801077c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801068a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801068e:	4b37      	ldr	r3, [pc, #220]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010696:	ee07 3a90 	vmov	s15, r3
 801069a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801069e:	ed97 6a03 	vldr	s12, [r7, #12]
 80106a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010774 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80106a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80106aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80106ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80106b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80106b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80106ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80106be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80106c0:	4b2a      	ldr	r3, [pc, #168]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80106c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106c4:	0a5b      	lsrs	r3, r3, #9
 80106c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80106ca:	ee07 3a90 	vmov	s15, r3
 80106ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80106d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80106d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80106da:	edd7 6a07 	vldr	s13, [r7, #28]
 80106de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80106e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80106e6:	ee17 2a90 	vmov	r2, s15
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80106ee:	4b1f      	ldr	r3, [pc, #124]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80106f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106f2:	0c1b      	lsrs	r3, r3, #16
 80106f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80106f8:	ee07 3a90 	vmov	s15, r3
 80106fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010700:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010704:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010708:	edd7 6a07 	vldr	s13, [r7, #28]
 801070c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010710:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010714:	ee17 2a90 	vmov	r2, s15
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 801071c:	4b13      	ldr	r3, [pc, #76]	@ (801076c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801071e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010720:	0e1b      	lsrs	r3, r3, #24
 8010722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010726:	ee07 3a90 	vmov	s15, r3
 801072a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801072e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010732:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010736:	edd7 6a07 	vldr	s13, [r7, #28]
 801073a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801073e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010742:	ee17 2a90 	vmov	r2, s15
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801074a:	e008      	b.n	801075e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2200      	movs	r2, #0
 8010750:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2200      	movs	r2, #0
 8010756:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2200      	movs	r2, #0
 801075c:	609a      	str	r2, [r3, #8]
}
 801075e:	bf00      	nop
 8010760:	3724      	adds	r7, #36	@ 0x24
 8010762:	46bd      	mov	sp, r7
 8010764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010768:	4770      	bx	lr
 801076a:	bf00      	nop
 801076c:	58024400 	.word	0x58024400
 8010770:	03d09000 	.word	0x03d09000
 8010774:	46000000 	.word	0x46000000
 8010778:	4c742400 	.word	0x4c742400
 801077c:	4a742400 	.word	0x4a742400
 8010780:	4bbebc20 	.word	0x4bbebc20

08010784 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8010784:	b480      	push	{r7}
 8010786:	b089      	sub	sp, #36	@ 0x24
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801078c:	4ba1      	ldr	r3, [pc, #644]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801078e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010790:	f003 0303 	and.w	r3, r3, #3
 8010794:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8010796:	4b9f      	ldr	r3, [pc, #636]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801079a:	0d1b      	lsrs	r3, r3, #20
 801079c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80107a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80107a2:	4b9c      	ldr	r3, [pc, #624]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80107a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107a6:	0a1b      	lsrs	r3, r3, #8
 80107a8:	f003 0301 	and.w	r3, r3, #1
 80107ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80107ae:	4b99      	ldr	r3, [pc, #612]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80107b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107b2:	08db      	lsrs	r3, r3, #3
 80107b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80107b8:	693a      	ldr	r2, [r7, #16]
 80107ba:	fb02 f303 	mul.w	r3, r2, r3
 80107be:	ee07 3a90 	vmov	s15, r3
 80107c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80107c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	f000 8111 	beq.w	80109f4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80107d2:	69bb      	ldr	r3, [r7, #24]
 80107d4:	2b02      	cmp	r3, #2
 80107d6:	f000 8083 	beq.w	80108e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80107da:	69bb      	ldr	r3, [r7, #24]
 80107dc:	2b02      	cmp	r3, #2
 80107de:	f200 80a1 	bhi.w	8010924 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80107e2:	69bb      	ldr	r3, [r7, #24]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d003      	beq.n	80107f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80107e8:	69bb      	ldr	r3, [r7, #24]
 80107ea:	2b01      	cmp	r3, #1
 80107ec:	d056      	beq.n	801089c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80107ee:	e099      	b.n	8010924 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80107f0:	4b88      	ldr	r3, [pc, #544]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	f003 0320 	and.w	r3, r3, #32
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d02d      	beq.n	8010858 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80107fc:	4b85      	ldr	r3, [pc, #532]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	08db      	lsrs	r3, r3, #3
 8010802:	f003 0303 	and.w	r3, r3, #3
 8010806:	4a84      	ldr	r2, [pc, #528]	@ (8010a18 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010808:	fa22 f303 	lsr.w	r3, r2, r3
 801080c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801080e:	68bb      	ldr	r3, [r7, #8]
 8010810:	ee07 3a90 	vmov	s15, r3
 8010814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	ee07 3a90 	vmov	s15, r3
 801081e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010826:	4b7b      	ldr	r3, [pc, #492]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801082a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801082e:	ee07 3a90 	vmov	s15, r3
 8010832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010836:	ed97 6a03 	vldr	s12, [r7, #12]
 801083a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010a1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801083e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801084a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801084e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010852:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010856:	e087      	b.n	8010968 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010858:	697b      	ldr	r3, [r7, #20]
 801085a:	ee07 3a90 	vmov	s15, r3
 801085e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010862:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010a20 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8010866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801086a:	4b6a      	ldr	r3, [pc, #424]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801086c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801086e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010872:	ee07 3a90 	vmov	s15, r3
 8010876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801087a:	ed97 6a03 	vldr	s12, [r7, #12]
 801087e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010a1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801088a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801088e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801089a:	e065      	b.n	8010968 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801089c:	697b      	ldr	r3, [r7, #20]
 801089e:	ee07 3a90 	vmov	s15, r3
 80108a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80108a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8010a24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80108aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80108ae:	4b59      	ldr	r3, [pc, #356]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80108b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80108b6:	ee07 3a90 	vmov	s15, r3
 80108ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80108be:	ed97 6a03 	vldr	s12, [r7, #12]
 80108c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010a1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80108c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80108ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80108ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80108d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80108d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80108da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80108de:	e043      	b.n	8010968 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80108e0:	697b      	ldr	r3, [r7, #20]
 80108e2:	ee07 3a90 	vmov	s15, r3
 80108e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80108ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010a28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80108ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80108f2:	4b48      	ldr	r3, [pc, #288]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80108f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80108fa:	ee07 3a90 	vmov	s15, r3
 80108fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010902:	ed97 6a03 	vldr	s12, [r7, #12]
 8010906:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010a1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801090a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801090e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801091a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801091e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010922:	e021      	b.n	8010968 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	ee07 3a90 	vmov	s15, r3
 801092a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801092e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8010a24 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010936:	4b37      	ldr	r3, [pc, #220]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801093a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801093e:	ee07 3a90 	vmov	s15, r3
 8010942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010946:	ed97 6a03 	vldr	s12, [r7, #12]
 801094a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010a1c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801094e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801095a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801095e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010962:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010966:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010968:	4b2a      	ldr	r3, [pc, #168]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801096a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801096c:	0a5b      	lsrs	r3, r3, #9
 801096e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010972:	ee07 3a90 	vmov	s15, r3
 8010976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801097a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801097e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010982:	edd7 6a07 	vldr	s13, [r7, #28]
 8010986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801098a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801098e:	ee17 2a90 	vmov	r2, s15
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8010996:	4b1f      	ldr	r3, [pc, #124]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801099a:	0c1b      	lsrs	r3, r3, #16
 801099c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109a0:	ee07 3a90 	vmov	s15, r3
 80109a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80109a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80109ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80109b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80109b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80109b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80109bc:	ee17 2a90 	vmov	r2, s15
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80109c4:	4b13      	ldr	r3, [pc, #76]	@ (8010a14 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80109c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109c8:	0e1b      	lsrs	r3, r3, #24
 80109ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109ce:	ee07 3a90 	vmov	s15, r3
 80109d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80109d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80109da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80109de:	edd7 6a07 	vldr	s13, [r7, #28]
 80109e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80109e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80109ea:	ee17 2a90 	vmov	r2, s15
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80109f2:	e008      	b.n	8010a06 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2200      	movs	r2, #0
 80109f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	2200      	movs	r2, #0
 80109fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2200      	movs	r2, #0
 8010a04:	609a      	str	r2, [r3, #8]
}
 8010a06:	bf00      	nop
 8010a08:	3724      	adds	r7, #36	@ 0x24
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a10:	4770      	bx	lr
 8010a12:	bf00      	nop
 8010a14:	58024400 	.word	0x58024400
 8010a18:	03d09000 	.word	0x03d09000
 8010a1c:	46000000 	.word	0x46000000
 8010a20:	4c742400 	.word	0x4c742400
 8010a24:	4a742400 	.word	0x4a742400
 8010a28:	4bbebc20 	.word	0x4bbebc20

08010a2c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b084      	sub	sp, #16
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
 8010a34:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010a36:	2300      	movs	r3, #0
 8010a38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010a3a:	4b53      	ldr	r3, [pc, #332]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a3e:	f003 0303 	and.w	r3, r3, #3
 8010a42:	2b03      	cmp	r3, #3
 8010a44:	d101      	bne.n	8010a4a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8010a46:	2301      	movs	r3, #1
 8010a48:	e099      	b.n	8010b7e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8010a4a:	4b4f      	ldr	r3, [pc, #316]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	4a4e      	ldr	r2, [pc, #312]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010a54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010a56:	f7f6 fae3 	bl	8007020 <HAL_GetTick>
 8010a5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010a5c:	e008      	b.n	8010a70 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8010a5e:	f7f6 fadf 	bl	8007020 <HAL_GetTick>
 8010a62:	4602      	mov	r2, r0
 8010a64:	68bb      	ldr	r3, [r7, #8]
 8010a66:	1ad3      	subs	r3, r2, r3
 8010a68:	2b02      	cmp	r3, #2
 8010a6a:	d901      	bls.n	8010a70 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010a6c:	2303      	movs	r3, #3
 8010a6e:	e086      	b.n	8010b7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010a70:	4b45      	ldr	r3, [pc, #276]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d1f0      	bne.n	8010a5e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010a7c:	4b42      	ldr	r3, [pc, #264]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a80:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	031b      	lsls	r3, r3, #12
 8010a8a:	493f      	ldr	r1, [pc, #252]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010a8c:	4313      	orrs	r3, r2
 8010a8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	3b01      	subs	r3, #1
 8010a96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	689b      	ldr	r3, [r3, #8]
 8010a9e:	3b01      	subs	r3, #1
 8010aa0:	025b      	lsls	r3, r3, #9
 8010aa2:	b29b      	uxth	r3, r3
 8010aa4:	431a      	orrs	r2, r3
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	68db      	ldr	r3, [r3, #12]
 8010aaa:	3b01      	subs	r3, #1
 8010aac:	041b      	lsls	r3, r3, #16
 8010aae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8010ab2:	431a      	orrs	r2, r3
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	691b      	ldr	r3, [r3, #16]
 8010ab8:	3b01      	subs	r3, #1
 8010aba:	061b      	lsls	r3, r3, #24
 8010abc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010ac0:	4931      	ldr	r1, [pc, #196]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010ac2:	4313      	orrs	r3, r2
 8010ac4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8010ac6:	4b30      	ldr	r3, [pc, #192]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010aca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	695b      	ldr	r3, [r3, #20]
 8010ad2:	492d      	ldr	r1, [pc, #180]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8010ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010adc:	f023 0220 	bic.w	r2, r3, #32
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	699b      	ldr	r3, [r3, #24]
 8010ae4:	4928      	ldr	r1, [pc, #160]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010ae6:	4313      	orrs	r3, r2
 8010ae8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8010aea:	4b27      	ldr	r3, [pc, #156]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010aee:	4a26      	ldr	r2, [pc, #152]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010af0:	f023 0310 	bic.w	r3, r3, #16
 8010af4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8010af6:	4b24      	ldr	r3, [pc, #144]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010af8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010afa:	4b24      	ldr	r3, [pc, #144]	@ (8010b8c <RCCEx_PLL2_Config+0x160>)
 8010afc:	4013      	ands	r3, r2
 8010afe:	687a      	ldr	r2, [r7, #4]
 8010b00:	69d2      	ldr	r2, [r2, #28]
 8010b02:	00d2      	lsls	r2, r2, #3
 8010b04:	4920      	ldr	r1, [pc, #128]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b06:	4313      	orrs	r3, r2
 8010b08:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8010b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b10:	f043 0310 	orr.w	r3, r3, #16
 8010b14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d106      	bne.n	8010b2a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8010b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b20:	4a19      	ldr	r2, [pc, #100]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010b26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010b28:	e00f      	b.n	8010b4a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	2b01      	cmp	r3, #1
 8010b2e:	d106      	bne.n	8010b3e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8010b30:	4b15      	ldr	r3, [pc, #84]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b34:	4a14      	ldr	r2, [pc, #80]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010b3c:	e005      	b.n	8010b4a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8010b3e:	4b12      	ldr	r3, [pc, #72]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b42:	4a11      	ldr	r2, [pc, #68]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010b48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8010b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b50:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010b54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010b56:	f7f6 fa63 	bl	8007020 <HAL_GetTick>
 8010b5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010b5c:	e008      	b.n	8010b70 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8010b5e:	f7f6 fa5f 	bl	8007020 <HAL_GetTick>
 8010b62:	4602      	mov	r2, r0
 8010b64:	68bb      	ldr	r3, [r7, #8]
 8010b66:	1ad3      	subs	r3, r2, r3
 8010b68:	2b02      	cmp	r3, #2
 8010b6a:	d901      	bls.n	8010b70 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010b6c:	2303      	movs	r3, #3
 8010b6e:	e006      	b.n	8010b7e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010b70:	4b05      	ldr	r3, [pc, #20]	@ (8010b88 <RCCEx_PLL2_Config+0x15c>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d0f0      	beq.n	8010b5e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	3710      	adds	r7, #16
 8010b82:	46bd      	mov	sp, r7
 8010b84:	bd80      	pop	{r7, pc}
 8010b86:	bf00      	nop
 8010b88:	58024400 	.word	0x58024400
 8010b8c:	ffff0007 	.word	0xffff0007

08010b90 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b084      	sub	sp, #16
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
 8010b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010b9e:	4b53      	ldr	r3, [pc, #332]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ba2:	f003 0303 	and.w	r3, r3, #3
 8010ba6:	2b03      	cmp	r3, #3
 8010ba8:	d101      	bne.n	8010bae <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010baa:	2301      	movs	r3, #1
 8010bac:	e099      	b.n	8010ce2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8010bae:	4b4f      	ldr	r3, [pc, #316]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	4a4e      	ldr	r2, [pc, #312]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010bb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010bba:	f7f6 fa31 	bl	8007020 <HAL_GetTick>
 8010bbe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010bc0:	e008      	b.n	8010bd4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8010bc2:	f7f6 fa2d 	bl	8007020 <HAL_GetTick>
 8010bc6:	4602      	mov	r2, r0
 8010bc8:	68bb      	ldr	r3, [r7, #8]
 8010bca:	1ad3      	subs	r3, r2, r3
 8010bcc:	2b02      	cmp	r3, #2
 8010bce:	d901      	bls.n	8010bd4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010bd0:	2303      	movs	r3, #3
 8010bd2:	e086      	b.n	8010ce2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010bd4:	4b45      	ldr	r3, [pc, #276]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d1f0      	bne.n	8010bc2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8010be0:	4b42      	ldr	r3, [pc, #264]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010be4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	051b      	lsls	r3, r3, #20
 8010bee:	493f      	ldr	r1, [pc, #252]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010bf0:	4313      	orrs	r3, r2
 8010bf2:	628b      	str	r3, [r1, #40]	@ 0x28
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	685b      	ldr	r3, [r3, #4]
 8010bf8:	3b01      	subs	r3, #1
 8010bfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	689b      	ldr	r3, [r3, #8]
 8010c02:	3b01      	subs	r3, #1
 8010c04:	025b      	lsls	r3, r3, #9
 8010c06:	b29b      	uxth	r3, r3
 8010c08:	431a      	orrs	r2, r3
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	68db      	ldr	r3, [r3, #12]
 8010c0e:	3b01      	subs	r3, #1
 8010c10:	041b      	lsls	r3, r3, #16
 8010c12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8010c16:	431a      	orrs	r2, r3
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	691b      	ldr	r3, [r3, #16]
 8010c1c:	3b01      	subs	r3, #1
 8010c1e:	061b      	lsls	r3, r3, #24
 8010c20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010c24:	4931      	ldr	r1, [pc, #196]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c26:	4313      	orrs	r3, r2
 8010c28:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8010c2a:	4b30      	ldr	r3, [pc, #192]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c2e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	695b      	ldr	r3, [r3, #20]
 8010c36:	492d      	ldr	r1, [pc, #180]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c38:	4313      	orrs	r3, r2
 8010c3a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8010c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c40:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	699b      	ldr	r3, [r3, #24]
 8010c48:	4928      	ldr	r1, [pc, #160]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8010c4e:	4b27      	ldr	r3, [pc, #156]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c52:	4a26      	ldr	r2, [pc, #152]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010c58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8010c5a:	4b24      	ldr	r3, [pc, #144]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010c5e:	4b24      	ldr	r3, [pc, #144]	@ (8010cf0 <RCCEx_PLL3_Config+0x160>)
 8010c60:	4013      	ands	r3, r2
 8010c62:	687a      	ldr	r2, [r7, #4]
 8010c64:	69d2      	ldr	r2, [r2, #28]
 8010c66:	00d2      	lsls	r2, r2, #3
 8010c68:	4920      	ldr	r1, [pc, #128]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c6a:	4313      	orrs	r3, r2
 8010c6c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8010c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c72:	4a1e      	ldr	r2, [pc, #120]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d106      	bne.n	8010c8e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8010c80:	4b1a      	ldr	r3, [pc, #104]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c84:	4a19      	ldr	r2, [pc, #100]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010c8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010c8c:	e00f      	b.n	8010cae <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010c8e:	683b      	ldr	r3, [r7, #0]
 8010c90:	2b01      	cmp	r3, #1
 8010c92:	d106      	bne.n	8010ca2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010c94:	4b15      	ldr	r3, [pc, #84]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c98:	4a14      	ldr	r2, [pc, #80]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010c9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010c9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010ca0:	e005      	b.n	8010cae <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8010ca2:	4b12      	ldr	r3, [pc, #72]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ca6:	4a11      	ldr	r2, [pc, #68]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010ca8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010cac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8010cae:	4b0f      	ldr	r3, [pc, #60]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	4a0e      	ldr	r2, [pc, #56]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010cb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010cba:	f7f6 f9b1 	bl	8007020 <HAL_GetTick>
 8010cbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010cc0:	e008      	b.n	8010cd4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8010cc2:	f7f6 f9ad 	bl	8007020 <HAL_GetTick>
 8010cc6:	4602      	mov	r2, r0
 8010cc8:	68bb      	ldr	r3, [r7, #8]
 8010cca:	1ad3      	subs	r3, r2, r3
 8010ccc:	2b02      	cmp	r3, #2
 8010cce:	d901      	bls.n	8010cd4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010cd0:	2303      	movs	r3, #3
 8010cd2:	e006      	b.n	8010ce2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010cd4:	4b05      	ldr	r3, [pc, #20]	@ (8010cec <RCCEx_PLL3_Config+0x15c>)
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d0f0      	beq.n	8010cc2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8010ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3710      	adds	r7, #16
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	58024400 	.word	0x58024400
 8010cf0:	ffff0007 	.word	0xffff0007

08010cf4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d101      	bne.n	8010d06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010d02:	2301      	movs	r3, #1
 8010d04:	e10f      	b.n	8010f26 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	4a87      	ldr	r2, [pc, #540]	@ (8010f30 <HAL_SPI_Init+0x23c>)
 8010d12:	4293      	cmp	r3, r2
 8010d14:	d00f      	beq.n	8010d36 <HAL_SPI_Init+0x42>
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	4a86      	ldr	r2, [pc, #536]	@ (8010f34 <HAL_SPI_Init+0x240>)
 8010d1c:	4293      	cmp	r3, r2
 8010d1e:	d00a      	beq.n	8010d36 <HAL_SPI_Init+0x42>
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	4a84      	ldr	r2, [pc, #528]	@ (8010f38 <HAL_SPI_Init+0x244>)
 8010d26:	4293      	cmp	r3, r2
 8010d28:	d005      	beq.n	8010d36 <HAL_SPI_Init+0x42>
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	68db      	ldr	r3, [r3, #12]
 8010d2e:	2b0f      	cmp	r3, #15
 8010d30:	d901      	bls.n	8010d36 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8010d32:	2301      	movs	r3, #1
 8010d34:	e0f7      	b.n	8010f26 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010d36:	6878      	ldr	r0, [r7, #4]
 8010d38:	f000 ff76 	bl	8011c28 <SPI_GetPacketSize>
 8010d3c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	4a7b      	ldr	r2, [pc, #492]	@ (8010f30 <HAL_SPI_Init+0x23c>)
 8010d44:	4293      	cmp	r3, r2
 8010d46:	d00c      	beq.n	8010d62 <HAL_SPI_Init+0x6e>
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	4a79      	ldr	r2, [pc, #484]	@ (8010f34 <HAL_SPI_Init+0x240>)
 8010d4e:	4293      	cmp	r3, r2
 8010d50:	d007      	beq.n	8010d62 <HAL_SPI_Init+0x6e>
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	4a78      	ldr	r2, [pc, #480]	@ (8010f38 <HAL_SPI_Init+0x244>)
 8010d58:	4293      	cmp	r3, r2
 8010d5a:	d002      	beq.n	8010d62 <HAL_SPI_Init+0x6e>
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	2b08      	cmp	r3, #8
 8010d60:	d811      	bhi.n	8010d86 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010d66:	4a72      	ldr	r2, [pc, #456]	@ (8010f30 <HAL_SPI_Init+0x23c>)
 8010d68:	4293      	cmp	r3, r2
 8010d6a:	d009      	beq.n	8010d80 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	4a70      	ldr	r2, [pc, #448]	@ (8010f34 <HAL_SPI_Init+0x240>)
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d004      	beq.n	8010d80 <HAL_SPI_Init+0x8c>
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	4a6f      	ldr	r2, [pc, #444]	@ (8010f38 <HAL_SPI_Init+0x244>)
 8010d7c:	4293      	cmp	r3, r2
 8010d7e:	d104      	bne.n	8010d8a <HAL_SPI_Init+0x96>
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	2b10      	cmp	r3, #16
 8010d84:	d901      	bls.n	8010d8a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010d86:	2301      	movs	r3, #1
 8010d88:	e0cd      	b.n	8010f26 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010d90:	b2db      	uxtb	r3, r3
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d106      	bne.n	8010da4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	2200      	movs	r2, #0
 8010d9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f7f4 fa8e 	bl	80052c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2202      	movs	r2, #2
 8010da8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	681a      	ldr	r2, [r3, #0]
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f022 0201 	bic.w	r2, r2, #1
 8010dba:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	689b      	ldr	r3, [r3, #8]
 8010dc2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8010dc6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	699b      	ldr	r3, [r3, #24]
 8010dcc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010dd0:	d119      	bne.n	8010e06 <HAL_SPI_Init+0x112>
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	685b      	ldr	r3, [r3, #4]
 8010dd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010dda:	d103      	bne.n	8010de4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d008      	beq.n	8010df6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d10c      	bne.n	8010e06 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010df4:	d107      	bne.n	8010e06 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010e04:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	685b      	ldr	r3, [r3, #4]
 8010e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d00f      	beq.n	8010e32 <HAL_SPI_Init+0x13e>
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	68db      	ldr	r3, [r3, #12]
 8010e16:	2b06      	cmp	r3, #6
 8010e18:	d90b      	bls.n	8010e32 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	430a      	orrs	r2, r1
 8010e2e:	601a      	str	r2, [r3, #0]
 8010e30:	e007      	b.n	8010e42 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	681a      	ldr	r2, [r3, #0]
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010e40:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	69da      	ldr	r2, [r3, #28]
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e4a:	431a      	orrs	r2, r3
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	431a      	orrs	r2, r3
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e54:	ea42 0103 	orr.w	r1, r2, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	68da      	ldr	r2, [r3, #12]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	430a      	orrs	r2, r1
 8010e62:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e6c:	431a      	orrs	r2, r3
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e72:	431a      	orrs	r2, r3
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	699b      	ldr	r3, [r3, #24]
 8010e78:	431a      	orrs	r2, r3
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	691b      	ldr	r3, [r3, #16]
 8010e7e:	431a      	orrs	r2, r3
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	695b      	ldr	r3, [r3, #20]
 8010e84:	431a      	orrs	r2, r3
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	6a1b      	ldr	r3, [r3, #32]
 8010e8a:	431a      	orrs	r2, r3
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	431a      	orrs	r2, r3
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e96:	431a      	orrs	r2, r3
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	689b      	ldr	r3, [r3, #8]
 8010e9c:	431a      	orrs	r2, r3
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ea2:	ea42 0103 	orr.w	r1, r2, r3
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	430a      	orrs	r2, r1
 8010eb0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	685b      	ldr	r3, [r3, #4]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d113      	bne.n	8010ee2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	689b      	ldr	r3, [r3, #8]
 8010ec0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010ecc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	689b      	ldr	r3, [r3, #8]
 8010ed4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010ee0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	f022 0201 	bic.w	r2, r2, #1
 8010ef0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	685b      	ldr	r3, [r3, #4]
 8010ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d00a      	beq.n	8010f14 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	68db      	ldr	r3, [r3, #12]
 8010f04:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	430a      	orrs	r2, r1
 8010f12:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	2200      	movs	r2, #0
 8010f18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	2201      	movs	r2, #1
 8010f20:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010f24:	2300      	movs	r3, #0
}
 8010f26:	4618      	mov	r0, r3
 8010f28:	3710      	adds	r7, #16
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bd80      	pop	{r7, pc}
 8010f2e:	bf00      	nop
 8010f30:	40013000 	.word	0x40013000
 8010f34:	40003800 	.word	0x40003800
 8010f38:	40003c00 	.word	0x40003c00

08010f3c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b088      	sub	sp, #32
 8010f40:	af02      	add	r7, sp, #8
 8010f42:	60f8      	str	r0, [r7, #12]
 8010f44:	60b9      	str	r1, [r7, #8]
 8010f46:	603b      	str	r3, [r7, #0]
 8010f48:	4613      	mov	r3, r2
 8010f4a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	3320      	adds	r3, #32
 8010f52:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010f54:	f7f6 f864 	bl	8007020 <HAL_GetTick>
 8010f58:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010f60:	b2db      	uxtb	r3, r3
 8010f62:	2b01      	cmp	r3, #1
 8010f64:	d001      	beq.n	8010f6a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8010f66:	2302      	movs	r3, #2
 8010f68:	e1d1      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010f6a:	68bb      	ldr	r3, [r7, #8]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d002      	beq.n	8010f76 <HAL_SPI_Transmit+0x3a>
 8010f70:	88fb      	ldrh	r3, [r7, #6]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d101      	bne.n	8010f7a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010f76:	2301      	movs	r3, #1
 8010f78:	e1c9      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	d101      	bne.n	8010f88 <HAL_SPI_Transmit+0x4c>
 8010f84:	2302      	movs	r3, #2
 8010f86:	e1c2      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	2201      	movs	r2, #1
 8010f8c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	2203      	movs	r2, #3
 8010f94:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	68ba      	ldr	r2, [r7, #8]
 8010fa4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	88fa      	ldrh	r2, [r7, #6]
 8010faa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	88fa      	ldrh	r2, [r7, #6]
 8010fb2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	2200      	movs	r2, #0
 8010fd6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	689b      	ldr	r3, [r3, #8]
 8010fdc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010fe0:	d108      	bne.n	8010ff4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	681a      	ldr	r2, [r3, #0]
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010ff0:	601a      	str	r2, [r3, #0]
 8010ff2:	e009      	b.n	8011008 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	68db      	ldr	r3, [r3, #12]
 8010ffa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8011006:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	685a      	ldr	r2, [r3, #4]
 801100e:	4b96      	ldr	r3, [pc, #600]	@ (8011268 <HAL_SPI_Transmit+0x32c>)
 8011010:	4013      	ands	r3, r2
 8011012:	88f9      	ldrh	r1, [r7, #6]
 8011014:	68fa      	ldr	r2, [r7, #12]
 8011016:	6812      	ldr	r2, [r2, #0]
 8011018:	430b      	orrs	r3, r1
 801101a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	681a      	ldr	r2, [r3, #0]
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f042 0201 	orr.w	r2, r2, #1
 801102a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	685b      	ldr	r3, [r3, #4]
 8011030:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011034:	d107      	bne.n	8011046 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	681a      	ldr	r2, [r3, #0]
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011044:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	68db      	ldr	r3, [r3, #12]
 801104a:	2b0f      	cmp	r3, #15
 801104c:	d947      	bls.n	80110de <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801104e:	e03f      	b.n	80110d0 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	695b      	ldr	r3, [r3, #20]
 8011056:	f003 0302 	and.w	r3, r3, #2
 801105a:	2b02      	cmp	r3, #2
 801105c:	d114      	bne.n	8011088 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	6812      	ldr	r2, [r2, #0]
 8011068:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801106e:	1d1a      	adds	r2, r3, #4
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801107a:	b29b      	uxth	r3, r3
 801107c:	3b01      	subs	r3, #1
 801107e:	b29a      	uxth	r2, r3
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011086:	e023      	b.n	80110d0 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011088:	f7f5 ffca 	bl	8007020 <HAL_GetTick>
 801108c:	4602      	mov	r2, r0
 801108e:	693b      	ldr	r3, [r7, #16]
 8011090:	1ad3      	subs	r3, r2, r3
 8011092:	683a      	ldr	r2, [r7, #0]
 8011094:	429a      	cmp	r2, r3
 8011096:	d803      	bhi.n	80110a0 <HAL_SPI_Transmit+0x164>
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801109e:	d102      	bne.n	80110a6 <HAL_SPI_Transmit+0x16a>
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d114      	bne.n	80110d0 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80110a6:	68f8      	ldr	r0, [r7, #12]
 80110a8:	f000 fcf0 	bl	8011a8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80110b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	2201      	movs	r2, #1
 80110c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	2200      	movs	r2, #0
 80110c8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80110cc:	2303      	movs	r3, #3
 80110ce:	e11e      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80110d6:	b29b      	uxth	r3, r3
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d1b9      	bne.n	8011050 <HAL_SPI_Transmit+0x114>
 80110dc:	e0f1      	b.n	80112c2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	68db      	ldr	r3, [r3, #12]
 80110e2:	2b07      	cmp	r3, #7
 80110e4:	f240 80e6 	bls.w	80112b4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80110e8:	e05d      	b.n	80111a6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	695b      	ldr	r3, [r3, #20]
 80110f0:	f003 0302 	and.w	r3, r3, #2
 80110f4:	2b02      	cmp	r3, #2
 80110f6:	d132      	bne.n	801115e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80110fe:	b29b      	uxth	r3, r3
 8011100:	2b01      	cmp	r3, #1
 8011102:	d918      	bls.n	8011136 <HAL_SPI_Transmit+0x1fa>
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011108:	2b00      	cmp	r3, #0
 801110a:	d014      	beq.n	8011136 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	6812      	ldr	r2, [r2, #0]
 8011116:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801111c:	1d1a      	adds	r2, r3, #4
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011128:	b29b      	uxth	r3, r3
 801112a:	3b02      	subs	r3, #2
 801112c:	b29a      	uxth	r2, r3
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011134:	e037      	b.n	80111a6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801113a:	881a      	ldrh	r2, [r3, #0]
 801113c:	697b      	ldr	r3, [r7, #20]
 801113e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011144:	1c9a      	adds	r2, r3, #2
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011150:	b29b      	uxth	r3, r3
 8011152:	3b01      	subs	r3, #1
 8011154:	b29a      	uxth	r2, r3
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801115c:	e023      	b.n	80111a6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801115e:	f7f5 ff5f 	bl	8007020 <HAL_GetTick>
 8011162:	4602      	mov	r2, r0
 8011164:	693b      	ldr	r3, [r7, #16]
 8011166:	1ad3      	subs	r3, r2, r3
 8011168:	683a      	ldr	r2, [r7, #0]
 801116a:	429a      	cmp	r2, r3
 801116c:	d803      	bhi.n	8011176 <HAL_SPI_Transmit+0x23a>
 801116e:	683b      	ldr	r3, [r7, #0]
 8011170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011174:	d102      	bne.n	801117c <HAL_SPI_Transmit+0x240>
 8011176:	683b      	ldr	r3, [r7, #0]
 8011178:	2b00      	cmp	r3, #0
 801117a:	d114      	bne.n	80111a6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801117c:	68f8      	ldr	r0, [r7, #12]
 801117e:	f000 fc85 	bl	8011a8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011188:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	2201      	movs	r2, #1
 8011196:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2200      	movs	r2, #0
 801119e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80111a2:	2303      	movs	r3, #3
 80111a4:	e0b3      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80111ac:	b29b      	uxth	r3, r3
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d19b      	bne.n	80110ea <HAL_SPI_Transmit+0x1ae>
 80111b2:	e086      	b.n	80112c2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	695b      	ldr	r3, [r3, #20]
 80111ba:	f003 0302 	and.w	r3, r3, #2
 80111be:	2b02      	cmp	r3, #2
 80111c0:	d154      	bne.n	801126c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80111c8:	b29b      	uxth	r3, r3
 80111ca:	2b03      	cmp	r3, #3
 80111cc:	d918      	bls.n	8011200 <HAL_SPI_Transmit+0x2c4>
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111d2:	2b40      	cmp	r3, #64	@ 0x40
 80111d4:	d914      	bls.n	8011200 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	6812      	ldr	r2, [r2, #0]
 80111e0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80111e6:	1d1a      	adds	r2, r3, #4
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80111f2:	b29b      	uxth	r3, r3
 80111f4:	3b04      	subs	r3, #4
 80111f6:	b29a      	uxth	r2, r3
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80111fe:	e059      	b.n	80112b4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011206:	b29b      	uxth	r3, r3
 8011208:	2b01      	cmp	r3, #1
 801120a:	d917      	bls.n	801123c <HAL_SPI_Transmit+0x300>
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011210:	2b00      	cmp	r3, #0
 8011212:	d013      	beq.n	801123c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011218:	881a      	ldrh	r2, [r3, #0]
 801121a:	697b      	ldr	r3, [r7, #20]
 801121c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011222:	1c9a      	adds	r2, r3, #2
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801122e:	b29b      	uxth	r3, r3
 8011230:	3b02      	subs	r3, #2
 8011232:	b29a      	uxth	r2, r3
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801123a:	e03b      	b.n	80112b4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	3320      	adds	r3, #32
 8011246:	7812      	ldrb	r2, [r2, #0]
 8011248:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801124e:	1c5a      	adds	r2, r3, #1
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801125a:	b29b      	uxth	r3, r3
 801125c:	3b01      	subs	r3, #1
 801125e:	b29a      	uxth	r2, r3
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011266:	e025      	b.n	80112b4 <HAL_SPI_Transmit+0x378>
 8011268:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801126c:	f7f5 fed8 	bl	8007020 <HAL_GetTick>
 8011270:	4602      	mov	r2, r0
 8011272:	693b      	ldr	r3, [r7, #16]
 8011274:	1ad3      	subs	r3, r2, r3
 8011276:	683a      	ldr	r2, [r7, #0]
 8011278:	429a      	cmp	r2, r3
 801127a:	d803      	bhi.n	8011284 <HAL_SPI_Transmit+0x348>
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011282:	d102      	bne.n	801128a <HAL_SPI_Transmit+0x34e>
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d114      	bne.n	80112b4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801128a:	68f8      	ldr	r0, [r7, #12]
 801128c:	f000 fbfe 	bl	8011a8c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011296:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	2201      	movs	r2, #1
 80112a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2200      	movs	r2, #0
 80112ac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80112b0:	2303      	movs	r3, #3
 80112b2:	e02c      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f47f af79 	bne.w	80111b4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80112c2:	693b      	ldr	r3, [r7, #16]
 80112c4:	9300      	str	r3, [sp, #0]
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	2200      	movs	r2, #0
 80112ca:	2108      	movs	r1, #8
 80112cc:	68f8      	ldr	r0, [r7, #12]
 80112ce:	f000 fc7d 	bl	8011bcc <SPI_WaitOnFlagUntilTimeout>
 80112d2:	4603      	mov	r3, r0
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d007      	beq.n	80112e8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112de:	f043 0220 	orr.w	r2, r3, #32
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80112e8:	68f8      	ldr	r0, [r7, #12]
 80112ea:	f000 fbcf 	bl	8011a8c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	2201      	movs	r2, #1
 80112f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2200      	movs	r2, #0
 80112fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011304:	2b00      	cmp	r3, #0
 8011306:	d001      	beq.n	801130c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8011308:	2301      	movs	r3, #1
 801130a:	e000      	b.n	801130e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 801130c:	2300      	movs	r3, #0
  }
}
 801130e:	4618      	mov	r0, r3
 8011310:	3718      	adds	r7, #24
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
 8011316:	bf00      	nop

08011318 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b084      	sub	sp, #16
 801131c:	af00      	add	r7, sp, #0
 801131e:	60f8      	str	r0, [r7, #12]
 8011320:	60b9      	str	r1, [r7, #8]
 8011322:	4613      	mov	r3, r2
 8011324:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801132c:	b2db      	uxtb	r3, r3
 801132e:	2b01      	cmp	r3, #1
 8011330:	d001      	beq.n	8011336 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8011332:	2302      	movs	r3, #2
 8011334:	e126      	b.n	8011584 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8011336:	68bb      	ldr	r3, [r7, #8]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d002      	beq.n	8011342 <HAL_SPI_Transmit_DMA+0x2a>
 801133c:	88fb      	ldrh	r3, [r7, #6]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d101      	bne.n	8011346 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8011342:	2301      	movs	r3, #1
 8011344:	e11e      	b.n	8011584 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801134c:	2b01      	cmp	r3, #1
 801134e:	d101      	bne.n	8011354 <HAL_SPI_Transmit_DMA+0x3c>
 8011350:	2302      	movs	r3, #2
 8011352:	e117      	b.n	8011584 <HAL_SPI_Transmit_DMA+0x26c>
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	2201      	movs	r2, #1
 8011358:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	2203      	movs	r2, #3
 8011360:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	2200      	movs	r2, #0
 8011368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	68ba      	ldr	r2, [r7, #8]
 8011370:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	88fa      	ldrh	r2, [r7, #6]
 8011376:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	88fa      	ldrh	r2, [r7, #6]
 801137e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	2200      	movs	r2, #0
 8011386:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	2200      	movs	r2, #0
 801138c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	2200      	movs	r2, #0
 8011392:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	2200      	movs	r2, #0
 8011398:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	2200      	movs	r2, #0
 80113a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	689b      	ldr	r3, [r3, #8]
 80113a8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80113ac:	d108      	bne.n	80113c0 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	681a      	ldr	r2, [r3, #0]
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80113bc:	601a      	str	r2, [r3, #0]
 80113be:	e009      	b.n	80113d4 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	68db      	ldr	r3, [r3, #12]
 80113c6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80113d2:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	68db      	ldr	r3, [r3, #12]
 80113d8:	2b0f      	cmp	r3, #15
 80113da:	d905      	bls.n	80113e8 <HAL_SPI_Transmit_DMA+0xd0>
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80113e0:	699b      	ldr	r3, [r3, #24]
 80113e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80113e6:	d10f      	bne.n	8011408 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80113ec:	2b07      	cmp	r3, #7
 80113ee:	d911      	bls.n	8011414 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80113f4:	699b      	ldr	r3, [r3, #24]
 80113f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80113fa:	d00b      	beq.n	8011414 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011400:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8011402:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011406:	d005      	beq.n	8011414 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	2200      	movs	r2, #0
 801140c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8011410:	2301      	movs	r3, #1
 8011412:	e0b7      	b.n	8011584 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	68db      	ldr	r3, [r3, #12]
 8011418:	2b07      	cmp	r3, #7
 801141a:	d820      	bhi.n	801145e <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011420:	699b      	ldr	r3, [r3, #24]
 8011422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011426:	d109      	bne.n	801143c <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801142e:	b29b      	uxth	r3, r3
 8011430:	3301      	adds	r3, #1
 8011432:	105b      	asrs	r3, r3, #1
 8011434:	b29a      	uxth	r2, r3
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011440:	699b      	ldr	r3, [r3, #24]
 8011442:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011446:	d11e      	bne.n	8011486 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801144e:	b29b      	uxth	r3, r3
 8011450:	3303      	adds	r3, #3
 8011452:	109b      	asrs	r3, r3, #2
 8011454:	b29a      	uxth	r2, r3
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801145c:	e013      	b.n	8011486 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	68db      	ldr	r3, [r3, #12]
 8011462:	2b0f      	cmp	r3, #15
 8011464:	d80f      	bhi.n	8011486 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801146a:	699b      	ldr	r3, [r3, #24]
 801146c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011470:	d109      	bne.n	8011486 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011478:	b29b      	uxth	r3, r3
 801147a:	3301      	adds	r3, #1
 801147c:	105b      	asrs	r3, r3, #1
 801147e:	b29a      	uxth	r2, r3
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801148a:	4a40      	ldr	r2, [pc, #256]	@ (801158c <HAL_SPI_Transmit_DMA+0x274>)
 801148c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011492:	4a3f      	ldr	r2, [pc, #252]	@ (8011590 <HAL_SPI_Transmit_DMA+0x278>)
 8011494:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801149a:	4a3e      	ldr	r2, [pc, #248]	@ (8011594 <HAL_SPI_Transmit_DMA+0x27c>)
 801149c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80114a2:	2200      	movs	r2, #0
 80114a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	689a      	ldr	r2, [r3, #8]
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80114b4:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80114be:	4619      	mov	r1, r3
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	3320      	adds	r3, #32
 80114c6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80114ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80114d0:	f7f6 fac6 	bl	8007a60 <HAL_DMA_Start_IT>
 80114d4:	4603      	mov	r3, r0
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d011      	beq.n	80114fe <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80114e0:	f043 0210 	orr.w	r2, r3, #16
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	2201      	movs	r2, #1
 80114ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	2200      	movs	r2, #0
 80114f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 80114fa:	2301      	movs	r3, #1
 80114fc:	e042      	b.n	8011584 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011502:	69db      	ldr	r3, [r3, #28]
 8011504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011508:	d108      	bne.n	801151c <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	6859      	ldr	r1, [r3, #4]
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	681a      	ldr	r2, [r3, #0]
 8011514:	4b20      	ldr	r3, [pc, #128]	@ (8011598 <HAL_SPI_Transmit_DMA+0x280>)
 8011516:	400b      	ands	r3, r1
 8011518:	6053      	str	r3, [r2, #4]
 801151a:	e009      	b.n	8011530 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	685a      	ldr	r2, [r3, #4]
 8011522:	4b1d      	ldr	r3, [pc, #116]	@ (8011598 <HAL_SPI_Transmit_DMA+0x280>)
 8011524:	4013      	ands	r3, r2
 8011526:	88f9      	ldrh	r1, [r7, #6]
 8011528:	68fa      	ldr	r2, [r7, #12]
 801152a:	6812      	ldr	r2, [r2, #0]
 801152c:	430b      	orrs	r3, r1
 801152e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	689a      	ldr	r2, [r3, #8]
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801153e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	691a      	ldr	r2, [r3, #16]
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 801154e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	681a      	ldr	r2, [r3, #0]
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	f042 0201 	orr.w	r2, r2, #1
 801155e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	685b      	ldr	r3, [r3, #4]
 8011564:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011568:	d107      	bne.n	801157a <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	681a      	ldr	r2, [r3, #0]
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011578:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	2200      	movs	r2, #0
 801157e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8011582:	2300      	movs	r3, #0
}
 8011584:	4618      	mov	r0, r3
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}
 801158c:	080119f7 	.word	0x080119f7
 8011590:	080119b1 	.word	0x080119b1
 8011594:	08011a13 	.word	0x08011a13
 8011598:	ffff0000 	.word	0xffff0000

0801159c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801159c:	b580      	push	{r7, lr}
 801159e:	b08a      	sub	sp, #40	@ 0x28
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	691b      	ldr	r3, [r3, #16]
 80115aa:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	695b      	ldr	r3, [r3, #20]
 80115b2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80115b4:	6a3a      	ldr	r2, [r7, #32]
 80115b6:	69fb      	ldr	r3, [r7, #28]
 80115b8:	4013      	ands	r3, r2
 80115ba:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	689b      	ldr	r3, [r3, #8]
 80115c2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80115c4:	2300      	movs	r3, #0
 80115c6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80115ce:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	3330      	adds	r3, #48	@ 0x30
 80115d6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80115d8:	69fb      	ldr	r3, [r7, #28]
 80115da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d010      	beq.n	8011604 <HAL_SPI_IRQHandler+0x68>
 80115e2:	6a3b      	ldr	r3, [r7, #32]
 80115e4:	f003 0308 	and.w	r3, r3, #8
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d00b      	beq.n	8011604 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	699a      	ldr	r2, [r3, #24]
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80115fa:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80115fc:	6878      	ldr	r0, [r7, #4]
 80115fe:	f000 f9cd 	bl	801199c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8011602:	e192      	b.n	801192a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8011604:	69bb      	ldr	r3, [r7, #24]
 8011606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801160a:	2b00      	cmp	r3, #0
 801160c:	d113      	bne.n	8011636 <HAL_SPI_IRQHandler+0x9a>
 801160e:	69bb      	ldr	r3, [r7, #24]
 8011610:	f003 0320 	and.w	r3, r3, #32
 8011614:	2b00      	cmp	r3, #0
 8011616:	d10e      	bne.n	8011636 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8011618:	69bb      	ldr	r3, [r7, #24]
 801161a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 801161e:	2b00      	cmp	r3, #0
 8011620:	d009      	beq.n	8011636 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011626:	6878      	ldr	r0, [r7, #4]
 8011628:	4798      	blx	r3
    hspi->RxISR(hspi);
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801162e:	6878      	ldr	r0, [r7, #4]
 8011630:	4798      	blx	r3
    handled = 1UL;
 8011632:	2301      	movs	r3, #1
 8011634:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8011636:	69bb      	ldr	r3, [r7, #24]
 8011638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801163c:	2b00      	cmp	r3, #0
 801163e:	d10f      	bne.n	8011660 <HAL_SPI_IRQHandler+0xc4>
 8011640:	69bb      	ldr	r3, [r7, #24]
 8011642:	f003 0301 	and.w	r3, r3, #1
 8011646:	2b00      	cmp	r3, #0
 8011648:	d00a      	beq.n	8011660 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8011650:	2b00      	cmp	r3, #0
 8011652:	d105      	bne.n	8011660 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	4798      	blx	r3
    handled = 1UL;
 801165c:	2301      	movs	r3, #1
 801165e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8011660:	69bb      	ldr	r3, [r7, #24]
 8011662:	f003 0320 	and.w	r3, r3, #32
 8011666:	2b00      	cmp	r3, #0
 8011668:	d10f      	bne.n	801168a <HAL_SPI_IRQHandler+0xee>
 801166a:	69bb      	ldr	r3, [r7, #24]
 801166c:	f003 0302 	and.w	r3, r3, #2
 8011670:	2b00      	cmp	r3, #0
 8011672:	d00a      	beq.n	801168a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8011674:	69bb      	ldr	r3, [r7, #24]
 8011676:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801167a:	2b00      	cmp	r3, #0
 801167c:	d105      	bne.n	801168a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011682:	6878      	ldr	r0, [r7, #4]
 8011684:	4798      	blx	r3
    handled = 1UL;
 8011686:	2301      	movs	r3, #1
 8011688:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 801168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801168c:	2b00      	cmp	r3, #0
 801168e:	f040 8147 	bne.w	8011920 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8011692:	69bb      	ldr	r3, [r7, #24]
 8011694:	f003 0308 	and.w	r3, r3, #8
 8011698:	2b00      	cmp	r3, #0
 801169a:	f000 808b 	beq.w	80117b4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	699a      	ldr	r2, [r3, #24]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	f042 0208 	orr.w	r2, r2, #8
 80116ac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	699a      	ldr	r2, [r3, #24]
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	f042 0210 	orr.w	r2, r2, #16
 80116bc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	699a      	ldr	r2, [r3, #24]
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80116cc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	691a      	ldr	r2, [r3, #16]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	f022 0208 	bic.w	r2, r2, #8
 80116dc:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	689b      	ldr	r3, [r3, #8]
 80116e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d13d      	bne.n	8011768 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80116ec:	e036      	b.n	801175c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	68db      	ldr	r3, [r3, #12]
 80116f2:	2b0f      	cmp	r3, #15
 80116f4:	d90b      	bls.n	801170e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80116fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8011700:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011706:	1d1a      	adds	r2, r3, #4
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	665a      	str	r2, [r3, #100]	@ 0x64
 801170c:	e01d      	b.n	801174a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	68db      	ldr	r3, [r3, #12]
 8011712:	2b07      	cmp	r3, #7
 8011714:	d90b      	bls.n	801172e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801171a:	68fa      	ldr	r2, [r7, #12]
 801171c:	8812      	ldrh	r2, [r2, #0]
 801171e:	b292      	uxth	r2, r2
 8011720:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011726:	1c9a      	adds	r2, r3, #2
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	665a      	str	r2, [r3, #100]	@ 0x64
 801172c:	e00d      	b.n	801174a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801173a:	7812      	ldrb	r2, [r2, #0]
 801173c:	b2d2      	uxtb	r2, r2
 801173e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011744:	1c5a      	adds	r2, r3, #1
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011750:	b29b      	uxth	r3, r3
 8011752:	3b01      	subs	r3, #1
 8011754:	b29a      	uxth	r2, r3
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011762:	b29b      	uxth	r3, r3
 8011764:	2b00      	cmp	r3, #0
 8011766:	d1c2      	bne.n	80116ee <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8011768:	6878      	ldr	r0, [r7, #4]
 801176a:	f000 f98f 	bl	8011a8c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2201      	movs	r2, #1
 8011772:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801177c:	2b00      	cmp	r3, #0
 801177e:	d003      	beq.n	8011788 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011780:	6878      	ldr	r0, [r7, #4]
 8011782:	f000 f901 	bl	8011988 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011786:	e0d0      	b.n	801192a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8011788:	7cfb      	ldrb	r3, [r7, #19]
 801178a:	2b05      	cmp	r3, #5
 801178c:	d103      	bne.n	8011796 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 801178e:	6878      	ldr	r0, [r7, #4]
 8011790:	f000 f8e6 	bl	8011960 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8011794:	e0c6      	b.n	8011924 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8011796:	7cfb      	ldrb	r3, [r7, #19]
 8011798:	2b04      	cmp	r3, #4
 801179a:	d103      	bne.n	80117a4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 801179c:	6878      	ldr	r0, [r7, #4]
 801179e:	f000 f8d5 	bl	801194c <HAL_SPI_RxCpltCallback>
    return;
 80117a2:	e0bf      	b.n	8011924 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80117a4:	7cfb      	ldrb	r3, [r7, #19]
 80117a6:	2b03      	cmp	r3, #3
 80117a8:	f040 80bc 	bne.w	8011924 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80117ac:	6878      	ldr	r0, [r7, #4]
 80117ae:	f000 f8c3 	bl	8011938 <HAL_SPI_TxCpltCallback>
    return;
 80117b2:	e0b7      	b.n	8011924 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80117b4:	69bb      	ldr	r3, [r7, #24]
 80117b6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	f000 80b5 	beq.w	801192a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80117c0:	69bb      	ldr	r3, [r7, #24]
 80117c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d00f      	beq.n	80117ea <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80117d0:	f043 0204 	orr.w	r2, r3, #4
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	699a      	ldr	r2, [r3, #24]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80117e8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80117ea:	69bb      	ldr	r3, [r7, #24]
 80117ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d00f      	beq.n	8011814 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80117fa:	f043 0201 	orr.w	r2, r3, #1
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	699a      	ldr	r2, [r3, #24]
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011812:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8011814:	69bb      	ldr	r3, [r7, #24]
 8011816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801181a:	2b00      	cmp	r3, #0
 801181c:	d00f      	beq.n	801183e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011824:	f043 0208 	orr.w	r2, r3, #8
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	699a      	ldr	r2, [r3, #24]
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801183c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801183e:	69bb      	ldr	r3, [r7, #24]
 8011840:	f003 0320 	and.w	r3, r3, #32
 8011844:	2b00      	cmp	r3, #0
 8011846:	d00f      	beq.n	8011868 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801184e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	699a      	ldr	r2, [r3, #24]
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	f042 0220 	orr.w	r2, r2, #32
 8011866:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801186e:	2b00      	cmp	r3, #0
 8011870:	d05a      	beq.n	8011928 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	681a      	ldr	r2, [r3, #0]
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	f022 0201 	bic.w	r2, r2, #1
 8011880:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	6919      	ldr	r1, [r3, #16]
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681a      	ldr	r2, [r3, #0]
 801188c:	4b28      	ldr	r3, [pc, #160]	@ (8011930 <HAL_SPI_IRQHandler+0x394>)
 801188e:	400b      	ands	r3, r1
 8011890:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011898:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801189c:	d138      	bne.n	8011910 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	689a      	ldr	r2, [r3, #8]
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80118ac:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d013      	beq.n	80118de <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80118ba:	4a1e      	ldr	r2, [pc, #120]	@ (8011934 <HAL_SPI_IRQHandler+0x398>)
 80118bc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80118c2:	4618      	mov	r0, r3
 80118c4:	f7f6 fe54 	bl	8008570 <HAL_DMA_Abort_IT>
 80118c8:	4603      	mov	r3, r0
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d007      	beq.n	80118de <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80118d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d020      	beq.n	8011928 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80118ea:	4a12      	ldr	r2, [pc, #72]	@ (8011934 <HAL_SPI_IRQHandler+0x398>)
 80118ec:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80118f2:	4618      	mov	r0, r3
 80118f4:	f7f6 fe3c 	bl	8008570 <HAL_DMA_Abort_IT>
 80118f8:	4603      	mov	r3, r0
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d014      	beq.n	8011928 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011904:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801190e:	e00b      	b.n	8011928 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	2201      	movs	r2, #1
 8011914:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f000 f835 	bl	8011988 <HAL_SPI_ErrorCallback>
    return;
 801191e:	e003      	b.n	8011928 <HAL_SPI_IRQHandler+0x38c>
    return;
 8011920:	bf00      	nop
 8011922:	e002      	b.n	801192a <HAL_SPI_IRQHandler+0x38e>
    return;
 8011924:	bf00      	nop
 8011926:	e000      	b.n	801192a <HAL_SPI_IRQHandler+0x38e>
    return;
 8011928:	bf00      	nop
  }
}
 801192a:	3728      	adds	r7, #40	@ 0x28
 801192c:	46bd      	mov	sp, r7
 801192e:	bd80      	pop	{r7, pc}
 8011930:	fffffc94 	.word	0xfffffc94
 8011934:	08011a59 	.word	0x08011a59

08011938 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011938:	b480      	push	{r7}
 801193a:	b083      	sub	sp, #12
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8011940:	bf00      	nop
 8011942:	370c      	adds	r7, #12
 8011944:	46bd      	mov	sp, r7
 8011946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801194a:	4770      	bx	lr

0801194c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801194c:	b480      	push	{r7}
 801194e:	b083      	sub	sp, #12
 8011950:	af00      	add	r7, sp, #0
 8011952:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8011954:	bf00      	nop
 8011956:	370c      	adds	r7, #12
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr

08011960 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011960:	b480      	push	{r7}
 8011962:	b083      	sub	sp, #12
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8011968:	bf00      	nop
 801196a:	370c      	adds	r7, #12
 801196c:	46bd      	mov	sp, r7
 801196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011972:	4770      	bx	lr

08011974 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011974:	b480      	push	{r7}
 8011976:	b083      	sub	sp, #12
 8011978:	af00      	add	r7, sp, #0
 801197a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 801197c:	bf00      	nop
 801197e:	370c      	adds	r7, #12
 8011980:	46bd      	mov	sp, r7
 8011982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011986:	4770      	bx	lr

08011988 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011988:	b480      	push	{r7}
 801198a:	b083      	sub	sp, #12
 801198c:	af00      	add	r7, sp, #0
 801198e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8011990:	bf00      	nop
 8011992:	370c      	adds	r7, #12
 8011994:	46bd      	mov	sp, r7
 8011996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199a:	4770      	bx	lr

0801199c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801199c:	b480      	push	{r7}
 801199e:	b083      	sub	sp, #12
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80119a4:	bf00      	nop
 80119a6:	370c      	adds	r7, #12
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr

080119b0 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b084      	sub	sp, #16
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80119bc:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80119c4:	b2db      	uxtb	r3, r3
 80119c6:	2b07      	cmp	r3, #7
 80119c8:	d011      	beq.n	80119ee <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119ce:	69db      	ldr	r3, [r3, #28]
 80119d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80119d4:	d103      	bne.n	80119de <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80119d6:	68f8      	ldr	r0, [r7, #12]
 80119d8:	f7ff ffae 	bl	8011938 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80119dc:	e007      	b.n	80119ee <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	691a      	ldr	r2, [r3, #16]
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	f042 0208 	orr.w	r2, r2, #8
 80119ec:	611a      	str	r2, [r3, #16]
}
 80119ee:	bf00      	nop
 80119f0:	3710      	adds	r7, #16
 80119f2:	46bd      	mov	sp, r7
 80119f4:	bd80      	pop	{r7, pc}

080119f6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80119f6:	b580      	push	{r7, lr}
 80119f8:	b084      	sub	sp, #16
 80119fa:	af00      	add	r7, sp, #0
 80119fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a02:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8011a04:	68f8      	ldr	r0, [r7, #12]
 8011a06:	f7ff ffb5 	bl	8011974 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011a0a:	bf00      	nop
 8011a0c:	3710      	adds	r7, #16
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}

08011a12 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8011a12:	b580      	push	{r7, lr}
 8011a14:	b084      	sub	sp, #16
 8011a16:	af00      	add	r7, sp, #0
 8011a18:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a1e:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8011a20:	6878      	ldr	r0, [r7, #4]
 8011a22:	f7f7 ff23 	bl	800986c <HAL_DMA_GetError>
 8011a26:	4603      	mov	r3, r0
 8011a28:	2b02      	cmp	r3, #2
 8011a2a:	d011      	beq.n	8011a50 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8011a2c:	68f8      	ldr	r0, [r7, #12]
 8011a2e:	f000 f82d 	bl	8011a8c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011a38:	f043 0210 	orr.w	r2, r3, #16
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	2201      	movs	r2, #1
 8011a46:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8011a4a:	68f8      	ldr	r0, [r7, #12]
 8011a4c:	f7ff ff9c 	bl	8011988 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8011a50:	bf00      	nop
 8011a52:	3710      	adds	r7, #16
 8011a54:	46bd      	mov	sp, r7
 8011a56:	bd80      	pop	{r7, pc}

08011a58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b084      	sub	sp, #16
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	2200      	movs	r2, #0
 8011a6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	2200      	movs	r2, #0
 8011a72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	2201      	movs	r2, #1
 8011a7a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8011a7e:	68f8      	ldr	r0, [r7, #12]
 8011a80:	f7ff ff82 	bl	8011988 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011a84:	bf00      	nop
 8011a86:	3710      	adds	r7, #16
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011a8c:	b480      	push	{r7}
 8011a8e:	b085      	sub	sp, #20
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	695b      	ldr	r3, [r3, #20]
 8011a9a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	699a      	ldr	r2, [r3, #24]
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	f042 0208 	orr.w	r2, r2, #8
 8011aaa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	699a      	ldr	r2, [r3, #24]
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	f042 0210 	orr.w	r2, r2, #16
 8011aba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	681a      	ldr	r2, [r3, #0]
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	f022 0201 	bic.w	r2, r2, #1
 8011aca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	6919      	ldr	r1, [r3, #16]
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681a      	ldr	r2, [r3, #0]
 8011ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8011bc8 <SPI_CloseTransfer+0x13c>)
 8011ad8:	400b      	ands	r3, r1
 8011ada:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	689a      	ldr	r2, [r3, #8]
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8011aea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011af2:	b2db      	uxtb	r3, r3
 8011af4:	2b04      	cmp	r3, #4
 8011af6:	d014      	beq.n	8011b22 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	f003 0320 	and.w	r3, r3, #32
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d00f      	beq.n	8011b22 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011b08:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	699a      	ldr	r2, [r3, #24]
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	f042 0220 	orr.w	r2, r2, #32
 8011b20:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011b28:	b2db      	uxtb	r3, r3
 8011b2a:	2b03      	cmp	r3, #3
 8011b2c:	d014      	beq.n	8011b58 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d00f      	beq.n	8011b58 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011b3e:	f043 0204 	orr.w	r2, r3, #4
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	699a      	ldr	r2, [r3, #24]
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011b56:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d00f      	beq.n	8011b82 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011b68:	f043 0201 	orr.w	r2, r3, #1
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	699a      	ldr	r2, [r3, #24]
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011b80:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d00f      	beq.n	8011bac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011b92:	f043 0208 	orr.w	r2, r3, #8
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	699a      	ldr	r2, [r3, #24]
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011baa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	2200      	movs	r2, #0
 8011bb0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8011bbc:	bf00      	nop
 8011bbe:	3714      	adds	r7, #20
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc6:	4770      	bx	lr
 8011bc8:	fffffc90 	.word	0xfffffc90

08011bcc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b084      	sub	sp, #16
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60f8      	str	r0, [r7, #12]
 8011bd4:	60b9      	str	r1, [r7, #8]
 8011bd6:	603b      	str	r3, [r7, #0]
 8011bd8:	4613      	mov	r3, r2
 8011bda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011bdc:	e010      	b.n	8011c00 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011bde:	f7f5 fa1f 	bl	8007020 <HAL_GetTick>
 8011be2:	4602      	mov	r2, r0
 8011be4:	69bb      	ldr	r3, [r7, #24]
 8011be6:	1ad3      	subs	r3, r2, r3
 8011be8:	683a      	ldr	r2, [r7, #0]
 8011bea:	429a      	cmp	r2, r3
 8011bec:	d803      	bhi.n	8011bf6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bf4:	d102      	bne.n	8011bfc <SPI_WaitOnFlagUntilTimeout+0x30>
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d101      	bne.n	8011c00 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8011bfc:	2303      	movs	r3, #3
 8011bfe:	e00f      	b.n	8011c20 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	695a      	ldr	r2, [r3, #20]
 8011c06:	68bb      	ldr	r3, [r7, #8]
 8011c08:	4013      	ands	r3, r2
 8011c0a:	68ba      	ldr	r2, [r7, #8]
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	bf0c      	ite	eq
 8011c10:	2301      	moveq	r3, #1
 8011c12:	2300      	movne	r3, #0
 8011c14:	b2db      	uxtb	r3, r3
 8011c16:	461a      	mov	r2, r3
 8011c18:	79fb      	ldrb	r3, [r7, #7]
 8011c1a:	429a      	cmp	r2, r3
 8011c1c:	d0df      	beq.n	8011bde <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8011c1e:	2300      	movs	r3, #0
}
 8011c20:	4618      	mov	r0, r3
 8011c22:	3710      	adds	r7, #16
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bd80      	pop	{r7, pc}

08011c28 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8011c28:	b480      	push	{r7}
 8011c2a:	b085      	sub	sp, #20
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011c34:	095b      	lsrs	r3, r3, #5
 8011c36:	3301      	adds	r3, #1
 8011c38:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	68db      	ldr	r3, [r3, #12]
 8011c3e:	3301      	adds	r3, #1
 8011c40:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8011c42:	68bb      	ldr	r3, [r7, #8]
 8011c44:	3307      	adds	r3, #7
 8011c46:	08db      	lsrs	r3, r3, #3
 8011c48:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8011c4a:	68bb      	ldr	r3, [r7, #8]
 8011c4c:	68fa      	ldr	r2, [r7, #12]
 8011c4e:	fb02 f303 	mul.w	r3, r2, r3
}
 8011c52:	4618      	mov	r0, r3
 8011c54:	3714      	adds	r7, #20
 8011c56:	46bd      	mov	sp, r7
 8011c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5c:	4770      	bx	lr

08011c5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011c5e:	b580      	push	{r7, lr}
 8011c60:	b082      	sub	sp, #8
 8011c62:	af00      	add	r7, sp, #0
 8011c64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d101      	bne.n	8011c70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011c6c:	2301      	movs	r3, #1
 8011c6e:	e049      	b.n	8011d04 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011c76:	b2db      	uxtb	r3, r3
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d106      	bne.n	8011c8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	2200      	movs	r2, #0
 8011c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011c84:	6878      	ldr	r0, [r7, #4]
 8011c86:	f7f3 fbbd 	bl	8005404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	2202      	movs	r2, #2
 8011c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681a      	ldr	r2, [r3, #0]
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	3304      	adds	r3, #4
 8011c9a:	4619      	mov	r1, r3
 8011c9c:	4610      	mov	r0, r2
 8011c9e:	f000 fad5 	bl	801224c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	2201      	movs	r2, #1
 8011ca6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	2201      	movs	r2, #1
 8011cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	2201      	movs	r2, #1
 8011cb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	2201      	movs	r2, #1
 8011cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	2201      	movs	r2, #1
 8011cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	2201      	movs	r2, #1
 8011cce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2201      	movs	r2, #1
 8011cd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	2201      	movs	r2, #1
 8011cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	2201      	movs	r2, #1
 8011ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2201      	movs	r2, #1
 8011cee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	2201      	movs	r2, #1
 8011cf6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	2201      	movs	r2, #1
 8011cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011d02:	2300      	movs	r3, #0
}
 8011d04:	4618      	mov	r0, r3
 8011d06:	3708      	adds	r7, #8
 8011d08:	46bd      	mov	sp, r7
 8011d0a:	bd80      	pop	{r7, pc}

08011d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011d0c:	b480      	push	{r7}
 8011d0e:	b085      	sub	sp, #20
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011d1a:	b2db      	uxtb	r3, r3
 8011d1c:	2b01      	cmp	r3, #1
 8011d1e:	d001      	beq.n	8011d24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011d20:	2301      	movs	r3, #1
 8011d22:	e054      	b.n	8011dce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2202      	movs	r2, #2
 8011d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	68da      	ldr	r2, [r3, #12]
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	681b      	ldr	r3, [r3, #0]
 8011d36:	f042 0201 	orr.w	r2, r2, #1
 8011d3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	4a26      	ldr	r2, [pc, #152]	@ (8011ddc <HAL_TIM_Base_Start_IT+0xd0>)
 8011d42:	4293      	cmp	r3, r2
 8011d44:	d022      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011d4e:	d01d      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	4a22      	ldr	r2, [pc, #136]	@ (8011de0 <HAL_TIM_Base_Start_IT+0xd4>)
 8011d56:	4293      	cmp	r3, r2
 8011d58:	d018      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	4a21      	ldr	r2, [pc, #132]	@ (8011de4 <HAL_TIM_Base_Start_IT+0xd8>)
 8011d60:	4293      	cmp	r3, r2
 8011d62:	d013      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	4a1f      	ldr	r2, [pc, #124]	@ (8011de8 <HAL_TIM_Base_Start_IT+0xdc>)
 8011d6a:	4293      	cmp	r3, r2
 8011d6c:	d00e      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	4a1e      	ldr	r2, [pc, #120]	@ (8011dec <HAL_TIM_Base_Start_IT+0xe0>)
 8011d74:	4293      	cmp	r3, r2
 8011d76:	d009      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	4a1c      	ldr	r2, [pc, #112]	@ (8011df0 <HAL_TIM_Base_Start_IT+0xe4>)
 8011d7e:	4293      	cmp	r3, r2
 8011d80:	d004      	beq.n	8011d8c <HAL_TIM_Base_Start_IT+0x80>
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	4a1b      	ldr	r2, [pc, #108]	@ (8011df4 <HAL_TIM_Base_Start_IT+0xe8>)
 8011d88:	4293      	cmp	r3, r2
 8011d8a:	d115      	bne.n	8011db8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	689a      	ldr	r2, [r3, #8]
 8011d92:	4b19      	ldr	r3, [pc, #100]	@ (8011df8 <HAL_TIM_Base_Start_IT+0xec>)
 8011d94:	4013      	ands	r3, r2
 8011d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	2b06      	cmp	r3, #6
 8011d9c:	d015      	beq.n	8011dca <HAL_TIM_Base_Start_IT+0xbe>
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011da4:	d011      	beq.n	8011dca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	681a      	ldr	r2, [r3, #0]
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	f042 0201 	orr.w	r2, r2, #1
 8011db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011db6:	e008      	b.n	8011dca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	681a      	ldr	r2, [r3, #0]
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	f042 0201 	orr.w	r2, r2, #1
 8011dc6:	601a      	str	r2, [r3, #0]
 8011dc8:	e000      	b.n	8011dcc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011dca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011dcc:	2300      	movs	r3, #0
}
 8011dce:	4618      	mov	r0, r3
 8011dd0:	3714      	adds	r7, #20
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dd8:	4770      	bx	lr
 8011dda:	bf00      	nop
 8011ddc:	40010000 	.word	0x40010000
 8011de0:	40000400 	.word	0x40000400
 8011de4:	40000800 	.word	0x40000800
 8011de8:	40000c00 	.word	0x40000c00
 8011dec:	40010400 	.word	0x40010400
 8011df0:	40001800 	.word	0x40001800
 8011df4:	40014000 	.word	0x40014000
 8011df8:	00010007 	.word	0x00010007

08011dfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b084      	sub	sp, #16
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	68db      	ldr	r3, [r3, #12]
 8011e0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	691b      	ldr	r3, [r3, #16]
 8011e12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8011e14:	68bb      	ldr	r3, [r7, #8]
 8011e16:	f003 0302 	and.w	r3, r3, #2
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d020      	beq.n	8011e60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	f003 0302 	and.w	r3, r3, #2
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d01b      	beq.n	8011e60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	f06f 0202 	mvn.w	r2, #2
 8011e30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	2201      	movs	r2, #1
 8011e36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	699b      	ldr	r3, [r3, #24]
 8011e3e:	f003 0303 	and.w	r3, r3, #3
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d003      	beq.n	8011e4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f000 f9e2 	bl	8012210 <HAL_TIM_IC_CaptureCallback>
 8011e4c:	e005      	b.n	8011e5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011e4e:	6878      	ldr	r0, [r7, #4]
 8011e50:	f000 f9d4 	bl	80121fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f000 f9e5 	bl	8012224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	f003 0304 	and.w	r3, r3, #4
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d020      	beq.n	8011eac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	f003 0304 	and.w	r3, r3, #4
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d01b      	beq.n	8011eac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	f06f 0204 	mvn.w	r2, #4
 8011e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	2202      	movs	r2, #2
 8011e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	699b      	ldr	r3, [r3, #24]
 8011e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d003      	beq.n	8011e9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011e92:	6878      	ldr	r0, [r7, #4]
 8011e94:	f000 f9bc 	bl	8012210 <HAL_TIM_IC_CaptureCallback>
 8011e98:	e005      	b.n	8011ea6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011e9a:	6878      	ldr	r0, [r7, #4]
 8011e9c:	f000 f9ae 	bl	80121fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011ea0:	6878      	ldr	r0, [r7, #4]
 8011ea2:	f000 f9bf 	bl	8012224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8011eac:	68bb      	ldr	r3, [r7, #8]
 8011eae:	f003 0308 	and.w	r3, r3, #8
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d020      	beq.n	8011ef8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	f003 0308 	and.w	r3, r3, #8
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d01b      	beq.n	8011ef8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	f06f 0208 	mvn.w	r2, #8
 8011ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	2204      	movs	r2, #4
 8011ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	69db      	ldr	r3, [r3, #28]
 8011ed6:	f003 0303 	and.w	r3, r3, #3
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d003      	beq.n	8011ee6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011ede:	6878      	ldr	r0, [r7, #4]
 8011ee0:	f000 f996 	bl	8012210 <HAL_TIM_IC_CaptureCallback>
 8011ee4:	e005      	b.n	8011ef2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011ee6:	6878      	ldr	r0, [r7, #4]
 8011ee8:	f000 f988 	bl	80121fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011eec:	6878      	ldr	r0, [r7, #4]
 8011eee:	f000 f999 	bl	8012224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	f003 0310 	and.w	r3, r3, #16
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d020      	beq.n	8011f44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	f003 0310 	and.w	r3, r3, #16
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d01b      	beq.n	8011f44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	f06f 0210 	mvn.w	r2, #16
 8011f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2208      	movs	r2, #8
 8011f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	69db      	ldr	r3, [r3, #28]
 8011f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d003      	beq.n	8011f32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 f970 	bl	8012210 <HAL_TIM_IC_CaptureCallback>
 8011f30:	e005      	b.n	8011f3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011f32:	6878      	ldr	r0, [r7, #4]
 8011f34:	f000 f962 	bl	80121fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011f38:	6878      	ldr	r0, [r7, #4]
 8011f3a:	f000 f973 	bl	8012224 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	2200      	movs	r2, #0
 8011f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8011f44:	68bb      	ldr	r3, [r7, #8]
 8011f46:	f003 0301 	and.w	r3, r3, #1
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d00c      	beq.n	8011f68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	f003 0301 	and.w	r3, r3, #1
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d007      	beq.n	8011f68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	f06f 0201 	mvn.w	r2, #1
 8011f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011f62:	6878      	ldr	r0, [r7, #4]
 8011f64:	f7ef fd00 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011f68:	68bb      	ldr	r3, [r7, #8]
 8011f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d104      	bne.n	8011f7c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8011f72:	68bb      	ldr	r3, [r7, #8]
 8011f74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d00c      	beq.n	8011f96 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d007      	beq.n	8011f96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8011f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011f90:	6878      	ldr	r0, [r7, #4]
 8011f92:	f000 fb31 	bl	80125f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8011f96:	68bb      	ldr	r3, [r7, #8]
 8011f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d00c      	beq.n	8011fba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d007      	beq.n	8011fba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8011fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8011fb4:	6878      	ldr	r0, [r7, #4]
 8011fb6:	f000 fb29 	bl	801260c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8011fba:	68bb      	ldr	r3, [r7, #8]
 8011fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d00c      	beq.n	8011fde <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d007      	beq.n	8011fde <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8011fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011fd8:	6878      	ldr	r0, [r7, #4]
 8011fda:	f000 f92d 	bl	8012238 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8011fde:	68bb      	ldr	r3, [r7, #8]
 8011fe0:	f003 0320 	and.w	r3, r3, #32
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d00c      	beq.n	8012002 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011fe8:	68fb      	ldr	r3, [r7, #12]
 8011fea:	f003 0320 	and.w	r3, r3, #32
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d007      	beq.n	8012002 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	f06f 0220 	mvn.w	r2, #32
 8011ffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011ffc:	6878      	ldr	r0, [r7, #4]
 8011ffe:	f000 faf1 	bl	80125e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012002:	bf00      	nop
 8012004:	3710      	adds	r7, #16
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}
	...

0801200c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801200c:	b580      	push	{r7, lr}
 801200e:	b084      	sub	sp, #16
 8012010:	af00      	add	r7, sp, #0
 8012012:	6078      	str	r0, [r7, #4]
 8012014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012016:	2300      	movs	r3, #0
 8012018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012020:	2b01      	cmp	r3, #1
 8012022:	d101      	bne.n	8012028 <HAL_TIM_ConfigClockSource+0x1c>
 8012024:	2302      	movs	r3, #2
 8012026:	e0dc      	b.n	80121e2 <HAL_TIM_ConfigClockSource+0x1d6>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2201      	movs	r2, #1
 801202c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	2202      	movs	r2, #2
 8012034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	689b      	ldr	r3, [r3, #8]
 801203e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012040:	68ba      	ldr	r2, [r7, #8]
 8012042:	4b6a      	ldr	r3, [pc, #424]	@ (80121ec <HAL_TIM_ConfigClockSource+0x1e0>)
 8012044:	4013      	ands	r3, r2
 8012046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801204e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	68ba      	ldr	r2, [r7, #8]
 8012056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	4a64      	ldr	r2, [pc, #400]	@ (80121f0 <HAL_TIM_ConfigClockSource+0x1e4>)
 801205e:	4293      	cmp	r3, r2
 8012060:	f000 80a9 	beq.w	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012064:	4a62      	ldr	r2, [pc, #392]	@ (80121f0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8012066:	4293      	cmp	r3, r2
 8012068:	f200 80ae 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 801206c:	4a61      	ldr	r2, [pc, #388]	@ (80121f4 <HAL_TIM_ConfigClockSource+0x1e8>)
 801206e:	4293      	cmp	r3, r2
 8012070:	f000 80a1 	beq.w	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012074:	4a5f      	ldr	r2, [pc, #380]	@ (80121f4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012076:	4293      	cmp	r3, r2
 8012078:	f200 80a6 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 801207c:	4a5e      	ldr	r2, [pc, #376]	@ (80121f8 <HAL_TIM_ConfigClockSource+0x1ec>)
 801207e:	4293      	cmp	r3, r2
 8012080:	f000 8099 	beq.w	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012084:	4a5c      	ldr	r2, [pc, #368]	@ (80121f8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012086:	4293      	cmp	r3, r2
 8012088:	f200 809e 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 801208c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012090:	f000 8091 	beq.w	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012094:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012098:	f200 8096 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 801209c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80120a0:	f000 8089 	beq.w	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 80120a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80120a8:	f200 808e 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80120b0:	d03e      	beq.n	8012130 <HAL_TIM_ConfigClockSource+0x124>
 80120b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80120b6:	f200 8087 	bhi.w	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80120be:	f000 8086 	beq.w	80121ce <HAL_TIM_ConfigClockSource+0x1c2>
 80120c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80120c6:	d87f      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120c8:	2b70      	cmp	r3, #112	@ 0x70
 80120ca:	d01a      	beq.n	8012102 <HAL_TIM_ConfigClockSource+0xf6>
 80120cc:	2b70      	cmp	r3, #112	@ 0x70
 80120ce:	d87b      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120d0:	2b60      	cmp	r3, #96	@ 0x60
 80120d2:	d050      	beq.n	8012176 <HAL_TIM_ConfigClockSource+0x16a>
 80120d4:	2b60      	cmp	r3, #96	@ 0x60
 80120d6:	d877      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120d8:	2b50      	cmp	r3, #80	@ 0x50
 80120da:	d03c      	beq.n	8012156 <HAL_TIM_ConfigClockSource+0x14a>
 80120dc:	2b50      	cmp	r3, #80	@ 0x50
 80120de:	d873      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120e0:	2b40      	cmp	r3, #64	@ 0x40
 80120e2:	d058      	beq.n	8012196 <HAL_TIM_ConfigClockSource+0x18a>
 80120e4:	2b40      	cmp	r3, #64	@ 0x40
 80120e6:	d86f      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120e8:	2b30      	cmp	r3, #48	@ 0x30
 80120ea:	d064      	beq.n	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 80120ec:	2b30      	cmp	r3, #48	@ 0x30
 80120ee:	d86b      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120f0:	2b20      	cmp	r3, #32
 80120f2:	d060      	beq.n	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 80120f4:	2b20      	cmp	r3, #32
 80120f6:	d867      	bhi.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d05c      	beq.n	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 80120fc:	2b10      	cmp	r3, #16
 80120fe:	d05a      	beq.n	80121b6 <HAL_TIM_ConfigClockSource+0x1aa>
 8012100:	e062      	b.n	80121c8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801210a:	683b      	ldr	r3, [r7, #0]
 801210c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012112:	f000 f9b9 	bl	8012488 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	689b      	ldr	r3, [r3, #8]
 801211c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801211e:	68bb      	ldr	r3, [r7, #8]
 8012120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	68ba      	ldr	r2, [r7, #8]
 801212c:	609a      	str	r2, [r3, #8]
      break;
 801212e:	e04f      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801213c:	683b      	ldr	r3, [r7, #0]
 801213e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012140:	f000 f9a2 	bl	8012488 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	689a      	ldr	r2, [r3, #8]
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012152:	609a      	str	r2, [r3, #8]
      break;
 8012154:	e03c      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801215e:	683b      	ldr	r3, [r7, #0]
 8012160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012162:	461a      	mov	r2, r3
 8012164:	f000 f912 	bl	801238c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	2150      	movs	r1, #80	@ 0x50
 801216e:	4618      	mov	r0, r3
 8012170:	f000 f96c 	bl	801244c <TIM_ITRx_SetConfig>
      break;
 8012174:	e02c      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801217a:	683b      	ldr	r3, [r7, #0]
 801217c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801217e:	683b      	ldr	r3, [r7, #0]
 8012180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012182:	461a      	mov	r2, r3
 8012184:	f000 f931 	bl	80123ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	2160      	movs	r1, #96	@ 0x60
 801218e:	4618      	mov	r0, r3
 8012190:	f000 f95c 	bl	801244c <TIM_ITRx_SetConfig>
      break;
 8012194:	e01c      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801219a:	683b      	ldr	r3, [r7, #0]
 801219c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801219e:	683b      	ldr	r3, [r7, #0]
 80121a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80121a2:	461a      	mov	r2, r3
 80121a4:	f000 f8f2 	bl	801238c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	2140      	movs	r1, #64	@ 0x40
 80121ae:	4618      	mov	r0, r3
 80121b0:	f000 f94c 	bl	801244c <TIM_ITRx_SetConfig>
      break;
 80121b4:	e00c      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	681a      	ldr	r2, [r3, #0]
 80121ba:	683b      	ldr	r3, [r7, #0]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	4619      	mov	r1, r3
 80121c0:	4610      	mov	r0, r2
 80121c2:	f000 f943 	bl	801244c <TIM_ITRx_SetConfig>
      break;
 80121c6:	e003      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80121c8:	2301      	movs	r3, #1
 80121ca:	73fb      	strb	r3, [r7, #15]
      break;
 80121cc:	e000      	b.n	80121d0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80121ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	2201      	movs	r2, #1
 80121d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2200      	movs	r2, #0
 80121dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80121e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	3710      	adds	r7, #16
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}
 80121ea:	bf00      	nop
 80121ec:	ffceff88 	.word	0xffceff88
 80121f0:	00100040 	.word	0x00100040
 80121f4:	00100030 	.word	0x00100030
 80121f8:	00100020 	.word	0x00100020

080121fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80121fc:	b480      	push	{r7}
 80121fe:	b083      	sub	sp, #12
 8012200:	af00      	add	r7, sp, #0
 8012202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012204:	bf00      	nop
 8012206:	370c      	adds	r7, #12
 8012208:	46bd      	mov	sp, r7
 801220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220e:	4770      	bx	lr

08012210 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012210:	b480      	push	{r7}
 8012212:	b083      	sub	sp, #12
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012218:	bf00      	nop
 801221a:	370c      	adds	r7, #12
 801221c:	46bd      	mov	sp, r7
 801221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012222:	4770      	bx	lr

08012224 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012224:	b480      	push	{r7}
 8012226:	b083      	sub	sp, #12
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801222c:	bf00      	nop
 801222e:	370c      	adds	r7, #12
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr

08012238 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012238:	b480      	push	{r7}
 801223a:	b083      	sub	sp, #12
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012240:	bf00      	nop
 8012242:	370c      	adds	r7, #12
 8012244:	46bd      	mov	sp, r7
 8012246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801224a:	4770      	bx	lr

0801224c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801224c:	b480      	push	{r7}
 801224e:	b085      	sub	sp, #20
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
 8012254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	4a43      	ldr	r2, [pc, #268]	@ (801236c <TIM_Base_SetConfig+0x120>)
 8012260:	4293      	cmp	r3, r2
 8012262:	d013      	beq.n	801228c <TIM_Base_SetConfig+0x40>
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801226a:	d00f      	beq.n	801228c <TIM_Base_SetConfig+0x40>
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	4a40      	ldr	r2, [pc, #256]	@ (8012370 <TIM_Base_SetConfig+0x124>)
 8012270:	4293      	cmp	r3, r2
 8012272:	d00b      	beq.n	801228c <TIM_Base_SetConfig+0x40>
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	4a3f      	ldr	r2, [pc, #252]	@ (8012374 <TIM_Base_SetConfig+0x128>)
 8012278:	4293      	cmp	r3, r2
 801227a:	d007      	beq.n	801228c <TIM_Base_SetConfig+0x40>
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	4a3e      	ldr	r2, [pc, #248]	@ (8012378 <TIM_Base_SetConfig+0x12c>)
 8012280:	4293      	cmp	r3, r2
 8012282:	d003      	beq.n	801228c <TIM_Base_SetConfig+0x40>
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	4a3d      	ldr	r2, [pc, #244]	@ (801237c <TIM_Base_SetConfig+0x130>)
 8012288:	4293      	cmp	r3, r2
 801228a:	d108      	bne.n	801229e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	685b      	ldr	r3, [r3, #4]
 8012298:	68fa      	ldr	r2, [r7, #12]
 801229a:	4313      	orrs	r3, r2
 801229c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	4a32      	ldr	r2, [pc, #200]	@ (801236c <TIM_Base_SetConfig+0x120>)
 80122a2:	4293      	cmp	r3, r2
 80122a4:	d01f      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80122ac:	d01b      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	4a2f      	ldr	r2, [pc, #188]	@ (8012370 <TIM_Base_SetConfig+0x124>)
 80122b2:	4293      	cmp	r3, r2
 80122b4:	d017      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	4a2e      	ldr	r2, [pc, #184]	@ (8012374 <TIM_Base_SetConfig+0x128>)
 80122ba:	4293      	cmp	r3, r2
 80122bc:	d013      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	4a2d      	ldr	r2, [pc, #180]	@ (8012378 <TIM_Base_SetConfig+0x12c>)
 80122c2:	4293      	cmp	r3, r2
 80122c4:	d00f      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	4a2c      	ldr	r2, [pc, #176]	@ (801237c <TIM_Base_SetConfig+0x130>)
 80122ca:	4293      	cmp	r3, r2
 80122cc:	d00b      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	4a2b      	ldr	r2, [pc, #172]	@ (8012380 <TIM_Base_SetConfig+0x134>)
 80122d2:	4293      	cmp	r3, r2
 80122d4:	d007      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	4a2a      	ldr	r2, [pc, #168]	@ (8012384 <TIM_Base_SetConfig+0x138>)
 80122da:	4293      	cmp	r3, r2
 80122dc:	d003      	beq.n	80122e6 <TIM_Base_SetConfig+0x9a>
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	4a29      	ldr	r2, [pc, #164]	@ (8012388 <TIM_Base_SetConfig+0x13c>)
 80122e2:	4293      	cmp	r3, r2
 80122e4:	d108      	bne.n	80122f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80122ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	68db      	ldr	r3, [r3, #12]
 80122f2:	68fa      	ldr	r2, [r7, #12]
 80122f4:	4313      	orrs	r3, r2
 80122f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80122fe:	683b      	ldr	r3, [r7, #0]
 8012300:	695b      	ldr	r3, [r3, #20]
 8012302:	4313      	orrs	r3, r2
 8012304:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	689a      	ldr	r2, [r3, #8]
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	681a      	ldr	r2, [r3, #0]
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	4a14      	ldr	r2, [pc, #80]	@ (801236c <TIM_Base_SetConfig+0x120>)
 801231a:	4293      	cmp	r3, r2
 801231c:	d00f      	beq.n	801233e <TIM_Base_SetConfig+0xf2>
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	4a16      	ldr	r2, [pc, #88]	@ (801237c <TIM_Base_SetConfig+0x130>)
 8012322:	4293      	cmp	r3, r2
 8012324:	d00b      	beq.n	801233e <TIM_Base_SetConfig+0xf2>
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	4a15      	ldr	r2, [pc, #84]	@ (8012380 <TIM_Base_SetConfig+0x134>)
 801232a:	4293      	cmp	r3, r2
 801232c:	d007      	beq.n	801233e <TIM_Base_SetConfig+0xf2>
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	4a14      	ldr	r2, [pc, #80]	@ (8012384 <TIM_Base_SetConfig+0x138>)
 8012332:	4293      	cmp	r3, r2
 8012334:	d003      	beq.n	801233e <TIM_Base_SetConfig+0xf2>
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	4a13      	ldr	r2, [pc, #76]	@ (8012388 <TIM_Base_SetConfig+0x13c>)
 801233a:	4293      	cmp	r3, r2
 801233c:	d103      	bne.n	8012346 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	691a      	ldr	r2, [r3, #16]
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	f043 0204 	orr.w	r2, r3, #4
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	2201      	movs	r2, #1
 8012356:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	68fa      	ldr	r2, [r7, #12]
 801235c:	601a      	str	r2, [r3, #0]
}
 801235e:	bf00      	nop
 8012360:	3714      	adds	r7, #20
 8012362:	46bd      	mov	sp, r7
 8012364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012368:	4770      	bx	lr
 801236a:	bf00      	nop
 801236c:	40010000 	.word	0x40010000
 8012370:	40000400 	.word	0x40000400
 8012374:	40000800 	.word	0x40000800
 8012378:	40000c00 	.word	0x40000c00
 801237c:	40010400 	.word	0x40010400
 8012380:	40014000 	.word	0x40014000
 8012384:	40014400 	.word	0x40014400
 8012388:	40014800 	.word	0x40014800

0801238c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801238c:	b480      	push	{r7}
 801238e:	b087      	sub	sp, #28
 8012390:	af00      	add	r7, sp, #0
 8012392:	60f8      	str	r0, [r7, #12]
 8012394:	60b9      	str	r1, [r7, #8]
 8012396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	6a1b      	ldr	r3, [r3, #32]
 801239c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	6a1b      	ldr	r3, [r3, #32]
 80123a2:	f023 0201 	bic.w	r2, r3, #1
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	699b      	ldr	r3, [r3, #24]
 80123ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80123b0:	693b      	ldr	r3, [r7, #16]
 80123b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80123b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	011b      	lsls	r3, r3, #4
 80123bc:	693a      	ldr	r2, [r7, #16]
 80123be:	4313      	orrs	r3, r2
 80123c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80123c2:	697b      	ldr	r3, [r7, #20]
 80123c4:	f023 030a 	bic.w	r3, r3, #10
 80123c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80123ca:	697a      	ldr	r2, [r7, #20]
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	4313      	orrs	r3, r2
 80123d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	693a      	ldr	r2, [r7, #16]
 80123d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	697a      	ldr	r2, [r7, #20]
 80123dc:	621a      	str	r2, [r3, #32]
}
 80123de:	bf00      	nop
 80123e0:	371c      	adds	r7, #28
 80123e2:	46bd      	mov	sp, r7
 80123e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123e8:	4770      	bx	lr

080123ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80123ea:	b480      	push	{r7}
 80123ec:	b087      	sub	sp, #28
 80123ee:	af00      	add	r7, sp, #0
 80123f0:	60f8      	str	r0, [r7, #12]
 80123f2:	60b9      	str	r1, [r7, #8]
 80123f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	6a1b      	ldr	r3, [r3, #32]
 80123fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	6a1b      	ldr	r3, [r3, #32]
 8012400:	f023 0210 	bic.w	r2, r3, #16
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	699b      	ldr	r3, [r3, #24]
 801240c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801240e:	693b      	ldr	r3, [r7, #16]
 8012410:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	031b      	lsls	r3, r3, #12
 801241a:	693a      	ldr	r2, [r7, #16]
 801241c:	4313      	orrs	r3, r2
 801241e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012420:	697b      	ldr	r3, [r7, #20]
 8012422:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012426:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012428:	68bb      	ldr	r3, [r7, #8]
 801242a:	011b      	lsls	r3, r3, #4
 801242c:	697a      	ldr	r2, [r7, #20]
 801242e:	4313      	orrs	r3, r2
 8012430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	693a      	ldr	r2, [r7, #16]
 8012436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	697a      	ldr	r2, [r7, #20]
 801243c:	621a      	str	r2, [r3, #32]
}
 801243e:	bf00      	nop
 8012440:	371c      	adds	r7, #28
 8012442:	46bd      	mov	sp, r7
 8012444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012448:	4770      	bx	lr
	...

0801244c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801244c:	b480      	push	{r7}
 801244e:	b085      	sub	sp, #20
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
 8012454:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	689b      	ldr	r3, [r3, #8]
 801245a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801245c:	68fa      	ldr	r2, [r7, #12]
 801245e:	4b09      	ldr	r3, [pc, #36]	@ (8012484 <TIM_ITRx_SetConfig+0x38>)
 8012460:	4013      	ands	r3, r2
 8012462:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012464:	683a      	ldr	r2, [r7, #0]
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	4313      	orrs	r3, r2
 801246a:	f043 0307 	orr.w	r3, r3, #7
 801246e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	68fa      	ldr	r2, [r7, #12]
 8012474:	609a      	str	r2, [r3, #8]
}
 8012476:	bf00      	nop
 8012478:	3714      	adds	r7, #20
 801247a:	46bd      	mov	sp, r7
 801247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012480:	4770      	bx	lr
 8012482:	bf00      	nop
 8012484:	ffcfff8f 	.word	0xffcfff8f

08012488 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012488:	b480      	push	{r7}
 801248a:	b087      	sub	sp, #28
 801248c:	af00      	add	r7, sp, #0
 801248e:	60f8      	str	r0, [r7, #12]
 8012490:	60b9      	str	r1, [r7, #8]
 8012492:	607a      	str	r2, [r7, #4]
 8012494:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	689b      	ldr	r3, [r3, #8]
 801249a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801249c:	697b      	ldr	r3, [r7, #20]
 801249e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80124a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80124a4:	683b      	ldr	r3, [r7, #0]
 80124a6:	021a      	lsls	r2, r3, #8
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	431a      	orrs	r2, r3
 80124ac:	68bb      	ldr	r3, [r7, #8]
 80124ae:	4313      	orrs	r3, r2
 80124b0:	697a      	ldr	r2, [r7, #20]
 80124b2:	4313      	orrs	r3, r2
 80124b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	697a      	ldr	r2, [r7, #20]
 80124ba:	609a      	str	r2, [r3, #8]
}
 80124bc:	bf00      	nop
 80124be:	371c      	adds	r7, #28
 80124c0:	46bd      	mov	sp, r7
 80124c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c6:	4770      	bx	lr

080124c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80124c8:	b480      	push	{r7}
 80124ca:	b085      	sub	sp, #20
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	6078      	str	r0, [r7, #4]
 80124d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80124d8:	2b01      	cmp	r3, #1
 80124da:	d101      	bne.n	80124e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80124dc:	2302      	movs	r3, #2
 80124de:	e06d      	b.n	80125bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	2201      	movs	r2, #1
 80124e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	2202      	movs	r2, #2
 80124ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	685b      	ldr	r3, [r3, #4]
 80124f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	689b      	ldr	r3, [r3, #8]
 80124fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	4a30      	ldr	r2, [pc, #192]	@ (80125c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012506:	4293      	cmp	r3, r2
 8012508:	d004      	beq.n	8012514 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	4a2f      	ldr	r2, [pc, #188]	@ (80125cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012510:	4293      	cmp	r3, r2
 8012512:	d108      	bne.n	8012526 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801251a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801251c:	683b      	ldr	r3, [r7, #0]
 801251e:	685b      	ldr	r3, [r3, #4]
 8012520:	68fa      	ldr	r2, [r7, #12]
 8012522:	4313      	orrs	r3, r2
 8012524:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801252c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	68fa      	ldr	r2, [r7, #12]
 8012534:	4313      	orrs	r3, r2
 8012536:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	68fa      	ldr	r2, [r7, #12]
 801253e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	4a20      	ldr	r2, [pc, #128]	@ (80125c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012546:	4293      	cmp	r3, r2
 8012548:	d022      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012552:	d01d      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	4a1d      	ldr	r2, [pc, #116]	@ (80125d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801255a:	4293      	cmp	r3, r2
 801255c:	d018      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	4a1c      	ldr	r2, [pc, #112]	@ (80125d4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8012564:	4293      	cmp	r3, r2
 8012566:	d013      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	4a1a      	ldr	r2, [pc, #104]	@ (80125d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801256e:	4293      	cmp	r3, r2
 8012570:	d00e      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	4a15      	ldr	r2, [pc, #84]	@ (80125cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012578:	4293      	cmp	r3, r2
 801257a:	d009      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	4a16      	ldr	r2, [pc, #88]	@ (80125dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8012582:	4293      	cmp	r3, r2
 8012584:	d004      	beq.n	8012590 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	4a15      	ldr	r2, [pc, #84]	@ (80125e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801258c:	4293      	cmp	r3, r2
 801258e:	d10c      	bne.n	80125aa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012590:	68bb      	ldr	r3, [r7, #8]
 8012592:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012596:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012598:	683b      	ldr	r3, [r7, #0]
 801259a:	689b      	ldr	r3, [r3, #8]
 801259c:	68ba      	ldr	r2, [r7, #8]
 801259e:	4313      	orrs	r3, r2
 80125a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	68ba      	ldr	r2, [r7, #8]
 80125a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	2201      	movs	r2, #1
 80125ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	2200      	movs	r2, #0
 80125b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80125ba:	2300      	movs	r3, #0
}
 80125bc:	4618      	mov	r0, r3
 80125be:	3714      	adds	r7, #20
 80125c0:	46bd      	mov	sp, r7
 80125c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c6:	4770      	bx	lr
 80125c8:	40010000 	.word	0x40010000
 80125cc:	40010400 	.word	0x40010400
 80125d0:	40000400 	.word	0x40000400
 80125d4:	40000800 	.word	0x40000800
 80125d8:	40000c00 	.word	0x40000c00
 80125dc:	40001800 	.word	0x40001800
 80125e0:	40014000 	.word	0x40014000

080125e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80125e4:	b480      	push	{r7}
 80125e6:	b083      	sub	sp, #12
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80125ec:	bf00      	nop
 80125ee:	370c      	adds	r7, #12
 80125f0:	46bd      	mov	sp, r7
 80125f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f6:	4770      	bx	lr

080125f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80125f8:	b480      	push	{r7}
 80125fa:	b083      	sub	sp, #12
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012600:	bf00      	nop
 8012602:	370c      	adds	r7, #12
 8012604:	46bd      	mov	sp, r7
 8012606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260a:	4770      	bx	lr

0801260c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801260c:	b480      	push	{r7}
 801260e:	b083      	sub	sp, #12
 8012610:	af00      	add	r7, sp, #0
 8012612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8012614:	bf00      	nop
 8012616:	370c      	adds	r7, #12
 8012618:	46bd      	mov	sp, r7
 801261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261e:	4770      	bx	lr

08012620 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b082      	sub	sp, #8
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	2b00      	cmp	r3, #0
 801262c:	d101      	bne.n	8012632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801262e:	2301      	movs	r3, #1
 8012630:	e042      	b.n	80126b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012638:	2b00      	cmp	r3, #0
 801263a:	d106      	bne.n	801264a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2200      	movs	r2, #0
 8012640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012644:	6878      	ldr	r0, [r7, #4]
 8012646:	f7f2 ff23 	bl	8005490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2224      	movs	r2, #36	@ 0x24
 801264e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	681a      	ldr	r2, [r3, #0]
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	f022 0201 	bic.w	r2, r2, #1
 8012660:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012666:	2b00      	cmp	r3, #0
 8012668:	d002      	beq.n	8012670 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801266a:	6878      	ldr	r0, [r7, #4]
 801266c:	f001 fb20 	bl	8013cb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012670:	6878      	ldr	r0, [r7, #4]
 8012672:	f000 fdb5 	bl	80131e0 <UART_SetConfig>
 8012676:	4603      	mov	r3, r0
 8012678:	2b01      	cmp	r3, #1
 801267a:	d101      	bne.n	8012680 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801267c:	2301      	movs	r3, #1
 801267e:	e01b      	b.n	80126b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	685a      	ldr	r2, [r3, #4]
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801268e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	689a      	ldr	r2, [r3, #8]
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801269e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	f042 0201 	orr.w	r2, r2, #1
 80126ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80126b0:	6878      	ldr	r0, [r7, #4]
 80126b2:	f001 fb9f 	bl	8013df4 <UART_CheckIdleState>
 80126b6:	4603      	mov	r3, r0
}
 80126b8:	4618      	mov	r0, r3
 80126ba:	3708      	adds	r7, #8
 80126bc:	46bd      	mov	sp, r7
 80126be:	bd80      	pop	{r7, pc}

080126c0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80126c0:	b580      	push	{r7, lr}
 80126c2:	b08a      	sub	sp, #40	@ 0x28
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	60f8      	str	r0, [r7, #12]
 80126c8:	60b9      	str	r1, [r7, #8]
 80126ca:	4613      	mov	r3, r2
 80126cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80126d4:	2b20      	cmp	r3, #32
 80126d6:	d137      	bne.n	8012748 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80126d8:	68bb      	ldr	r3, [r7, #8]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d002      	beq.n	80126e4 <HAL_UART_Receive_IT+0x24>
 80126de:	88fb      	ldrh	r3, [r7, #6]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d101      	bne.n	80126e8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80126e4:	2301      	movs	r3, #1
 80126e6:	e030      	b.n	801274a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	2200      	movs	r2, #0
 80126ec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	4a18      	ldr	r2, [pc, #96]	@ (8012754 <HAL_UART_Receive_IT+0x94>)
 80126f4:	4293      	cmp	r3, r2
 80126f6:	d01f      	beq.n	8012738 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	685b      	ldr	r3, [r3, #4]
 80126fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012702:	2b00      	cmp	r3, #0
 8012704:	d018      	beq.n	8012738 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801270c:	697b      	ldr	r3, [r7, #20]
 801270e:	e853 3f00 	ldrex	r3, [r3]
 8012712:	613b      	str	r3, [r7, #16]
   return(result);
 8012714:	693b      	ldr	r3, [r7, #16]
 8012716:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801271a:	627b      	str	r3, [r7, #36]	@ 0x24
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	461a      	mov	r2, r3
 8012722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012724:	623b      	str	r3, [r7, #32]
 8012726:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012728:	69f9      	ldr	r1, [r7, #28]
 801272a:	6a3a      	ldr	r2, [r7, #32]
 801272c:	e841 2300 	strex	r3, r2, [r1]
 8012730:	61bb      	str	r3, [r7, #24]
   return(result);
 8012732:	69bb      	ldr	r3, [r7, #24]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d1e6      	bne.n	8012706 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8012738:	88fb      	ldrh	r3, [r7, #6]
 801273a:	461a      	mov	r2, r3
 801273c:	68b9      	ldr	r1, [r7, #8]
 801273e:	68f8      	ldr	r0, [r7, #12]
 8012740:	f001 fc70 	bl	8014024 <UART_Start_Receive_IT>
 8012744:	4603      	mov	r3, r0
 8012746:	e000      	b.n	801274a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8012748:	2302      	movs	r3, #2
  }
}
 801274a:	4618      	mov	r0, r3
 801274c:	3728      	adds	r7, #40	@ 0x28
 801274e:	46bd      	mov	sp, r7
 8012750:	bd80      	pop	{r7, pc}
 8012752:	bf00      	nop
 8012754:	58000c00 	.word	0x58000c00

08012758 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8012758:	b580      	push	{r7, lr}
 801275a:	b08a      	sub	sp, #40	@ 0x28
 801275c:	af00      	add	r7, sp, #0
 801275e:	60f8      	str	r0, [r7, #12]
 8012760:	60b9      	str	r1, [r7, #8]
 8012762:	4613      	mov	r3, r2
 8012764:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012766:	68fb      	ldr	r3, [r7, #12]
 8012768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801276c:	2b20      	cmp	r3, #32
 801276e:	d167      	bne.n	8012840 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8012770:	68bb      	ldr	r3, [r7, #8]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d002      	beq.n	801277c <HAL_UART_Transmit_DMA+0x24>
 8012776:	88fb      	ldrh	r3, [r7, #6]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d101      	bne.n	8012780 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 801277c:	2301      	movs	r3, #1
 801277e:	e060      	b.n	8012842 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	68ba      	ldr	r2, [r7, #8]
 8012784:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	88fa      	ldrh	r2, [r7, #6]
 801278a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	88fa      	ldrh	r2, [r7, #6]
 8012792:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	2200      	movs	r2, #0
 801279a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	2221      	movs	r2, #33	@ 0x21
 80127a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d028      	beq.n	8012800 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80127b2:	4a26      	ldr	r2, [pc, #152]	@ (801284c <HAL_UART_Transmit_DMA+0xf4>)
 80127b4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80127ba:	4a25      	ldr	r2, [pc, #148]	@ (8012850 <HAL_UART_Transmit_DMA+0xf8>)
 80127bc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80127c2:	4a24      	ldr	r2, [pc, #144]	@ (8012854 <HAL_UART_Transmit_DMA+0xfc>)
 80127c4:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80127ca:	2200      	movs	r2, #0
 80127cc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80127d6:	4619      	mov	r1, r3
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	3328      	adds	r3, #40	@ 0x28
 80127de:	461a      	mov	r2, r3
 80127e0:	88fb      	ldrh	r3, [r7, #6]
 80127e2:	f7f5 f93d 	bl	8007a60 <HAL_DMA_Start_IT>
 80127e6:	4603      	mov	r3, r0
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d009      	beq.n	8012800 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	2210      	movs	r2, #16
 80127f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	2220      	movs	r2, #32
 80127f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80127fc:	2301      	movs	r3, #1
 80127fe:	e020      	b.n	8012842 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	2240      	movs	r2, #64	@ 0x40
 8012806:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	3308      	adds	r3, #8
 801280e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012810:	697b      	ldr	r3, [r7, #20]
 8012812:	e853 3f00 	ldrex	r3, [r3]
 8012816:	613b      	str	r3, [r7, #16]
   return(result);
 8012818:	693b      	ldr	r3, [r7, #16]
 801281a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801281e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	3308      	adds	r3, #8
 8012826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012828:	623a      	str	r2, [r7, #32]
 801282a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801282c:	69f9      	ldr	r1, [r7, #28]
 801282e:	6a3a      	ldr	r2, [r7, #32]
 8012830:	e841 2300 	strex	r3, r2, [r1]
 8012834:	61bb      	str	r3, [r7, #24]
   return(result);
 8012836:	69bb      	ldr	r3, [r7, #24]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d1e5      	bne.n	8012808 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 801283c:	2300      	movs	r3, #0
 801283e:	e000      	b.n	8012842 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8012840:	2302      	movs	r3, #2
  }
}
 8012842:	4618      	mov	r0, r3
 8012844:	3728      	adds	r7, #40	@ 0x28
 8012846:	46bd      	mov	sp, r7
 8012848:	bd80      	pop	{r7, pc}
 801284a:	bf00      	nop
 801284c:	080143b9 	.word	0x080143b9
 8012850:	0801444f 	.word	0x0801444f
 8012854:	0801446b 	.word	0x0801446b

08012858 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b09a      	sub	sp, #104	@ 0x68
 801285c:	af00      	add	r7, sp, #0
 801285e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012868:	e853 3f00 	ldrex	r3, [r3]
 801286c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801286e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012870:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012874:	667b      	str	r3, [r7, #100]	@ 0x64
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	461a      	mov	r2, r3
 801287c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801287e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012880:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012882:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012884:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012886:	e841 2300 	strex	r3, r2, [r1]
 801288a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801288c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801288e:	2b00      	cmp	r3, #0
 8012890:	d1e6      	bne.n	8012860 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	3308      	adds	r3, #8
 8012898:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801289a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801289c:	e853 3f00 	ldrex	r3, [r3]
 80128a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80128a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80128a4:	4b51      	ldr	r3, [pc, #324]	@ (80129ec <HAL_UART_AbortReceive_IT+0x194>)
 80128a6:	4013      	ands	r3, r2
 80128a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	3308      	adds	r3, #8
 80128b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80128b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80128b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80128b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80128ba:	e841 2300 	strex	r3, r2, [r1]
 80128be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80128c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d1e5      	bne.n	8012892 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80128ca:	2b01      	cmp	r3, #1
 80128cc:	d118      	bne.n	8012900 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128d4:	6a3b      	ldr	r3, [r7, #32]
 80128d6:	e853 3f00 	ldrex	r3, [r3]
 80128da:	61fb      	str	r3, [r7, #28]
   return(result);
 80128dc:	69fb      	ldr	r3, [r7, #28]
 80128de:	f023 0310 	bic.w	r3, r3, #16
 80128e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	461a      	mov	r2, r3
 80128ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80128ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80128ee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80128f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128f4:	e841 2300 	strex	r3, r2, [r1]
 80128f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80128fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d1e6      	bne.n	80128ce <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	689b      	ldr	r3, [r3, #8]
 8012906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801290a:	2b40      	cmp	r3, #64	@ 0x40
 801290c:	d154      	bne.n	80129b8 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	3308      	adds	r3, #8
 8012914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	e853 3f00 	ldrex	r3, [r3]
 801291c:	60bb      	str	r3, [r7, #8]
   return(result);
 801291e:	68bb      	ldr	r3, [r7, #8]
 8012920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012924:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	3308      	adds	r3, #8
 801292c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801292e:	61ba      	str	r2, [r7, #24]
 8012930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012932:	6979      	ldr	r1, [r7, #20]
 8012934:	69ba      	ldr	r2, [r7, #24]
 8012936:	e841 2300 	strex	r3, r2, [r1]
 801293a:	613b      	str	r3, [r7, #16]
   return(result);
 801293c:	693b      	ldr	r3, [r7, #16]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d1e5      	bne.n	801290e <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012948:	2b00      	cmp	r3, #0
 801294a:	d017      	beq.n	801297c <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012952:	4a27      	ldr	r2, [pc, #156]	@ (80129f0 <HAL_UART_AbortReceive_IT+0x198>)
 8012954:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801295c:	4618      	mov	r0, r3
 801295e:	f7f5 fe07 	bl	8008570 <HAL_DMA_Abort_IT>
 8012962:	4603      	mov	r3, r0
 8012964:	2b00      	cmp	r3, #0
 8012966:	d03c      	beq.n	80129e2 <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801296e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012970:	687a      	ldr	r2, [r7, #4]
 8012972:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012976:	4610      	mov	r0, r2
 8012978:	4798      	blx	r3
 801297a:	e032      	b.n	80129e2 <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	2200      	movs	r2, #0
 8012980:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	2200      	movs	r2, #0
 8012988:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	220f      	movs	r2, #15
 8012990:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	699a      	ldr	r2, [r3, #24]
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	f042 0208 	orr.w	r2, r2, #8
 80129a0:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	2220      	movs	r2, #32
 80129a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2200      	movs	r2, #0
 80129ae:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80129b0:	6878      	ldr	r0, [r7, #4]
 80129b2:	f000 fbff 	bl	80131b4 <HAL_UART_AbortReceiveCpltCallback>
 80129b6:	e014      	b.n	80129e2 <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2200      	movs	r2, #0
 80129bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2200      	movs	r2, #0
 80129c4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	220f      	movs	r2, #15
 80129cc:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	2220      	movs	r2, #32
 80129d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2200      	movs	r2, #0
 80129da:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80129dc:	6878      	ldr	r0, [r7, #4]
 80129de:	f000 fbe9 	bl	80131b4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80129e2:	2300      	movs	r3, #0
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	3768      	adds	r7, #104	@ 0x68
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}
 80129ec:	effffffe 	.word	0xeffffffe
 80129f0:	0801450f 	.word	0x0801450f

080129f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80129f4:	b580      	push	{r7, lr}
 80129f6:	b0ba      	sub	sp, #232	@ 0xe8
 80129f8:	af00      	add	r7, sp, #0
 80129fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	69db      	ldr	r3, [r3, #28]
 8012a02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	689b      	ldr	r3, [r3, #8]
 8012a16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8012a1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8012a1e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8012a22:	4013      	ands	r3, r2
 8012a24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8012a28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d11b      	bne.n	8012a68 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012a34:	f003 0320 	and.w	r3, r3, #32
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d015      	beq.n	8012a68 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012a40:	f003 0320 	and.w	r3, r3, #32
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d105      	bne.n	8012a54 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8012a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d009      	beq.n	8012a68 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	f000 8393 	beq.w	8013184 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012a62:	6878      	ldr	r0, [r7, #4]
 8012a64:	4798      	blx	r3
      }
      return;
 8012a66:	e38d      	b.n	8013184 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8012a68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	f000 8123 	beq.w	8012cb8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8012a72:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012a76:	4b8d      	ldr	r3, [pc, #564]	@ (8012cac <HAL_UART_IRQHandler+0x2b8>)
 8012a78:	4013      	ands	r3, r2
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d106      	bne.n	8012a8c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8012a7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8012a82:	4b8b      	ldr	r3, [pc, #556]	@ (8012cb0 <HAL_UART_IRQHandler+0x2bc>)
 8012a84:	4013      	ands	r3, r2
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	f000 8116 	beq.w	8012cb8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012a90:	f003 0301 	and.w	r3, r3, #1
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d011      	beq.n	8012abc <HAL_UART_IRQHandler+0xc8>
 8012a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d00b      	beq.n	8012abc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	2201      	movs	r2, #1
 8012aaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012ab2:	f043 0201 	orr.w	r2, r3, #1
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012ac0:	f003 0302 	and.w	r3, r3, #2
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d011      	beq.n	8012aec <HAL_UART_IRQHandler+0xf8>
 8012ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012acc:	f003 0301 	and.w	r3, r3, #1
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d00b      	beq.n	8012aec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	2202      	movs	r2, #2
 8012ada:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012ae2:	f043 0204 	orr.w	r2, r3, #4
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012af0:	f003 0304 	and.w	r3, r3, #4
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d011      	beq.n	8012b1c <HAL_UART_IRQHandler+0x128>
 8012af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012afc:	f003 0301 	and.w	r3, r3, #1
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d00b      	beq.n	8012b1c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	2204      	movs	r2, #4
 8012b0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b12:	f043 0202 	orr.w	r2, r3, #2
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8012b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012b20:	f003 0308 	and.w	r3, r3, #8
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d017      	beq.n	8012b58 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8012b28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012b2c:	f003 0320 	and.w	r3, r3, #32
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d105      	bne.n	8012b40 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8012b34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012b38:	4b5c      	ldr	r3, [pc, #368]	@ (8012cac <HAL_UART_IRQHandler+0x2b8>)
 8012b3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d00b      	beq.n	8012b58 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	2208      	movs	r2, #8
 8012b46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b4e:	f043 0208 	orr.w	r2, r3, #8
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8012b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012b5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d012      	beq.n	8012b8a <HAL_UART_IRQHandler+0x196>
 8012b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012b68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d00c      	beq.n	8012b8a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b80:	f043 0220 	orr.w	r2, r3, #32
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	f000 82f9 	beq.w	8013188 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012b9a:	f003 0320 	and.w	r3, r3, #32
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d013      	beq.n	8012bca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012ba2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012ba6:	f003 0320 	and.w	r3, r3, #32
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d105      	bne.n	8012bba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8012bae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d007      	beq.n	8012bca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d003      	beq.n	8012bca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012bc6:	6878      	ldr	r0, [r7, #4]
 8012bc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012bd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	689b      	ldr	r3, [r3, #8]
 8012bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012bde:	2b40      	cmp	r3, #64	@ 0x40
 8012be0:	d005      	beq.n	8012bee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8012be2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012be6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d054      	beq.n	8012c98 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8012bee:	6878      	ldr	r0, [r7, #4]
 8012bf0:	f001 fb7c 	bl	80142ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	689b      	ldr	r3, [r3, #8]
 8012bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012bfe:	2b40      	cmp	r3, #64	@ 0x40
 8012c00:	d146      	bne.n	8012c90 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	3308      	adds	r3, #8
 8012c08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012c10:	e853 3f00 	ldrex	r3, [r3]
 8012c14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8012c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012c20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	3308      	adds	r3, #8
 8012c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8012c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8012c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8012c3e:	e841 2300 	strex	r3, r2, [r1]
 8012c42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8012c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d1d9      	bne.n	8012c02 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d017      	beq.n	8012c88 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012c5e:	4a15      	ldr	r2, [pc, #84]	@ (8012cb4 <HAL_UART_IRQHandler+0x2c0>)
 8012c60:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012c68:	4618      	mov	r0, r3
 8012c6a:	f7f5 fc81 	bl	8008570 <HAL_DMA_Abort_IT>
 8012c6e:	4603      	mov	r3, r0
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d019      	beq.n	8012ca8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012c7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012c7c:	687a      	ldr	r2, [r7, #4]
 8012c7e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012c82:	4610      	mov	r0, r2
 8012c84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012c86:	e00f      	b.n	8012ca8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012c88:	6878      	ldr	r0, [r7, #4]
 8012c8a:	f7ee fea0 	bl	80019ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012c8e:	e00b      	b.n	8012ca8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012c90:	6878      	ldr	r0, [r7, #4]
 8012c92:	f7ee fe9c 	bl	80019ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012c96:	e007      	b.n	8012ca8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	f7ee fe98 	bl	80019ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8012ca6:	e26f      	b.n	8013188 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012ca8:	bf00      	nop
    return;
 8012caa:	e26d      	b.n	8013188 <HAL_UART_IRQHandler+0x794>
 8012cac:	10000001 	.word	0x10000001
 8012cb0:	04000120 	.word	0x04000120
 8012cb4:	080144eb 	.word	0x080144eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012cbc:	2b01      	cmp	r3, #1
 8012cbe:	f040 8203 	bne.w	80130c8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8012cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012cc6:	f003 0310 	and.w	r3, r3, #16
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	f000 81fc 	beq.w	80130c8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8012cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012cd4:	f003 0310 	and.w	r3, r3, #16
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	f000 81f5 	beq.w	80130c8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	2210      	movs	r2, #16
 8012ce4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	689b      	ldr	r3, [r3, #8]
 8012cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012cf0:	2b40      	cmp	r3, #64	@ 0x40
 8012cf2:	f040 816d 	bne.w	8012fd0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	4aa4      	ldr	r2, [pc, #656]	@ (8012f90 <HAL_UART_IRQHandler+0x59c>)
 8012d00:	4293      	cmp	r3, r2
 8012d02:	d068      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d0a:	681b      	ldr	r3, [r3, #0]
 8012d0c:	4aa1      	ldr	r2, [pc, #644]	@ (8012f94 <HAL_UART_IRQHandler+0x5a0>)
 8012d0e:	4293      	cmp	r3, r2
 8012d10:	d061      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	4a9f      	ldr	r2, [pc, #636]	@ (8012f98 <HAL_UART_IRQHandler+0x5a4>)
 8012d1c:	4293      	cmp	r3, r2
 8012d1e:	d05a      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	4a9c      	ldr	r2, [pc, #624]	@ (8012f9c <HAL_UART_IRQHandler+0x5a8>)
 8012d2a:	4293      	cmp	r3, r2
 8012d2c:	d053      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	4a9a      	ldr	r2, [pc, #616]	@ (8012fa0 <HAL_UART_IRQHandler+0x5ac>)
 8012d38:	4293      	cmp	r3, r2
 8012d3a:	d04c      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	4a97      	ldr	r2, [pc, #604]	@ (8012fa4 <HAL_UART_IRQHandler+0x5b0>)
 8012d46:	4293      	cmp	r3, r2
 8012d48:	d045      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	4a95      	ldr	r2, [pc, #596]	@ (8012fa8 <HAL_UART_IRQHandler+0x5b4>)
 8012d54:	4293      	cmp	r3, r2
 8012d56:	d03e      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	4a92      	ldr	r2, [pc, #584]	@ (8012fac <HAL_UART_IRQHandler+0x5b8>)
 8012d62:	4293      	cmp	r3, r2
 8012d64:	d037      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	4a90      	ldr	r2, [pc, #576]	@ (8012fb0 <HAL_UART_IRQHandler+0x5bc>)
 8012d70:	4293      	cmp	r3, r2
 8012d72:	d030      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	4a8d      	ldr	r2, [pc, #564]	@ (8012fb4 <HAL_UART_IRQHandler+0x5c0>)
 8012d7e:	4293      	cmp	r3, r2
 8012d80:	d029      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	4a8b      	ldr	r2, [pc, #556]	@ (8012fb8 <HAL_UART_IRQHandler+0x5c4>)
 8012d8c:	4293      	cmp	r3, r2
 8012d8e:	d022      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	4a88      	ldr	r2, [pc, #544]	@ (8012fbc <HAL_UART_IRQHandler+0x5c8>)
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d01b      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012da4:	681b      	ldr	r3, [r3, #0]
 8012da6:	4a86      	ldr	r2, [pc, #536]	@ (8012fc0 <HAL_UART_IRQHandler+0x5cc>)
 8012da8:	4293      	cmp	r3, r2
 8012daa:	d014      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	4a83      	ldr	r2, [pc, #524]	@ (8012fc4 <HAL_UART_IRQHandler+0x5d0>)
 8012db6:	4293      	cmp	r3, r2
 8012db8:	d00d      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012dc0:	681b      	ldr	r3, [r3, #0]
 8012dc2:	4a81      	ldr	r2, [pc, #516]	@ (8012fc8 <HAL_UART_IRQHandler+0x5d4>)
 8012dc4:	4293      	cmp	r3, r2
 8012dc6:	d006      	beq.n	8012dd6 <HAL_UART_IRQHandler+0x3e2>
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	4a7e      	ldr	r2, [pc, #504]	@ (8012fcc <HAL_UART_IRQHandler+0x5d8>)
 8012dd2:	4293      	cmp	r3, r2
 8012dd4:	d106      	bne.n	8012de4 <HAL_UART_IRQHandler+0x3f0>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	685b      	ldr	r3, [r3, #4]
 8012de0:	b29b      	uxth	r3, r3
 8012de2:	e005      	b.n	8012df0 <HAL_UART_IRQHandler+0x3fc>
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	685b      	ldr	r3, [r3, #4]
 8012dee:	b29b      	uxth	r3, r3
 8012df0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8012df4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	f000 80ad 	beq.w	8012f58 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012e04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012e08:	429a      	cmp	r2, r3
 8012e0a:	f080 80a5 	bcs.w	8012f58 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012e14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012e1e:	69db      	ldr	r3, [r3, #28]
 8012e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012e24:	f000 8087 	beq.w	8012f36 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012e34:	e853 3f00 	ldrex	r3, [r3]
 8012e38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8012e3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012e40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012e44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	461a      	mov	r2, r3
 8012e4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012e56:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8012e5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012e62:	e841 2300 	strex	r3, r2, [r1]
 8012e66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8012e6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d1da      	bne.n	8012e28 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	3308      	adds	r3, #8
 8012e78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012e7c:	e853 3f00 	ldrex	r3, [r3]
 8012e80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8012e82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012e84:	f023 0301 	bic.w	r3, r3, #1
 8012e88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	3308      	adds	r3, #8
 8012e92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012e96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8012e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8012e9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012ea2:	e841 2300 	strex	r3, r2, [r1]
 8012ea6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012ea8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d1e1      	bne.n	8012e72 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	3308      	adds	r3, #8
 8012eb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012eb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012eb8:	e853 3f00 	ldrex	r3, [r3]
 8012ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8012ebe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012ec0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012ec4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	3308      	adds	r3, #8
 8012ece:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8012ed2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ed6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8012ed8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012eda:	e841 2300 	strex	r3, r2, [r1]
 8012ede:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8012ee0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d1e3      	bne.n	8012eae <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	2220      	movs	r2, #32
 8012eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	2200      	movs	r2, #0
 8012ef2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012efc:	e853 3f00 	ldrex	r3, [r3]
 8012f00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8012f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012f04:	f023 0310 	bic.w	r3, r3, #16
 8012f08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	461a      	mov	r2, r3
 8012f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012f16:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012f18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012f1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012f1e:	e841 2300 	strex	r3, r2, [r1]
 8012f22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012f24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d1e4      	bne.n	8012ef4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f30:	4618      	mov	r0, r3
 8012f32:	f7f4 ffff 	bl	8007f34 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	2202      	movs	r2, #2
 8012f3a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012f48:	b29b      	uxth	r3, r3
 8012f4a:	1ad3      	subs	r3, r2, r3
 8012f4c:	b29b      	uxth	r3, r3
 8012f4e:	4619      	mov	r1, r3
 8012f50:	6878      	ldr	r0, [r7, #4]
 8012f52:	f000 f939 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8012f56:	e119      	b.n	801318c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012f5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012f62:	429a      	cmp	r2, r3
 8012f64:	f040 8112 	bne.w	801318c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f6e:	69db      	ldr	r3, [r3, #28]
 8012f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012f74:	f040 810a 	bne.w	801318c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2202      	movs	r2, #2
 8012f7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012f84:	4619      	mov	r1, r3
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f000 f91e 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
      return;
 8012f8c:	e0fe      	b.n	801318c <HAL_UART_IRQHandler+0x798>
 8012f8e:	bf00      	nop
 8012f90:	40020010 	.word	0x40020010
 8012f94:	40020028 	.word	0x40020028
 8012f98:	40020040 	.word	0x40020040
 8012f9c:	40020058 	.word	0x40020058
 8012fa0:	40020070 	.word	0x40020070
 8012fa4:	40020088 	.word	0x40020088
 8012fa8:	400200a0 	.word	0x400200a0
 8012fac:	400200b8 	.word	0x400200b8
 8012fb0:	40020410 	.word	0x40020410
 8012fb4:	40020428 	.word	0x40020428
 8012fb8:	40020440 	.word	0x40020440
 8012fbc:	40020458 	.word	0x40020458
 8012fc0:	40020470 	.word	0x40020470
 8012fc4:	40020488 	.word	0x40020488
 8012fc8:	400204a0 	.word	0x400204a0
 8012fcc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012fdc:	b29b      	uxth	r3, r3
 8012fde:	1ad3      	subs	r3, r2, r3
 8012fe0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012fea:	b29b      	uxth	r3, r3
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	f000 80cf 	beq.w	8013190 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8012ff2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	f000 80ca 	beq.w	8013190 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013004:	e853 3f00 	ldrex	r3, [r3]
 8013008:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801300a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801300c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013010:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	461a      	mov	r2, r3
 801301a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801301e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013020:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013022:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013026:	e841 2300 	strex	r3, r2, [r1]
 801302a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801302c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801302e:	2b00      	cmp	r3, #0
 8013030:	d1e4      	bne.n	8012ffc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	3308      	adds	r3, #8
 8013038:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801303c:	e853 3f00 	ldrex	r3, [r3]
 8013040:	623b      	str	r3, [r7, #32]
   return(result);
 8013042:	6a3a      	ldr	r2, [r7, #32]
 8013044:	4b55      	ldr	r3, [pc, #340]	@ (801319c <HAL_UART_IRQHandler+0x7a8>)
 8013046:	4013      	ands	r3, r2
 8013048:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	3308      	adds	r3, #8
 8013052:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013056:	633a      	str	r2, [r7, #48]	@ 0x30
 8013058:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801305a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801305c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801305e:	e841 2300 	strex	r3, r2, [r1]
 8013062:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013066:	2b00      	cmp	r3, #0
 8013068:	d1e3      	bne.n	8013032 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	2220      	movs	r2, #32
 801306e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	2200      	movs	r2, #0
 8013076:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	2200      	movs	r2, #0
 801307c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013084:	693b      	ldr	r3, [r7, #16]
 8013086:	e853 3f00 	ldrex	r3, [r3]
 801308a:	60fb      	str	r3, [r7, #12]
   return(result);
 801308c:	68fb      	ldr	r3, [r7, #12]
 801308e:	f023 0310 	bic.w	r3, r3, #16
 8013092:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	461a      	mov	r2, r3
 801309c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80130a0:	61fb      	str	r3, [r7, #28]
 80130a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80130a4:	69b9      	ldr	r1, [r7, #24]
 80130a6:	69fa      	ldr	r2, [r7, #28]
 80130a8:	e841 2300 	strex	r3, r2, [r1]
 80130ac:	617b      	str	r3, [r7, #20]
   return(result);
 80130ae:	697b      	ldr	r3, [r7, #20]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d1e4      	bne.n	801307e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	2202      	movs	r2, #2
 80130b8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80130ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80130be:	4619      	mov	r1, r3
 80130c0:	6878      	ldr	r0, [r7, #4]
 80130c2:	f000 f881 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80130c6:	e063      	b.n	8013190 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80130c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80130cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d00e      	beq.n	80130f2 <HAL_UART_IRQHandler+0x6fe>
 80130d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80130d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d008      	beq.n	80130f2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80130e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80130ea:	6878      	ldr	r0, [r7, #4]
 80130ec:	f001 ff80 	bl	8014ff0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80130f0:	e051      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80130f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80130f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d014      	beq.n	8013128 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80130fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013106:	2b00      	cmp	r3, #0
 8013108:	d105      	bne.n	8013116 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801310a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801310e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013112:	2b00      	cmp	r3, #0
 8013114:	d008      	beq.n	8013128 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801311a:	2b00      	cmp	r3, #0
 801311c:	d03a      	beq.n	8013194 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013122:	6878      	ldr	r0, [r7, #4]
 8013124:	4798      	blx	r3
    }
    return;
 8013126:	e035      	b.n	8013194 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801312c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013130:	2b00      	cmp	r3, #0
 8013132:	d009      	beq.n	8013148 <HAL_UART_IRQHandler+0x754>
 8013134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801313c:	2b00      	cmp	r3, #0
 801313e:	d003      	beq.n	8013148 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f001 fa09 	bl	8014558 <UART_EndTransmit_IT>
    return;
 8013146:	e026      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801314c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013150:	2b00      	cmp	r3, #0
 8013152:	d009      	beq.n	8013168 <HAL_UART_IRQHandler+0x774>
 8013154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013158:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801315c:	2b00      	cmp	r3, #0
 801315e:	d003      	beq.n	8013168 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013160:	6878      	ldr	r0, [r7, #4]
 8013162:	f001 ff59 	bl	8015018 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013166:	e016      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801316c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013170:	2b00      	cmp	r3, #0
 8013172:	d010      	beq.n	8013196 <HAL_UART_IRQHandler+0x7a2>
 8013174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013178:	2b00      	cmp	r3, #0
 801317a:	da0c      	bge.n	8013196 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f001 ff41 	bl	8015004 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013182:	e008      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013184:	bf00      	nop
 8013186:	e006      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013188:	bf00      	nop
 801318a:	e004      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
      return;
 801318c:	bf00      	nop
 801318e:	e002      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013190:	bf00      	nop
 8013192:	e000      	b.n	8013196 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013194:	bf00      	nop
  }
}
 8013196:	37e8      	adds	r7, #232	@ 0xe8
 8013198:	46bd      	mov	sp, r7
 801319a:	bd80      	pop	{r7, pc}
 801319c:	effffffe 	.word	0xeffffffe

080131a0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80131a0:	b480      	push	{r7}
 80131a2:	b083      	sub	sp, #12
 80131a4:	af00      	add	r7, sp, #0
 80131a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80131a8:	bf00      	nop
 80131aa:	370c      	adds	r7, #12
 80131ac:	46bd      	mov	sp, r7
 80131ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b2:	4770      	bx	lr

080131b4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80131b4:	b480      	push	{r7}
 80131b6:	b083      	sub	sp, #12
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80131bc:	bf00      	nop
 80131be:	370c      	adds	r7, #12
 80131c0:	46bd      	mov	sp, r7
 80131c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c6:	4770      	bx	lr

080131c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80131c8:	b480      	push	{r7}
 80131ca:	b083      	sub	sp, #12
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	6078      	str	r0, [r7, #4]
 80131d0:	460b      	mov	r3, r1
 80131d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80131d4:	bf00      	nop
 80131d6:	370c      	adds	r7, #12
 80131d8:	46bd      	mov	sp, r7
 80131da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131de:	4770      	bx	lr

080131e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80131e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80131e4:	b092      	sub	sp, #72	@ 0x48
 80131e6:	af00      	add	r7, sp, #0
 80131e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80131ea:	2300      	movs	r3, #0
 80131ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80131f0:	697b      	ldr	r3, [r7, #20]
 80131f2:	689a      	ldr	r2, [r3, #8]
 80131f4:	697b      	ldr	r3, [r7, #20]
 80131f6:	691b      	ldr	r3, [r3, #16]
 80131f8:	431a      	orrs	r2, r3
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	695b      	ldr	r3, [r3, #20]
 80131fe:	431a      	orrs	r2, r3
 8013200:	697b      	ldr	r3, [r7, #20]
 8013202:	69db      	ldr	r3, [r3, #28]
 8013204:	4313      	orrs	r3, r2
 8013206:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013208:	697b      	ldr	r3, [r7, #20]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	681a      	ldr	r2, [r3, #0]
 801320e:	4bbe      	ldr	r3, [pc, #760]	@ (8013508 <UART_SetConfig+0x328>)
 8013210:	4013      	ands	r3, r2
 8013212:	697a      	ldr	r2, [r7, #20]
 8013214:	6812      	ldr	r2, [r2, #0]
 8013216:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013218:	430b      	orrs	r3, r1
 801321a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801321c:	697b      	ldr	r3, [r7, #20]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	685b      	ldr	r3, [r3, #4]
 8013222:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013226:	697b      	ldr	r3, [r7, #20]
 8013228:	68da      	ldr	r2, [r3, #12]
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	430a      	orrs	r2, r1
 8013230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013232:	697b      	ldr	r3, [r7, #20]
 8013234:	699b      	ldr	r3, [r3, #24]
 8013236:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013238:	697b      	ldr	r3, [r7, #20]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	4ab3      	ldr	r2, [pc, #716]	@ (801350c <UART_SetConfig+0x32c>)
 801323e:	4293      	cmp	r3, r2
 8013240:	d004      	beq.n	801324c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	6a1b      	ldr	r3, [r3, #32]
 8013246:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013248:	4313      	orrs	r3, r2
 801324a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	689a      	ldr	r2, [r3, #8]
 8013252:	4baf      	ldr	r3, [pc, #700]	@ (8013510 <UART_SetConfig+0x330>)
 8013254:	4013      	ands	r3, r2
 8013256:	697a      	ldr	r2, [r7, #20]
 8013258:	6812      	ldr	r2, [r2, #0]
 801325a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801325c:	430b      	orrs	r3, r1
 801325e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013266:	f023 010f 	bic.w	r1, r3, #15
 801326a:	697b      	ldr	r3, [r7, #20]
 801326c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801326e:	697b      	ldr	r3, [r7, #20]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	430a      	orrs	r2, r1
 8013274:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013276:	697b      	ldr	r3, [r7, #20]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	4aa6      	ldr	r2, [pc, #664]	@ (8013514 <UART_SetConfig+0x334>)
 801327c:	4293      	cmp	r3, r2
 801327e:	d177      	bne.n	8013370 <UART_SetConfig+0x190>
 8013280:	4ba5      	ldr	r3, [pc, #660]	@ (8013518 <UART_SetConfig+0x338>)
 8013282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013284:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013288:	2b28      	cmp	r3, #40	@ 0x28
 801328a:	d86d      	bhi.n	8013368 <UART_SetConfig+0x188>
 801328c:	a201      	add	r2, pc, #4	@ (adr r2, 8013294 <UART_SetConfig+0xb4>)
 801328e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013292:	bf00      	nop
 8013294:	08013339 	.word	0x08013339
 8013298:	08013369 	.word	0x08013369
 801329c:	08013369 	.word	0x08013369
 80132a0:	08013369 	.word	0x08013369
 80132a4:	08013369 	.word	0x08013369
 80132a8:	08013369 	.word	0x08013369
 80132ac:	08013369 	.word	0x08013369
 80132b0:	08013369 	.word	0x08013369
 80132b4:	08013341 	.word	0x08013341
 80132b8:	08013369 	.word	0x08013369
 80132bc:	08013369 	.word	0x08013369
 80132c0:	08013369 	.word	0x08013369
 80132c4:	08013369 	.word	0x08013369
 80132c8:	08013369 	.word	0x08013369
 80132cc:	08013369 	.word	0x08013369
 80132d0:	08013369 	.word	0x08013369
 80132d4:	08013349 	.word	0x08013349
 80132d8:	08013369 	.word	0x08013369
 80132dc:	08013369 	.word	0x08013369
 80132e0:	08013369 	.word	0x08013369
 80132e4:	08013369 	.word	0x08013369
 80132e8:	08013369 	.word	0x08013369
 80132ec:	08013369 	.word	0x08013369
 80132f0:	08013369 	.word	0x08013369
 80132f4:	08013351 	.word	0x08013351
 80132f8:	08013369 	.word	0x08013369
 80132fc:	08013369 	.word	0x08013369
 8013300:	08013369 	.word	0x08013369
 8013304:	08013369 	.word	0x08013369
 8013308:	08013369 	.word	0x08013369
 801330c:	08013369 	.word	0x08013369
 8013310:	08013369 	.word	0x08013369
 8013314:	08013359 	.word	0x08013359
 8013318:	08013369 	.word	0x08013369
 801331c:	08013369 	.word	0x08013369
 8013320:	08013369 	.word	0x08013369
 8013324:	08013369 	.word	0x08013369
 8013328:	08013369 	.word	0x08013369
 801332c:	08013369 	.word	0x08013369
 8013330:	08013369 	.word	0x08013369
 8013334:	08013361 	.word	0x08013361
 8013338:	2301      	movs	r3, #1
 801333a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801333e:	e222      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013340:	2304      	movs	r3, #4
 8013342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013346:	e21e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013348:	2308      	movs	r3, #8
 801334a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801334e:	e21a      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013350:	2310      	movs	r3, #16
 8013352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013356:	e216      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013358:	2320      	movs	r3, #32
 801335a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801335e:	e212      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013360:	2340      	movs	r3, #64	@ 0x40
 8013362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013366:	e20e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013368:	2380      	movs	r3, #128	@ 0x80
 801336a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801336e:	e20a      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013370:	697b      	ldr	r3, [r7, #20]
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	4a69      	ldr	r2, [pc, #420]	@ (801351c <UART_SetConfig+0x33c>)
 8013376:	4293      	cmp	r3, r2
 8013378:	d130      	bne.n	80133dc <UART_SetConfig+0x1fc>
 801337a:	4b67      	ldr	r3, [pc, #412]	@ (8013518 <UART_SetConfig+0x338>)
 801337c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801337e:	f003 0307 	and.w	r3, r3, #7
 8013382:	2b05      	cmp	r3, #5
 8013384:	d826      	bhi.n	80133d4 <UART_SetConfig+0x1f4>
 8013386:	a201      	add	r2, pc, #4	@ (adr r2, 801338c <UART_SetConfig+0x1ac>)
 8013388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801338c:	080133a5 	.word	0x080133a5
 8013390:	080133ad 	.word	0x080133ad
 8013394:	080133b5 	.word	0x080133b5
 8013398:	080133bd 	.word	0x080133bd
 801339c:	080133c5 	.word	0x080133c5
 80133a0:	080133cd 	.word	0x080133cd
 80133a4:	2300      	movs	r3, #0
 80133a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133aa:	e1ec      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133ac:	2304      	movs	r3, #4
 80133ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133b2:	e1e8      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133b4:	2308      	movs	r3, #8
 80133b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133ba:	e1e4      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133bc:	2310      	movs	r3, #16
 80133be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133c2:	e1e0      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133c4:	2320      	movs	r3, #32
 80133c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133ca:	e1dc      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133cc:	2340      	movs	r3, #64	@ 0x40
 80133ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133d2:	e1d8      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133d4:	2380      	movs	r3, #128	@ 0x80
 80133d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80133da:	e1d4      	b.n	8013786 <UART_SetConfig+0x5a6>
 80133dc:	697b      	ldr	r3, [r7, #20]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	4a4f      	ldr	r2, [pc, #316]	@ (8013520 <UART_SetConfig+0x340>)
 80133e2:	4293      	cmp	r3, r2
 80133e4:	d130      	bne.n	8013448 <UART_SetConfig+0x268>
 80133e6:	4b4c      	ldr	r3, [pc, #304]	@ (8013518 <UART_SetConfig+0x338>)
 80133e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80133ea:	f003 0307 	and.w	r3, r3, #7
 80133ee:	2b05      	cmp	r3, #5
 80133f0:	d826      	bhi.n	8013440 <UART_SetConfig+0x260>
 80133f2:	a201      	add	r2, pc, #4	@ (adr r2, 80133f8 <UART_SetConfig+0x218>)
 80133f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133f8:	08013411 	.word	0x08013411
 80133fc:	08013419 	.word	0x08013419
 8013400:	08013421 	.word	0x08013421
 8013404:	08013429 	.word	0x08013429
 8013408:	08013431 	.word	0x08013431
 801340c:	08013439 	.word	0x08013439
 8013410:	2300      	movs	r3, #0
 8013412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013416:	e1b6      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013418:	2304      	movs	r3, #4
 801341a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801341e:	e1b2      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013420:	2308      	movs	r3, #8
 8013422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013426:	e1ae      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013428:	2310      	movs	r3, #16
 801342a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801342e:	e1aa      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013430:	2320      	movs	r3, #32
 8013432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013436:	e1a6      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013438:	2340      	movs	r3, #64	@ 0x40
 801343a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801343e:	e1a2      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013440:	2380      	movs	r3, #128	@ 0x80
 8013442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013446:	e19e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	4a35      	ldr	r2, [pc, #212]	@ (8013524 <UART_SetConfig+0x344>)
 801344e:	4293      	cmp	r3, r2
 8013450:	d130      	bne.n	80134b4 <UART_SetConfig+0x2d4>
 8013452:	4b31      	ldr	r3, [pc, #196]	@ (8013518 <UART_SetConfig+0x338>)
 8013454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013456:	f003 0307 	and.w	r3, r3, #7
 801345a:	2b05      	cmp	r3, #5
 801345c:	d826      	bhi.n	80134ac <UART_SetConfig+0x2cc>
 801345e:	a201      	add	r2, pc, #4	@ (adr r2, 8013464 <UART_SetConfig+0x284>)
 8013460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013464:	0801347d 	.word	0x0801347d
 8013468:	08013485 	.word	0x08013485
 801346c:	0801348d 	.word	0x0801348d
 8013470:	08013495 	.word	0x08013495
 8013474:	0801349d 	.word	0x0801349d
 8013478:	080134a5 	.word	0x080134a5
 801347c:	2300      	movs	r3, #0
 801347e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013482:	e180      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013484:	2304      	movs	r3, #4
 8013486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801348a:	e17c      	b.n	8013786 <UART_SetConfig+0x5a6>
 801348c:	2308      	movs	r3, #8
 801348e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013492:	e178      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013494:	2310      	movs	r3, #16
 8013496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801349a:	e174      	b.n	8013786 <UART_SetConfig+0x5a6>
 801349c:	2320      	movs	r3, #32
 801349e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134a2:	e170      	b.n	8013786 <UART_SetConfig+0x5a6>
 80134a4:	2340      	movs	r3, #64	@ 0x40
 80134a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134aa:	e16c      	b.n	8013786 <UART_SetConfig+0x5a6>
 80134ac:	2380      	movs	r3, #128	@ 0x80
 80134ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134b2:	e168      	b.n	8013786 <UART_SetConfig+0x5a6>
 80134b4:	697b      	ldr	r3, [r7, #20]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	4a1b      	ldr	r2, [pc, #108]	@ (8013528 <UART_SetConfig+0x348>)
 80134ba:	4293      	cmp	r3, r2
 80134bc:	d142      	bne.n	8013544 <UART_SetConfig+0x364>
 80134be:	4b16      	ldr	r3, [pc, #88]	@ (8013518 <UART_SetConfig+0x338>)
 80134c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80134c2:	f003 0307 	and.w	r3, r3, #7
 80134c6:	2b05      	cmp	r3, #5
 80134c8:	d838      	bhi.n	801353c <UART_SetConfig+0x35c>
 80134ca:	a201      	add	r2, pc, #4	@ (adr r2, 80134d0 <UART_SetConfig+0x2f0>)
 80134cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134d0:	080134e9 	.word	0x080134e9
 80134d4:	080134f1 	.word	0x080134f1
 80134d8:	080134f9 	.word	0x080134f9
 80134dc:	08013501 	.word	0x08013501
 80134e0:	0801352d 	.word	0x0801352d
 80134e4:	08013535 	.word	0x08013535
 80134e8:	2300      	movs	r3, #0
 80134ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134ee:	e14a      	b.n	8013786 <UART_SetConfig+0x5a6>
 80134f0:	2304      	movs	r3, #4
 80134f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134f6:	e146      	b.n	8013786 <UART_SetConfig+0x5a6>
 80134f8:	2308      	movs	r3, #8
 80134fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80134fe:	e142      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013500:	2310      	movs	r3, #16
 8013502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013506:	e13e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013508:	cfff69f3 	.word	0xcfff69f3
 801350c:	58000c00 	.word	0x58000c00
 8013510:	11fff4ff 	.word	0x11fff4ff
 8013514:	40011000 	.word	0x40011000
 8013518:	58024400 	.word	0x58024400
 801351c:	40004400 	.word	0x40004400
 8013520:	40004800 	.word	0x40004800
 8013524:	40004c00 	.word	0x40004c00
 8013528:	40005000 	.word	0x40005000
 801352c:	2320      	movs	r3, #32
 801352e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013532:	e128      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013534:	2340      	movs	r3, #64	@ 0x40
 8013536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801353a:	e124      	b.n	8013786 <UART_SetConfig+0x5a6>
 801353c:	2380      	movs	r3, #128	@ 0x80
 801353e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013542:	e120      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013544:	697b      	ldr	r3, [r7, #20]
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	4acb      	ldr	r2, [pc, #812]	@ (8013878 <UART_SetConfig+0x698>)
 801354a:	4293      	cmp	r3, r2
 801354c:	d176      	bne.n	801363c <UART_SetConfig+0x45c>
 801354e:	4bcb      	ldr	r3, [pc, #812]	@ (801387c <UART_SetConfig+0x69c>)
 8013550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013552:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013556:	2b28      	cmp	r3, #40	@ 0x28
 8013558:	d86c      	bhi.n	8013634 <UART_SetConfig+0x454>
 801355a:	a201      	add	r2, pc, #4	@ (adr r2, 8013560 <UART_SetConfig+0x380>)
 801355c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013560:	08013605 	.word	0x08013605
 8013564:	08013635 	.word	0x08013635
 8013568:	08013635 	.word	0x08013635
 801356c:	08013635 	.word	0x08013635
 8013570:	08013635 	.word	0x08013635
 8013574:	08013635 	.word	0x08013635
 8013578:	08013635 	.word	0x08013635
 801357c:	08013635 	.word	0x08013635
 8013580:	0801360d 	.word	0x0801360d
 8013584:	08013635 	.word	0x08013635
 8013588:	08013635 	.word	0x08013635
 801358c:	08013635 	.word	0x08013635
 8013590:	08013635 	.word	0x08013635
 8013594:	08013635 	.word	0x08013635
 8013598:	08013635 	.word	0x08013635
 801359c:	08013635 	.word	0x08013635
 80135a0:	08013615 	.word	0x08013615
 80135a4:	08013635 	.word	0x08013635
 80135a8:	08013635 	.word	0x08013635
 80135ac:	08013635 	.word	0x08013635
 80135b0:	08013635 	.word	0x08013635
 80135b4:	08013635 	.word	0x08013635
 80135b8:	08013635 	.word	0x08013635
 80135bc:	08013635 	.word	0x08013635
 80135c0:	0801361d 	.word	0x0801361d
 80135c4:	08013635 	.word	0x08013635
 80135c8:	08013635 	.word	0x08013635
 80135cc:	08013635 	.word	0x08013635
 80135d0:	08013635 	.word	0x08013635
 80135d4:	08013635 	.word	0x08013635
 80135d8:	08013635 	.word	0x08013635
 80135dc:	08013635 	.word	0x08013635
 80135e0:	08013625 	.word	0x08013625
 80135e4:	08013635 	.word	0x08013635
 80135e8:	08013635 	.word	0x08013635
 80135ec:	08013635 	.word	0x08013635
 80135f0:	08013635 	.word	0x08013635
 80135f4:	08013635 	.word	0x08013635
 80135f8:	08013635 	.word	0x08013635
 80135fc:	08013635 	.word	0x08013635
 8013600:	0801362d 	.word	0x0801362d
 8013604:	2301      	movs	r3, #1
 8013606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801360a:	e0bc      	b.n	8013786 <UART_SetConfig+0x5a6>
 801360c:	2304      	movs	r3, #4
 801360e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013612:	e0b8      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013614:	2308      	movs	r3, #8
 8013616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801361a:	e0b4      	b.n	8013786 <UART_SetConfig+0x5a6>
 801361c:	2310      	movs	r3, #16
 801361e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013622:	e0b0      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013624:	2320      	movs	r3, #32
 8013626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801362a:	e0ac      	b.n	8013786 <UART_SetConfig+0x5a6>
 801362c:	2340      	movs	r3, #64	@ 0x40
 801362e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013632:	e0a8      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013634:	2380      	movs	r3, #128	@ 0x80
 8013636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801363a:	e0a4      	b.n	8013786 <UART_SetConfig+0x5a6>
 801363c:	697b      	ldr	r3, [r7, #20]
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	4a8f      	ldr	r2, [pc, #572]	@ (8013880 <UART_SetConfig+0x6a0>)
 8013642:	4293      	cmp	r3, r2
 8013644:	d130      	bne.n	80136a8 <UART_SetConfig+0x4c8>
 8013646:	4b8d      	ldr	r3, [pc, #564]	@ (801387c <UART_SetConfig+0x69c>)
 8013648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801364a:	f003 0307 	and.w	r3, r3, #7
 801364e:	2b05      	cmp	r3, #5
 8013650:	d826      	bhi.n	80136a0 <UART_SetConfig+0x4c0>
 8013652:	a201      	add	r2, pc, #4	@ (adr r2, 8013658 <UART_SetConfig+0x478>)
 8013654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013658:	08013671 	.word	0x08013671
 801365c:	08013679 	.word	0x08013679
 8013660:	08013681 	.word	0x08013681
 8013664:	08013689 	.word	0x08013689
 8013668:	08013691 	.word	0x08013691
 801366c:	08013699 	.word	0x08013699
 8013670:	2300      	movs	r3, #0
 8013672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013676:	e086      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013678:	2304      	movs	r3, #4
 801367a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801367e:	e082      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013680:	2308      	movs	r3, #8
 8013682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013686:	e07e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013688:	2310      	movs	r3, #16
 801368a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801368e:	e07a      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013690:	2320      	movs	r3, #32
 8013692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013696:	e076      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013698:	2340      	movs	r3, #64	@ 0x40
 801369a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801369e:	e072      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136a0:	2380      	movs	r3, #128	@ 0x80
 80136a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136a6:	e06e      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136a8:	697b      	ldr	r3, [r7, #20]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	4a75      	ldr	r2, [pc, #468]	@ (8013884 <UART_SetConfig+0x6a4>)
 80136ae:	4293      	cmp	r3, r2
 80136b0:	d130      	bne.n	8013714 <UART_SetConfig+0x534>
 80136b2:	4b72      	ldr	r3, [pc, #456]	@ (801387c <UART_SetConfig+0x69c>)
 80136b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80136b6:	f003 0307 	and.w	r3, r3, #7
 80136ba:	2b05      	cmp	r3, #5
 80136bc:	d826      	bhi.n	801370c <UART_SetConfig+0x52c>
 80136be:	a201      	add	r2, pc, #4	@ (adr r2, 80136c4 <UART_SetConfig+0x4e4>)
 80136c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136c4:	080136dd 	.word	0x080136dd
 80136c8:	080136e5 	.word	0x080136e5
 80136cc:	080136ed 	.word	0x080136ed
 80136d0:	080136f5 	.word	0x080136f5
 80136d4:	080136fd 	.word	0x080136fd
 80136d8:	08013705 	.word	0x08013705
 80136dc:	2300      	movs	r3, #0
 80136de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136e2:	e050      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136e4:	2304      	movs	r3, #4
 80136e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ea:	e04c      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136ec:	2308      	movs	r3, #8
 80136ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136f2:	e048      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136f4:	2310      	movs	r3, #16
 80136f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136fa:	e044      	b.n	8013786 <UART_SetConfig+0x5a6>
 80136fc:	2320      	movs	r3, #32
 80136fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013702:	e040      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013704:	2340      	movs	r3, #64	@ 0x40
 8013706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801370a:	e03c      	b.n	8013786 <UART_SetConfig+0x5a6>
 801370c:	2380      	movs	r3, #128	@ 0x80
 801370e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013712:	e038      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013714:	697b      	ldr	r3, [r7, #20]
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	4a5b      	ldr	r2, [pc, #364]	@ (8013888 <UART_SetConfig+0x6a8>)
 801371a:	4293      	cmp	r3, r2
 801371c:	d130      	bne.n	8013780 <UART_SetConfig+0x5a0>
 801371e:	4b57      	ldr	r3, [pc, #348]	@ (801387c <UART_SetConfig+0x69c>)
 8013720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013722:	f003 0307 	and.w	r3, r3, #7
 8013726:	2b05      	cmp	r3, #5
 8013728:	d826      	bhi.n	8013778 <UART_SetConfig+0x598>
 801372a:	a201      	add	r2, pc, #4	@ (adr r2, 8013730 <UART_SetConfig+0x550>)
 801372c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013730:	08013749 	.word	0x08013749
 8013734:	08013751 	.word	0x08013751
 8013738:	08013759 	.word	0x08013759
 801373c:	08013761 	.word	0x08013761
 8013740:	08013769 	.word	0x08013769
 8013744:	08013771 	.word	0x08013771
 8013748:	2302      	movs	r3, #2
 801374a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801374e:	e01a      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013750:	2304      	movs	r3, #4
 8013752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013756:	e016      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013758:	2308      	movs	r3, #8
 801375a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801375e:	e012      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013760:	2310      	movs	r3, #16
 8013762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013766:	e00e      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013768:	2320      	movs	r3, #32
 801376a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801376e:	e00a      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013770:	2340      	movs	r3, #64	@ 0x40
 8013772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013776:	e006      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013778:	2380      	movs	r3, #128	@ 0x80
 801377a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801377e:	e002      	b.n	8013786 <UART_SetConfig+0x5a6>
 8013780:	2380      	movs	r3, #128	@ 0x80
 8013782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	4a3f      	ldr	r2, [pc, #252]	@ (8013888 <UART_SetConfig+0x6a8>)
 801378c:	4293      	cmp	r3, r2
 801378e:	f040 80f8 	bne.w	8013982 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013792:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013796:	2b20      	cmp	r3, #32
 8013798:	dc46      	bgt.n	8013828 <UART_SetConfig+0x648>
 801379a:	2b02      	cmp	r3, #2
 801379c:	f2c0 8082 	blt.w	80138a4 <UART_SetConfig+0x6c4>
 80137a0:	3b02      	subs	r3, #2
 80137a2:	2b1e      	cmp	r3, #30
 80137a4:	d87e      	bhi.n	80138a4 <UART_SetConfig+0x6c4>
 80137a6:	a201      	add	r2, pc, #4	@ (adr r2, 80137ac <UART_SetConfig+0x5cc>)
 80137a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137ac:	0801382f 	.word	0x0801382f
 80137b0:	080138a5 	.word	0x080138a5
 80137b4:	08013837 	.word	0x08013837
 80137b8:	080138a5 	.word	0x080138a5
 80137bc:	080138a5 	.word	0x080138a5
 80137c0:	080138a5 	.word	0x080138a5
 80137c4:	08013847 	.word	0x08013847
 80137c8:	080138a5 	.word	0x080138a5
 80137cc:	080138a5 	.word	0x080138a5
 80137d0:	080138a5 	.word	0x080138a5
 80137d4:	080138a5 	.word	0x080138a5
 80137d8:	080138a5 	.word	0x080138a5
 80137dc:	080138a5 	.word	0x080138a5
 80137e0:	080138a5 	.word	0x080138a5
 80137e4:	08013857 	.word	0x08013857
 80137e8:	080138a5 	.word	0x080138a5
 80137ec:	080138a5 	.word	0x080138a5
 80137f0:	080138a5 	.word	0x080138a5
 80137f4:	080138a5 	.word	0x080138a5
 80137f8:	080138a5 	.word	0x080138a5
 80137fc:	080138a5 	.word	0x080138a5
 8013800:	080138a5 	.word	0x080138a5
 8013804:	080138a5 	.word	0x080138a5
 8013808:	080138a5 	.word	0x080138a5
 801380c:	080138a5 	.word	0x080138a5
 8013810:	080138a5 	.word	0x080138a5
 8013814:	080138a5 	.word	0x080138a5
 8013818:	080138a5 	.word	0x080138a5
 801381c:	080138a5 	.word	0x080138a5
 8013820:	080138a5 	.word	0x080138a5
 8013824:	08013897 	.word	0x08013897
 8013828:	2b40      	cmp	r3, #64	@ 0x40
 801382a:	d037      	beq.n	801389c <UART_SetConfig+0x6bc>
 801382c:	e03a      	b.n	80138a4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801382e:	f7fc fe3f 	bl	80104b0 <HAL_RCCEx_GetD3PCLK1Freq>
 8013832:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013834:	e03c      	b.n	80138b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801383a:	4618      	mov	r0, r3
 801383c:	f7fc fe4e 	bl	80104dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013844:	e034      	b.n	80138b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013846:	f107 0318 	add.w	r3, r7, #24
 801384a:	4618      	mov	r0, r3
 801384c:	f7fc ff9a 	bl	8010784 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013850:	69fb      	ldr	r3, [r7, #28]
 8013852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013854:	e02c      	b.n	80138b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013856:	4b09      	ldr	r3, [pc, #36]	@ (801387c <UART_SetConfig+0x69c>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	f003 0320 	and.w	r3, r3, #32
 801385e:	2b00      	cmp	r3, #0
 8013860:	d016      	beq.n	8013890 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013862:	4b06      	ldr	r3, [pc, #24]	@ (801387c <UART_SetConfig+0x69c>)
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	08db      	lsrs	r3, r3, #3
 8013868:	f003 0303 	and.w	r3, r3, #3
 801386c:	4a07      	ldr	r2, [pc, #28]	@ (801388c <UART_SetConfig+0x6ac>)
 801386e:	fa22 f303 	lsr.w	r3, r2, r3
 8013872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013874:	e01c      	b.n	80138b0 <UART_SetConfig+0x6d0>
 8013876:	bf00      	nop
 8013878:	40011400 	.word	0x40011400
 801387c:	58024400 	.word	0x58024400
 8013880:	40007800 	.word	0x40007800
 8013884:	40007c00 	.word	0x40007c00
 8013888:	58000c00 	.word	0x58000c00
 801388c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8013890:	4b9d      	ldr	r3, [pc, #628]	@ (8013b08 <UART_SetConfig+0x928>)
 8013892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013894:	e00c      	b.n	80138b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013896:	4b9d      	ldr	r3, [pc, #628]	@ (8013b0c <UART_SetConfig+0x92c>)
 8013898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801389a:	e009      	b.n	80138b0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801389c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80138a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80138a2:	e005      	b.n	80138b0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80138a4:	2300      	movs	r3, #0
 80138a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80138a8:	2301      	movs	r3, #1
 80138aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80138ae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80138b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	f000 81de 	beq.w	8013c74 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80138b8:	697b      	ldr	r3, [r7, #20]
 80138ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138bc:	4a94      	ldr	r2, [pc, #592]	@ (8013b10 <UART_SetConfig+0x930>)
 80138be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80138c2:	461a      	mov	r2, r3
 80138c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80138ca:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80138cc:	697b      	ldr	r3, [r7, #20]
 80138ce:	685a      	ldr	r2, [r3, #4]
 80138d0:	4613      	mov	r3, r2
 80138d2:	005b      	lsls	r3, r3, #1
 80138d4:	4413      	add	r3, r2
 80138d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138d8:	429a      	cmp	r2, r3
 80138da:	d305      	bcc.n	80138e8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80138dc:	697b      	ldr	r3, [r7, #20]
 80138de:	685b      	ldr	r3, [r3, #4]
 80138e0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80138e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80138e4:	429a      	cmp	r2, r3
 80138e6:	d903      	bls.n	80138f0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80138e8:	2301      	movs	r3, #1
 80138ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80138ee:	e1c1      	b.n	8013c74 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80138f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138f2:	2200      	movs	r2, #0
 80138f4:	60bb      	str	r3, [r7, #8]
 80138f6:	60fa      	str	r2, [r7, #12]
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138fc:	4a84      	ldr	r2, [pc, #528]	@ (8013b10 <UART_SetConfig+0x930>)
 80138fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013902:	b29b      	uxth	r3, r3
 8013904:	2200      	movs	r2, #0
 8013906:	603b      	str	r3, [r7, #0]
 8013908:	607a      	str	r2, [r7, #4]
 801390a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801390e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013912:	f7ec fd4d 	bl	80003b0 <__aeabi_uldivmod>
 8013916:	4602      	mov	r2, r0
 8013918:	460b      	mov	r3, r1
 801391a:	4610      	mov	r0, r2
 801391c:	4619      	mov	r1, r3
 801391e:	f04f 0200 	mov.w	r2, #0
 8013922:	f04f 0300 	mov.w	r3, #0
 8013926:	020b      	lsls	r3, r1, #8
 8013928:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801392c:	0202      	lsls	r2, r0, #8
 801392e:	6979      	ldr	r1, [r7, #20]
 8013930:	6849      	ldr	r1, [r1, #4]
 8013932:	0849      	lsrs	r1, r1, #1
 8013934:	2000      	movs	r0, #0
 8013936:	460c      	mov	r4, r1
 8013938:	4605      	mov	r5, r0
 801393a:	eb12 0804 	adds.w	r8, r2, r4
 801393e:	eb43 0905 	adc.w	r9, r3, r5
 8013942:	697b      	ldr	r3, [r7, #20]
 8013944:	685b      	ldr	r3, [r3, #4]
 8013946:	2200      	movs	r2, #0
 8013948:	469a      	mov	sl, r3
 801394a:	4693      	mov	fp, r2
 801394c:	4652      	mov	r2, sl
 801394e:	465b      	mov	r3, fp
 8013950:	4640      	mov	r0, r8
 8013952:	4649      	mov	r1, r9
 8013954:	f7ec fd2c 	bl	80003b0 <__aeabi_uldivmod>
 8013958:	4602      	mov	r2, r0
 801395a:	460b      	mov	r3, r1
 801395c:	4613      	mov	r3, r2
 801395e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013962:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013966:	d308      	bcc.n	801397a <UART_SetConfig+0x79a>
 8013968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801396a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801396e:	d204      	bcs.n	801397a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8013970:	697b      	ldr	r3, [r7, #20]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013976:	60da      	str	r2, [r3, #12]
 8013978:	e17c      	b.n	8013c74 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801397a:	2301      	movs	r3, #1
 801397c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013980:	e178      	b.n	8013c74 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013982:	697b      	ldr	r3, [r7, #20]
 8013984:	69db      	ldr	r3, [r3, #28]
 8013986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801398a:	f040 80c5 	bne.w	8013b18 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801398e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013992:	2b20      	cmp	r3, #32
 8013994:	dc48      	bgt.n	8013a28 <UART_SetConfig+0x848>
 8013996:	2b00      	cmp	r3, #0
 8013998:	db7b      	blt.n	8013a92 <UART_SetConfig+0x8b2>
 801399a:	2b20      	cmp	r3, #32
 801399c:	d879      	bhi.n	8013a92 <UART_SetConfig+0x8b2>
 801399e:	a201      	add	r2, pc, #4	@ (adr r2, 80139a4 <UART_SetConfig+0x7c4>)
 80139a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139a4:	08013a2f 	.word	0x08013a2f
 80139a8:	08013a37 	.word	0x08013a37
 80139ac:	08013a93 	.word	0x08013a93
 80139b0:	08013a93 	.word	0x08013a93
 80139b4:	08013a3f 	.word	0x08013a3f
 80139b8:	08013a93 	.word	0x08013a93
 80139bc:	08013a93 	.word	0x08013a93
 80139c0:	08013a93 	.word	0x08013a93
 80139c4:	08013a4f 	.word	0x08013a4f
 80139c8:	08013a93 	.word	0x08013a93
 80139cc:	08013a93 	.word	0x08013a93
 80139d0:	08013a93 	.word	0x08013a93
 80139d4:	08013a93 	.word	0x08013a93
 80139d8:	08013a93 	.word	0x08013a93
 80139dc:	08013a93 	.word	0x08013a93
 80139e0:	08013a93 	.word	0x08013a93
 80139e4:	08013a5f 	.word	0x08013a5f
 80139e8:	08013a93 	.word	0x08013a93
 80139ec:	08013a93 	.word	0x08013a93
 80139f0:	08013a93 	.word	0x08013a93
 80139f4:	08013a93 	.word	0x08013a93
 80139f8:	08013a93 	.word	0x08013a93
 80139fc:	08013a93 	.word	0x08013a93
 8013a00:	08013a93 	.word	0x08013a93
 8013a04:	08013a93 	.word	0x08013a93
 8013a08:	08013a93 	.word	0x08013a93
 8013a0c:	08013a93 	.word	0x08013a93
 8013a10:	08013a93 	.word	0x08013a93
 8013a14:	08013a93 	.word	0x08013a93
 8013a18:	08013a93 	.word	0x08013a93
 8013a1c:	08013a93 	.word	0x08013a93
 8013a20:	08013a93 	.word	0x08013a93
 8013a24:	08013a85 	.word	0x08013a85
 8013a28:	2b40      	cmp	r3, #64	@ 0x40
 8013a2a:	d02e      	beq.n	8013a8a <UART_SetConfig+0x8aa>
 8013a2c:	e031      	b.n	8013a92 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013a2e:	f7fb fb09 	bl	800f044 <HAL_RCC_GetPCLK1Freq>
 8013a32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013a34:	e033      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013a36:	f7fb fb1b 	bl	800f070 <HAL_RCC_GetPCLK2Freq>
 8013a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013a3c:	e02f      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013a42:	4618      	mov	r0, r3
 8013a44:	f7fc fd4a 	bl	80104dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013a4c:	e027      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013a4e:	f107 0318 	add.w	r3, r7, #24
 8013a52:	4618      	mov	r0, r3
 8013a54:	f7fc fe96 	bl	8010784 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013a58:	69fb      	ldr	r3, [r7, #28]
 8013a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013a5c:	e01f      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8013b14 <UART_SetConfig+0x934>)
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	f003 0320 	and.w	r3, r3, #32
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d009      	beq.n	8013a7e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8013b14 <UART_SetConfig+0x934>)
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	08db      	lsrs	r3, r3, #3
 8013a70:	f003 0303 	and.w	r3, r3, #3
 8013a74:	4a24      	ldr	r2, [pc, #144]	@ (8013b08 <UART_SetConfig+0x928>)
 8013a76:	fa22 f303 	lsr.w	r3, r2, r3
 8013a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013a7c:	e00f      	b.n	8013a9e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013a7e:	4b22      	ldr	r3, [pc, #136]	@ (8013b08 <UART_SetConfig+0x928>)
 8013a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013a82:	e00c      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013a84:	4b21      	ldr	r3, [pc, #132]	@ (8013b0c <UART_SetConfig+0x92c>)
 8013a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013a88:	e009      	b.n	8013a9e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013a90:	e005      	b.n	8013a9e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013a92:	2300      	movs	r3, #0
 8013a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013a96:	2301      	movs	r3, #1
 8013a98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013a9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	f000 80e7 	beq.w	8013c74 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013aa6:	697b      	ldr	r3, [r7, #20]
 8013aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013aaa:	4a19      	ldr	r2, [pc, #100]	@ (8013b10 <UART_SetConfig+0x930>)
 8013aac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013ab0:	461a      	mov	r2, r3
 8013ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ab4:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ab8:	005a      	lsls	r2, r3, #1
 8013aba:	697b      	ldr	r3, [r7, #20]
 8013abc:	685b      	ldr	r3, [r3, #4]
 8013abe:	085b      	lsrs	r3, r3, #1
 8013ac0:	441a      	add	r2, r3
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	685b      	ldr	r3, [r3, #4]
 8013ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8013aca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ace:	2b0f      	cmp	r3, #15
 8013ad0:	d916      	bls.n	8013b00 <UART_SetConfig+0x920>
 8013ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013ad8:	d212      	bcs.n	8013b00 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013adc:	b29b      	uxth	r3, r3
 8013ade:	f023 030f 	bic.w	r3, r3, #15
 8013ae2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ae6:	085b      	lsrs	r3, r3, #1
 8013ae8:	b29b      	uxth	r3, r3
 8013aea:	f003 0307 	and.w	r3, r3, #7
 8013aee:	b29a      	uxth	r2, r3
 8013af0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013af2:	4313      	orrs	r3, r2
 8013af4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8013af6:	697b      	ldr	r3, [r7, #20]
 8013af8:	681b      	ldr	r3, [r3, #0]
 8013afa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013afc:	60da      	str	r2, [r3, #12]
 8013afe:	e0b9      	b.n	8013c74 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013b00:	2301      	movs	r3, #1
 8013b02:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013b06:	e0b5      	b.n	8013c74 <UART_SetConfig+0xa94>
 8013b08:	03d09000 	.word	0x03d09000
 8013b0c:	003d0900 	.word	0x003d0900
 8013b10:	0801a2a8 	.word	0x0801a2a8
 8013b14:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8013b18:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013b1c:	2b20      	cmp	r3, #32
 8013b1e:	dc49      	bgt.n	8013bb4 <UART_SetConfig+0x9d4>
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	db7c      	blt.n	8013c1e <UART_SetConfig+0xa3e>
 8013b24:	2b20      	cmp	r3, #32
 8013b26:	d87a      	bhi.n	8013c1e <UART_SetConfig+0xa3e>
 8013b28:	a201      	add	r2, pc, #4	@ (adr r2, 8013b30 <UART_SetConfig+0x950>)
 8013b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b2e:	bf00      	nop
 8013b30:	08013bbb 	.word	0x08013bbb
 8013b34:	08013bc3 	.word	0x08013bc3
 8013b38:	08013c1f 	.word	0x08013c1f
 8013b3c:	08013c1f 	.word	0x08013c1f
 8013b40:	08013bcb 	.word	0x08013bcb
 8013b44:	08013c1f 	.word	0x08013c1f
 8013b48:	08013c1f 	.word	0x08013c1f
 8013b4c:	08013c1f 	.word	0x08013c1f
 8013b50:	08013bdb 	.word	0x08013bdb
 8013b54:	08013c1f 	.word	0x08013c1f
 8013b58:	08013c1f 	.word	0x08013c1f
 8013b5c:	08013c1f 	.word	0x08013c1f
 8013b60:	08013c1f 	.word	0x08013c1f
 8013b64:	08013c1f 	.word	0x08013c1f
 8013b68:	08013c1f 	.word	0x08013c1f
 8013b6c:	08013c1f 	.word	0x08013c1f
 8013b70:	08013beb 	.word	0x08013beb
 8013b74:	08013c1f 	.word	0x08013c1f
 8013b78:	08013c1f 	.word	0x08013c1f
 8013b7c:	08013c1f 	.word	0x08013c1f
 8013b80:	08013c1f 	.word	0x08013c1f
 8013b84:	08013c1f 	.word	0x08013c1f
 8013b88:	08013c1f 	.word	0x08013c1f
 8013b8c:	08013c1f 	.word	0x08013c1f
 8013b90:	08013c1f 	.word	0x08013c1f
 8013b94:	08013c1f 	.word	0x08013c1f
 8013b98:	08013c1f 	.word	0x08013c1f
 8013b9c:	08013c1f 	.word	0x08013c1f
 8013ba0:	08013c1f 	.word	0x08013c1f
 8013ba4:	08013c1f 	.word	0x08013c1f
 8013ba8:	08013c1f 	.word	0x08013c1f
 8013bac:	08013c1f 	.word	0x08013c1f
 8013bb0:	08013c11 	.word	0x08013c11
 8013bb4:	2b40      	cmp	r3, #64	@ 0x40
 8013bb6:	d02e      	beq.n	8013c16 <UART_SetConfig+0xa36>
 8013bb8:	e031      	b.n	8013c1e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013bba:	f7fb fa43 	bl	800f044 <HAL_RCC_GetPCLK1Freq>
 8013bbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013bc0:	e033      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013bc2:	f7fb fa55 	bl	800f070 <HAL_RCC_GetPCLK2Freq>
 8013bc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013bc8:	e02f      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013bce:	4618      	mov	r0, r3
 8013bd0:	f7fc fc84 	bl	80104dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013bd8:	e027      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013bda:	f107 0318 	add.w	r3, r7, #24
 8013bde:	4618      	mov	r0, r3
 8013be0:	f7fc fdd0 	bl	8010784 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013be4:	69fb      	ldr	r3, [r7, #28]
 8013be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013be8:	e01f      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013bea:	4b2d      	ldr	r3, [pc, #180]	@ (8013ca0 <UART_SetConfig+0xac0>)
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	f003 0320 	and.w	r3, r3, #32
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d009      	beq.n	8013c0a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8013ca0 <UART_SetConfig+0xac0>)
 8013bf8:	681b      	ldr	r3, [r3, #0]
 8013bfa:	08db      	lsrs	r3, r3, #3
 8013bfc:	f003 0303 	and.w	r3, r3, #3
 8013c00:	4a28      	ldr	r2, [pc, #160]	@ (8013ca4 <UART_SetConfig+0xac4>)
 8013c02:	fa22 f303 	lsr.w	r3, r2, r3
 8013c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013c08:	e00f      	b.n	8013c2a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8013c0a:	4b26      	ldr	r3, [pc, #152]	@ (8013ca4 <UART_SetConfig+0xac4>)
 8013c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013c0e:	e00c      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013c10:	4b25      	ldr	r3, [pc, #148]	@ (8013ca8 <UART_SetConfig+0xac8>)
 8013c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013c14:	e009      	b.n	8013c2a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013c16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013c1c:	e005      	b.n	8013c2a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8013c1e:	2300      	movs	r3, #0
 8013c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013c22:	2301      	movs	r3, #1
 8013c24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013c28:	bf00      	nop
    }

    if (pclk != 0U)
 8013c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d021      	beq.n	8013c74 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013c30:	697b      	ldr	r3, [r7, #20]
 8013c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c34:	4a1d      	ldr	r2, [pc, #116]	@ (8013cac <UART_SetConfig+0xacc>)
 8013c36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013c3a:	461a      	mov	r2, r3
 8013c3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013c3e:	fbb3 f2f2 	udiv	r2, r3, r2
 8013c42:	697b      	ldr	r3, [r7, #20]
 8013c44:	685b      	ldr	r3, [r3, #4]
 8013c46:	085b      	lsrs	r3, r3, #1
 8013c48:	441a      	add	r2, r3
 8013c4a:	697b      	ldr	r3, [r7, #20]
 8013c4c:	685b      	ldr	r3, [r3, #4]
 8013c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c52:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c56:	2b0f      	cmp	r3, #15
 8013c58:	d909      	bls.n	8013c6e <UART_SetConfig+0xa8e>
 8013c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013c60:	d205      	bcs.n	8013c6e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8013c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c64:	b29a      	uxth	r2, r3
 8013c66:	697b      	ldr	r3, [r7, #20]
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	60da      	str	r2, [r3, #12]
 8013c6c:	e002      	b.n	8013c74 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013c6e:	2301      	movs	r3, #1
 8013c70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013c74:	697b      	ldr	r3, [r7, #20]
 8013c76:	2201      	movs	r2, #1
 8013c78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8013c7c:	697b      	ldr	r3, [r7, #20]
 8013c7e:	2201      	movs	r2, #1
 8013c80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013c84:	697b      	ldr	r3, [r7, #20]
 8013c86:	2200      	movs	r2, #0
 8013c88:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8013c8a:	697b      	ldr	r3, [r7, #20]
 8013c8c:	2200      	movs	r2, #0
 8013c8e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8013c90:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3748      	adds	r7, #72	@ 0x48
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013c9e:	bf00      	nop
 8013ca0:	58024400 	.word	0x58024400
 8013ca4:	03d09000 	.word	0x03d09000
 8013ca8:	003d0900 	.word	0x003d0900
 8013cac:	0801a2a8 	.word	0x0801a2a8

08013cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013cb0:	b480      	push	{r7}
 8013cb2:	b083      	sub	sp, #12
 8013cb4:	af00      	add	r7, sp, #0
 8013cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013cbc:	f003 0308 	and.w	r3, r3, #8
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d00a      	beq.n	8013cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	685b      	ldr	r3, [r3, #4]
 8013cca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	430a      	orrs	r2, r1
 8013cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013cde:	f003 0301 	and.w	r3, r3, #1
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d00a      	beq.n	8013cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	685b      	ldr	r3, [r3, #4]
 8013cec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	430a      	orrs	r2, r1
 8013cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d00:	f003 0302 	and.w	r3, r3, #2
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d00a      	beq.n	8013d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	685b      	ldr	r3, [r3, #4]
 8013d0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	681b      	ldr	r3, [r3, #0]
 8013d1a:	430a      	orrs	r2, r1
 8013d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d22:	f003 0304 	and.w	r3, r3, #4
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d00a      	beq.n	8013d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	685b      	ldr	r3, [r3, #4]
 8013d30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	430a      	orrs	r2, r1
 8013d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d44:	f003 0310 	and.w	r3, r3, #16
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d00a      	beq.n	8013d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	689b      	ldr	r3, [r3, #8]
 8013d52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	430a      	orrs	r2, r1
 8013d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d66:	f003 0320 	and.w	r3, r3, #32
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d00a      	beq.n	8013d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	689b      	ldr	r3, [r3, #8]
 8013d74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	430a      	orrs	r2, r1
 8013d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d01a      	beq.n	8013dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	685b      	ldr	r3, [r3, #4]
 8013d96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	430a      	orrs	r2, r1
 8013da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013dae:	d10a      	bne.n	8013dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	685b      	ldr	r3, [r3, #4]
 8013db6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	430a      	orrs	r2, r1
 8013dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d00a      	beq.n	8013de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	681b      	ldr	r3, [r3, #0]
 8013dd6:	685b      	ldr	r3, [r3, #4]
 8013dd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	430a      	orrs	r2, r1
 8013de6:	605a      	str	r2, [r3, #4]
  }
}
 8013de8:	bf00      	nop
 8013dea:	370c      	adds	r7, #12
 8013dec:	46bd      	mov	sp, r7
 8013dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df2:	4770      	bx	lr

08013df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b098      	sub	sp, #96	@ 0x60
 8013df8:	af02      	add	r7, sp, #8
 8013dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	2200      	movs	r2, #0
 8013e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8013e04:	f7f3 f90c 	bl	8007020 <HAL_GetTick>
 8013e08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	f003 0308 	and.w	r3, r3, #8
 8013e14:	2b08      	cmp	r3, #8
 8013e16:	d12f      	bne.n	8013e78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8013e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8013e1c:	9300      	str	r3, [sp, #0]
 8013e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e20:	2200      	movs	r2, #0
 8013e22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8013e26:	6878      	ldr	r0, [r7, #4]
 8013e28:	f000 f88e 	bl	8013f48 <UART_WaitOnFlagUntilTimeout>
 8013e2c:	4603      	mov	r3, r0
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d022      	beq.n	8013e78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e3a:	e853 3f00 	ldrex	r3, [r3]
 8013e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	461a      	mov	r2, r3
 8013e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8013e52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013e58:	e841 2300 	strex	r3, r2, [r1]
 8013e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d1e6      	bne.n	8013e32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	2220      	movs	r2, #32
 8013e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	2200      	movs	r2, #0
 8013e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013e74:	2303      	movs	r3, #3
 8013e76:	e063      	b.n	8013f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	f003 0304 	and.w	r3, r3, #4
 8013e82:	2b04      	cmp	r3, #4
 8013e84:	d149      	bne.n	8013f1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8013e86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8013e8a:	9300      	str	r3, [sp, #0]
 8013e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e8e:	2200      	movs	r2, #0
 8013e90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8013e94:	6878      	ldr	r0, [r7, #4]
 8013e96:	f000 f857 	bl	8013f48 <UART_WaitOnFlagUntilTimeout>
 8013e9a:	4603      	mov	r3, r0
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d03c      	beq.n	8013f1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ea8:	e853 3f00 	ldrex	r3, [r3]
 8013eac:	623b      	str	r3, [r7, #32]
   return(result);
 8013eae:	6a3b      	ldr	r3, [r7, #32]
 8013eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	461a      	mov	r2, r3
 8013ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8013ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013ec6:	e841 2300 	strex	r3, r2, [r1]
 8013eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d1e6      	bne.n	8013ea0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	3308      	adds	r3, #8
 8013ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013eda:	693b      	ldr	r3, [r7, #16]
 8013edc:	e853 3f00 	ldrex	r3, [r3]
 8013ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	f023 0301 	bic.w	r3, r3, #1
 8013ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	681b      	ldr	r3, [r3, #0]
 8013eee:	3308      	adds	r3, #8
 8013ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013ef2:	61fa      	str	r2, [r7, #28]
 8013ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ef6:	69b9      	ldr	r1, [r7, #24]
 8013ef8:	69fa      	ldr	r2, [r7, #28]
 8013efa:	e841 2300 	strex	r3, r2, [r1]
 8013efe:	617b      	str	r3, [r7, #20]
   return(result);
 8013f00:	697b      	ldr	r3, [r7, #20]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d1e5      	bne.n	8013ed2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	2220      	movs	r2, #32
 8013f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	2200      	movs	r2, #0
 8013f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013f16:	2303      	movs	r3, #3
 8013f18:	e012      	b.n	8013f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	2220      	movs	r2, #32
 8013f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	2220      	movs	r2, #32
 8013f26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2200      	movs	r2, #0
 8013f34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	2200      	movs	r2, #0
 8013f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8013f3e:	2300      	movs	r3, #0
}
 8013f40:	4618      	mov	r0, r3
 8013f42:	3758      	adds	r7, #88	@ 0x58
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}

08013f48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	b084      	sub	sp, #16
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	60f8      	str	r0, [r7, #12]
 8013f50:	60b9      	str	r1, [r7, #8]
 8013f52:	603b      	str	r3, [r7, #0]
 8013f54:	4613      	mov	r3, r2
 8013f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013f58:	e04f      	b.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013f5a:	69bb      	ldr	r3, [r7, #24]
 8013f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f60:	d04b      	beq.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013f62:	f7f3 f85d 	bl	8007020 <HAL_GetTick>
 8013f66:	4602      	mov	r2, r0
 8013f68:	683b      	ldr	r3, [r7, #0]
 8013f6a:	1ad3      	subs	r3, r2, r3
 8013f6c:	69ba      	ldr	r2, [r7, #24]
 8013f6e:	429a      	cmp	r2, r3
 8013f70:	d302      	bcc.n	8013f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8013f72:	69bb      	ldr	r3, [r7, #24]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d101      	bne.n	8013f7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013f78:	2303      	movs	r3, #3
 8013f7a:	e04e      	b.n	801401a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013f7c:	68fb      	ldr	r3, [r7, #12]
 8013f7e:	681b      	ldr	r3, [r3, #0]
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	f003 0304 	and.w	r3, r3, #4
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d037      	beq.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8013f8a:	68bb      	ldr	r3, [r7, #8]
 8013f8c:	2b80      	cmp	r3, #128	@ 0x80
 8013f8e:	d034      	beq.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8013f90:	68bb      	ldr	r3, [r7, #8]
 8013f92:	2b40      	cmp	r3, #64	@ 0x40
 8013f94:	d031      	beq.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8013f96:	68fb      	ldr	r3, [r7, #12]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	69db      	ldr	r3, [r3, #28]
 8013f9c:	f003 0308 	and.w	r3, r3, #8
 8013fa0:	2b08      	cmp	r3, #8
 8013fa2:	d110      	bne.n	8013fc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	2208      	movs	r2, #8
 8013faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013fac:	68f8      	ldr	r0, [r7, #12]
 8013fae:	f000 f99d 	bl	80142ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	2208      	movs	r2, #8
 8013fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	2200      	movs	r2, #0
 8013fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	e029      	b.n	801401a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	69db      	ldr	r3, [r3, #28]
 8013fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8013fd4:	d111      	bne.n	8013ffa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013fe0:	68f8      	ldr	r0, [r7, #12]
 8013fe2:	f000 f983 	bl	80142ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	2220      	movs	r2, #32
 8013fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8013ff6:	2303      	movs	r3, #3
 8013ff8:	e00f      	b.n	801401a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013ffa:	68fb      	ldr	r3, [r7, #12]
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	69da      	ldr	r2, [r3, #28]
 8014000:	68bb      	ldr	r3, [r7, #8]
 8014002:	4013      	ands	r3, r2
 8014004:	68ba      	ldr	r2, [r7, #8]
 8014006:	429a      	cmp	r2, r3
 8014008:	bf0c      	ite	eq
 801400a:	2301      	moveq	r3, #1
 801400c:	2300      	movne	r3, #0
 801400e:	b2db      	uxtb	r3, r3
 8014010:	461a      	mov	r2, r3
 8014012:	79fb      	ldrb	r3, [r7, #7]
 8014014:	429a      	cmp	r2, r3
 8014016:	d0a0      	beq.n	8013f5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014018:	2300      	movs	r3, #0
}
 801401a:	4618      	mov	r0, r3
 801401c:	3710      	adds	r7, #16
 801401e:	46bd      	mov	sp, r7
 8014020:	bd80      	pop	{r7, pc}
	...

08014024 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014024:	b480      	push	{r7}
 8014026:	b0a3      	sub	sp, #140	@ 0x8c
 8014028:	af00      	add	r7, sp, #0
 801402a:	60f8      	str	r0, [r7, #12]
 801402c:	60b9      	str	r1, [r7, #8]
 801402e:	4613      	mov	r3, r2
 8014030:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	68ba      	ldr	r2, [r7, #8]
 8014036:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	88fa      	ldrh	r2, [r7, #6]
 801403c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014040:	68fb      	ldr	r3, [r7, #12]
 8014042:	88fa      	ldrh	r2, [r7, #6]
 8014044:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014048:	68fb      	ldr	r3, [r7, #12]
 801404a:	2200      	movs	r2, #0
 801404c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	689b      	ldr	r3, [r3, #8]
 8014052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014056:	d10e      	bne.n	8014076 <UART_Start_Receive_IT+0x52>
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	691b      	ldr	r3, [r3, #16]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d105      	bne.n	801406c <UART_Start_Receive_IT+0x48>
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014066:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801406a:	e02d      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	22ff      	movs	r2, #255	@ 0xff
 8014070:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014074:	e028      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 8014076:	68fb      	ldr	r3, [r7, #12]
 8014078:	689b      	ldr	r3, [r3, #8]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d10d      	bne.n	801409a <UART_Start_Receive_IT+0x76>
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	691b      	ldr	r3, [r3, #16]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d104      	bne.n	8014090 <UART_Start_Receive_IT+0x6c>
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	22ff      	movs	r2, #255	@ 0xff
 801408a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801408e:	e01b      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	227f      	movs	r2, #127	@ 0x7f
 8014094:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014098:	e016      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	689b      	ldr	r3, [r3, #8]
 801409e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80140a2:	d10d      	bne.n	80140c0 <UART_Start_Receive_IT+0x9c>
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	691b      	ldr	r3, [r3, #16]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d104      	bne.n	80140b6 <UART_Start_Receive_IT+0x92>
 80140ac:	68fb      	ldr	r3, [r7, #12]
 80140ae:	227f      	movs	r2, #127	@ 0x7f
 80140b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80140b4:	e008      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 80140b6:	68fb      	ldr	r3, [r7, #12]
 80140b8:	223f      	movs	r2, #63	@ 0x3f
 80140ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80140be:	e003      	b.n	80140c8 <UART_Start_Receive_IT+0xa4>
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	2200      	movs	r2, #0
 80140c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	2200      	movs	r2, #0
 80140cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	2222      	movs	r2, #34	@ 0x22
 80140d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	3308      	adds	r3, #8
 80140de:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80140e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80140e2:	e853 3f00 	ldrex	r3, [r3]
 80140e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80140e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80140ea:	f043 0301 	orr.w	r3, r3, #1
 80140ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	3308      	adds	r3, #8
 80140f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80140fc:	673a      	str	r2, [r7, #112]	@ 0x70
 80140fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014100:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8014102:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8014104:	e841 2300 	strex	r3, r2, [r1]
 8014108:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801410a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801410c:	2b00      	cmp	r3, #0
 801410e:	d1e3      	bne.n	80140d8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8014110:	68fb      	ldr	r3, [r7, #12]
 8014112:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014114:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014118:	d14f      	bne.n	80141ba <UART_Start_Receive_IT+0x196>
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014120:	88fa      	ldrh	r2, [r7, #6]
 8014122:	429a      	cmp	r2, r3
 8014124:	d349      	bcc.n	80141ba <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	689b      	ldr	r3, [r3, #8]
 801412a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801412e:	d107      	bne.n	8014140 <UART_Start_Receive_IT+0x11c>
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	691b      	ldr	r3, [r3, #16]
 8014134:	2b00      	cmp	r3, #0
 8014136:	d103      	bne.n	8014140 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	4a47      	ldr	r2, [pc, #284]	@ (8014258 <UART_Start_Receive_IT+0x234>)
 801413c:	675a      	str	r2, [r3, #116]	@ 0x74
 801413e:	e002      	b.n	8014146 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	4a46      	ldr	r2, [pc, #280]	@ (801425c <UART_Start_Receive_IT+0x238>)
 8014144:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	691b      	ldr	r3, [r3, #16]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d01a      	beq.n	8014184 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014156:	e853 3f00 	ldrex	r3, [r3]
 801415a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801415c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801415e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014162:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	461a      	mov	r2, r3
 801416c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014170:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014172:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014174:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014176:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014178:	e841 2300 	strex	r3, r2, [r1]
 801417c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801417e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014180:	2b00      	cmp	r3, #0
 8014182:	d1e4      	bne.n	801414e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	681b      	ldr	r3, [r3, #0]
 8014188:	3308      	adds	r3, #8
 801418a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801418c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801418e:	e853 3f00 	ldrex	r3, [r3]
 8014192:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801419a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	3308      	adds	r3, #8
 80141a2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80141a4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80141a6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80141a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80141aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80141ac:	e841 2300 	strex	r3, r2, [r1]
 80141b0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80141b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d1e5      	bne.n	8014184 <UART_Start_Receive_IT+0x160>
 80141b8:	e046      	b.n	8014248 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	689b      	ldr	r3, [r3, #8]
 80141be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80141c2:	d107      	bne.n	80141d4 <UART_Start_Receive_IT+0x1b0>
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	691b      	ldr	r3, [r3, #16]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d103      	bne.n	80141d4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80141cc:	68fb      	ldr	r3, [r7, #12]
 80141ce:	4a24      	ldr	r2, [pc, #144]	@ (8014260 <UART_Start_Receive_IT+0x23c>)
 80141d0:	675a      	str	r2, [r3, #116]	@ 0x74
 80141d2:	e002      	b.n	80141da <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	4a23      	ldr	r2, [pc, #140]	@ (8014264 <UART_Start_Receive_IT+0x240>)
 80141d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80141da:	68fb      	ldr	r3, [r7, #12]
 80141dc:	691b      	ldr	r3, [r3, #16]
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d019      	beq.n	8014216 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80141e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ea:	e853 3f00 	ldrex	r3, [r3]
 80141ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80141f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141f2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80141f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	461a      	mov	r2, r3
 80141fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014200:	637b      	str	r3, [r7, #52]	@ 0x34
 8014202:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014204:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014206:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014208:	e841 2300 	strex	r3, r2, [r1]
 801420c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801420e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014210:	2b00      	cmp	r3, #0
 8014212:	d1e6      	bne.n	80141e2 <UART_Start_Receive_IT+0x1be>
 8014214:	e018      	b.n	8014248 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801421c:	697b      	ldr	r3, [r7, #20]
 801421e:	e853 3f00 	ldrex	r3, [r3]
 8014222:	613b      	str	r3, [r7, #16]
   return(result);
 8014224:	693b      	ldr	r3, [r7, #16]
 8014226:	f043 0320 	orr.w	r3, r3, #32
 801422a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	461a      	mov	r2, r3
 8014232:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014234:	623b      	str	r3, [r7, #32]
 8014236:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014238:	69f9      	ldr	r1, [r7, #28]
 801423a:	6a3a      	ldr	r2, [r7, #32]
 801423c:	e841 2300 	strex	r3, r2, [r1]
 8014240:	61bb      	str	r3, [r7, #24]
   return(result);
 8014242:	69bb      	ldr	r3, [r7, #24]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d1e6      	bne.n	8014216 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8014248:	2300      	movs	r3, #0
}
 801424a:	4618      	mov	r0, r3
 801424c:	378c      	adds	r7, #140	@ 0x8c
 801424e:	46bd      	mov	sp, r7
 8014250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014254:	4770      	bx	lr
 8014256:	bf00      	nop
 8014258:	08014c85 	.word	0x08014c85
 801425c:	08014921 	.word	0x08014921
 8014260:	08014769 	.word	0x08014769
 8014264:	080145b1 	.word	0x080145b1

08014268 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8014268:	b480      	push	{r7}
 801426a:	b08f      	sub	sp, #60	@ 0x3c
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014276:	6a3b      	ldr	r3, [r7, #32]
 8014278:	e853 3f00 	ldrex	r3, [r3]
 801427c:	61fb      	str	r3, [r7, #28]
   return(result);
 801427e:	69fb      	ldr	r3, [r7, #28]
 8014280:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8014284:	637b      	str	r3, [r7, #52]	@ 0x34
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	681b      	ldr	r3, [r3, #0]
 801428a:	461a      	mov	r2, r3
 801428c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801428e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014290:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014292:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014296:	e841 2300 	strex	r3, r2, [r1]
 801429a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801429c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d1e6      	bne.n	8014270 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	3308      	adds	r3, #8
 80142a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	e853 3f00 	ldrex	r3, [r3]
 80142b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80142b2:	68bb      	ldr	r3, [r7, #8]
 80142b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80142b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	3308      	adds	r3, #8
 80142c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80142c2:	61ba      	str	r2, [r7, #24]
 80142c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142c6:	6979      	ldr	r1, [r7, #20]
 80142c8:	69ba      	ldr	r2, [r7, #24]
 80142ca:	e841 2300 	strex	r3, r2, [r1]
 80142ce:	613b      	str	r3, [r7, #16]
   return(result);
 80142d0:	693b      	ldr	r3, [r7, #16]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d1e5      	bne.n	80142a2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	2220      	movs	r2, #32
 80142da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80142de:	bf00      	nop
 80142e0:	373c      	adds	r7, #60	@ 0x3c
 80142e2:	46bd      	mov	sp, r7
 80142e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142e8:	4770      	bx	lr
	...

080142ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80142ec:	b480      	push	{r7}
 80142ee:	b095      	sub	sp, #84	@ 0x54
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	681b      	ldr	r3, [r3, #0]
 80142f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142fc:	e853 3f00 	ldrex	r3, [r3]
 8014300:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014304:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014308:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	461a      	mov	r2, r3
 8014310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014312:	643b      	str	r3, [r7, #64]	@ 0x40
 8014314:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014316:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014318:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801431a:	e841 2300 	strex	r3, r2, [r1]
 801431e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014322:	2b00      	cmp	r3, #0
 8014324:	d1e6      	bne.n	80142f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	3308      	adds	r3, #8
 801432c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801432e:	6a3b      	ldr	r3, [r7, #32]
 8014330:	e853 3f00 	ldrex	r3, [r3]
 8014334:	61fb      	str	r3, [r7, #28]
   return(result);
 8014336:	69fa      	ldr	r2, [r7, #28]
 8014338:	4b1e      	ldr	r3, [pc, #120]	@ (80143b4 <UART_EndRxTransfer+0xc8>)
 801433a:	4013      	ands	r3, r2
 801433c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	3308      	adds	r3, #8
 8014344:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014346:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014348:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801434a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801434c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801434e:	e841 2300 	strex	r3, r2, [r1]
 8014352:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014356:	2b00      	cmp	r3, #0
 8014358:	d1e5      	bne.n	8014326 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801435e:	2b01      	cmp	r3, #1
 8014360:	d118      	bne.n	8014394 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	e853 3f00 	ldrex	r3, [r3]
 801436e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014370:	68bb      	ldr	r3, [r7, #8]
 8014372:	f023 0310 	bic.w	r3, r3, #16
 8014376:	647b      	str	r3, [r7, #68]	@ 0x44
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	461a      	mov	r2, r3
 801437e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014380:	61bb      	str	r3, [r7, #24]
 8014382:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014384:	6979      	ldr	r1, [r7, #20]
 8014386:	69ba      	ldr	r2, [r7, #24]
 8014388:	e841 2300 	strex	r3, r2, [r1]
 801438c:	613b      	str	r3, [r7, #16]
   return(result);
 801438e:	693b      	ldr	r3, [r7, #16]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d1e6      	bne.n	8014362 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2220      	movs	r2, #32
 8014398:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	2200      	movs	r2, #0
 80143a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	2200      	movs	r2, #0
 80143a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80143a8:	bf00      	nop
 80143aa:	3754      	adds	r7, #84	@ 0x54
 80143ac:	46bd      	mov	sp, r7
 80143ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143b2:	4770      	bx	lr
 80143b4:	effffffe 	.word	0xeffffffe

080143b8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	b090      	sub	sp, #64	@ 0x40
 80143bc:	af00      	add	r7, sp, #0
 80143be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80143c4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	69db      	ldr	r3, [r3, #28]
 80143ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80143ce:	d037      	beq.n	8014440 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 80143d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143d2:	2200      	movs	r2, #0
 80143d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80143d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	3308      	adds	r3, #8
 80143de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143e2:	e853 3f00 	ldrex	r3, [r3]
 80143e6:	623b      	str	r3, [r7, #32]
   return(result);
 80143e8:	6a3b      	ldr	r3, [r7, #32]
 80143ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80143ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80143f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143f2:	681b      	ldr	r3, [r3, #0]
 80143f4:	3308      	adds	r3, #8
 80143f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80143f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80143fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80143fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014400:	e841 2300 	strex	r3, r2, [r1]
 8014404:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014408:	2b00      	cmp	r3, #0
 801440a:	d1e5      	bne.n	80143d8 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801440c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801440e:	681b      	ldr	r3, [r3, #0]
 8014410:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014412:	693b      	ldr	r3, [r7, #16]
 8014414:	e853 3f00 	ldrex	r3, [r3]
 8014418:	60fb      	str	r3, [r7, #12]
   return(result);
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014420:	637b      	str	r3, [r7, #52]	@ 0x34
 8014422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014424:	681b      	ldr	r3, [r3, #0]
 8014426:	461a      	mov	r2, r3
 8014428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801442a:	61fb      	str	r3, [r7, #28]
 801442c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801442e:	69b9      	ldr	r1, [r7, #24]
 8014430:	69fa      	ldr	r2, [r7, #28]
 8014432:	e841 2300 	strex	r3, r2, [r1]
 8014436:	617b      	str	r3, [r7, #20]
   return(result);
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d1e6      	bne.n	801440c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801443e:	e002      	b.n	8014446 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8014440:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014442:	f7ed faae 	bl	80019a2 <HAL_UART_TxCpltCallback>
}
 8014446:	bf00      	nop
 8014448:	3740      	adds	r7, #64	@ 0x40
 801444a:	46bd      	mov	sp, r7
 801444c:	bd80      	pop	{r7, pc}

0801444e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801444e:	b580      	push	{r7, lr}
 8014450:	b084      	sub	sp, #16
 8014452:	af00      	add	r7, sp, #0
 8014454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801445a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801445c:	68f8      	ldr	r0, [r7, #12]
 801445e:	f7fe fe9f 	bl	80131a0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014462:	bf00      	nop
 8014464:	3710      	adds	r7, #16
 8014466:	46bd      	mov	sp, r7
 8014468:	bd80      	pop	{r7, pc}

0801446a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801446a:	b580      	push	{r7, lr}
 801446c:	b086      	sub	sp, #24
 801446e:	af00      	add	r7, sp, #0
 8014470:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014476:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8014478:	697b      	ldr	r3, [r7, #20]
 801447a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801447e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8014480:	697b      	ldr	r3, [r7, #20]
 8014482:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014486:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8014488:	697b      	ldr	r3, [r7, #20]
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	689b      	ldr	r3, [r3, #8]
 801448e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014492:	2b80      	cmp	r3, #128	@ 0x80
 8014494:	d109      	bne.n	80144aa <UART_DMAError+0x40>
 8014496:	693b      	ldr	r3, [r7, #16]
 8014498:	2b21      	cmp	r3, #33	@ 0x21
 801449a:	d106      	bne.n	80144aa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801449c:	697b      	ldr	r3, [r7, #20]
 801449e:	2200      	movs	r2, #0
 80144a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80144a4:	6978      	ldr	r0, [r7, #20]
 80144a6:	f7ff fedf 	bl	8014268 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80144aa:	697b      	ldr	r3, [r7, #20]
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	689b      	ldr	r3, [r3, #8]
 80144b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80144b4:	2b40      	cmp	r3, #64	@ 0x40
 80144b6:	d109      	bne.n	80144cc <UART_DMAError+0x62>
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	2b22      	cmp	r3, #34	@ 0x22
 80144bc:	d106      	bne.n	80144cc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80144be:	697b      	ldr	r3, [r7, #20]
 80144c0:	2200      	movs	r2, #0
 80144c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80144c6:	6978      	ldr	r0, [r7, #20]
 80144c8:	f7ff ff10 	bl	80142ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80144cc:	697b      	ldr	r3, [r7, #20]
 80144ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80144d2:	f043 0210 	orr.w	r2, r3, #16
 80144d6:	697b      	ldr	r3, [r7, #20]
 80144d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80144dc:	6978      	ldr	r0, [r7, #20]
 80144de:	f7ed fa76 	bl	80019ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80144e2:	bf00      	nop
 80144e4:	3718      	adds	r7, #24
 80144e6:	46bd      	mov	sp, r7
 80144e8:	bd80      	pop	{r7, pc}

080144ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80144ea:	b580      	push	{r7, lr}
 80144ec:	b084      	sub	sp, #16
 80144ee:	af00      	add	r7, sp, #0
 80144f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80144f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2200      	movs	r2, #0
 80144fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014500:	68f8      	ldr	r0, [r7, #12]
 8014502:	f7ed fa64 	bl	80019ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014506:	bf00      	nop
 8014508:	3710      	adds	r7, #16
 801450a:	46bd      	mov	sp, r7
 801450c:	bd80      	pop	{r7, pc}

0801450e <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801450e:	b580      	push	{r7, lr}
 8014510:	b084      	sub	sp, #16
 8014512:	af00      	add	r7, sp, #0
 8014514:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801451a:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	2200      	movs	r2, #0
 8014520:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	220f      	movs	r2, #15
 801452a:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	699a      	ldr	r2, [r3, #24]
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	f042 0208 	orr.w	r2, r2, #8
 801453a:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	2220      	movs	r2, #32
 8014540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	2200      	movs	r2, #0
 8014548:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801454a:	68f8      	ldr	r0, [r7, #12]
 801454c:	f7fe fe32 	bl	80131b4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014550:	bf00      	nop
 8014552:	3710      	adds	r7, #16
 8014554:	46bd      	mov	sp, r7
 8014556:	bd80      	pop	{r7, pc}

08014558 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014558:	b580      	push	{r7, lr}
 801455a:	b088      	sub	sp, #32
 801455c:	af00      	add	r7, sp, #0
 801455e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	e853 3f00 	ldrex	r3, [r3]
 801456c:	60bb      	str	r3, [r7, #8]
   return(result);
 801456e:	68bb      	ldr	r3, [r7, #8]
 8014570:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014574:	61fb      	str	r3, [r7, #28]
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	461a      	mov	r2, r3
 801457c:	69fb      	ldr	r3, [r7, #28]
 801457e:	61bb      	str	r3, [r7, #24]
 8014580:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014582:	6979      	ldr	r1, [r7, #20]
 8014584:	69ba      	ldr	r2, [r7, #24]
 8014586:	e841 2300 	strex	r3, r2, [r1]
 801458a:	613b      	str	r3, [r7, #16]
   return(result);
 801458c:	693b      	ldr	r3, [r7, #16]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d1e6      	bne.n	8014560 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	2220      	movs	r2, #32
 8014596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	2200      	movs	r2, #0
 801459e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80145a0:	6878      	ldr	r0, [r7, #4]
 80145a2:	f7ed f9fe 	bl	80019a2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80145a6:	bf00      	nop
 80145a8:	3720      	adds	r7, #32
 80145aa:	46bd      	mov	sp, r7
 80145ac:	bd80      	pop	{r7, pc}
	...

080145b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80145b0:	b580      	push	{r7, lr}
 80145b2:	b09c      	sub	sp, #112	@ 0x70
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80145be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80145c8:	2b22      	cmp	r3, #34	@ 0x22
 80145ca:	f040 80be 	bne.w	801474a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80145d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80145dc:	b2d9      	uxtb	r1, r3
 80145de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80145e2:	b2da      	uxtb	r2, r3
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145e8:	400a      	ands	r2, r1
 80145ea:	b2d2      	uxtb	r2, r2
 80145ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145f2:	1c5a      	adds	r2, r3, #1
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80145fe:	b29b      	uxth	r3, r3
 8014600:	3b01      	subs	r3, #1
 8014602:	b29a      	uxth	r2, r3
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014610:	b29b      	uxth	r3, r3
 8014612:	2b00      	cmp	r3, #0
 8014614:	f040 80a1 	bne.w	801475a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	681b      	ldr	r3, [r3, #0]
 801461c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801461e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014620:	e853 3f00 	ldrex	r3, [r3]
 8014624:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014628:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801462c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	461a      	mov	r2, r3
 8014634:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014636:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014638:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801463a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801463c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801463e:	e841 2300 	strex	r3, r2, [r1]
 8014642:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014646:	2b00      	cmp	r3, #0
 8014648:	d1e6      	bne.n	8014618 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	3308      	adds	r3, #8
 8014650:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014654:	e853 3f00 	ldrex	r3, [r3]
 8014658:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801465a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801465c:	f023 0301 	bic.w	r3, r3, #1
 8014660:	667b      	str	r3, [r7, #100]	@ 0x64
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	3308      	adds	r3, #8
 8014668:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801466a:	647a      	str	r2, [r7, #68]	@ 0x44
 801466c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801466e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014670:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014672:	e841 2300 	strex	r3, r2, [r1]
 8014676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801467a:	2b00      	cmp	r3, #0
 801467c:	d1e5      	bne.n	801464a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	2220      	movs	r2, #32
 8014682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	2200      	movs	r2, #0
 801468a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	2200      	movs	r2, #0
 8014690:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	4a33      	ldr	r2, [pc, #204]	@ (8014764 <UART_RxISR_8BIT+0x1b4>)
 8014698:	4293      	cmp	r3, r2
 801469a:	d01f      	beq.n	80146dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	681b      	ldr	r3, [r3, #0]
 80146a0:	685b      	ldr	r3, [r3, #4]
 80146a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d018      	beq.n	80146dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146b2:	e853 3f00 	ldrex	r3, [r3]
 80146b6:	623b      	str	r3, [r7, #32]
   return(result);
 80146b8:	6a3b      	ldr	r3, [r7, #32]
 80146ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80146be:	663b      	str	r3, [r7, #96]	@ 0x60
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	461a      	mov	r2, r3
 80146c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80146c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80146ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80146ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146d0:	e841 2300 	strex	r3, r2, [r1]
 80146d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80146d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d1e6      	bne.n	80146aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80146e0:	2b01      	cmp	r3, #1
 80146e2:	d12e      	bne.n	8014742 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	2200      	movs	r2, #0
 80146e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146f0:	693b      	ldr	r3, [r7, #16]
 80146f2:	e853 3f00 	ldrex	r3, [r3]
 80146f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	f023 0310 	bic.w	r3, r3, #16
 80146fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	461a      	mov	r2, r3
 8014706:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014708:	61fb      	str	r3, [r7, #28]
 801470a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801470c:	69b9      	ldr	r1, [r7, #24]
 801470e:	69fa      	ldr	r2, [r7, #28]
 8014710:	e841 2300 	strex	r3, r2, [r1]
 8014714:	617b      	str	r3, [r7, #20]
   return(result);
 8014716:	697b      	ldr	r3, [r7, #20]
 8014718:	2b00      	cmp	r3, #0
 801471a:	d1e6      	bne.n	80146ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	681b      	ldr	r3, [r3, #0]
 8014720:	69db      	ldr	r3, [r3, #28]
 8014722:	f003 0310 	and.w	r3, r3, #16
 8014726:	2b10      	cmp	r3, #16
 8014728:	d103      	bne.n	8014732 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	2210      	movs	r2, #16
 8014730:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014738:	4619      	mov	r1, r3
 801473a:	6878      	ldr	r0, [r7, #4]
 801473c:	f7fe fd44 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014740:	e00b      	b.n	801475a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8014742:	6878      	ldr	r0, [r7, #4]
 8014744:	f7ed f938 	bl	80019b8 <HAL_UART_RxCpltCallback>
}
 8014748:	e007      	b.n	801475a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	699a      	ldr	r2, [r3, #24]
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	f042 0208 	orr.w	r2, r2, #8
 8014758:	619a      	str	r2, [r3, #24]
}
 801475a:	bf00      	nop
 801475c:	3770      	adds	r7, #112	@ 0x70
 801475e:	46bd      	mov	sp, r7
 8014760:	bd80      	pop	{r7, pc}
 8014762:	bf00      	nop
 8014764:	58000c00 	.word	0x58000c00

08014768 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8014768:	b580      	push	{r7, lr}
 801476a:	b09c      	sub	sp, #112	@ 0x70
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014776:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014780:	2b22      	cmp	r3, #34	@ 0x22
 8014782:	f040 80be 	bne.w	8014902 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801478c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014794:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8014796:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801479a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801479e:	4013      	ands	r3, r2
 80147a0:	b29a      	uxth	r2, r3
 80147a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80147a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80147aa:	1c9a      	adds	r2, r3, #2
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80147b6:	b29b      	uxth	r3, r3
 80147b8:	3b01      	subs	r3, #1
 80147ba:	b29a      	uxth	r2, r3
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80147c8:	b29b      	uxth	r3, r3
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	f040 80a1 	bne.w	8014912 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80147d8:	e853 3f00 	ldrex	r3, [r3]
 80147dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80147de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80147e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80147e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	461a      	mov	r2, r3
 80147ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80147ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80147f0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80147f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80147f6:	e841 2300 	strex	r3, r2, [r1]
 80147fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80147fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d1e6      	bne.n	80147d0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	3308      	adds	r3, #8
 8014808:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801480a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801480c:	e853 3f00 	ldrex	r3, [r3]
 8014810:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014814:	f023 0301 	bic.w	r3, r3, #1
 8014818:	663b      	str	r3, [r7, #96]	@ 0x60
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	3308      	adds	r3, #8
 8014820:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014822:	643a      	str	r2, [r7, #64]	@ 0x40
 8014824:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014826:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014828:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801482a:	e841 2300 	strex	r3, r2, [r1]
 801482e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014832:	2b00      	cmp	r3, #0
 8014834:	d1e5      	bne.n	8014802 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	2220      	movs	r2, #32
 801483a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	2200      	movs	r2, #0
 8014842:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	2200      	movs	r2, #0
 8014848:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	681b      	ldr	r3, [r3, #0]
 801484e:	4a33      	ldr	r2, [pc, #204]	@ (801491c <UART_RxISR_16BIT+0x1b4>)
 8014850:	4293      	cmp	r3, r2
 8014852:	d01f      	beq.n	8014894 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	685b      	ldr	r3, [r3, #4]
 801485a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801485e:	2b00      	cmp	r3, #0
 8014860:	d018      	beq.n	8014894 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014868:	6a3b      	ldr	r3, [r7, #32]
 801486a:	e853 3f00 	ldrex	r3, [r3]
 801486e:	61fb      	str	r3, [r7, #28]
   return(result);
 8014870:	69fb      	ldr	r3, [r7, #28]
 8014872:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014876:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	461a      	mov	r2, r3
 801487e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014882:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014884:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014888:	e841 2300 	strex	r3, r2, [r1]
 801488c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014890:	2b00      	cmp	r3, #0
 8014892:	d1e6      	bne.n	8014862 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014898:	2b01      	cmp	r3, #1
 801489a:	d12e      	bne.n	80148fa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	2200      	movs	r2, #0
 80148a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	e853 3f00 	ldrex	r3, [r3]
 80148ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	f023 0310 	bic.w	r3, r3, #16
 80148b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	681b      	ldr	r3, [r3, #0]
 80148bc:	461a      	mov	r2, r3
 80148be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80148c0:	61bb      	str	r3, [r7, #24]
 80148c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80148c4:	6979      	ldr	r1, [r7, #20]
 80148c6:	69ba      	ldr	r2, [r7, #24]
 80148c8:	e841 2300 	strex	r3, r2, [r1]
 80148cc:	613b      	str	r3, [r7, #16]
   return(result);
 80148ce:	693b      	ldr	r3, [r7, #16]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d1e6      	bne.n	80148a2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	681b      	ldr	r3, [r3, #0]
 80148d8:	69db      	ldr	r3, [r3, #28]
 80148da:	f003 0310 	and.w	r3, r3, #16
 80148de:	2b10      	cmp	r3, #16
 80148e0:	d103      	bne.n	80148ea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	681b      	ldr	r3, [r3, #0]
 80148e6:	2210      	movs	r2, #16
 80148e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80148f0:	4619      	mov	r1, r3
 80148f2:	6878      	ldr	r0, [r7, #4]
 80148f4:	f7fe fc68 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80148f8:	e00b      	b.n	8014912 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80148fa:	6878      	ldr	r0, [r7, #4]
 80148fc:	f7ed f85c 	bl	80019b8 <HAL_UART_RxCpltCallback>
}
 8014900:	e007      	b.n	8014912 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	699a      	ldr	r2, [r3, #24]
 8014908:	687b      	ldr	r3, [r7, #4]
 801490a:	681b      	ldr	r3, [r3, #0]
 801490c:	f042 0208 	orr.w	r2, r2, #8
 8014910:	619a      	str	r2, [r3, #24]
}
 8014912:	bf00      	nop
 8014914:	3770      	adds	r7, #112	@ 0x70
 8014916:	46bd      	mov	sp, r7
 8014918:	bd80      	pop	{r7, pc}
 801491a:	bf00      	nop
 801491c:	58000c00 	.word	0x58000c00

08014920 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8014920:	b580      	push	{r7, lr}
 8014922:	b0ac      	sub	sp, #176	@ 0xb0
 8014924:	af00      	add	r7, sp, #0
 8014926:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801492e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	69db      	ldr	r3, [r3, #28]
 8014938:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	689b      	ldr	r3, [r3, #8]
 801494c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014956:	2b22      	cmp	r3, #34	@ 0x22
 8014958:	f040 8181 	bne.w	8014c5e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014962:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014966:	e124      	b.n	8014bb2 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	681b      	ldr	r3, [r3, #0]
 801496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801496e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8014972:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8014976:	b2d9      	uxtb	r1, r3
 8014978:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801497c:	b2da      	uxtb	r2, r3
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014982:	400a      	ands	r2, r1
 8014984:	b2d2      	uxtb	r2, r2
 8014986:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801498c:	1c5a      	adds	r2, r3, #1
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014998:	b29b      	uxth	r3, r3
 801499a:	3b01      	subs	r3, #1
 801499c:	b29a      	uxth	r2, r3
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	69db      	ldr	r3, [r3, #28]
 80149aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80149ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80149b2:	f003 0307 	and.w	r3, r3, #7
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d053      	beq.n	8014a62 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80149ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80149be:	f003 0301 	and.w	r3, r3, #1
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d011      	beq.n	80149ea <UART_RxISR_8BIT_FIFOEN+0xca>
 80149c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80149ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d00b      	beq.n	80149ea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	2201      	movs	r2, #1
 80149d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80149e0:	f043 0201 	orr.w	r2, r3, #1
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80149ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80149ee:	f003 0302 	and.w	r3, r3, #2
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d011      	beq.n	8014a1a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80149f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80149fa:	f003 0301 	and.w	r3, r3, #1
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d00b      	beq.n	8014a1a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	2202      	movs	r2, #2
 8014a08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014a10:	f043 0204 	orr.w	r2, r3, #4
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014a1e:	f003 0304 	and.w	r3, r3, #4
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d011      	beq.n	8014a4a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8014a26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014a2a:	f003 0301 	and.w	r3, r3, #1
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d00b      	beq.n	8014a4a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	2204      	movs	r2, #4
 8014a38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014a40:	f043 0202 	orr.w	r2, r3, #2
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d006      	beq.n	8014a62 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014a54:	6878      	ldr	r0, [r7, #4]
 8014a56:	f7ec ffba 	bl	80019ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	2200      	movs	r2, #0
 8014a5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014a68:	b29b      	uxth	r3, r3
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	f040 80a1 	bne.w	8014bb2 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014a78:	e853 3f00 	ldrex	r3, [r3]
 8014a7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8014a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	461a      	mov	r2, r3
 8014a8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014a92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8014a94:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014a96:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014a98:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014a9a:	e841 2300 	strex	r3, r2, [r1]
 8014a9e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8014aa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014aa2:	2b00      	cmp	r3, #0
 8014aa4:	d1e4      	bne.n	8014a70 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	3308      	adds	r3, #8
 8014aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014ab0:	e853 3f00 	ldrex	r3, [r3]
 8014ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8014ab6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014ab8:	4b6f      	ldr	r3, [pc, #444]	@ (8014c78 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8014aba:	4013      	ands	r3, r2
 8014abc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	3308      	adds	r3, #8
 8014ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8014aca:	66ba      	str	r2, [r7, #104]	@ 0x68
 8014acc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ace:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8014ad0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014ad2:	e841 2300 	strex	r3, r2, [r1]
 8014ad6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8014ad8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	d1e3      	bne.n	8014aa6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	2220      	movs	r2, #32
 8014ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	2200      	movs	r2, #0
 8014aea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	2200      	movs	r2, #0
 8014af0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	4a61      	ldr	r2, [pc, #388]	@ (8014c7c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8014af8:	4293      	cmp	r3, r2
 8014afa:	d021      	beq.n	8014b40 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	685b      	ldr	r3, [r3, #4]
 8014b02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d01a      	beq.n	8014b40 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014b12:	e853 3f00 	ldrex	r3, [r3]
 8014b16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8014b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	461a      	mov	r2, r3
 8014b28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014b2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8014b2e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b30:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014b32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014b34:	e841 2300 	strex	r3, r2, [r1]
 8014b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8014b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d1e4      	bne.n	8014b0a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014b44:	2b01      	cmp	r3, #1
 8014b46:	d130      	bne.n	8014baa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	681b      	ldr	r3, [r3, #0]
 8014b52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b56:	e853 3f00 	ldrex	r3, [r3]
 8014b5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b5e:	f023 0310 	bic.w	r3, r3, #16
 8014b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	461a      	mov	r2, r3
 8014b6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014b70:	643b      	str	r3, [r7, #64]	@ 0x40
 8014b72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014b76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014b78:	e841 2300 	strex	r3, r2, [r1]
 8014b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d1e4      	bne.n	8014b4e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	69db      	ldr	r3, [r3, #28]
 8014b8a:	f003 0310 	and.w	r3, r3, #16
 8014b8e:	2b10      	cmp	r3, #16
 8014b90:	d103      	bne.n	8014b9a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	2210      	movs	r2, #16
 8014b98:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	6878      	ldr	r0, [r7, #4]
 8014ba4:	f7fe fb10 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8014ba8:	e00e      	b.n	8014bc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8014baa:	6878      	ldr	r0, [r7, #4]
 8014bac:	f7ec ff04 	bl	80019b8 <HAL_UART_RxCpltCallback>
        break;
 8014bb0:	e00a      	b.n	8014bc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014bb2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d006      	beq.n	8014bc8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8014bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014bbe:	f003 0320 	and.w	r3, r3, #32
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	f47f aed0 	bne.w	8014968 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014bce:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8014bd2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d049      	beq.n	8014c6e <UART_RxISR_8BIT_FIFOEN+0x34e>
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014be0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d242      	bcs.n	8014c6e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	3308      	adds	r3, #8
 8014bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bf0:	6a3b      	ldr	r3, [r7, #32]
 8014bf2:	e853 3f00 	ldrex	r3, [r3]
 8014bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8014bf8:	69fb      	ldr	r3, [r7, #28]
 8014bfa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014bfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	3308      	adds	r3, #8
 8014c08:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8014c0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c14:	e841 2300 	strex	r3, r2, [r1]
 8014c18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d1e3      	bne.n	8014be8 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	4a17      	ldr	r2, [pc, #92]	@ (8014c80 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8014c24:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	e853 3f00 	ldrex	r3, [r3]
 8014c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8014c34:	68bb      	ldr	r3, [r7, #8]
 8014c36:	f043 0320 	orr.w	r3, r3, #32
 8014c3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	461a      	mov	r2, r3
 8014c44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014c48:	61bb      	str	r3, [r7, #24]
 8014c4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c4c:	6979      	ldr	r1, [r7, #20]
 8014c4e:	69ba      	ldr	r2, [r7, #24]
 8014c50:	e841 2300 	strex	r3, r2, [r1]
 8014c54:	613b      	str	r3, [r7, #16]
   return(result);
 8014c56:	693b      	ldr	r3, [r7, #16]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d1e4      	bne.n	8014c26 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014c5c:	e007      	b.n	8014c6e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	699a      	ldr	r2, [r3, #24]
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	681b      	ldr	r3, [r3, #0]
 8014c68:	f042 0208 	orr.w	r2, r2, #8
 8014c6c:	619a      	str	r2, [r3, #24]
}
 8014c6e:	bf00      	nop
 8014c70:	37b0      	adds	r7, #176	@ 0xb0
 8014c72:	46bd      	mov	sp, r7
 8014c74:	bd80      	pop	{r7, pc}
 8014c76:	bf00      	nop
 8014c78:	effffffe 	.word	0xeffffffe
 8014c7c:	58000c00 	.word	0x58000c00
 8014c80:	080145b1 	.word	0x080145b1

08014c84 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8014c84:	b580      	push	{r7, lr}
 8014c86:	b0ae      	sub	sp, #184	@ 0xb8
 8014c88:	af00      	add	r7, sp, #0
 8014c8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014c92:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	681b      	ldr	r3, [r3, #0]
 8014c9a:	69db      	ldr	r3, [r3, #28]
 8014c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	689b      	ldr	r3, [r3, #8]
 8014cb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014cba:	2b22      	cmp	r3, #34	@ 0x22
 8014cbc:	f040 8185 	bne.w	8014fca <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014cc6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014cca:	e128      	b.n	8014f1e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	681b      	ldr	r3, [r3, #0]
 8014cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cd2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8014cde:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8014ce2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8014ce6:	4013      	ands	r3, r2
 8014ce8:	b29a      	uxth	r2, r3
 8014cea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014cee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014cf4:	1c9a      	adds	r2, r3, #2
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014d00:	b29b      	uxth	r3, r3
 8014d02:	3b01      	subs	r3, #1
 8014d04:	b29a      	uxth	r2, r3
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	69db      	ldr	r3, [r3, #28]
 8014d12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8014d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014d1a:	f003 0307 	and.w	r3, r3, #7
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d053      	beq.n	8014dca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014d22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014d26:	f003 0301 	and.w	r3, r3, #1
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d011      	beq.n	8014d52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8014d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014d32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d00b      	beq.n	8014d52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	2201      	movs	r2, #1
 8014d40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014d48:	f043 0201 	orr.w	r2, r3, #1
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014d56:	f003 0302 	and.w	r3, r3, #2
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d011      	beq.n	8014d82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8014d5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8014d62:	f003 0301 	and.w	r3, r3, #1
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d00b      	beq.n	8014d82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	2202      	movs	r2, #2
 8014d70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014d78:	f043 0204 	orr.w	r2, r3, #4
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014d82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014d86:	f003 0304 	and.w	r3, r3, #4
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d011      	beq.n	8014db2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8014d8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8014d92:	f003 0301 	and.w	r3, r3, #1
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d00b      	beq.n	8014db2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	2204      	movs	r2, #4
 8014da0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014da8:	f043 0202 	orr.w	r2, r3, #2
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d006      	beq.n	8014dca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014dbc:	6878      	ldr	r0, [r7, #4]
 8014dbe:	f7ec fe06 	bl	80019ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	2200      	movs	r2, #0
 8014dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014dd0:	b29b      	uxth	r3, r3
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	f040 80a3 	bne.w	8014f1e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	681b      	ldr	r3, [r3, #0]
 8014ddc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014de0:	e853 3f00 	ldrex	r3, [r3]
 8014de4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8014de6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014dec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	461a      	mov	r2, r3
 8014df6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014dfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014dfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8014e02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8014e06:	e841 2300 	strex	r3, r2, [r1]
 8014e0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8014e0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d1e2      	bne.n	8014dd8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	681b      	ldr	r3, [r3, #0]
 8014e16:	3308      	adds	r3, #8
 8014e18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014e1c:	e853 3f00 	ldrex	r3, [r3]
 8014e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8014e22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014e24:	4b6f      	ldr	r3, [pc, #444]	@ (8014fe4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8014e26:	4013      	ands	r3, r2
 8014e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	3308      	adds	r3, #8
 8014e32:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8014e36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8014e38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014e3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014e3e:	e841 2300 	strex	r3, r2, [r1]
 8014e42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8014e44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d1e3      	bne.n	8014e12 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	2220      	movs	r2, #32
 8014e4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	2200      	movs	r2, #0
 8014e56:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	2200      	movs	r2, #0
 8014e5c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	4a61      	ldr	r2, [pc, #388]	@ (8014fe8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8014e64:	4293      	cmp	r3, r2
 8014e66:	d021      	beq.n	8014eac <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	685b      	ldr	r3, [r3, #4]
 8014e6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d01a      	beq.n	8014eac <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014e7e:	e853 3f00 	ldrex	r3, [r3]
 8014e82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014e84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014e86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014e8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	461a      	mov	r2, r3
 8014e94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014e98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014e9a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014e9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014ea0:	e841 2300 	strex	r3, r2, [r1]
 8014ea4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014ea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d1e4      	bne.n	8014e76 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014eb0:	2b01      	cmp	r3, #1
 8014eb2:	d130      	bne.n	8014f16 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	2200      	movs	r2, #0
 8014eb8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ec2:	e853 3f00 	ldrex	r3, [r3]
 8014ec6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014eca:	f023 0310 	bic.w	r3, r3, #16
 8014ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	461a      	mov	r2, r3
 8014ed8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014edc:	647b      	str	r3, [r7, #68]	@ 0x44
 8014ede:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ee0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014ee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014ee4:	e841 2300 	strex	r3, r2, [r1]
 8014ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d1e4      	bne.n	8014eba <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	69db      	ldr	r3, [r3, #28]
 8014ef6:	f003 0310 	and.w	r3, r3, #16
 8014efa:	2b10      	cmp	r3, #16
 8014efc:	d103      	bne.n	8014f06 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	2210      	movs	r2, #16
 8014f04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014f0c:	4619      	mov	r1, r3
 8014f0e:	6878      	ldr	r0, [r7, #4]
 8014f10:	f7fe f95a 	bl	80131c8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8014f14:	e00e      	b.n	8014f34 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8014f16:	6878      	ldr	r0, [r7, #4]
 8014f18:	f7ec fd4e 	bl	80019b8 <HAL_UART_RxCpltCallback>
        break;
 8014f1c:	e00a      	b.n	8014f34 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014f1e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d006      	beq.n	8014f34 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8014f26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014f2a:	f003 0320 	and.w	r3, r3, #32
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	f47f aecc 	bne.w	8014ccc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014f3a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8014f3e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d049      	beq.n	8014fda <UART_RxISR_16BIT_FIFOEN+0x356>
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014f4c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8014f50:	429a      	cmp	r2, r3
 8014f52:	d242      	bcs.n	8014fda <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	3308      	adds	r3, #8
 8014f5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f5e:	e853 3f00 	ldrex	r3, [r3]
 8014f62:	623b      	str	r3, [r7, #32]
   return(result);
 8014f64:	6a3b      	ldr	r3, [r7, #32]
 8014f66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014f6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	681b      	ldr	r3, [r3, #0]
 8014f72:	3308      	adds	r3, #8
 8014f74:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8014f78:	633a      	str	r2, [r7, #48]	@ 0x30
 8014f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014f7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f80:	e841 2300 	strex	r3, r2, [r1]
 8014f84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d1e3      	bne.n	8014f54 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	4a17      	ldr	r2, [pc, #92]	@ (8014fec <UART_RxISR_16BIT_FIFOEN+0x368>)
 8014f90:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f98:	693b      	ldr	r3, [r7, #16]
 8014f9a:	e853 3f00 	ldrex	r3, [r3]
 8014f9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	f043 0320 	orr.w	r3, r3, #32
 8014fa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	461a      	mov	r2, r3
 8014fb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014fb4:	61fb      	str	r3, [r7, #28]
 8014fb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fb8:	69b9      	ldr	r1, [r7, #24]
 8014fba:	69fa      	ldr	r2, [r7, #28]
 8014fbc:	e841 2300 	strex	r3, r2, [r1]
 8014fc0:	617b      	str	r3, [r7, #20]
   return(result);
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d1e4      	bne.n	8014f92 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014fc8:	e007      	b.n	8014fda <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	681b      	ldr	r3, [r3, #0]
 8014fce:	699a      	ldr	r2, [r3, #24]
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	f042 0208 	orr.w	r2, r2, #8
 8014fd8:	619a      	str	r2, [r3, #24]
}
 8014fda:	bf00      	nop
 8014fdc:	37b8      	adds	r7, #184	@ 0xb8
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bd80      	pop	{r7, pc}
 8014fe2:	bf00      	nop
 8014fe4:	effffffe 	.word	0xeffffffe
 8014fe8:	58000c00 	.word	0x58000c00
 8014fec:	08014769 	.word	0x08014769

08014ff0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8014ff0:	b480      	push	{r7}
 8014ff2:	b083      	sub	sp, #12
 8014ff4:	af00      	add	r7, sp, #0
 8014ff6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8014ff8:	bf00      	nop
 8014ffa:	370c      	adds	r7, #12
 8014ffc:	46bd      	mov	sp, r7
 8014ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015002:	4770      	bx	lr

08015004 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015004:	b480      	push	{r7}
 8015006:	b083      	sub	sp, #12
 8015008:	af00      	add	r7, sp, #0
 801500a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801500c:	bf00      	nop
 801500e:	370c      	adds	r7, #12
 8015010:	46bd      	mov	sp, r7
 8015012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015016:	4770      	bx	lr

08015018 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015018:	b480      	push	{r7}
 801501a:	b083      	sub	sp, #12
 801501c:	af00      	add	r7, sp, #0
 801501e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015020:	bf00      	nop
 8015022:	370c      	adds	r7, #12
 8015024:	46bd      	mov	sp, r7
 8015026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801502a:	4770      	bx	lr

0801502c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801502c:	b084      	sub	sp, #16
 801502e:	b580      	push	{r7, lr}
 8015030:	b084      	sub	sp, #16
 8015032:	af00      	add	r7, sp, #0
 8015034:	6078      	str	r0, [r7, #4]
 8015036:	f107 001c 	add.w	r0, r7, #28
 801503a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801503e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8015042:	2b01      	cmp	r3, #1
 8015044:	d121      	bne.n	801508a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801504a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	68da      	ldr	r2, [r3, #12]
 8015056:	4b2c      	ldr	r3, [pc, #176]	@ (8015108 <USB_CoreInit+0xdc>)
 8015058:	4013      	ands	r3, r2
 801505a:	687a      	ldr	r2, [r7, #4]
 801505c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	68db      	ldr	r3, [r3, #12]
 8015062:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801506a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801506e:	2b01      	cmp	r3, #1
 8015070:	d105      	bne.n	801507e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	68db      	ldr	r3, [r3, #12]
 8015076:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801507e:	6878      	ldr	r0, [r7, #4]
 8015080:	f001 fafa 	bl	8016678 <USB_CoreReset>
 8015084:	4603      	mov	r3, r0
 8015086:	73fb      	strb	r3, [r7, #15]
 8015088:	e01b      	b.n	80150c2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	68db      	ldr	r3, [r3, #12]
 801508e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8015096:	6878      	ldr	r0, [r7, #4]
 8015098:	f001 faee 	bl	8016678 <USB_CoreReset>
 801509c:	4603      	mov	r3, r0
 801509e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80150a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d106      	bne.n	80150b6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80150ac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80150b4:	e005      	b.n	80150c2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80150ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80150c2:	7fbb      	ldrb	r3, [r7, #30]
 80150c4:	2b01      	cmp	r3, #1
 80150c6:	d116      	bne.n	80150f6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80150cc:	b29a      	uxth	r2, r3
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80150d6:	4b0d      	ldr	r3, [pc, #52]	@ (801510c <USB_CoreInit+0xe0>)
 80150d8:	4313      	orrs	r3, r2
 80150da:	687a      	ldr	r2, [r7, #4]
 80150dc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	689b      	ldr	r3, [r3, #8]
 80150e2:	f043 0206 	orr.w	r2, r3, #6
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	689b      	ldr	r3, [r3, #8]
 80150ee:	f043 0220 	orr.w	r2, r3, #32
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80150f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80150f8:	4618      	mov	r0, r3
 80150fa:	3710      	adds	r7, #16
 80150fc:	46bd      	mov	sp, r7
 80150fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015102:	b004      	add	sp, #16
 8015104:	4770      	bx	lr
 8015106:	bf00      	nop
 8015108:	ffbdffbf 	.word	0xffbdffbf
 801510c:	03ee0000 	.word	0x03ee0000

08015110 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8015110:	b480      	push	{r7}
 8015112:	b087      	sub	sp, #28
 8015114:	af00      	add	r7, sp, #0
 8015116:	60f8      	str	r0, [r7, #12]
 8015118:	60b9      	str	r1, [r7, #8]
 801511a:	4613      	mov	r3, r2
 801511c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801511e:	79fb      	ldrb	r3, [r7, #7]
 8015120:	2b02      	cmp	r3, #2
 8015122:	d165      	bne.n	80151f0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8015124:	68bb      	ldr	r3, [r7, #8]
 8015126:	4a41      	ldr	r2, [pc, #260]	@ (801522c <USB_SetTurnaroundTime+0x11c>)
 8015128:	4293      	cmp	r3, r2
 801512a:	d906      	bls.n	801513a <USB_SetTurnaroundTime+0x2a>
 801512c:	68bb      	ldr	r3, [r7, #8]
 801512e:	4a40      	ldr	r2, [pc, #256]	@ (8015230 <USB_SetTurnaroundTime+0x120>)
 8015130:	4293      	cmp	r3, r2
 8015132:	d202      	bcs.n	801513a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8015134:	230f      	movs	r3, #15
 8015136:	617b      	str	r3, [r7, #20]
 8015138:	e062      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801513a:	68bb      	ldr	r3, [r7, #8]
 801513c:	4a3c      	ldr	r2, [pc, #240]	@ (8015230 <USB_SetTurnaroundTime+0x120>)
 801513e:	4293      	cmp	r3, r2
 8015140:	d306      	bcc.n	8015150 <USB_SetTurnaroundTime+0x40>
 8015142:	68bb      	ldr	r3, [r7, #8]
 8015144:	4a3b      	ldr	r2, [pc, #236]	@ (8015234 <USB_SetTurnaroundTime+0x124>)
 8015146:	4293      	cmp	r3, r2
 8015148:	d202      	bcs.n	8015150 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801514a:	230e      	movs	r3, #14
 801514c:	617b      	str	r3, [r7, #20]
 801514e:	e057      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8015150:	68bb      	ldr	r3, [r7, #8]
 8015152:	4a38      	ldr	r2, [pc, #224]	@ (8015234 <USB_SetTurnaroundTime+0x124>)
 8015154:	4293      	cmp	r3, r2
 8015156:	d306      	bcc.n	8015166 <USB_SetTurnaroundTime+0x56>
 8015158:	68bb      	ldr	r3, [r7, #8]
 801515a:	4a37      	ldr	r2, [pc, #220]	@ (8015238 <USB_SetTurnaroundTime+0x128>)
 801515c:	4293      	cmp	r3, r2
 801515e:	d202      	bcs.n	8015166 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8015160:	230d      	movs	r3, #13
 8015162:	617b      	str	r3, [r7, #20]
 8015164:	e04c      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8015166:	68bb      	ldr	r3, [r7, #8]
 8015168:	4a33      	ldr	r2, [pc, #204]	@ (8015238 <USB_SetTurnaroundTime+0x128>)
 801516a:	4293      	cmp	r3, r2
 801516c:	d306      	bcc.n	801517c <USB_SetTurnaroundTime+0x6c>
 801516e:	68bb      	ldr	r3, [r7, #8]
 8015170:	4a32      	ldr	r2, [pc, #200]	@ (801523c <USB_SetTurnaroundTime+0x12c>)
 8015172:	4293      	cmp	r3, r2
 8015174:	d802      	bhi.n	801517c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8015176:	230c      	movs	r3, #12
 8015178:	617b      	str	r3, [r7, #20]
 801517a:	e041      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	4a2f      	ldr	r2, [pc, #188]	@ (801523c <USB_SetTurnaroundTime+0x12c>)
 8015180:	4293      	cmp	r3, r2
 8015182:	d906      	bls.n	8015192 <USB_SetTurnaroundTime+0x82>
 8015184:	68bb      	ldr	r3, [r7, #8]
 8015186:	4a2e      	ldr	r2, [pc, #184]	@ (8015240 <USB_SetTurnaroundTime+0x130>)
 8015188:	4293      	cmp	r3, r2
 801518a:	d802      	bhi.n	8015192 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801518c:	230b      	movs	r3, #11
 801518e:	617b      	str	r3, [r7, #20]
 8015190:	e036      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8015192:	68bb      	ldr	r3, [r7, #8]
 8015194:	4a2a      	ldr	r2, [pc, #168]	@ (8015240 <USB_SetTurnaroundTime+0x130>)
 8015196:	4293      	cmp	r3, r2
 8015198:	d906      	bls.n	80151a8 <USB_SetTurnaroundTime+0x98>
 801519a:	68bb      	ldr	r3, [r7, #8]
 801519c:	4a29      	ldr	r2, [pc, #164]	@ (8015244 <USB_SetTurnaroundTime+0x134>)
 801519e:	4293      	cmp	r3, r2
 80151a0:	d802      	bhi.n	80151a8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80151a2:	230a      	movs	r3, #10
 80151a4:	617b      	str	r3, [r7, #20]
 80151a6:	e02b      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80151a8:	68bb      	ldr	r3, [r7, #8]
 80151aa:	4a26      	ldr	r2, [pc, #152]	@ (8015244 <USB_SetTurnaroundTime+0x134>)
 80151ac:	4293      	cmp	r3, r2
 80151ae:	d906      	bls.n	80151be <USB_SetTurnaroundTime+0xae>
 80151b0:	68bb      	ldr	r3, [r7, #8]
 80151b2:	4a25      	ldr	r2, [pc, #148]	@ (8015248 <USB_SetTurnaroundTime+0x138>)
 80151b4:	4293      	cmp	r3, r2
 80151b6:	d202      	bcs.n	80151be <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80151b8:	2309      	movs	r3, #9
 80151ba:	617b      	str	r3, [r7, #20]
 80151bc:	e020      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80151be:	68bb      	ldr	r3, [r7, #8]
 80151c0:	4a21      	ldr	r2, [pc, #132]	@ (8015248 <USB_SetTurnaroundTime+0x138>)
 80151c2:	4293      	cmp	r3, r2
 80151c4:	d306      	bcc.n	80151d4 <USB_SetTurnaroundTime+0xc4>
 80151c6:	68bb      	ldr	r3, [r7, #8]
 80151c8:	4a20      	ldr	r2, [pc, #128]	@ (801524c <USB_SetTurnaroundTime+0x13c>)
 80151ca:	4293      	cmp	r3, r2
 80151cc:	d802      	bhi.n	80151d4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80151ce:	2308      	movs	r3, #8
 80151d0:	617b      	str	r3, [r7, #20]
 80151d2:	e015      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80151d4:	68bb      	ldr	r3, [r7, #8]
 80151d6:	4a1d      	ldr	r2, [pc, #116]	@ (801524c <USB_SetTurnaroundTime+0x13c>)
 80151d8:	4293      	cmp	r3, r2
 80151da:	d906      	bls.n	80151ea <USB_SetTurnaroundTime+0xda>
 80151dc:	68bb      	ldr	r3, [r7, #8]
 80151de:	4a1c      	ldr	r2, [pc, #112]	@ (8015250 <USB_SetTurnaroundTime+0x140>)
 80151e0:	4293      	cmp	r3, r2
 80151e2:	d202      	bcs.n	80151ea <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80151e4:	2307      	movs	r3, #7
 80151e6:	617b      	str	r3, [r7, #20]
 80151e8:	e00a      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80151ea:	2306      	movs	r3, #6
 80151ec:	617b      	str	r3, [r7, #20]
 80151ee:	e007      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80151f0:	79fb      	ldrb	r3, [r7, #7]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	d102      	bne.n	80151fc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80151f6:	2309      	movs	r3, #9
 80151f8:	617b      	str	r3, [r7, #20]
 80151fa:	e001      	b.n	8015200 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80151fc:	2309      	movs	r3, #9
 80151fe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	68db      	ldr	r3, [r3, #12]
 8015204:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	68da      	ldr	r2, [r3, #12]
 8015210:	697b      	ldr	r3, [r7, #20]
 8015212:	029b      	lsls	r3, r3, #10
 8015214:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8015218:	431a      	orrs	r2, r3
 801521a:	68fb      	ldr	r3, [r7, #12]
 801521c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801521e:	2300      	movs	r3, #0
}
 8015220:	4618      	mov	r0, r3
 8015222:	371c      	adds	r7, #28
 8015224:	46bd      	mov	sp, r7
 8015226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801522a:	4770      	bx	lr
 801522c:	00d8acbf 	.word	0x00d8acbf
 8015230:	00e4e1c0 	.word	0x00e4e1c0
 8015234:	00f42400 	.word	0x00f42400
 8015238:	01067380 	.word	0x01067380
 801523c:	011a499f 	.word	0x011a499f
 8015240:	01312cff 	.word	0x01312cff
 8015244:	014ca43f 	.word	0x014ca43f
 8015248:	016e3600 	.word	0x016e3600
 801524c:	01a6ab1f 	.word	0x01a6ab1f
 8015250:	01e84800 	.word	0x01e84800

08015254 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015254:	b480      	push	{r7}
 8015256:	b083      	sub	sp, #12
 8015258:	af00      	add	r7, sp, #0
 801525a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	689b      	ldr	r3, [r3, #8]
 8015260:	f043 0201 	orr.w	r2, r3, #1
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8015268:	2300      	movs	r3, #0
}
 801526a:	4618      	mov	r0, r3
 801526c:	370c      	adds	r7, #12
 801526e:	46bd      	mov	sp, r7
 8015270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015274:	4770      	bx	lr

08015276 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015276:	b480      	push	{r7}
 8015278:	b083      	sub	sp, #12
 801527a:	af00      	add	r7, sp, #0
 801527c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	689b      	ldr	r3, [r3, #8]
 8015282:	f023 0201 	bic.w	r2, r3, #1
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801528a:	2300      	movs	r3, #0
}
 801528c:	4618      	mov	r0, r3
 801528e:	370c      	adds	r7, #12
 8015290:	46bd      	mov	sp, r7
 8015292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015296:	4770      	bx	lr

08015298 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8015298:	b580      	push	{r7, lr}
 801529a:	b084      	sub	sp, #16
 801529c:	af00      	add	r7, sp, #0
 801529e:	6078      	str	r0, [r7, #4]
 80152a0:	460b      	mov	r3, r1
 80152a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80152a4:	2300      	movs	r3, #0
 80152a6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	68db      	ldr	r3, [r3, #12]
 80152ac:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80152b4:	78fb      	ldrb	r3, [r7, #3]
 80152b6:	2b01      	cmp	r3, #1
 80152b8:	d115      	bne.n	80152e6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	68db      	ldr	r3, [r3, #12]
 80152be:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80152c6:	200a      	movs	r0, #10
 80152c8:	f7f1 feb6 	bl	8007038 <HAL_Delay>
      ms += 10U;
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	330a      	adds	r3, #10
 80152d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80152d2:	6878      	ldr	r0, [r7, #4]
 80152d4:	f001 f93f 	bl	8016556 <USB_GetMode>
 80152d8:	4603      	mov	r3, r0
 80152da:	2b01      	cmp	r3, #1
 80152dc:	d01e      	beq.n	801531c <USB_SetCurrentMode+0x84>
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	2bc7      	cmp	r3, #199	@ 0xc7
 80152e2:	d9f0      	bls.n	80152c6 <USB_SetCurrentMode+0x2e>
 80152e4:	e01a      	b.n	801531c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80152e6:	78fb      	ldrb	r3, [r7, #3]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d115      	bne.n	8015318 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	68db      	ldr	r3, [r3, #12]
 80152f0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80152f8:	200a      	movs	r0, #10
 80152fa:	f7f1 fe9d 	bl	8007038 <HAL_Delay>
      ms += 10U;
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	330a      	adds	r3, #10
 8015302:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8015304:	6878      	ldr	r0, [r7, #4]
 8015306:	f001 f926 	bl	8016556 <USB_GetMode>
 801530a:	4603      	mov	r3, r0
 801530c:	2b00      	cmp	r3, #0
 801530e:	d005      	beq.n	801531c <USB_SetCurrentMode+0x84>
 8015310:	68fb      	ldr	r3, [r7, #12]
 8015312:	2bc7      	cmp	r3, #199	@ 0xc7
 8015314:	d9f0      	bls.n	80152f8 <USB_SetCurrentMode+0x60>
 8015316:	e001      	b.n	801531c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8015318:	2301      	movs	r3, #1
 801531a:	e005      	b.n	8015328 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	2bc8      	cmp	r3, #200	@ 0xc8
 8015320:	d101      	bne.n	8015326 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8015322:	2301      	movs	r3, #1
 8015324:	e000      	b.n	8015328 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8015326:	2300      	movs	r3, #0
}
 8015328:	4618      	mov	r0, r3
 801532a:	3710      	adds	r7, #16
 801532c:	46bd      	mov	sp, r7
 801532e:	bd80      	pop	{r7, pc}

08015330 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015330:	b084      	sub	sp, #16
 8015332:	b580      	push	{r7, lr}
 8015334:	b086      	sub	sp, #24
 8015336:	af00      	add	r7, sp, #0
 8015338:	6078      	str	r0, [r7, #4]
 801533a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801533e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015342:	2300      	movs	r3, #0
 8015344:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801534a:	2300      	movs	r3, #0
 801534c:	613b      	str	r3, [r7, #16]
 801534e:	e009      	b.n	8015364 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8015350:	687a      	ldr	r2, [r7, #4]
 8015352:	693b      	ldr	r3, [r7, #16]
 8015354:	3340      	adds	r3, #64	@ 0x40
 8015356:	009b      	lsls	r3, r3, #2
 8015358:	4413      	add	r3, r2
 801535a:	2200      	movs	r2, #0
 801535c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801535e:	693b      	ldr	r3, [r7, #16]
 8015360:	3301      	adds	r3, #1
 8015362:	613b      	str	r3, [r7, #16]
 8015364:	693b      	ldr	r3, [r7, #16]
 8015366:	2b0e      	cmp	r3, #14
 8015368:	d9f2      	bls.n	8015350 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801536a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801536e:	2b00      	cmp	r3, #0
 8015370:	d11c      	bne.n	80153ac <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015372:	68fb      	ldr	r3, [r7, #12]
 8015374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015378:	685b      	ldr	r3, [r3, #4]
 801537a:	68fa      	ldr	r2, [r7, #12]
 801537c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015380:	f043 0302 	orr.w	r3, r3, #2
 8015384:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801538a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	601a      	str	r2, [r3, #0]
 80153aa:	e005      	b.n	80153b8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80153b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80153b8:	68fb      	ldr	r3, [r7, #12]
 80153ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80153be:	461a      	mov	r2, r3
 80153c0:	2300      	movs	r3, #0
 80153c2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80153c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80153c8:	2b01      	cmp	r3, #1
 80153ca:	d10d      	bne.n	80153e8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80153cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d104      	bne.n	80153de <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80153d4:	2100      	movs	r1, #0
 80153d6:	6878      	ldr	r0, [r7, #4]
 80153d8:	f000 f968 	bl	80156ac <USB_SetDevSpeed>
 80153dc:	e008      	b.n	80153f0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80153de:	2101      	movs	r1, #1
 80153e0:	6878      	ldr	r0, [r7, #4]
 80153e2:	f000 f963 	bl	80156ac <USB_SetDevSpeed>
 80153e6:	e003      	b.n	80153f0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80153e8:	2103      	movs	r1, #3
 80153ea:	6878      	ldr	r0, [r7, #4]
 80153ec:	f000 f95e 	bl	80156ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80153f0:	2110      	movs	r1, #16
 80153f2:	6878      	ldr	r0, [r7, #4]
 80153f4:	f000 f8fa 	bl	80155ec <USB_FlushTxFifo>
 80153f8:	4603      	mov	r3, r0
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d001      	beq.n	8015402 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80153fe:	2301      	movs	r3, #1
 8015400:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015402:	6878      	ldr	r0, [r7, #4]
 8015404:	f000 f924 	bl	8015650 <USB_FlushRxFifo>
 8015408:	4603      	mov	r3, r0
 801540a:	2b00      	cmp	r3, #0
 801540c:	d001      	beq.n	8015412 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801540e:	2301      	movs	r3, #1
 8015410:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015418:	461a      	mov	r2, r3
 801541a:	2300      	movs	r3, #0
 801541c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015424:	461a      	mov	r2, r3
 8015426:	2300      	movs	r3, #0
 8015428:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015430:	461a      	mov	r2, r3
 8015432:	2300      	movs	r3, #0
 8015434:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015436:	2300      	movs	r3, #0
 8015438:	613b      	str	r3, [r7, #16]
 801543a:	e043      	b.n	80154c4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801543c:	693b      	ldr	r3, [r7, #16]
 801543e:	015a      	lsls	r2, r3, #5
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	4413      	add	r3, r2
 8015444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015448:	681b      	ldr	r3, [r3, #0]
 801544a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801544e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015452:	d118      	bne.n	8015486 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8015454:	693b      	ldr	r3, [r7, #16]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d10a      	bne.n	8015470 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801545a:	693b      	ldr	r3, [r7, #16]
 801545c:	015a      	lsls	r2, r3, #5
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	4413      	add	r3, r2
 8015462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015466:	461a      	mov	r2, r3
 8015468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801546c:	6013      	str	r3, [r2, #0]
 801546e:	e013      	b.n	8015498 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8015470:	693b      	ldr	r3, [r7, #16]
 8015472:	015a      	lsls	r2, r3, #5
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	4413      	add	r3, r2
 8015478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801547c:	461a      	mov	r2, r3
 801547e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8015482:	6013      	str	r3, [r2, #0]
 8015484:	e008      	b.n	8015498 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8015486:	693b      	ldr	r3, [r7, #16]
 8015488:	015a      	lsls	r2, r3, #5
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	4413      	add	r3, r2
 801548e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015492:	461a      	mov	r2, r3
 8015494:	2300      	movs	r3, #0
 8015496:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8015498:	693b      	ldr	r3, [r7, #16]
 801549a:	015a      	lsls	r2, r3, #5
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	4413      	add	r3, r2
 80154a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80154a4:	461a      	mov	r2, r3
 80154a6:	2300      	movs	r3, #0
 80154a8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80154aa:	693b      	ldr	r3, [r7, #16]
 80154ac:	015a      	lsls	r2, r3, #5
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	4413      	add	r3, r2
 80154b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80154b6:	461a      	mov	r2, r3
 80154b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80154bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80154be:	693b      	ldr	r3, [r7, #16]
 80154c0:	3301      	adds	r3, #1
 80154c2:	613b      	str	r3, [r7, #16]
 80154c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80154c8:	461a      	mov	r2, r3
 80154ca:	693b      	ldr	r3, [r7, #16]
 80154cc:	4293      	cmp	r3, r2
 80154ce:	d3b5      	bcc.n	801543c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80154d0:	2300      	movs	r3, #0
 80154d2:	613b      	str	r3, [r7, #16]
 80154d4:	e043      	b.n	801555e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80154d6:	693b      	ldr	r3, [r7, #16]
 80154d8:	015a      	lsls	r2, r3, #5
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	4413      	add	r3, r2
 80154de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80154e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80154ec:	d118      	bne.n	8015520 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80154ee:	693b      	ldr	r3, [r7, #16]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d10a      	bne.n	801550a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80154f4:	693b      	ldr	r3, [r7, #16]
 80154f6:	015a      	lsls	r2, r3, #5
 80154f8:	68fb      	ldr	r3, [r7, #12]
 80154fa:	4413      	add	r3, r2
 80154fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015500:	461a      	mov	r2, r3
 8015502:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8015506:	6013      	str	r3, [r2, #0]
 8015508:	e013      	b.n	8015532 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801550a:	693b      	ldr	r3, [r7, #16]
 801550c:	015a      	lsls	r2, r3, #5
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	4413      	add	r3, r2
 8015512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015516:	461a      	mov	r2, r3
 8015518:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801551c:	6013      	str	r3, [r2, #0]
 801551e:	e008      	b.n	8015532 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8015520:	693b      	ldr	r3, [r7, #16]
 8015522:	015a      	lsls	r2, r3, #5
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	4413      	add	r3, r2
 8015528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801552c:	461a      	mov	r2, r3
 801552e:	2300      	movs	r3, #0
 8015530:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8015532:	693b      	ldr	r3, [r7, #16]
 8015534:	015a      	lsls	r2, r3, #5
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	4413      	add	r3, r2
 801553a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801553e:	461a      	mov	r2, r3
 8015540:	2300      	movs	r3, #0
 8015542:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8015544:	693b      	ldr	r3, [r7, #16]
 8015546:	015a      	lsls	r2, r3, #5
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	4413      	add	r3, r2
 801554c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015550:	461a      	mov	r2, r3
 8015552:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8015556:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015558:	693b      	ldr	r3, [r7, #16]
 801555a:	3301      	adds	r3, #1
 801555c:	613b      	str	r3, [r7, #16]
 801555e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8015562:	461a      	mov	r2, r3
 8015564:	693b      	ldr	r3, [r7, #16]
 8015566:	4293      	cmp	r3, r2
 8015568:	d3b5      	bcc.n	80154d6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015570:	691b      	ldr	r3, [r3, #16]
 8015572:	68fa      	ldr	r2, [r7, #12]
 8015574:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801557c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	2200      	movs	r2, #0
 8015582:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801558a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801558c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015590:	2b00      	cmp	r3, #0
 8015592:	d105      	bne.n	80155a0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	699b      	ldr	r3, [r3, #24]
 8015598:	f043 0210 	orr.w	r2, r3, #16
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	699a      	ldr	r2, [r3, #24]
 80155a4:	4b0f      	ldr	r3, [pc, #60]	@ (80155e4 <USB_DevInit+0x2b4>)
 80155a6:	4313      	orrs	r3, r2
 80155a8:	687a      	ldr	r2, [r7, #4]
 80155aa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80155ac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d005      	beq.n	80155c0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	699b      	ldr	r3, [r3, #24]
 80155b8:	f043 0208 	orr.w	r2, r3, #8
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80155c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80155c4:	2b01      	cmp	r3, #1
 80155c6:	d105      	bne.n	80155d4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	699a      	ldr	r2, [r3, #24]
 80155cc:	4b06      	ldr	r3, [pc, #24]	@ (80155e8 <USB_DevInit+0x2b8>)
 80155ce:	4313      	orrs	r3, r2
 80155d0:	687a      	ldr	r2, [r7, #4]
 80155d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80155d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80155d6:	4618      	mov	r0, r3
 80155d8:	3718      	adds	r7, #24
 80155da:	46bd      	mov	sp, r7
 80155dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80155e0:	b004      	add	sp, #16
 80155e2:	4770      	bx	lr
 80155e4:	803c3800 	.word	0x803c3800
 80155e8:	40000004 	.word	0x40000004

080155ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80155ec:	b480      	push	{r7}
 80155ee:	b085      	sub	sp, #20
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	6078      	str	r0, [r7, #4]
 80155f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80155f6:	2300      	movs	r3, #0
 80155f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	3301      	adds	r3, #1
 80155fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015606:	d901      	bls.n	801560c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8015608:	2303      	movs	r3, #3
 801560a:	e01b      	b.n	8015644 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	691b      	ldr	r3, [r3, #16]
 8015610:	2b00      	cmp	r3, #0
 8015612:	daf2      	bge.n	80155fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8015614:	2300      	movs	r3, #0
 8015616:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8015618:	683b      	ldr	r3, [r7, #0]
 801561a:	019b      	lsls	r3, r3, #6
 801561c:	f043 0220 	orr.w	r2, r3, #32
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	3301      	adds	r3, #1
 8015628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015630:	d901      	bls.n	8015636 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8015632:	2303      	movs	r3, #3
 8015634:	e006      	b.n	8015644 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	691b      	ldr	r3, [r3, #16]
 801563a:	f003 0320 	and.w	r3, r3, #32
 801563e:	2b20      	cmp	r3, #32
 8015640:	d0f0      	beq.n	8015624 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8015642:	2300      	movs	r3, #0
}
 8015644:	4618      	mov	r0, r3
 8015646:	3714      	adds	r7, #20
 8015648:	46bd      	mov	sp, r7
 801564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801564e:	4770      	bx	lr

08015650 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8015650:	b480      	push	{r7}
 8015652:	b085      	sub	sp, #20
 8015654:	af00      	add	r7, sp, #0
 8015656:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015658:	2300      	movs	r3, #0
 801565a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801565c:	68fb      	ldr	r3, [r7, #12]
 801565e:	3301      	adds	r3, #1
 8015660:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015668:	d901      	bls.n	801566e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801566a:	2303      	movs	r3, #3
 801566c:	e018      	b.n	80156a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	691b      	ldr	r3, [r3, #16]
 8015672:	2b00      	cmp	r3, #0
 8015674:	daf2      	bge.n	801565c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8015676:	2300      	movs	r3, #0
 8015678:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	2210      	movs	r2, #16
 801567e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	3301      	adds	r3, #1
 8015684:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015686:	68fb      	ldr	r3, [r7, #12]
 8015688:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801568c:	d901      	bls.n	8015692 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801568e:	2303      	movs	r3, #3
 8015690:	e006      	b.n	80156a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	691b      	ldr	r3, [r3, #16]
 8015696:	f003 0310 	and.w	r3, r3, #16
 801569a:	2b10      	cmp	r3, #16
 801569c:	d0f0      	beq.n	8015680 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801569e:	2300      	movs	r3, #0
}
 80156a0:	4618      	mov	r0, r3
 80156a2:	3714      	adds	r7, #20
 80156a4:	46bd      	mov	sp, r7
 80156a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156aa:	4770      	bx	lr

080156ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80156ac:	b480      	push	{r7}
 80156ae:	b085      	sub	sp, #20
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
 80156b4:	460b      	mov	r3, r1
 80156b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80156c2:	681a      	ldr	r2, [r3, #0]
 80156c4:	78fb      	ldrb	r3, [r7, #3]
 80156c6:	68f9      	ldr	r1, [r7, #12]
 80156c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80156cc:	4313      	orrs	r3, r2
 80156ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80156d0:	2300      	movs	r3, #0
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	3714      	adds	r7, #20
 80156d6:	46bd      	mov	sp, r7
 80156d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156dc:	4770      	bx	lr

080156de <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80156de:	b480      	push	{r7}
 80156e0:	b087      	sub	sp, #28
 80156e2:	af00      	add	r7, sp, #0
 80156e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80156ea:	693b      	ldr	r3, [r7, #16]
 80156ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80156f0:	689b      	ldr	r3, [r3, #8]
 80156f2:	f003 0306 	and.w	r3, r3, #6
 80156f6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d102      	bne.n	8015704 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80156fe:	2300      	movs	r3, #0
 8015700:	75fb      	strb	r3, [r7, #23]
 8015702:	e00a      	b.n	801571a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	2b02      	cmp	r3, #2
 8015708:	d002      	beq.n	8015710 <USB_GetDevSpeed+0x32>
 801570a:	68fb      	ldr	r3, [r7, #12]
 801570c:	2b06      	cmp	r3, #6
 801570e:	d102      	bne.n	8015716 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8015710:	2302      	movs	r3, #2
 8015712:	75fb      	strb	r3, [r7, #23]
 8015714:	e001      	b.n	801571a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8015716:	230f      	movs	r3, #15
 8015718:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801571a:	7dfb      	ldrb	r3, [r7, #23]
}
 801571c:	4618      	mov	r0, r3
 801571e:	371c      	adds	r7, #28
 8015720:	46bd      	mov	sp, r7
 8015722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015726:	4770      	bx	lr

08015728 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015728:	b480      	push	{r7}
 801572a:	b085      	sub	sp, #20
 801572c:	af00      	add	r7, sp, #0
 801572e:	6078      	str	r0, [r7, #4]
 8015730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015736:	683b      	ldr	r3, [r7, #0]
 8015738:	781b      	ldrb	r3, [r3, #0]
 801573a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	785b      	ldrb	r3, [r3, #1]
 8015740:	2b01      	cmp	r3, #1
 8015742:	d139      	bne.n	80157b8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801574a:	69da      	ldr	r2, [r3, #28]
 801574c:	683b      	ldr	r3, [r7, #0]
 801574e:	781b      	ldrb	r3, [r3, #0]
 8015750:	f003 030f 	and.w	r3, r3, #15
 8015754:	2101      	movs	r1, #1
 8015756:	fa01 f303 	lsl.w	r3, r1, r3
 801575a:	b29b      	uxth	r3, r3
 801575c:	68f9      	ldr	r1, [r7, #12]
 801575e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015762:	4313      	orrs	r3, r2
 8015764:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8015766:	68bb      	ldr	r3, [r7, #8]
 8015768:	015a      	lsls	r2, r3, #5
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	4413      	add	r3, r2
 801576e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015778:	2b00      	cmp	r3, #0
 801577a:	d153      	bne.n	8015824 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801577c:	68bb      	ldr	r3, [r7, #8]
 801577e:	015a      	lsls	r2, r3, #5
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	4413      	add	r3, r2
 8015784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015788:	681a      	ldr	r2, [r3, #0]
 801578a:	683b      	ldr	r3, [r7, #0]
 801578c:	689b      	ldr	r3, [r3, #8]
 801578e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8015792:	683b      	ldr	r3, [r7, #0]
 8015794:	791b      	ldrb	r3, [r3, #4]
 8015796:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015798:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801579a:	68bb      	ldr	r3, [r7, #8]
 801579c:	059b      	lsls	r3, r3, #22
 801579e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80157a0:	431a      	orrs	r2, r3
 80157a2:	68bb      	ldr	r3, [r7, #8]
 80157a4:	0159      	lsls	r1, r3, #5
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	440b      	add	r3, r1
 80157aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80157ae:	4619      	mov	r1, r3
 80157b0:	4b20      	ldr	r3, [pc, #128]	@ (8015834 <USB_ActivateEndpoint+0x10c>)
 80157b2:	4313      	orrs	r3, r2
 80157b4:	600b      	str	r3, [r1, #0]
 80157b6:	e035      	b.n	8015824 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80157be:	69da      	ldr	r2, [r3, #28]
 80157c0:	683b      	ldr	r3, [r7, #0]
 80157c2:	781b      	ldrb	r3, [r3, #0]
 80157c4:	f003 030f 	and.w	r3, r3, #15
 80157c8:	2101      	movs	r1, #1
 80157ca:	fa01 f303 	lsl.w	r3, r1, r3
 80157ce:	041b      	lsls	r3, r3, #16
 80157d0:	68f9      	ldr	r1, [r7, #12]
 80157d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80157d6:	4313      	orrs	r3, r2
 80157d8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80157da:	68bb      	ldr	r3, [r7, #8]
 80157dc:	015a      	lsls	r2, r3, #5
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	4413      	add	r3, r2
 80157e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157e6:	681b      	ldr	r3, [r3, #0]
 80157e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d119      	bne.n	8015824 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80157f0:	68bb      	ldr	r3, [r7, #8]
 80157f2:	015a      	lsls	r2, r3, #5
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	4413      	add	r3, r2
 80157f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80157fc:	681a      	ldr	r2, [r3, #0]
 80157fe:	683b      	ldr	r3, [r7, #0]
 8015800:	689b      	ldr	r3, [r3, #8]
 8015802:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8015806:	683b      	ldr	r3, [r7, #0]
 8015808:	791b      	ldrb	r3, [r3, #4]
 801580a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801580c:	430b      	orrs	r3, r1
 801580e:	431a      	orrs	r2, r3
 8015810:	68bb      	ldr	r3, [r7, #8]
 8015812:	0159      	lsls	r1, r3, #5
 8015814:	68fb      	ldr	r3, [r7, #12]
 8015816:	440b      	add	r3, r1
 8015818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801581c:	4619      	mov	r1, r3
 801581e:	4b05      	ldr	r3, [pc, #20]	@ (8015834 <USB_ActivateEndpoint+0x10c>)
 8015820:	4313      	orrs	r3, r2
 8015822:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8015824:	2300      	movs	r3, #0
}
 8015826:	4618      	mov	r0, r3
 8015828:	3714      	adds	r7, #20
 801582a:	46bd      	mov	sp, r7
 801582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015830:	4770      	bx	lr
 8015832:	bf00      	nop
 8015834:	10008000 	.word	0x10008000

08015838 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015838:	b480      	push	{r7}
 801583a:	b085      	sub	sp, #20
 801583c:	af00      	add	r7, sp, #0
 801583e:	6078      	str	r0, [r7, #4]
 8015840:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015846:	683b      	ldr	r3, [r7, #0]
 8015848:	781b      	ldrb	r3, [r3, #0]
 801584a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801584c:	683b      	ldr	r3, [r7, #0]
 801584e:	785b      	ldrb	r3, [r3, #1]
 8015850:	2b01      	cmp	r3, #1
 8015852:	d161      	bne.n	8015918 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015854:	68bb      	ldr	r3, [r7, #8]
 8015856:	015a      	lsls	r2, r3, #5
 8015858:	68fb      	ldr	r3, [r7, #12]
 801585a:	4413      	add	r3, r2
 801585c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015866:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801586a:	d11f      	bne.n	80158ac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801586c:	68bb      	ldr	r3, [r7, #8]
 801586e:	015a      	lsls	r2, r3, #5
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	4413      	add	r3, r2
 8015874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015878:	681b      	ldr	r3, [r3, #0]
 801587a:	68ba      	ldr	r2, [r7, #8]
 801587c:	0151      	lsls	r1, r2, #5
 801587e:	68fa      	ldr	r2, [r7, #12]
 8015880:	440a      	add	r2, r1
 8015882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015886:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801588a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801588c:	68bb      	ldr	r3, [r7, #8]
 801588e:	015a      	lsls	r2, r3, #5
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	4413      	add	r3, r2
 8015894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	68ba      	ldr	r2, [r7, #8]
 801589c:	0151      	lsls	r1, r2, #5
 801589e:	68fa      	ldr	r2, [r7, #12]
 80158a0:	440a      	add	r2, r1
 80158a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80158a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80158aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80158b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80158b4:	683b      	ldr	r3, [r7, #0]
 80158b6:	781b      	ldrb	r3, [r3, #0]
 80158b8:	f003 030f 	and.w	r3, r3, #15
 80158bc:	2101      	movs	r1, #1
 80158be:	fa01 f303 	lsl.w	r3, r1, r3
 80158c2:	b29b      	uxth	r3, r3
 80158c4:	43db      	mvns	r3, r3
 80158c6:	68f9      	ldr	r1, [r7, #12]
 80158c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80158cc:	4013      	ands	r3, r2
 80158ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80158d6:	69da      	ldr	r2, [r3, #28]
 80158d8:	683b      	ldr	r3, [r7, #0]
 80158da:	781b      	ldrb	r3, [r3, #0]
 80158dc:	f003 030f 	and.w	r3, r3, #15
 80158e0:	2101      	movs	r1, #1
 80158e2:	fa01 f303 	lsl.w	r3, r1, r3
 80158e6:	b29b      	uxth	r3, r3
 80158e8:	43db      	mvns	r3, r3
 80158ea:	68f9      	ldr	r1, [r7, #12]
 80158ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80158f0:	4013      	ands	r3, r2
 80158f2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80158f4:	68bb      	ldr	r3, [r7, #8]
 80158f6:	015a      	lsls	r2, r3, #5
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	4413      	add	r3, r2
 80158fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015900:	681a      	ldr	r2, [r3, #0]
 8015902:	68bb      	ldr	r3, [r7, #8]
 8015904:	0159      	lsls	r1, r3, #5
 8015906:	68fb      	ldr	r3, [r7, #12]
 8015908:	440b      	add	r3, r1
 801590a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801590e:	4619      	mov	r1, r3
 8015910:	4b35      	ldr	r3, [pc, #212]	@ (80159e8 <USB_DeactivateEndpoint+0x1b0>)
 8015912:	4013      	ands	r3, r2
 8015914:	600b      	str	r3, [r1, #0]
 8015916:	e060      	b.n	80159da <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	015a      	lsls	r2, r3, #5
 801591c:	68fb      	ldr	r3, [r7, #12]
 801591e:	4413      	add	r3, r2
 8015920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015924:	681b      	ldr	r3, [r3, #0]
 8015926:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801592a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801592e:	d11f      	bne.n	8015970 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015930:	68bb      	ldr	r3, [r7, #8]
 8015932:	015a      	lsls	r2, r3, #5
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	4413      	add	r3, r2
 8015938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	68ba      	ldr	r2, [r7, #8]
 8015940:	0151      	lsls	r1, r2, #5
 8015942:	68fa      	ldr	r2, [r7, #12]
 8015944:	440a      	add	r2, r1
 8015946:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801594a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801594e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8015950:	68bb      	ldr	r3, [r7, #8]
 8015952:	015a      	lsls	r2, r3, #5
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	4413      	add	r3, r2
 8015958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	68ba      	ldr	r2, [r7, #8]
 8015960:	0151      	lsls	r1, r2, #5
 8015962:	68fa      	ldr	r2, [r7, #12]
 8015964:	440a      	add	r2, r1
 8015966:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801596a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801596e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015970:	68fb      	ldr	r3, [r7, #12]
 8015972:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015976:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015978:	683b      	ldr	r3, [r7, #0]
 801597a:	781b      	ldrb	r3, [r3, #0]
 801597c:	f003 030f 	and.w	r3, r3, #15
 8015980:	2101      	movs	r1, #1
 8015982:	fa01 f303 	lsl.w	r3, r1, r3
 8015986:	041b      	lsls	r3, r3, #16
 8015988:	43db      	mvns	r3, r3
 801598a:	68f9      	ldr	r1, [r7, #12]
 801598c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015990:	4013      	ands	r3, r2
 8015992:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801599a:	69da      	ldr	r2, [r3, #28]
 801599c:	683b      	ldr	r3, [r7, #0]
 801599e:	781b      	ldrb	r3, [r3, #0]
 80159a0:	f003 030f 	and.w	r3, r3, #15
 80159a4:	2101      	movs	r1, #1
 80159a6:	fa01 f303 	lsl.w	r3, r1, r3
 80159aa:	041b      	lsls	r3, r3, #16
 80159ac:	43db      	mvns	r3, r3
 80159ae:	68f9      	ldr	r1, [r7, #12]
 80159b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80159b4:	4013      	ands	r3, r2
 80159b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80159b8:	68bb      	ldr	r3, [r7, #8]
 80159ba:	015a      	lsls	r2, r3, #5
 80159bc:	68fb      	ldr	r3, [r7, #12]
 80159be:	4413      	add	r3, r2
 80159c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159c4:	681a      	ldr	r2, [r3, #0]
 80159c6:	68bb      	ldr	r3, [r7, #8]
 80159c8:	0159      	lsls	r1, r3, #5
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	440b      	add	r3, r1
 80159ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159d2:	4619      	mov	r1, r3
 80159d4:	4b05      	ldr	r3, [pc, #20]	@ (80159ec <USB_DeactivateEndpoint+0x1b4>)
 80159d6:	4013      	ands	r3, r2
 80159d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80159da:	2300      	movs	r3, #0
}
 80159dc:	4618      	mov	r0, r3
 80159de:	3714      	adds	r7, #20
 80159e0:	46bd      	mov	sp, r7
 80159e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159e6:	4770      	bx	lr
 80159e8:	ec337800 	.word	0xec337800
 80159ec:	eff37800 	.word	0xeff37800

080159f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b08a      	sub	sp, #40	@ 0x28
 80159f4:	af02      	add	r7, sp, #8
 80159f6:	60f8      	str	r0, [r7, #12]
 80159f8:	60b9      	str	r1, [r7, #8]
 80159fa:	4613      	mov	r3, r2
 80159fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015a02:	68bb      	ldr	r3, [r7, #8]
 8015a04:	781b      	ldrb	r3, [r3, #0]
 8015a06:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015a08:	68bb      	ldr	r3, [r7, #8]
 8015a0a:	785b      	ldrb	r3, [r3, #1]
 8015a0c:	2b01      	cmp	r3, #1
 8015a0e:	f040 8185 	bne.w	8015d1c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015a12:	68bb      	ldr	r3, [r7, #8]
 8015a14:	691b      	ldr	r3, [r3, #16]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d132      	bne.n	8015a80 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015a1a:	69bb      	ldr	r3, [r7, #24]
 8015a1c:	015a      	lsls	r2, r3, #5
 8015a1e:	69fb      	ldr	r3, [r7, #28]
 8015a20:	4413      	add	r3, r2
 8015a22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a26:	691a      	ldr	r2, [r3, #16]
 8015a28:	69bb      	ldr	r3, [r7, #24]
 8015a2a:	0159      	lsls	r1, r3, #5
 8015a2c:	69fb      	ldr	r3, [r7, #28]
 8015a2e:	440b      	add	r3, r1
 8015a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a34:	4619      	mov	r1, r3
 8015a36:	4ba7      	ldr	r3, [pc, #668]	@ (8015cd4 <USB_EPStartXfer+0x2e4>)
 8015a38:	4013      	ands	r3, r2
 8015a3a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015a3c:	69bb      	ldr	r3, [r7, #24]
 8015a3e:	015a      	lsls	r2, r3, #5
 8015a40:	69fb      	ldr	r3, [r7, #28]
 8015a42:	4413      	add	r3, r2
 8015a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a48:	691b      	ldr	r3, [r3, #16]
 8015a4a:	69ba      	ldr	r2, [r7, #24]
 8015a4c:	0151      	lsls	r1, r2, #5
 8015a4e:	69fa      	ldr	r2, [r7, #28]
 8015a50:	440a      	add	r2, r1
 8015a52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015a5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015a5c:	69bb      	ldr	r3, [r7, #24]
 8015a5e:	015a      	lsls	r2, r3, #5
 8015a60:	69fb      	ldr	r3, [r7, #28]
 8015a62:	4413      	add	r3, r2
 8015a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a68:	691a      	ldr	r2, [r3, #16]
 8015a6a:	69bb      	ldr	r3, [r7, #24]
 8015a6c:	0159      	lsls	r1, r3, #5
 8015a6e:	69fb      	ldr	r3, [r7, #28]
 8015a70:	440b      	add	r3, r1
 8015a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a76:	4619      	mov	r1, r3
 8015a78:	4b97      	ldr	r3, [pc, #604]	@ (8015cd8 <USB_EPStartXfer+0x2e8>)
 8015a7a:	4013      	ands	r3, r2
 8015a7c:	610b      	str	r3, [r1, #16]
 8015a7e:	e097      	b.n	8015bb0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015a80:	69bb      	ldr	r3, [r7, #24]
 8015a82:	015a      	lsls	r2, r3, #5
 8015a84:	69fb      	ldr	r3, [r7, #28]
 8015a86:	4413      	add	r3, r2
 8015a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a8c:	691a      	ldr	r2, [r3, #16]
 8015a8e:	69bb      	ldr	r3, [r7, #24]
 8015a90:	0159      	lsls	r1, r3, #5
 8015a92:	69fb      	ldr	r3, [r7, #28]
 8015a94:	440b      	add	r3, r1
 8015a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a9a:	4619      	mov	r1, r3
 8015a9c:	4b8e      	ldr	r3, [pc, #568]	@ (8015cd8 <USB_EPStartXfer+0x2e8>)
 8015a9e:	4013      	ands	r3, r2
 8015aa0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015aa2:	69bb      	ldr	r3, [r7, #24]
 8015aa4:	015a      	lsls	r2, r3, #5
 8015aa6:	69fb      	ldr	r3, [r7, #28]
 8015aa8:	4413      	add	r3, r2
 8015aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015aae:	691a      	ldr	r2, [r3, #16]
 8015ab0:	69bb      	ldr	r3, [r7, #24]
 8015ab2:	0159      	lsls	r1, r3, #5
 8015ab4:	69fb      	ldr	r3, [r7, #28]
 8015ab6:	440b      	add	r3, r1
 8015ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015abc:	4619      	mov	r1, r3
 8015abe:	4b85      	ldr	r3, [pc, #532]	@ (8015cd4 <USB_EPStartXfer+0x2e4>)
 8015ac0:	4013      	ands	r3, r2
 8015ac2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8015ac4:	69bb      	ldr	r3, [r7, #24]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d11a      	bne.n	8015b00 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8015aca:	68bb      	ldr	r3, [r7, #8]
 8015acc:	691a      	ldr	r2, [r3, #16]
 8015ace:	68bb      	ldr	r3, [r7, #8]
 8015ad0:	689b      	ldr	r3, [r3, #8]
 8015ad2:	429a      	cmp	r2, r3
 8015ad4:	d903      	bls.n	8015ade <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8015ad6:	68bb      	ldr	r3, [r7, #8]
 8015ad8:	689a      	ldr	r2, [r3, #8]
 8015ada:	68bb      	ldr	r3, [r7, #8]
 8015adc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015ade:	69bb      	ldr	r3, [r7, #24]
 8015ae0:	015a      	lsls	r2, r3, #5
 8015ae2:	69fb      	ldr	r3, [r7, #28]
 8015ae4:	4413      	add	r3, r2
 8015ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015aea:	691b      	ldr	r3, [r3, #16]
 8015aec:	69ba      	ldr	r2, [r7, #24]
 8015aee:	0151      	lsls	r1, r2, #5
 8015af0:	69fa      	ldr	r2, [r7, #28]
 8015af2:	440a      	add	r2, r1
 8015af4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015af8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015afc:	6113      	str	r3, [r2, #16]
 8015afe:	e044      	b.n	8015b8a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015b00:	68bb      	ldr	r3, [r7, #8]
 8015b02:	691a      	ldr	r2, [r3, #16]
 8015b04:	68bb      	ldr	r3, [r7, #8]
 8015b06:	689b      	ldr	r3, [r3, #8]
 8015b08:	4413      	add	r3, r2
 8015b0a:	1e5a      	subs	r2, r3, #1
 8015b0c:	68bb      	ldr	r3, [r7, #8]
 8015b0e:	689b      	ldr	r3, [r3, #8]
 8015b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8015b14:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8015b16:	69bb      	ldr	r3, [r7, #24]
 8015b18:	015a      	lsls	r2, r3, #5
 8015b1a:	69fb      	ldr	r3, [r7, #28]
 8015b1c:	4413      	add	r3, r2
 8015b1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b22:	691a      	ldr	r2, [r3, #16]
 8015b24:	8afb      	ldrh	r3, [r7, #22]
 8015b26:	04d9      	lsls	r1, r3, #19
 8015b28:	4b6c      	ldr	r3, [pc, #432]	@ (8015cdc <USB_EPStartXfer+0x2ec>)
 8015b2a:	400b      	ands	r3, r1
 8015b2c:	69b9      	ldr	r1, [r7, #24]
 8015b2e:	0148      	lsls	r0, r1, #5
 8015b30:	69f9      	ldr	r1, [r7, #28]
 8015b32:	4401      	add	r1, r0
 8015b34:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015b38:	4313      	orrs	r3, r2
 8015b3a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8015b3c:	68bb      	ldr	r3, [r7, #8]
 8015b3e:	791b      	ldrb	r3, [r3, #4]
 8015b40:	2b01      	cmp	r3, #1
 8015b42:	d122      	bne.n	8015b8a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8015b44:	69bb      	ldr	r3, [r7, #24]
 8015b46:	015a      	lsls	r2, r3, #5
 8015b48:	69fb      	ldr	r3, [r7, #28]
 8015b4a:	4413      	add	r3, r2
 8015b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b50:	691b      	ldr	r3, [r3, #16]
 8015b52:	69ba      	ldr	r2, [r7, #24]
 8015b54:	0151      	lsls	r1, r2, #5
 8015b56:	69fa      	ldr	r2, [r7, #28]
 8015b58:	440a      	add	r2, r1
 8015b5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015b5e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8015b62:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8015b64:	69bb      	ldr	r3, [r7, #24]
 8015b66:	015a      	lsls	r2, r3, #5
 8015b68:	69fb      	ldr	r3, [r7, #28]
 8015b6a:	4413      	add	r3, r2
 8015b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b70:	691a      	ldr	r2, [r3, #16]
 8015b72:	8afb      	ldrh	r3, [r7, #22]
 8015b74:	075b      	lsls	r3, r3, #29
 8015b76:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8015b7a:	69b9      	ldr	r1, [r7, #24]
 8015b7c:	0148      	lsls	r0, r1, #5
 8015b7e:	69f9      	ldr	r1, [r7, #28]
 8015b80:	4401      	add	r1, r0
 8015b82:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015b86:	4313      	orrs	r3, r2
 8015b88:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015b8a:	69bb      	ldr	r3, [r7, #24]
 8015b8c:	015a      	lsls	r2, r3, #5
 8015b8e:	69fb      	ldr	r3, [r7, #28]
 8015b90:	4413      	add	r3, r2
 8015b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b96:	691a      	ldr	r2, [r3, #16]
 8015b98:	68bb      	ldr	r3, [r7, #8]
 8015b9a:	691b      	ldr	r3, [r3, #16]
 8015b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015ba0:	69b9      	ldr	r1, [r7, #24]
 8015ba2:	0148      	lsls	r0, r1, #5
 8015ba4:	69f9      	ldr	r1, [r7, #28]
 8015ba6:	4401      	add	r1, r0
 8015ba8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015bac:	4313      	orrs	r3, r2
 8015bae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8015bb0:	79fb      	ldrb	r3, [r7, #7]
 8015bb2:	2b01      	cmp	r3, #1
 8015bb4:	d14b      	bne.n	8015c4e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015bb6:	68bb      	ldr	r3, [r7, #8]
 8015bb8:	69db      	ldr	r3, [r3, #28]
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d009      	beq.n	8015bd2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015bbe:	69bb      	ldr	r3, [r7, #24]
 8015bc0:	015a      	lsls	r2, r3, #5
 8015bc2:	69fb      	ldr	r3, [r7, #28]
 8015bc4:	4413      	add	r3, r2
 8015bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015bca:	461a      	mov	r2, r3
 8015bcc:	68bb      	ldr	r3, [r7, #8]
 8015bce:	69db      	ldr	r3, [r3, #28]
 8015bd0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8015bd2:	68bb      	ldr	r3, [r7, #8]
 8015bd4:	791b      	ldrb	r3, [r3, #4]
 8015bd6:	2b01      	cmp	r3, #1
 8015bd8:	d128      	bne.n	8015c2c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015bda:	69fb      	ldr	r3, [r7, #28]
 8015bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015be0:	689b      	ldr	r3, [r3, #8]
 8015be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d110      	bne.n	8015c0c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015bea:	69bb      	ldr	r3, [r7, #24]
 8015bec:	015a      	lsls	r2, r3, #5
 8015bee:	69fb      	ldr	r3, [r7, #28]
 8015bf0:	4413      	add	r3, r2
 8015bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	69ba      	ldr	r2, [r7, #24]
 8015bfa:	0151      	lsls	r1, r2, #5
 8015bfc:	69fa      	ldr	r2, [r7, #28]
 8015bfe:	440a      	add	r2, r1
 8015c00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015c04:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015c08:	6013      	str	r3, [r2, #0]
 8015c0a:	e00f      	b.n	8015c2c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015c0c:	69bb      	ldr	r3, [r7, #24]
 8015c0e:	015a      	lsls	r2, r3, #5
 8015c10:	69fb      	ldr	r3, [r7, #28]
 8015c12:	4413      	add	r3, r2
 8015c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c18:	681b      	ldr	r3, [r3, #0]
 8015c1a:	69ba      	ldr	r2, [r7, #24]
 8015c1c:	0151      	lsls	r1, r2, #5
 8015c1e:	69fa      	ldr	r2, [r7, #28]
 8015c20:	440a      	add	r2, r1
 8015c22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015c2a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015c2c:	69bb      	ldr	r3, [r7, #24]
 8015c2e:	015a      	lsls	r2, r3, #5
 8015c30:	69fb      	ldr	r3, [r7, #28]
 8015c32:	4413      	add	r3, r2
 8015c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	69ba      	ldr	r2, [r7, #24]
 8015c3c:	0151      	lsls	r1, r2, #5
 8015c3e:	69fa      	ldr	r2, [r7, #28]
 8015c40:	440a      	add	r2, r1
 8015c42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015c46:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015c4a:	6013      	str	r3, [r2, #0]
 8015c4c:	e169      	b.n	8015f22 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015c4e:	69bb      	ldr	r3, [r7, #24]
 8015c50:	015a      	lsls	r2, r3, #5
 8015c52:	69fb      	ldr	r3, [r7, #28]
 8015c54:	4413      	add	r3, r2
 8015c56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c5a:	681b      	ldr	r3, [r3, #0]
 8015c5c:	69ba      	ldr	r2, [r7, #24]
 8015c5e:	0151      	lsls	r1, r2, #5
 8015c60:	69fa      	ldr	r2, [r7, #28]
 8015c62:	440a      	add	r2, r1
 8015c64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015c68:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015c6c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8015c6e:	68bb      	ldr	r3, [r7, #8]
 8015c70:	791b      	ldrb	r3, [r3, #4]
 8015c72:	2b01      	cmp	r3, #1
 8015c74:	d015      	beq.n	8015ca2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015c76:	68bb      	ldr	r3, [r7, #8]
 8015c78:	691b      	ldr	r3, [r3, #16]
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	f000 8151 	beq.w	8015f22 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8015c80:	69fb      	ldr	r3, [r7, #28]
 8015c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015c88:	68bb      	ldr	r3, [r7, #8]
 8015c8a:	781b      	ldrb	r3, [r3, #0]
 8015c8c:	f003 030f 	and.w	r3, r3, #15
 8015c90:	2101      	movs	r1, #1
 8015c92:	fa01 f303 	lsl.w	r3, r1, r3
 8015c96:	69f9      	ldr	r1, [r7, #28]
 8015c98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015c9c:	4313      	orrs	r3, r2
 8015c9e:	634b      	str	r3, [r1, #52]	@ 0x34
 8015ca0:	e13f      	b.n	8015f22 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015ca2:	69fb      	ldr	r3, [r7, #28]
 8015ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ca8:	689b      	ldr	r3, [r3, #8]
 8015caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d116      	bne.n	8015ce0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015cb2:	69bb      	ldr	r3, [r7, #24]
 8015cb4:	015a      	lsls	r2, r3, #5
 8015cb6:	69fb      	ldr	r3, [r7, #28]
 8015cb8:	4413      	add	r3, r2
 8015cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	69ba      	ldr	r2, [r7, #24]
 8015cc2:	0151      	lsls	r1, r2, #5
 8015cc4:	69fa      	ldr	r2, [r7, #28]
 8015cc6:	440a      	add	r2, r1
 8015cc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015ccc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015cd0:	6013      	str	r3, [r2, #0]
 8015cd2:	e015      	b.n	8015d00 <USB_EPStartXfer+0x310>
 8015cd4:	e007ffff 	.word	0xe007ffff
 8015cd8:	fff80000 	.word	0xfff80000
 8015cdc:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015ce0:	69bb      	ldr	r3, [r7, #24]
 8015ce2:	015a      	lsls	r2, r3, #5
 8015ce4:	69fb      	ldr	r3, [r7, #28]
 8015ce6:	4413      	add	r3, r2
 8015ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015cec:	681b      	ldr	r3, [r3, #0]
 8015cee:	69ba      	ldr	r2, [r7, #24]
 8015cf0:	0151      	lsls	r1, r2, #5
 8015cf2:	69fa      	ldr	r2, [r7, #28]
 8015cf4:	440a      	add	r2, r1
 8015cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015cfe:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8015d00:	68bb      	ldr	r3, [r7, #8]
 8015d02:	68d9      	ldr	r1, [r3, #12]
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	781a      	ldrb	r2, [r3, #0]
 8015d08:	68bb      	ldr	r3, [r7, #8]
 8015d0a:	691b      	ldr	r3, [r3, #16]
 8015d0c:	b298      	uxth	r0, r3
 8015d0e:	79fb      	ldrb	r3, [r7, #7]
 8015d10:	9300      	str	r3, [sp, #0]
 8015d12:	4603      	mov	r3, r0
 8015d14:	68f8      	ldr	r0, [r7, #12]
 8015d16:	f000 f9b9 	bl	801608c <USB_WritePacket>
 8015d1a:	e102      	b.n	8015f22 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015d1c:	69bb      	ldr	r3, [r7, #24]
 8015d1e:	015a      	lsls	r2, r3, #5
 8015d20:	69fb      	ldr	r3, [r7, #28]
 8015d22:	4413      	add	r3, r2
 8015d24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d28:	691a      	ldr	r2, [r3, #16]
 8015d2a:	69bb      	ldr	r3, [r7, #24]
 8015d2c:	0159      	lsls	r1, r3, #5
 8015d2e:	69fb      	ldr	r3, [r7, #28]
 8015d30:	440b      	add	r3, r1
 8015d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d36:	4619      	mov	r1, r3
 8015d38:	4b7c      	ldr	r3, [pc, #496]	@ (8015f2c <USB_EPStartXfer+0x53c>)
 8015d3a:	4013      	ands	r3, r2
 8015d3c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8015d3e:	69bb      	ldr	r3, [r7, #24]
 8015d40:	015a      	lsls	r2, r3, #5
 8015d42:	69fb      	ldr	r3, [r7, #28]
 8015d44:	4413      	add	r3, r2
 8015d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d4a:	691a      	ldr	r2, [r3, #16]
 8015d4c:	69bb      	ldr	r3, [r7, #24]
 8015d4e:	0159      	lsls	r1, r3, #5
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	440b      	add	r3, r1
 8015d54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d58:	4619      	mov	r1, r3
 8015d5a:	4b75      	ldr	r3, [pc, #468]	@ (8015f30 <USB_EPStartXfer+0x540>)
 8015d5c:	4013      	ands	r3, r2
 8015d5e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8015d60:	69bb      	ldr	r3, [r7, #24]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d12f      	bne.n	8015dc6 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8015d66:	68bb      	ldr	r3, [r7, #8]
 8015d68:	691b      	ldr	r3, [r3, #16]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d003      	beq.n	8015d76 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8015d6e:	68bb      	ldr	r3, [r7, #8]
 8015d70:	689a      	ldr	r2, [r3, #8]
 8015d72:	68bb      	ldr	r3, [r7, #8]
 8015d74:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8015d76:	68bb      	ldr	r3, [r7, #8]
 8015d78:	689a      	ldr	r2, [r3, #8]
 8015d7a:	68bb      	ldr	r3, [r7, #8]
 8015d7c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8015d7e:	69bb      	ldr	r3, [r7, #24]
 8015d80:	015a      	lsls	r2, r3, #5
 8015d82:	69fb      	ldr	r3, [r7, #28]
 8015d84:	4413      	add	r3, r2
 8015d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d8a:	691a      	ldr	r2, [r3, #16]
 8015d8c:	68bb      	ldr	r3, [r7, #8]
 8015d8e:	6a1b      	ldr	r3, [r3, #32]
 8015d90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015d94:	69b9      	ldr	r1, [r7, #24]
 8015d96:	0148      	lsls	r0, r1, #5
 8015d98:	69f9      	ldr	r1, [r7, #28]
 8015d9a:	4401      	add	r1, r0
 8015d9c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015da0:	4313      	orrs	r3, r2
 8015da2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015da4:	69bb      	ldr	r3, [r7, #24]
 8015da6:	015a      	lsls	r2, r3, #5
 8015da8:	69fb      	ldr	r3, [r7, #28]
 8015daa:	4413      	add	r3, r2
 8015dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015db0:	691b      	ldr	r3, [r3, #16]
 8015db2:	69ba      	ldr	r2, [r7, #24]
 8015db4:	0151      	lsls	r1, r2, #5
 8015db6:	69fa      	ldr	r2, [r7, #28]
 8015db8:	440a      	add	r2, r1
 8015dba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015dbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015dc2:	6113      	str	r3, [r2, #16]
 8015dc4:	e05f      	b.n	8015e86 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8015dc6:	68bb      	ldr	r3, [r7, #8]
 8015dc8:	691b      	ldr	r3, [r3, #16]
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d123      	bne.n	8015e16 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8015dce:	69bb      	ldr	r3, [r7, #24]
 8015dd0:	015a      	lsls	r2, r3, #5
 8015dd2:	69fb      	ldr	r3, [r7, #28]
 8015dd4:	4413      	add	r3, r2
 8015dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dda:	691a      	ldr	r2, [r3, #16]
 8015ddc:	68bb      	ldr	r3, [r7, #8]
 8015dde:	689b      	ldr	r3, [r3, #8]
 8015de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015de4:	69b9      	ldr	r1, [r7, #24]
 8015de6:	0148      	lsls	r0, r1, #5
 8015de8:	69f9      	ldr	r1, [r7, #28]
 8015dea:	4401      	add	r1, r0
 8015dec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015df0:	4313      	orrs	r3, r2
 8015df2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015df4:	69bb      	ldr	r3, [r7, #24]
 8015df6:	015a      	lsls	r2, r3, #5
 8015df8:	69fb      	ldr	r3, [r7, #28]
 8015dfa:	4413      	add	r3, r2
 8015dfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e00:	691b      	ldr	r3, [r3, #16]
 8015e02:	69ba      	ldr	r2, [r7, #24]
 8015e04:	0151      	lsls	r1, r2, #5
 8015e06:	69fa      	ldr	r2, [r7, #28]
 8015e08:	440a      	add	r2, r1
 8015e0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015e0e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015e12:	6113      	str	r3, [r2, #16]
 8015e14:	e037      	b.n	8015e86 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015e16:	68bb      	ldr	r3, [r7, #8]
 8015e18:	691a      	ldr	r2, [r3, #16]
 8015e1a:	68bb      	ldr	r3, [r7, #8]
 8015e1c:	689b      	ldr	r3, [r3, #8]
 8015e1e:	4413      	add	r3, r2
 8015e20:	1e5a      	subs	r2, r3, #1
 8015e22:	68bb      	ldr	r3, [r7, #8]
 8015e24:	689b      	ldr	r3, [r3, #8]
 8015e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8015e2a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8015e2c:	68bb      	ldr	r3, [r7, #8]
 8015e2e:	689b      	ldr	r3, [r3, #8]
 8015e30:	8afa      	ldrh	r2, [r7, #22]
 8015e32:	fb03 f202 	mul.w	r2, r3, r2
 8015e36:	68bb      	ldr	r3, [r7, #8]
 8015e38:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8015e3a:	69bb      	ldr	r3, [r7, #24]
 8015e3c:	015a      	lsls	r2, r3, #5
 8015e3e:	69fb      	ldr	r3, [r7, #28]
 8015e40:	4413      	add	r3, r2
 8015e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e46:	691a      	ldr	r2, [r3, #16]
 8015e48:	8afb      	ldrh	r3, [r7, #22]
 8015e4a:	04d9      	lsls	r1, r3, #19
 8015e4c:	4b39      	ldr	r3, [pc, #228]	@ (8015f34 <USB_EPStartXfer+0x544>)
 8015e4e:	400b      	ands	r3, r1
 8015e50:	69b9      	ldr	r1, [r7, #24]
 8015e52:	0148      	lsls	r0, r1, #5
 8015e54:	69f9      	ldr	r1, [r7, #28]
 8015e56:	4401      	add	r1, r0
 8015e58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015e5c:	4313      	orrs	r3, r2
 8015e5e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8015e60:	69bb      	ldr	r3, [r7, #24]
 8015e62:	015a      	lsls	r2, r3, #5
 8015e64:	69fb      	ldr	r3, [r7, #28]
 8015e66:	4413      	add	r3, r2
 8015e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e6c:	691a      	ldr	r2, [r3, #16]
 8015e6e:	68bb      	ldr	r3, [r7, #8]
 8015e70:	6a1b      	ldr	r3, [r3, #32]
 8015e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015e76:	69b9      	ldr	r1, [r7, #24]
 8015e78:	0148      	lsls	r0, r1, #5
 8015e7a:	69f9      	ldr	r1, [r7, #28]
 8015e7c:	4401      	add	r1, r0
 8015e7e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015e82:	4313      	orrs	r3, r2
 8015e84:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8015e86:	79fb      	ldrb	r3, [r7, #7]
 8015e88:	2b01      	cmp	r3, #1
 8015e8a:	d10d      	bne.n	8015ea8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8015e8c:	68bb      	ldr	r3, [r7, #8]
 8015e8e:	68db      	ldr	r3, [r3, #12]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d009      	beq.n	8015ea8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8015e94:	68bb      	ldr	r3, [r7, #8]
 8015e96:	68d9      	ldr	r1, [r3, #12]
 8015e98:	69bb      	ldr	r3, [r7, #24]
 8015e9a:	015a      	lsls	r2, r3, #5
 8015e9c:	69fb      	ldr	r3, [r7, #28]
 8015e9e:	4413      	add	r3, r2
 8015ea0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ea4:	460a      	mov	r2, r1
 8015ea6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015ea8:	68bb      	ldr	r3, [r7, #8]
 8015eaa:	791b      	ldrb	r3, [r3, #4]
 8015eac:	2b01      	cmp	r3, #1
 8015eae:	d128      	bne.n	8015f02 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015eb0:	69fb      	ldr	r3, [r7, #28]
 8015eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015eb6:	689b      	ldr	r3, [r3, #8]
 8015eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d110      	bne.n	8015ee2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8015ec0:	69bb      	ldr	r3, [r7, #24]
 8015ec2:	015a      	lsls	r2, r3, #5
 8015ec4:	69fb      	ldr	r3, [r7, #28]
 8015ec6:	4413      	add	r3, r2
 8015ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	69ba      	ldr	r2, [r7, #24]
 8015ed0:	0151      	lsls	r1, r2, #5
 8015ed2:	69fa      	ldr	r2, [r7, #28]
 8015ed4:	440a      	add	r2, r1
 8015ed6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015eda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015ede:	6013      	str	r3, [r2, #0]
 8015ee0:	e00f      	b.n	8015f02 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8015ee2:	69bb      	ldr	r3, [r7, #24]
 8015ee4:	015a      	lsls	r2, r3, #5
 8015ee6:	69fb      	ldr	r3, [r7, #28]
 8015ee8:	4413      	add	r3, r2
 8015eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	69ba      	ldr	r2, [r7, #24]
 8015ef2:	0151      	lsls	r1, r2, #5
 8015ef4:	69fa      	ldr	r2, [r7, #28]
 8015ef6:	440a      	add	r2, r1
 8015ef8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015f00:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8015f02:	69bb      	ldr	r3, [r7, #24]
 8015f04:	015a      	lsls	r2, r3, #5
 8015f06:	69fb      	ldr	r3, [r7, #28]
 8015f08:	4413      	add	r3, r2
 8015f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	69ba      	ldr	r2, [r7, #24]
 8015f12:	0151      	lsls	r1, r2, #5
 8015f14:	69fa      	ldr	r2, [r7, #28]
 8015f16:	440a      	add	r2, r1
 8015f18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015f1c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015f20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015f22:	2300      	movs	r3, #0
}
 8015f24:	4618      	mov	r0, r3
 8015f26:	3720      	adds	r7, #32
 8015f28:	46bd      	mov	sp, r7
 8015f2a:	bd80      	pop	{r7, pc}
 8015f2c:	fff80000 	.word	0xfff80000
 8015f30:	e007ffff 	.word	0xe007ffff
 8015f34:	1ff80000 	.word	0x1ff80000

08015f38 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015f38:	b480      	push	{r7}
 8015f3a:	b087      	sub	sp, #28
 8015f3c:	af00      	add	r7, sp, #0
 8015f3e:	6078      	str	r0, [r7, #4]
 8015f40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8015f42:	2300      	movs	r3, #0
 8015f44:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8015f46:	2300      	movs	r3, #0
 8015f48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015f4e:	683b      	ldr	r3, [r7, #0]
 8015f50:	785b      	ldrb	r3, [r3, #1]
 8015f52:	2b01      	cmp	r3, #1
 8015f54:	d14a      	bne.n	8015fec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015f56:	683b      	ldr	r3, [r7, #0]
 8015f58:	781b      	ldrb	r3, [r3, #0]
 8015f5a:	015a      	lsls	r2, r3, #5
 8015f5c:	693b      	ldr	r3, [r7, #16]
 8015f5e:	4413      	add	r3, r2
 8015f60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015f6e:	f040 8086 	bne.w	801607e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8015f72:	683b      	ldr	r3, [r7, #0]
 8015f74:	781b      	ldrb	r3, [r3, #0]
 8015f76:	015a      	lsls	r2, r3, #5
 8015f78:	693b      	ldr	r3, [r7, #16]
 8015f7a:	4413      	add	r3, r2
 8015f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	683a      	ldr	r2, [r7, #0]
 8015f84:	7812      	ldrb	r2, [r2, #0]
 8015f86:	0151      	lsls	r1, r2, #5
 8015f88:	693a      	ldr	r2, [r7, #16]
 8015f8a:	440a      	add	r2, r1
 8015f8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015f90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015f94:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015f96:	683b      	ldr	r3, [r7, #0]
 8015f98:	781b      	ldrb	r3, [r3, #0]
 8015f9a:	015a      	lsls	r2, r3, #5
 8015f9c:	693b      	ldr	r3, [r7, #16]
 8015f9e:	4413      	add	r3, r2
 8015fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	683a      	ldr	r2, [r7, #0]
 8015fa8:	7812      	ldrb	r2, [r2, #0]
 8015faa:	0151      	lsls	r1, r2, #5
 8015fac:	693a      	ldr	r2, [r7, #16]
 8015fae:	440a      	add	r2, r1
 8015fb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015fb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015fb8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	3301      	adds	r3, #1
 8015fbe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015fc6:	4293      	cmp	r3, r2
 8015fc8:	d902      	bls.n	8015fd0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015fca:	2301      	movs	r3, #1
 8015fcc:	75fb      	strb	r3, [r7, #23]
          break;
 8015fce:	e056      	b.n	801607e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8015fd0:	683b      	ldr	r3, [r7, #0]
 8015fd2:	781b      	ldrb	r3, [r3, #0]
 8015fd4:	015a      	lsls	r2, r3, #5
 8015fd6:	693b      	ldr	r3, [r7, #16]
 8015fd8:	4413      	add	r3, r2
 8015fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015fe4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015fe8:	d0e7      	beq.n	8015fba <USB_EPStopXfer+0x82>
 8015fea:	e048      	b.n	801607e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015fec:	683b      	ldr	r3, [r7, #0]
 8015fee:	781b      	ldrb	r3, [r3, #0]
 8015ff0:	015a      	lsls	r2, r3, #5
 8015ff2:	693b      	ldr	r3, [r7, #16]
 8015ff4:	4413      	add	r3, r2
 8015ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ffa:	681b      	ldr	r3, [r3, #0]
 8015ffc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8016004:	d13b      	bne.n	801607e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8016006:	683b      	ldr	r3, [r7, #0]
 8016008:	781b      	ldrb	r3, [r3, #0]
 801600a:	015a      	lsls	r2, r3, #5
 801600c:	693b      	ldr	r3, [r7, #16]
 801600e:	4413      	add	r3, r2
 8016010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	683a      	ldr	r2, [r7, #0]
 8016018:	7812      	ldrb	r2, [r2, #0]
 801601a:	0151      	lsls	r1, r2, #5
 801601c:	693a      	ldr	r2, [r7, #16]
 801601e:	440a      	add	r2, r1
 8016020:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016024:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8016028:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801602a:	683b      	ldr	r3, [r7, #0]
 801602c:	781b      	ldrb	r3, [r3, #0]
 801602e:	015a      	lsls	r2, r3, #5
 8016030:	693b      	ldr	r3, [r7, #16]
 8016032:	4413      	add	r3, r2
 8016034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	683a      	ldr	r2, [r7, #0]
 801603c:	7812      	ldrb	r2, [r2, #0]
 801603e:	0151      	lsls	r1, r2, #5
 8016040:	693a      	ldr	r2, [r7, #16]
 8016042:	440a      	add	r2, r1
 8016044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016048:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801604c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	3301      	adds	r3, #1
 8016052:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	f242 7210 	movw	r2, #10000	@ 0x2710
 801605a:	4293      	cmp	r3, r2
 801605c:	d902      	bls.n	8016064 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801605e:	2301      	movs	r3, #1
 8016060:	75fb      	strb	r3, [r7, #23]
          break;
 8016062:	e00c      	b.n	801607e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8016064:	683b      	ldr	r3, [r7, #0]
 8016066:	781b      	ldrb	r3, [r3, #0]
 8016068:	015a      	lsls	r2, r3, #5
 801606a:	693b      	ldr	r3, [r7, #16]
 801606c:	4413      	add	r3, r2
 801606e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016072:	681b      	ldr	r3, [r3, #0]
 8016074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801607c:	d0e7      	beq.n	801604e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801607e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016080:	4618      	mov	r0, r3
 8016082:	371c      	adds	r7, #28
 8016084:	46bd      	mov	sp, r7
 8016086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608a:	4770      	bx	lr

0801608c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801608c:	b480      	push	{r7}
 801608e:	b089      	sub	sp, #36	@ 0x24
 8016090:	af00      	add	r7, sp, #0
 8016092:	60f8      	str	r0, [r7, #12]
 8016094:	60b9      	str	r1, [r7, #8]
 8016096:	4611      	mov	r1, r2
 8016098:	461a      	mov	r2, r3
 801609a:	460b      	mov	r3, r1
 801609c:	71fb      	strb	r3, [r7, #7]
 801609e:	4613      	mov	r3, r2
 80160a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80160a6:	68bb      	ldr	r3, [r7, #8]
 80160a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80160aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d123      	bne.n	80160fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80160b2:	88bb      	ldrh	r3, [r7, #4]
 80160b4:	3303      	adds	r3, #3
 80160b6:	089b      	lsrs	r3, r3, #2
 80160b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80160ba:	2300      	movs	r3, #0
 80160bc:	61bb      	str	r3, [r7, #24]
 80160be:	e018      	b.n	80160f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80160c0:	79fb      	ldrb	r3, [r7, #7]
 80160c2:	031a      	lsls	r2, r3, #12
 80160c4:	697b      	ldr	r3, [r7, #20]
 80160c6:	4413      	add	r3, r2
 80160c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80160cc:	461a      	mov	r2, r3
 80160ce:	69fb      	ldr	r3, [r7, #28]
 80160d0:	681b      	ldr	r3, [r3, #0]
 80160d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80160d4:	69fb      	ldr	r3, [r7, #28]
 80160d6:	3301      	adds	r3, #1
 80160d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80160da:	69fb      	ldr	r3, [r7, #28]
 80160dc:	3301      	adds	r3, #1
 80160de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80160e0:	69fb      	ldr	r3, [r7, #28]
 80160e2:	3301      	adds	r3, #1
 80160e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80160e6:	69fb      	ldr	r3, [r7, #28]
 80160e8:	3301      	adds	r3, #1
 80160ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80160ec:	69bb      	ldr	r3, [r7, #24]
 80160ee:	3301      	adds	r3, #1
 80160f0:	61bb      	str	r3, [r7, #24]
 80160f2:	69ba      	ldr	r2, [r7, #24]
 80160f4:	693b      	ldr	r3, [r7, #16]
 80160f6:	429a      	cmp	r2, r3
 80160f8:	d3e2      	bcc.n	80160c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80160fa:	2300      	movs	r3, #0
}
 80160fc:	4618      	mov	r0, r3
 80160fe:	3724      	adds	r7, #36	@ 0x24
 8016100:	46bd      	mov	sp, r7
 8016102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016106:	4770      	bx	lr

08016108 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8016108:	b480      	push	{r7}
 801610a:	b08b      	sub	sp, #44	@ 0x2c
 801610c:	af00      	add	r7, sp, #0
 801610e:	60f8      	str	r0, [r7, #12]
 8016110:	60b9      	str	r1, [r7, #8]
 8016112:	4613      	mov	r3, r2
 8016114:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801611a:	68bb      	ldr	r3, [r7, #8]
 801611c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801611e:	88fb      	ldrh	r3, [r7, #6]
 8016120:	089b      	lsrs	r3, r3, #2
 8016122:	b29b      	uxth	r3, r3
 8016124:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8016126:	88fb      	ldrh	r3, [r7, #6]
 8016128:	f003 0303 	and.w	r3, r3, #3
 801612c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801612e:	2300      	movs	r3, #0
 8016130:	623b      	str	r3, [r7, #32]
 8016132:	e014      	b.n	801615e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8016134:	69bb      	ldr	r3, [r7, #24]
 8016136:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801613a:	681a      	ldr	r2, [r3, #0]
 801613c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801613e:	601a      	str	r2, [r3, #0]
    pDest++;
 8016140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016142:	3301      	adds	r3, #1
 8016144:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8016146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016148:	3301      	adds	r3, #1
 801614a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801614c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801614e:	3301      	adds	r3, #1
 8016150:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8016152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016154:	3301      	adds	r3, #1
 8016156:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8016158:	6a3b      	ldr	r3, [r7, #32]
 801615a:	3301      	adds	r3, #1
 801615c:	623b      	str	r3, [r7, #32]
 801615e:	6a3a      	ldr	r2, [r7, #32]
 8016160:	697b      	ldr	r3, [r7, #20]
 8016162:	429a      	cmp	r2, r3
 8016164:	d3e6      	bcc.n	8016134 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8016166:	8bfb      	ldrh	r3, [r7, #30]
 8016168:	2b00      	cmp	r3, #0
 801616a:	d01e      	beq.n	80161aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801616c:	2300      	movs	r3, #0
 801616e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8016170:	69bb      	ldr	r3, [r7, #24]
 8016172:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016176:	461a      	mov	r2, r3
 8016178:	f107 0310 	add.w	r3, r7, #16
 801617c:	6812      	ldr	r2, [r2, #0]
 801617e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8016180:	693a      	ldr	r2, [r7, #16]
 8016182:	6a3b      	ldr	r3, [r7, #32]
 8016184:	b2db      	uxtb	r3, r3
 8016186:	00db      	lsls	r3, r3, #3
 8016188:	fa22 f303 	lsr.w	r3, r2, r3
 801618c:	b2da      	uxtb	r2, r3
 801618e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016190:	701a      	strb	r2, [r3, #0]
      i++;
 8016192:	6a3b      	ldr	r3, [r7, #32]
 8016194:	3301      	adds	r3, #1
 8016196:	623b      	str	r3, [r7, #32]
      pDest++;
 8016198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801619a:	3301      	adds	r3, #1
 801619c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801619e:	8bfb      	ldrh	r3, [r7, #30]
 80161a0:	3b01      	subs	r3, #1
 80161a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80161a4:	8bfb      	ldrh	r3, [r7, #30]
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d1ea      	bne.n	8016180 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80161aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80161ac:	4618      	mov	r0, r3
 80161ae:	372c      	adds	r7, #44	@ 0x2c
 80161b0:	46bd      	mov	sp, r7
 80161b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161b6:	4770      	bx	lr

080161b8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80161b8:	b480      	push	{r7}
 80161ba:	b085      	sub	sp, #20
 80161bc:	af00      	add	r7, sp, #0
 80161be:	6078      	str	r0, [r7, #4]
 80161c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80161c6:	683b      	ldr	r3, [r7, #0]
 80161c8:	781b      	ldrb	r3, [r3, #0]
 80161ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80161cc:	683b      	ldr	r3, [r7, #0]
 80161ce:	785b      	ldrb	r3, [r3, #1]
 80161d0:	2b01      	cmp	r3, #1
 80161d2:	d12c      	bne.n	801622e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80161d4:	68bb      	ldr	r3, [r7, #8]
 80161d6:	015a      	lsls	r2, r3, #5
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	4413      	add	r3, r2
 80161dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80161e0:	681b      	ldr	r3, [r3, #0]
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	db12      	blt.n	801620c <USB_EPSetStall+0x54>
 80161e6:	68bb      	ldr	r3, [r7, #8]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d00f      	beq.n	801620c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80161ec:	68bb      	ldr	r3, [r7, #8]
 80161ee:	015a      	lsls	r2, r3, #5
 80161f0:	68fb      	ldr	r3, [r7, #12]
 80161f2:	4413      	add	r3, r2
 80161f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	68ba      	ldr	r2, [r7, #8]
 80161fc:	0151      	lsls	r1, r2, #5
 80161fe:	68fa      	ldr	r2, [r7, #12]
 8016200:	440a      	add	r2, r1
 8016202:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016206:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801620a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801620c:	68bb      	ldr	r3, [r7, #8]
 801620e:	015a      	lsls	r2, r3, #5
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	4413      	add	r3, r2
 8016214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	68ba      	ldr	r2, [r7, #8]
 801621c:	0151      	lsls	r1, r2, #5
 801621e:	68fa      	ldr	r2, [r7, #12]
 8016220:	440a      	add	r2, r1
 8016222:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016226:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801622a:	6013      	str	r3, [r2, #0]
 801622c:	e02b      	b.n	8016286 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801622e:	68bb      	ldr	r3, [r7, #8]
 8016230:	015a      	lsls	r2, r3, #5
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	4413      	add	r3, r2
 8016236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801623a:	681b      	ldr	r3, [r3, #0]
 801623c:	2b00      	cmp	r3, #0
 801623e:	db12      	blt.n	8016266 <USB_EPSetStall+0xae>
 8016240:	68bb      	ldr	r3, [r7, #8]
 8016242:	2b00      	cmp	r3, #0
 8016244:	d00f      	beq.n	8016266 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8016246:	68bb      	ldr	r3, [r7, #8]
 8016248:	015a      	lsls	r2, r3, #5
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	4413      	add	r3, r2
 801624e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	68ba      	ldr	r2, [r7, #8]
 8016256:	0151      	lsls	r1, r2, #5
 8016258:	68fa      	ldr	r2, [r7, #12]
 801625a:	440a      	add	r2, r1
 801625c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016260:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016264:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8016266:	68bb      	ldr	r3, [r7, #8]
 8016268:	015a      	lsls	r2, r3, #5
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	4413      	add	r3, r2
 801626e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016272:	681b      	ldr	r3, [r3, #0]
 8016274:	68ba      	ldr	r2, [r7, #8]
 8016276:	0151      	lsls	r1, r2, #5
 8016278:	68fa      	ldr	r2, [r7, #12]
 801627a:	440a      	add	r2, r1
 801627c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016280:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016284:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016286:	2300      	movs	r3, #0
}
 8016288:	4618      	mov	r0, r3
 801628a:	3714      	adds	r7, #20
 801628c:	46bd      	mov	sp, r7
 801628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016292:	4770      	bx	lr

08016294 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8016294:	b480      	push	{r7}
 8016296:	b085      	sub	sp, #20
 8016298:	af00      	add	r7, sp, #0
 801629a:	6078      	str	r0, [r7, #4]
 801629c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80162a2:	683b      	ldr	r3, [r7, #0]
 80162a4:	781b      	ldrb	r3, [r3, #0]
 80162a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80162a8:	683b      	ldr	r3, [r7, #0]
 80162aa:	785b      	ldrb	r3, [r3, #1]
 80162ac:	2b01      	cmp	r3, #1
 80162ae:	d128      	bne.n	8016302 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80162b0:	68bb      	ldr	r3, [r7, #8]
 80162b2:	015a      	lsls	r2, r3, #5
 80162b4:	68fb      	ldr	r3, [r7, #12]
 80162b6:	4413      	add	r3, r2
 80162b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	68ba      	ldr	r2, [r7, #8]
 80162c0:	0151      	lsls	r1, r2, #5
 80162c2:	68fa      	ldr	r2, [r7, #12]
 80162c4:	440a      	add	r2, r1
 80162c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80162ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80162ce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80162d0:	683b      	ldr	r3, [r7, #0]
 80162d2:	791b      	ldrb	r3, [r3, #4]
 80162d4:	2b03      	cmp	r3, #3
 80162d6:	d003      	beq.n	80162e0 <USB_EPClearStall+0x4c>
 80162d8:	683b      	ldr	r3, [r7, #0]
 80162da:	791b      	ldrb	r3, [r3, #4]
 80162dc:	2b02      	cmp	r3, #2
 80162de:	d138      	bne.n	8016352 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80162e0:	68bb      	ldr	r3, [r7, #8]
 80162e2:	015a      	lsls	r2, r3, #5
 80162e4:	68fb      	ldr	r3, [r7, #12]
 80162e6:	4413      	add	r3, r2
 80162e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162ec:	681b      	ldr	r3, [r3, #0]
 80162ee:	68ba      	ldr	r2, [r7, #8]
 80162f0:	0151      	lsls	r1, r2, #5
 80162f2:	68fa      	ldr	r2, [r7, #12]
 80162f4:	440a      	add	r2, r1
 80162f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80162fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80162fe:	6013      	str	r3, [r2, #0]
 8016300:	e027      	b.n	8016352 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8016302:	68bb      	ldr	r3, [r7, #8]
 8016304:	015a      	lsls	r2, r3, #5
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	4413      	add	r3, r2
 801630a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801630e:	681b      	ldr	r3, [r3, #0]
 8016310:	68ba      	ldr	r2, [r7, #8]
 8016312:	0151      	lsls	r1, r2, #5
 8016314:	68fa      	ldr	r2, [r7, #12]
 8016316:	440a      	add	r2, r1
 8016318:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801631c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8016320:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8016322:	683b      	ldr	r3, [r7, #0]
 8016324:	791b      	ldrb	r3, [r3, #4]
 8016326:	2b03      	cmp	r3, #3
 8016328:	d003      	beq.n	8016332 <USB_EPClearStall+0x9e>
 801632a:	683b      	ldr	r3, [r7, #0]
 801632c:	791b      	ldrb	r3, [r3, #4]
 801632e:	2b02      	cmp	r3, #2
 8016330:	d10f      	bne.n	8016352 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8016332:	68bb      	ldr	r3, [r7, #8]
 8016334:	015a      	lsls	r2, r3, #5
 8016336:	68fb      	ldr	r3, [r7, #12]
 8016338:	4413      	add	r3, r2
 801633a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801633e:	681b      	ldr	r3, [r3, #0]
 8016340:	68ba      	ldr	r2, [r7, #8]
 8016342:	0151      	lsls	r1, r2, #5
 8016344:	68fa      	ldr	r2, [r7, #12]
 8016346:	440a      	add	r2, r1
 8016348:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801634c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016350:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8016352:	2300      	movs	r3, #0
}
 8016354:	4618      	mov	r0, r3
 8016356:	3714      	adds	r7, #20
 8016358:	46bd      	mov	sp, r7
 801635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635e:	4770      	bx	lr

08016360 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8016360:	b480      	push	{r7}
 8016362:	b085      	sub	sp, #20
 8016364:	af00      	add	r7, sp, #0
 8016366:	6078      	str	r0, [r7, #4]
 8016368:	460b      	mov	r3, r1
 801636a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8016370:	68fb      	ldr	r3, [r7, #12]
 8016372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	68fa      	ldr	r2, [r7, #12]
 801637a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801637e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8016382:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801638a:	681a      	ldr	r2, [r3, #0]
 801638c:	78fb      	ldrb	r3, [r7, #3]
 801638e:	011b      	lsls	r3, r3, #4
 8016390:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8016394:	68f9      	ldr	r1, [r7, #12]
 8016396:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801639a:	4313      	orrs	r3, r2
 801639c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801639e:	2300      	movs	r3, #0
}
 80163a0:	4618      	mov	r0, r3
 80163a2:	3714      	adds	r7, #20
 80163a4:	46bd      	mov	sp, r7
 80163a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163aa:	4770      	bx	lr

080163ac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80163ac:	b480      	push	{r7}
 80163ae:	b085      	sub	sp, #20
 80163b0:	af00      	add	r7, sp, #0
 80163b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80163be:	681b      	ldr	r3, [r3, #0]
 80163c0:	68fa      	ldr	r2, [r7, #12]
 80163c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80163c6:	f023 0303 	bic.w	r3, r3, #3
 80163ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80163d2:	685b      	ldr	r3, [r3, #4]
 80163d4:	68fa      	ldr	r2, [r7, #12]
 80163d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80163da:	f023 0302 	bic.w	r3, r3, #2
 80163de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80163e0:	2300      	movs	r3, #0
}
 80163e2:	4618      	mov	r0, r3
 80163e4:	3714      	adds	r7, #20
 80163e6:	46bd      	mov	sp, r7
 80163e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ec:	4770      	bx	lr

080163ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80163ee:	b480      	push	{r7}
 80163f0:	b085      	sub	sp, #20
 80163f2:	af00      	add	r7, sp, #0
 80163f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8016400:	681b      	ldr	r3, [r3, #0]
 8016402:	68fa      	ldr	r2, [r7, #12]
 8016404:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8016408:	f023 0303 	bic.w	r3, r3, #3
 801640c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016414:	685b      	ldr	r3, [r3, #4]
 8016416:	68fa      	ldr	r2, [r7, #12]
 8016418:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801641c:	f043 0302 	orr.w	r3, r3, #2
 8016420:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8016422:	2300      	movs	r3, #0
}
 8016424:	4618      	mov	r0, r3
 8016426:	3714      	adds	r7, #20
 8016428:	46bd      	mov	sp, r7
 801642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801642e:	4770      	bx	lr

08016430 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8016430:	b480      	push	{r7}
 8016432:	b085      	sub	sp, #20
 8016434:	af00      	add	r7, sp, #0
 8016436:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	695b      	ldr	r3, [r3, #20]
 801643c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	699b      	ldr	r3, [r3, #24]
 8016442:	68fa      	ldr	r2, [r7, #12]
 8016444:	4013      	ands	r3, r2
 8016446:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8016448:	68fb      	ldr	r3, [r7, #12]
}
 801644a:	4618      	mov	r0, r3
 801644c:	3714      	adds	r7, #20
 801644e:	46bd      	mov	sp, r7
 8016450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016454:	4770      	bx	lr

08016456 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8016456:	b480      	push	{r7}
 8016458:	b085      	sub	sp, #20
 801645a:	af00      	add	r7, sp, #0
 801645c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016468:	699b      	ldr	r3, [r3, #24]
 801646a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016472:	69db      	ldr	r3, [r3, #28]
 8016474:	68ba      	ldr	r2, [r7, #8]
 8016476:	4013      	ands	r3, r2
 8016478:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801647a:	68bb      	ldr	r3, [r7, #8]
 801647c:	0c1b      	lsrs	r3, r3, #16
}
 801647e:	4618      	mov	r0, r3
 8016480:	3714      	adds	r7, #20
 8016482:	46bd      	mov	sp, r7
 8016484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016488:	4770      	bx	lr

0801648a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801648a:	b480      	push	{r7}
 801648c:	b085      	sub	sp, #20
 801648e:	af00      	add	r7, sp, #0
 8016490:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8016496:	68fb      	ldr	r3, [r7, #12]
 8016498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801649c:	699b      	ldr	r3, [r3, #24]
 801649e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80164a0:	68fb      	ldr	r3, [r7, #12]
 80164a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80164a6:	69db      	ldr	r3, [r3, #28]
 80164a8:	68ba      	ldr	r2, [r7, #8]
 80164aa:	4013      	ands	r3, r2
 80164ac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80164ae:	68bb      	ldr	r3, [r7, #8]
 80164b0:	b29b      	uxth	r3, r3
}
 80164b2:	4618      	mov	r0, r3
 80164b4:	3714      	adds	r7, #20
 80164b6:	46bd      	mov	sp, r7
 80164b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164bc:	4770      	bx	lr

080164be <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80164be:	b480      	push	{r7}
 80164c0:	b085      	sub	sp, #20
 80164c2:	af00      	add	r7, sp, #0
 80164c4:	6078      	str	r0, [r7, #4]
 80164c6:	460b      	mov	r3, r1
 80164c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80164ce:	78fb      	ldrb	r3, [r7, #3]
 80164d0:	015a      	lsls	r2, r3, #5
 80164d2:	68fb      	ldr	r3, [r7, #12]
 80164d4:	4413      	add	r3, r2
 80164d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80164da:	689b      	ldr	r3, [r3, #8]
 80164dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80164e4:	695b      	ldr	r3, [r3, #20]
 80164e6:	68ba      	ldr	r2, [r7, #8]
 80164e8:	4013      	ands	r3, r2
 80164ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80164ec:	68bb      	ldr	r3, [r7, #8]
}
 80164ee:	4618      	mov	r0, r3
 80164f0:	3714      	adds	r7, #20
 80164f2:	46bd      	mov	sp, r7
 80164f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f8:	4770      	bx	lr

080164fa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80164fa:	b480      	push	{r7}
 80164fc:	b087      	sub	sp, #28
 80164fe:	af00      	add	r7, sp, #0
 8016500:	6078      	str	r0, [r7, #4]
 8016502:	460b      	mov	r3, r1
 8016504:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801650a:	697b      	ldr	r3, [r7, #20]
 801650c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016510:	691b      	ldr	r3, [r3, #16]
 8016512:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8016514:	697b      	ldr	r3, [r7, #20]
 8016516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801651a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801651c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801651e:	78fb      	ldrb	r3, [r7, #3]
 8016520:	f003 030f 	and.w	r3, r3, #15
 8016524:	68fa      	ldr	r2, [r7, #12]
 8016526:	fa22 f303 	lsr.w	r3, r2, r3
 801652a:	01db      	lsls	r3, r3, #7
 801652c:	b2db      	uxtb	r3, r3
 801652e:	693a      	ldr	r2, [r7, #16]
 8016530:	4313      	orrs	r3, r2
 8016532:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8016534:	78fb      	ldrb	r3, [r7, #3]
 8016536:	015a      	lsls	r2, r3, #5
 8016538:	697b      	ldr	r3, [r7, #20]
 801653a:	4413      	add	r3, r2
 801653c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016540:	689b      	ldr	r3, [r3, #8]
 8016542:	693a      	ldr	r2, [r7, #16]
 8016544:	4013      	ands	r3, r2
 8016546:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016548:	68bb      	ldr	r3, [r7, #8]
}
 801654a:	4618      	mov	r0, r3
 801654c:	371c      	adds	r7, #28
 801654e:	46bd      	mov	sp, r7
 8016550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016554:	4770      	bx	lr

08016556 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8016556:	b480      	push	{r7}
 8016558:	b083      	sub	sp, #12
 801655a:	af00      	add	r7, sp, #0
 801655c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	695b      	ldr	r3, [r3, #20]
 8016562:	f003 0301 	and.w	r3, r3, #1
}
 8016566:	4618      	mov	r0, r3
 8016568:	370c      	adds	r7, #12
 801656a:	46bd      	mov	sp, r7
 801656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016570:	4770      	bx	lr
	...

08016574 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8016574:	b480      	push	{r7}
 8016576:	b085      	sub	sp, #20
 8016578:	af00      	add	r7, sp, #0
 801657a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016586:	681a      	ldr	r2, [r3, #0]
 8016588:	68fb      	ldr	r3, [r7, #12]
 801658a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801658e:	4619      	mov	r1, r3
 8016590:	4b09      	ldr	r3, [pc, #36]	@ (80165b8 <USB_ActivateSetup+0x44>)
 8016592:	4013      	ands	r3, r2
 8016594:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8016596:	68fb      	ldr	r3, [r7, #12]
 8016598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801659c:	685b      	ldr	r3, [r3, #4]
 801659e:	68fa      	ldr	r2, [r7, #12]
 80165a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80165a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80165a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80165aa:	2300      	movs	r3, #0
}
 80165ac:	4618      	mov	r0, r3
 80165ae:	3714      	adds	r7, #20
 80165b0:	46bd      	mov	sp, r7
 80165b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b6:	4770      	bx	lr
 80165b8:	fffff800 	.word	0xfffff800

080165bc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80165bc:	b480      	push	{r7}
 80165be:	b087      	sub	sp, #28
 80165c0:	af00      	add	r7, sp, #0
 80165c2:	60f8      	str	r0, [r7, #12]
 80165c4:	460b      	mov	r3, r1
 80165c6:	607a      	str	r2, [r7, #4]
 80165c8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80165ca:	68fb      	ldr	r3, [r7, #12]
 80165cc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80165ce:	68fb      	ldr	r3, [r7, #12]
 80165d0:	333c      	adds	r3, #60	@ 0x3c
 80165d2:	3304      	adds	r3, #4
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80165d8:	693b      	ldr	r3, [r7, #16]
 80165da:	4a26      	ldr	r2, [pc, #152]	@ (8016674 <USB_EP0_OutStart+0xb8>)
 80165dc:	4293      	cmp	r3, r2
 80165de:	d90a      	bls.n	80165f6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80165e0:	697b      	ldr	r3, [r7, #20]
 80165e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165e6:	681b      	ldr	r3, [r3, #0]
 80165e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80165ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80165f0:	d101      	bne.n	80165f6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80165f2:	2300      	movs	r3, #0
 80165f4:	e037      	b.n	8016666 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80165f6:	697b      	ldr	r3, [r7, #20]
 80165f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165fc:	461a      	mov	r2, r3
 80165fe:	2300      	movs	r3, #0
 8016600:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8016602:	697b      	ldr	r3, [r7, #20]
 8016604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016608:	691b      	ldr	r3, [r3, #16]
 801660a:	697a      	ldr	r2, [r7, #20]
 801660c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016610:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016614:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8016616:	697b      	ldr	r3, [r7, #20]
 8016618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801661c:	691b      	ldr	r3, [r3, #16]
 801661e:	697a      	ldr	r2, [r7, #20]
 8016620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016624:	f043 0318 	orr.w	r3, r3, #24
 8016628:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801662a:	697b      	ldr	r3, [r7, #20]
 801662c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016630:	691b      	ldr	r3, [r3, #16]
 8016632:	697a      	ldr	r2, [r7, #20]
 8016634:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016638:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801663c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801663e:	7afb      	ldrb	r3, [r7, #11]
 8016640:	2b01      	cmp	r3, #1
 8016642:	d10f      	bne.n	8016664 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8016644:	697b      	ldr	r3, [r7, #20]
 8016646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801664a:	461a      	mov	r2, r3
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8016650:	697b      	ldr	r3, [r7, #20]
 8016652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	697a      	ldr	r2, [r7, #20]
 801665a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801665e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8016662:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016664:	2300      	movs	r3, #0
}
 8016666:	4618      	mov	r0, r3
 8016668:	371c      	adds	r7, #28
 801666a:	46bd      	mov	sp, r7
 801666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016670:	4770      	bx	lr
 8016672:	bf00      	nop
 8016674:	4f54300a 	.word	0x4f54300a

08016678 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8016678:	b480      	push	{r7}
 801667a:	b085      	sub	sp, #20
 801667c:	af00      	add	r7, sp, #0
 801667e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8016680:	2300      	movs	r3, #0
 8016682:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	3301      	adds	r3, #1
 8016688:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801668a:	68fb      	ldr	r3, [r7, #12]
 801668c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8016690:	d901      	bls.n	8016696 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8016692:	2303      	movs	r3, #3
 8016694:	e01b      	b.n	80166ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	691b      	ldr	r3, [r3, #16]
 801669a:	2b00      	cmp	r3, #0
 801669c:	daf2      	bge.n	8016684 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801669e:	2300      	movs	r3, #0
 80166a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	691b      	ldr	r3, [r3, #16]
 80166a6:	f043 0201 	orr.w	r2, r3, #1
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	3301      	adds	r3, #1
 80166b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80166ba:	d901      	bls.n	80166c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80166bc:	2303      	movs	r3, #3
 80166be:	e006      	b.n	80166ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	691b      	ldr	r3, [r3, #16]
 80166c4:	f003 0301 	and.w	r3, r3, #1
 80166c8:	2b01      	cmp	r3, #1
 80166ca:	d0f0      	beq.n	80166ae <USB_CoreReset+0x36>

  return HAL_OK;
 80166cc:	2300      	movs	r3, #0
}
 80166ce:	4618      	mov	r0, r3
 80166d0:	3714      	adds	r7, #20
 80166d2:	46bd      	mov	sp, r7
 80166d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166d8:	4770      	bx	lr
	...

080166dc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80166dc:	b580      	push	{r7, lr}
 80166de:	b084      	sub	sp, #16
 80166e0:	af00      	add	r7, sp, #0
 80166e2:	6078      	str	r0, [r7, #4]
 80166e4:	460b      	mov	r3, r1
 80166e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80166e8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80166ec:	f002 fcfe 	bl	80190ec <USBD_static_malloc>
 80166f0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	d109      	bne.n	801670c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	32b0      	adds	r2, #176	@ 0xb0
 8016702:	2100      	movs	r1, #0
 8016704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8016708:	2302      	movs	r3, #2
 801670a:	e0d4      	b.n	80168b6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801670c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8016710:	2100      	movs	r1, #0
 8016712:	68f8      	ldr	r0, [r7, #12]
 8016714:	f002 fdfe 	bl	8019314 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	32b0      	adds	r2, #176	@ 0xb0
 8016722:	68f9      	ldr	r1, [r7, #12]
 8016724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	32b0      	adds	r2, #176	@ 0xb0
 8016732:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	7c1b      	ldrb	r3, [r3, #16]
 8016740:	2b00      	cmp	r3, #0
 8016742:	d138      	bne.n	80167b6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8016744:	4b5e      	ldr	r3, [pc, #376]	@ (80168c0 <USBD_CDC_Init+0x1e4>)
 8016746:	7819      	ldrb	r1, [r3, #0]
 8016748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801674c:	2202      	movs	r2, #2
 801674e:	6878      	ldr	r0, [r7, #4]
 8016750:	f002 fba9 	bl	8018ea6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8016754:	4b5a      	ldr	r3, [pc, #360]	@ (80168c0 <USBD_CDC_Init+0x1e4>)
 8016756:	781b      	ldrb	r3, [r3, #0]
 8016758:	f003 020f 	and.w	r2, r3, #15
 801675c:	6879      	ldr	r1, [r7, #4]
 801675e:	4613      	mov	r3, r2
 8016760:	009b      	lsls	r3, r3, #2
 8016762:	4413      	add	r3, r2
 8016764:	009b      	lsls	r3, r3, #2
 8016766:	440b      	add	r3, r1
 8016768:	3324      	adds	r3, #36	@ 0x24
 801676a:	2201      	movs	r2, #1
 801676c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801676e:	4b55      	ldr	r3, [pc, #340]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 8016770:	7819      	ldrb	r1, [r3, #0]
 8016772:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016776:	2202      	movs	r2, #2
 8016778:	6878      	ldr	r0, [r7, #4]
 801677a:	f002 fb94 	bl	8018ea6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801677e:	4b51      	ldr	r3, [pc, #324]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 8016780:	781b      	ldrb	r3, [r3, #0]
 8016782:	f003 020f 	and.w	r2, r3, #15
 8016786:	6879      	ldr	r1, [r7, #4]
 8016788:	4613      	mov	r3, r2
 801678a:	009b      	lsls	r3, r3, #2
 801678c:	4413      	add	r3, r2
 801678e:	009b      	lsls	r3, r3, #2
 8016790:	440b      	add	r3, r1
 8016792:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016796:	2201      	movs	r2, #1
 8016798:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801679a:	4b4b      	ldr	r3, [pc, #300]	@ (80168c8 <USBD_CDC_Init+0x1ec>)
 801679c:	781b      	ldrb	r3, [r3, #0]
 801679e:	f003 020f 	and.w	r2, r3, #15
 80167a2:	6879      	ldr	r1, [r7, #4]
 80167a4:	4613      	mov	r3, r2
 80167a6:	009b      	lsls	r3, r3, #2
 80167a8:	4413      	add	r3, r2
 80167aa:	009b      	lsls	r3, r3, #2
 80167ac:	440b      	add	r3, r1
 80167ae:	3326      	adds	r3, #38	@ 0x26
 80167b0:	2210      	movs	r2, #16
 80167b2:	801a      	strh	r2, [r3, #0]
 80167b4:	e035      	b.n	8016822 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80167b6:	4b42      	ldr	r3, [pc, #264]	@ (80168c0 <USBD_CDC_Init+0x1e4>)
 80167b8:	7819      	ldrb	r1, [r3, #0]
 80167ba:	2340      	movs	r3, #64	@ 0x40
 80167bc:	2202      	movs	r2, #2
 80167be:	6878      	ldr	r0, [r7, #4]
 80167c0:	f002 fb71 	bl	8018ea6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80167c4:	4b3e      	ldr	r3, [pc, #248]	@ (80168c0 <USBD_CDC_Init+0x1e4>)
 80167c6:	781b      	ldrb	r3, [r3, #0]
 80167c8:	f003 020f 	and.w	r2, r3, #15
 80167cc:	6879      	ldr	r1, [r7, #4]
 80167ce:	4613      	mov	r3, r2
 80167d0:	009b      	lsls	r3, r3, #2
 80167d2:	4413      	add	r3, r2
 80167d4:	009b      	lsls	r3, r3, #2
 80167d6:	440b      	add	r3, r1
 80167d8:	3324      	adds	r3, #36	@ 0x24
 80167da:	2201      	movs	r2, #1
 80167dc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80167de:	4b39      	ldr	r3, [pc, #228]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 80167e0:	7819      	ldrb	r1, [r3, #0]
 80167e2:	2340      	movs	r3, #64	@ 0x40
 80167e4:	2202      	movs	r2, #2
 80167e6:	6878      	ldr	r0, [r7, #4]
 80167e8:	f002 fb5d 	bl	8018ea6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80167ec:	4b35      	ldr	r3, [pc, #212]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 80167ee:	781b      	ldrb	r3, [r3, #0]
 80167f0:	f003 020f 	and.w	r2, r3, #15
 80167f4:	6879      	ldr	r1, [r7, #4]
 80167f6:	4613      	mov	r3, r2
 80167f8:	009b      	lsls	r3, r3, #2
 80167fa:	4413      	add	r3, r2
 80167fc:	009b      	lsls	r3, r3, #2
 80167fe:	440b      	add	r3, r1
 8016800:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016804:	2201      	movs	r2, #1
 8016806:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8016808:	4b2f      	ldr	r3, [pc, #188]	@ (80168c8 <USBD_CDC_Init+0x1ec>)
 801680a:	781b      	ldrb	r3, [r3, #0]
 801680c:	f003 020f 	and.w	r2, r3, #15
 8016810:	6879      	ldr	r1, [r7, #4]
 8016812:	4613      	mov	r3, r2
 8016814:	009b      	lsls	r3, r3, #2
 8016816:	4413      	add	r3, r2
 8016818:	009b      	lsls	r3, r3, #2
 801681a:	440b      	add	r3, r1
 801681c:	3326      	adds	r3, #38	@ 0x26
 801681e:	2210      	movs	r2, #16
 8016820:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8016822:	4b29      	ldr	r3, [pc, #164]	@ (80168c8 <USBD_CDC_Init+0x1ec>)
 8016824:	7819      	ldrb	r1, [r3, #0]
 8016826:	2308      	movs	r3, #8
 8016828:	2203      	movs	r2, #3
 801682a:	6878      	ldr	r0, [r7, #4]
 801682c:	f002 fb3b 	bl	8018ea6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8016830:	4b25      	ldr	r3, [pc, #148]	@ (80168c8 <USBD_CDC_Init+0x1ec>)
 8016832:	781b      	ldrb	r3, [r3, #0]
 8016834:	f003 020f 	and.w	r2, r3, #15
 8016838:	6879      	ldr	r1, [r7, #4]
 801683a:	4613      	mov	r3, r2
 801683c:	009b      	lsls	r3, r3, #2
 801683e:	4413      	add	r3, r2
 8016840:	009b      	lsls	r3, r3, #2
 8016842:	440b      	add	r3, r1
 8016844:	3324      	adds	r3, #36	@ 0x24
 8016846:	2201      	movs	r2, #1
 8016848:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	2200      	movs	r2, #0
 801684e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016858:	687a      	ldr	r2, [r7, #4]
 801685a:	33b0      	adds	r3, #176	@ 0xb0
 801685c:	009b      	lsls	r3, r3, #2
 801685e:	4413      	add	r3, r2
 8016860:	685b      	ldr	r3, [r3, #4]
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	2200      	movs	r2, #0
 801686a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	2200      	movs	r2, #0
 8016872:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8016876:	68fb      	ldr	r3, [r7, #12]
 8016878:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801687c:	2b00      	cmp	r3, #0
 801687e:	d101      	bne.n	8016884 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8016880:	2302      	movs	r3, #2
 8016882:	e018      	b.n	80168b6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	7c1b      	ldrb	r3, [r3, #16]
 8016888:	2b00      	cmp	r3, #0
 801688a:	d10a      	bne.n	80168a2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801688c:	4b0d      	ldr	r3, [pc, #52]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 801688e:	7819      	ldrb	r1, [r3, #0]
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016896:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801689a:	6878      	ldr	r0, [r7, #4]
 801689c:	f002 fbf2 	bl	8019084 <USBD_LL_PrepareReceive>
 80168a0:	e008      	b.n	80168b4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80168a2:	4b08      	ldr	r3, [pc, #32]	@ (80168c4 <USBD_CDC_Init+0x1e8>)
 80168a4:	7819      	ldrb	r1, [r3, #0]
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80168ac:	2340      	movs	r3, #64	@ 0x40
 80168ae:	6878      	ldr	r0, [r7, #4]
 80168b0:	f002 fbe8 	bl	8019084 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80168b4:	2300      	movs	r3, #0
}
 80168b6:	4618      	mov	r0, r3
 80168b8:	3710      	adds	r7, #16
 80168ba:	46bd      	mov	sp, r7
 80168bc:	bd80      	pop	{r7, pc}
 80168be:	bf00      	nop
 80168c0:	240000cf 	.word	0x240000cf
 80168c4:	240000d0 	.word	0x240000d0
 80168c8:	240000d1 	.word	0x240000d1

080168cc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80168cc:	b580      	push	{r7, lr}
 80168ce:	b082      	sub	sp, #8
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	6078      	str	r0, [r7, #4]
 80168d4:	460b      	mov	r3, r1
 80168d6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80168d8:	4b3a      	ldr	r3, [pc, #232]	@ (80169c4 <USBD_CDC_DeInit+0xf8>)
 80168da:	781b      	ldrb	r3, [r3, #0]
 80168dc:	4619      	mov	r1, r3
 80168de:	6878      	ldr	r0, [r7, #4]
 80168e0:	f002 fb07 	bl	8018ef2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80168e4:	4b37      	ldr	r3, [pc, #220]	@ (80169c4 <USBD_CDC_DeInit+0xf8>)
 80168e6:	781b      	ldrb	r3, [r3, #0]
 80168e8:	f003 020f 	and.w	r2, r3, #15
 80168ec:	6879      	ldr	r1, [r7, #4]
 80168ee:	4613      	mov	r3, r2
 80168f0:	009b      	lsls	r3, r3, #2
 80168f2:	4413      	add	r3, r2
 80168f4:	009b      	lsls	r3, r3, #2
 80168f6:	440b      	add	r3, r1
 80168f8:	3324      	adds	r3, #36	@ 0x24
 80168fa:	2200      	movs	r2, #0
 80168fc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80168fe:	4b32      	ldr	r3, [pc, #200]	@ (80169c8 <USBD_CDC_DeInit+0xfc>)
 8016900:	781b      	ldrb	r3, [r3, #0]
 8016902:	4619      	mov	r1, r3
 8016904:	6878      	ldr	r0, [r7, #4]
 8016906:	f002 faf4 	bl	8018ef2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801690a:	4b2f      	ldr	r3, [pc, #188]	@ (80169c8 <USBD_CDC_DeInit+0xfc>)
 801690c:	781b      	ldrb	r3, [r3, #0]
 801690e:	f003 020f 	and.w	r2, r3, #15
 8016912:	6879      	ldr	r1, [r7, #4]
 8016914:	4613      	mov	r3, r2
 8016916:	009b      	lsls	r3, r3, #2
 8016918:	4413      	add	r3, r2
 801691a:	009b      	lsls	r3, r3, #2
 801691c:	440b      	add	r3, r1
 801691e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016922:	2200      	movs	r2, #0
 8016924:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016926:	4b29      	ldr	r3, [pc, #164]	@ (80169cc <USBD_CDC_DeInit+0x100>)
 8016928:	781b      	ldrb	r3, [r3, #0]
 801692a:	4619      	mov	r1, r3
 801692c:	6878      	ldr	r0, [r7, #4]
 801692e:	f002 fae0 	bl	8018ef2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8016932:	4b26      	ldr	r3, [pc, #152]	@ (80169cc <USBD_CDC_DeInit+0x100>)
 8016934:	781b      	ldrb	r3, [r3, #0]
 8016936:	f003 020f 	and.w	r2, r3, #15
 801693a:	6879      	ldr	r1, [r7, #4]
 801693c:	4613      	mov	r3, r2
 801693e:	009b      	lsls	r3, r3, #2
 8016940:	4413      	add	r3, r2
 8016942:	009b      	lsls	r3, r3, #2
 8016944:	440b      	add	r3, r1
 8016946:	3324      	adds	r3, #36	@ 0x24
 8016948:	2200      	movs	r2, #0
 801694a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801694c:	4b1f      	ldr	r3, [pc, #124]	@ (80169cc <USBD_CDC_DeInit+0x100>)
 801694e:	781b      	ldrb	r3, [r3, #0]
 8016950:	f003 020f 	and.w	r2, r3, #15
 8016954:	6879      	ldr	r1, [r7, #4]
 8016956:	4613      	mov	r3, r2
 8016958:	009b      	lsls	r3, r3, #2
 801695a:	4413      	add	r3, r2
 801695c:	009b      	lsls	r3, r3, #2
 801695e:	440b      	add	r3, r1
 8016960:	3326      	adds	r3, #38	@ 0x26
 8016962:	2200      	movs	r2, #0
 8016964:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	32b0      	adds	r2, #176	@ 0xb0
 8016970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d01f      	beq.n	80169b8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801697e:	687a      	ldr	r2, [r7, #4]
 8016980:	33b0      	adds	r3, #176	@ 0xb0
 8016982:	009b      	lsls	r3, r3, #2
 8016984:	4413      	add	r3, r2
 8016986:	685b      	ldr	r3, [r3, #4]
 8016988:	685b      	ldr	r3, [r3, #4]
 801698a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	32b0      	adds	r2, #176	@ 0xb0
 8016996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801699a:	4618      	mov	r0, r3
 801699c:	f002 fbb4 	bl	8019108 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	32b0      	adds	r2, #176	@ 0xb0
 80169aa:	2100      	movs	r1, #0
 80169ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	2200      	movs	r2, #0
 80169b4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80169b8:	2300      	movs	r3, #0
}
 80169ba:	4618      	mov	r0, r3
 80169bc:	3708      	adds	r7, #8
 80169be:	46bd      	mov	sp, r7
 80169c0:	bd80      	pop	{r7, pc}
 80169c2:	bf00      	nop
 80169c4:	240000cf 	.word	0x240000cf
 80169c8:	240000d0 	.word	0x240000d0
 80169cc:	240000d1 	.word	0x240000d1

080169d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80169d0:	b580      	push	{r7, lr}
 80169d2:	b086      	sub	sp, #24
 80169d4:	af00      	add	r7, sp, #0
 80169d6:	6078      	str	r0, [r7, #4]
 80169d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	32b0      	adds	r2, #176	@ 0xb0
 80169e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80169e8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80169ea:	2300      	movs	r3, #0
 80169ec:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80169ee:	2300      	movs	r3, #0
 80169f0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80169f2:	2300      	movs	r3, #0
 80169f4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80169f6:	693b      	ldr	r3, [r7, #16]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d101      	bne.n	8016a00 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80169fc:	2303      	movs	r3, #3
 80169fe:	e0bf      	b.n	8016b80 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016a00:	683b      	ldr	r3, [r7, #0]
 8016a02:	781b      	ldrb	r3, [r3, #0]
 8016a04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d050      	beq.n	8016aae <USBD_CDC_Setup+0xde>
 8016a0c:	2b20      	cmp	r3, #32
 8016a0e:	f040 80af 	bne.w	8016b70 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8016a12:	683b      	ldr	r3, [r7, #0]
 8016a14:	88db      	ldrh	r3, [r3, #6]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d03a      	beq.n	8016a90 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016a1a:	683b      	ldr	r3, [r7, #0]
 8016a1c:	781b      	ldrb	r3, [r3, #0]
 8016a1e:	b25b      	sxtb	r3, r3
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	da1b      	bge.n	8016a5c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016a2a:	687a      	ldr	r2, [r7, #4]
 8016a2c:	33b0      	adds	r3, #176	@ 0xb0
 8016a2e:	009b      	lsls	r3, r3, #2
 8016a30:	4413      	add	r3, r2
 8016a32:	685b      	ldr	r3, [r3, #4]
 8016a34:	689b      	ldr	r3, [r3, #8]
 8016a36:	683a      	ldr	r2, [r7, #0]
 8016a38:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8016a3a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016a3c:	683a      	ldr	r2, [r7, #0]
 8016a3e:	88d2      	ldrh	r2, [r2, #6]
 8016a40:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8016a42:	683b      	ldr	r3, [r7, #0]
 8016a44:	88db      	ldrh	r3, [r3, #6]
 8016a46:	2b07      	cmp	r3, #7
 8016a48:	bf28      	it	cs
 8016a4a:	2307      	movcs	r3, #7
 8016a4c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8016a4e:	693b      	ldr	r3, [r7, #16]
 8016a50:	89fa      	ldrh	r2, [r7, #14]
 8016a52:	4619      	mov	r1, r3
 8016a54:	6878      	ldr	r0, [r7, #4]
 8016a56:	f001 fdbd 	bl	80185d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8016a5a:	e090      	b.n	8016b7e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8016a5c:	683b      	ldr	r3, [r7, #0]
 8016a5e:	785a      	ldrb	r2, [r3, #1]
 8016a60:	693b      	ldr	r3, [r7, #16]
 8016a62:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8016a66:	683b      	ldr	r3, [r7, #0]
 8016a68:	88db      	ldrh	r3, [r3, #6]
 8016a6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8016a6c:	d803      	bhi.n	8016a76 <USBD_CDC_Setup+0xa6>
 8016a6e:	683b      	ldr	r3, [r7, #0]
 8016a70:	88db      	ldrh	r3, [r3, #6]
 8016a72:	b2da      	uxtb	r2, r3
 8016a74:	e000      	b.n	8016a78 <USBD_CDC_Setup+0xa8>
 8016a76:	2240      	movs	r2, #64	@ 0x40
 8016a78:	693b      	ldr	r3, [r7, #16]
 8016a7a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8016a7e:	6939      	ldr	r1, [r7, #16]
 8016a80:	693b      	ldr	r3, [r7, #16]
 8016a82:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8016a86:	461a      	mov	r2, r3
 8016a88:	6878      	ldr	r0, [r7, #4]
 8016a8a:	f001 fdcf 	bl	801862c <USBD_CtlPrepareRx>
      break;
 8016a8e:	e076      	b.n	8016b7e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016a96:	687a      	ldr	r2, [r7, #4]
 8016a98:	33b0      	adds	r3, #176	@ 0xb0
 8016a9a:	009b      	lsls	r3, r3, #2
 8016a9c:	4413      	add	r3, r2
 8016a9e:	685b      	ldr	r3, [r3, #4]
 8016aa0:	689b      	ldr	r3, [r3, #8]
 8016aa2:	683a      	ldr	r2, [r7, #0]
 8016aa4:	7850      	ldrb	r0, [r2, #1]
 8016aa6:	2200      	movs	r2, #0
 8016aa8:	6839      	ldr	r1, [r7, #0]
 8016aaa:	4798      	blx	r3
      break;
 8016aac:	e067      	b.n	8016b7e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016aae:	683b      	ldr	r3, [r7, #0]
 8016ab0:	785b      	ldrb	r3, [r3, #1]
 8016ab2:	2b0b      	cmp	r3, #11
 8016ab4:	d851      	bhi.n	8016b5a <USBD_CDC_Setup+0x18a>
 8016ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8016abc <USBD_CDC_Setup+0xec>)
 8016ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016abc:	08016aed 	.word	0x08016aed
 8016ac0:	08016b69 	.word	0x08016b69
 8016ac4:	08016b5b 	.word	0x08016b5b
 8016ac8:	08016b5b 	.word	0x08016b5b
 8016acc:	08016b5b 	.word	0x08016b5b
 8016ad0:	08016b5b 	.word	0x08016b5b
 8016ad4:	08016b5b 	.word	0x08016b5b
 8016ad8:	08016b5b 	.word	0x08016b5b
 8016adc:	08016b5b 	.word	0x08016b5b
 8016ae0:	08016b5b 	.word	0x08016b5b
 8016ae4:	08016b17 	.word	0x08016b17
 8016ae8:	08016b41 	.word	0x08016b41
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016af2:	b2db      	uxtb	r3, r3
 8016af4:	2b03      	cmp	r3, #3
 8016af6:	d107      	bne.n	8016b08 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016af8:	f107 030a 	add.w	r3, r7, #10
 8016afc:	2202      	movs	r2, #2
 8016afe:	4619      	mov	r1, r3
 8016b00:	6878      	ldr	r0, [r7, #4]
 8016b02:	f001 fd67 	bl	80185d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016b06:	e032      	b.n	8016b6e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016b08:	6839      	ldr	r1, [r7, #0]
 8016b0a:	6878      	ldr	r0, [r7, #4]
 8016b0c:	f001 fce5 	bl	80184da <USBD_CtlError>
            ret = USBD_FAIL;
 8016b10:	2303      	movs	r3, #3
 8016b12:	75fb      	strb	r3, [r7, #23]
          break;
 8016b14:	e02b      	b.n	8016b6e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b1c:	b2db      	uxtb	r3, r3
 8016b1e:	2b03      	cmp	r3, #3
 8016b20:	d107      	bne.n	8016b32 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8016b22:	f107 030d 	add.w	r3, r7, #13
 8016b26:	2201      	movs	r2, #1
 8016b28:	4619      	mov	r1, r3
 8016b2a:	6878      	ldr	r0, [r7, #4]
 8016b2c:	f001 fd52 	bl	80185d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016b30:	e01d      	b.n	8016b6e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016b32:	6839      	ldr	r1, [r7, #0]
 8016b34:	6878      	ldr	r0, [r7, #4]
 8016b36:	f001 fcd0 	bl	80184da <USBD_CtlError>
            ret = USBD_FAIL;
 8016b3a:	2303      	movs	r3, #3
 8016b3c:	75fb      	strb	r3, [r7, #23]
          break;
 8016b3e:	e016      	b.n	8016b6e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b46:	b2db      	uxtb	r3, r3
 8016b48:	2b03      	cmp	r3, #3
 8016b4a:	d00f      	beq.n	8016b6c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8016b4c:	6839      	ldr	r1, [r7, #0]
 8016b4e:	6878      	ldr	r0, [r7, #4]
 8016b50:	f001 fcc3 	bl	80184da <USBD_CtlError>
            ret = USBD_FAIL;
 8016b54:	2303      	movs	r3, #3
 8016b56:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8016b58:	e008      	b.n	8016b6c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8016b5a:	6839      	ldr	r1, [r7, #0]
 8016b5c:	6878      	ldr	r0, [r7, #4]
 8016b5e:	f001 fcbc 	bl	80184da <USBD_CtlError>
          ret = USBD_FAIL;
 8016b62:	2303      	movs	r3, #3
 8016b64:	75fb      	strb	r3, [r7, #23]
          break;
 8016b66:	e002      	b.n	8016b6e <USBD_CDC_Setup+0x19e>
          break;
 8016b68:	bf00      	nop
 8016b6a:	e008      	b.n	8016b7e <USBD_CDC_Setup+0x1ae>
          break;
 8016b6c:	bf00      	nop
      }
      break;
 8016b6e:	e006      	b.n	8016b7e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8016b70:	6839      	ldr	r1, [r7, #0]
 8016b72:	6878      	ldr	r0, [r7, #4]
 8016b74:	f001 fcb1 	bl	80184da <USBD_CtlError>
      ret = USBD_FAIL;
 8016b78:	2303      	movs	r3, #3
 8016b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8016b7c:	bf00      	nop
  }

  return (uint8_t)ret;
 8016b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016b80:	4618      	mov	r0, r3
 8016b82:	3718      	adds	r7, #24
 8016b84:	46bd      	mov	sp, r7
 8016b86:	bd80      	pop	{r7, pc}

08016b88 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016b88:	b580      	push	{r7, lr}
 8016b8a:	b084      	sub	sp, #16
 8016b8c:	af00      	add	r7, sp, #0
 8016b8e:	6078      	str	r0, [r7, #4]
 8016b90:	460b      	mov	r3, r1
 8016b92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016b9a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	32b0      	adds	r2, #176	@ 0xb0
 8016ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d101      	bne.n	8016bb2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8016bae:	2303      	movs	r3, #3
 8016bb0:	e065      	b.n	8016c7e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	32b0      	adds	r2, #176	@ 0xb0
 8016bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016bc0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8016bc2:	78fb      	ldrb	r3, [r7, #3]
 8016bc4:	f003 020f 	and.w	r2, r3, #15
 8016bc8:	6879      	ldr	r1, [r7, #4]
 8016bca:	4613      	mov	r3, r2
 8016bcc:	009b      	lsls	r3, r3, #2
 8016bce:	4413      	add	r3, r2
 8016bd0:	009b      	lsls	r3, r3, #2
 8016bd2:	440b      	add	r3, r1
 8016bd4:	3318      	adds	r3, #24
 8016bd6:	681b      	ldr	r3, [r3, #0]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d02f      	beq.n	8016c3c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8016bdc:	78fb      	ldrb	r3, [r7, #3]
 8016bde:	f003 020f 	and.w	r2, r3, #15
 8016be2:	6879      	ldr	r1, [r7, #4]
 8016be4:	4613      	mov	r3, r2
 8016be6:	009b      	lsls	r3, r3, #2
 8016be8:	4413      	add	r3, r2
 8016bea:	009b      	lsls	r3, r3, #2
 8016bec:	440b      	add	r3, r1
 8016bee:	3318      	adds	r3, #24
 8016bf0:	681a      	ldr	r2, [r3, #0]
 8016bf2:	78fb      	ldrb	r3, [r7, #3]
 8016bf4:	f003 010f 	and.w	r1, r3, #15
 8016bf8:	68f8      	ldr	r0, [r7, #12]
 8016bfa:	460b      	mov	r3, r1
 8016bfc:	00db      	lsls	r3, r3, #3
 8016bfe:	440b      	add	r3, r1
 8016c00:	009b      	lsls	r3, r3, #2
 8016c02:	4403      	add	r3, r0
 8016c04:	331c      	adds	r3, #28
 8016c06:	681b      	ldr	r3, [r3, #0]
 8016c08:	fbb2 f1f3 	udiv	r1, r2, r3
 8016c0c:	fb01 f303 	mul.w	r3, r1, r3
 8016c10:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d112      	bne.n	8016c3c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8016c16:	78fb      	ldrb	r3, [r7, #3]
 8016c18:	f003 020f 	and.w	r2, r3, #15
 8016c1c:	6879      	ldr	r1, [r7, #4]
 8016c1e:	4613      	mov	r3, r2
 8016c20:	009b      	lsls	r3, r3, #2
 8016c22:	4413      	add	r3, r2
 8016c24:	009b      	lsls	r3, r3, #2
 8016c26:	440b      	add	r3, r1
 8016c28:	3318      	adds	r3, #24
 8016c2a:	2200      	movs	r2, #0
 8016c2c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8016c2e:	78f9      	ldrb	r1, [r7, #3]
 8016c30:	2300      	movs	r3, #0
 8016c32:	2200      	movs	r2, #0
 8016c34:	6878      	ldr	r0, [r7, #4]
 8016c36:	f002 fa04 	bl	8019042 <USBD_LL_Transmit>
 8016c3a:	e01f      	b.n	8016c7c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8016c3c:	68bb      	ldr	r3, [r7, #8]
 8016c3e:	2200      	movs	r2, #0
 8016c40:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016c4a:	687a      	ldr	r2, [r7, #4]
 8016c4c:	33b0      	adds	r3, #176	@ 0xb0
 8016c4e:	009b      	lsls	r3, r3, #2
 8016c50:	4413      	add	r3, r2
 8016c52:	685b      	ldr	r3, [r3, #4]
 8016c54:	691b      	ldr	r3, [r3, #16]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d010      	beq.n	8016c7c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016c60:	687a      	ldr	r2, [r7, #4]
 8016c62:	33b0      	adds	r3, #176	@ 0xb0
 8016c64:	009b      	lsls	r3, r3, #2
 8016c66:	4413      	add	r3, r2
 8016c68:	685b      	ldr	r3, [r3, #4]
 8016c6a:	691b      	ldr	r3, [r3, #16]
 8016c6c:	68ba      	ldr	r2, [r7, #8]
 8016c6e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8016c72:	68ba      	ldr	r2, [r7, #8]
 8016c74:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016c78:	78fa      	ldrb	r2, [r7, #3]
 8016c7a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016c7c:	2300      	movs	r3, #0
}
 8016c7e:	4618      	mov	r0, r3
 8016c80:	3710      	adds	r7, #16
 8016c82:	46bd      	mov	sp, r7
 8016c84:	bd80      	pop	{r7, pc}

08016c86 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016c86:	b580      	push	{r7, lr}
 8016c88:	b084      	sub	sp, #16
 8016c8a:	af00      	add	r7, sp, #0
 8016c8c:	6078      	str	r0, [r7, #4]
 8016c8e:	460b      	mov	r3, r1
 8016c90:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	32b0      	adds	r2, #176	@ 0xb0
 8016c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ca0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	32b0      	adds	r2, #176	@ 0xb0
 8016cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d101      	bne.n	8016cb8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016cb4:	2303      	movs	r3, #3
 8016cb6:	e01a      	b.n	8016cee <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016cb8:	78fb      	ldrb	r3, [r7, #3]
 8016cba:	4619      	mov	r1, r3
 8016cbc:	6878      	ldr	r0, [r7, #4]
 8016cbe:	f002 fa02 	bl	80190c6 <USBD_LL_GetRxDataSize>
 8016cc2:	4602      	mov	r2, r0
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016cd0:	687a      	ldr	r2, [r7, #4]
 8016cd2:	33b0      	adds	r3, #176	@ 0xb0
 8016cd4:	009b      	lsls	r3, r3, #2
 8016cd6:	4413      	add	r3, r2
 8016cd8:	685b      	ldr	r3, [r3, #4]
 8016cda:	68db      	ldr	r3, [r3, #12]
 8016cdc:	68fa      	ldr	r2, [r7, #12]
 8016cde:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8016ce2:	68fa      	ldr	r2, [r7, #12]
 8016ce4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016ce8:	4611      	mov	r1, r2
 8016cea:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016cec:	2300      	movs	r3, #0
}
 8016cee:	4618      	mov	r0, r3
 8016cf0:	3710      	adds	r7, #16
 8016cf2:	46bd      	mov	sp, r7
 8016cf4:	bd80      	pop	{r7, pc}

08016cf6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016cf6:	b580      	push	{r7, lr}
 8016cf8:	b084      	sub	sp, #16
 8016cfa:	af00      	add	r7, sp, #0
 8016cfc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	32b0      	adds	r2, #176	@ 0xb0
 8016d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016d0c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d101      	bne.n	8016d18 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8016d14:	2303      	movs	r3, #3
 8016d16:	e024      	b.n	8016d62 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016d1e:	687a      	ldr	r2, [r7, #4]
 8016d20:	33b0      	adds	r3, #176	@ 0xb0
 8016d22:	009b      	lsls	r3, r3, #2
 8016d24:	4413      	add	r3, r2
 8016d26:	685b      	ldr	r3, [r3, #4]
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d019      	beq.n	8016d60 <USBD_CDC_EP0_RxReady+0x6a>
 8016d2c:	68fb      	ldr	r3, [r7, #12]
 8016d2e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8016d32:	2bff      	cmp	r3, #255	@ 0xff
 8016d34:	d014      	beq.n	8016d60 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016d3c:	687a      	ldr	r2, [r7, #4]
 8016d3e:	33b0      	adds	r3, #176	@ 0xb0
 8016d40:	009b      	lsls	r3, r3, #2
 8016d42:	4413      	add	r3, r2
 8016d44:	685b      	ldr	r3, [r3, #4]
 8016d46:	689b      	ldr	r3, [r3, #8]
 8016d48:	68fa      	ldr	r2, [r7, #12]
 8016d4a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8016d4e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8016d50:	68fa      	ldr	r2, [r7, #12]
 8016d52:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016d56:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8016d58:	68fb      	ldr	r3, [r7, #12]
 8016d5a:	22ff      	movs	r2, #255	@ 0xff
 8016d5c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8016d60:	2300      	movs	r3, #0
}
 8016d62:	4618      	mov	r0, r3
 8016d64:	3710      	adds	r7, #16
 8016d66:	46bd      	mov	sp, r7
 8016d68:	bd80      	pop	{r7, pc}
	...

08016d6c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8016d6c:	b580      	push	{r7, lr}
 8016d6e:	b086      	sub	sp, #24
 8016d70:	af00      	add	r7, sp, #0
 8016d72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016d74:	2182      	movs	r1, #130	@ 0x82
 8016d76:	4818      	ldr	r0, [pc, #96]	@ (8016dd8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016d78:	f000 fd4f 	bl	801781a <USBD_GetEpDesc>
 8016d7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016d7e:	2101      	movs	r1, #1
 8016d80:	4815      	ldr	r0, [pc, #84]	@ (8016dd8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016d82:	f000 fd4a 	bl	801781a <USBD_GetEpDesc>
 8016d86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016d88:	2181      	movs	r1, #129	@ 0x81
 8016d8a:	4813      	ldr	r0, [pc, #76]	@ (8016dd8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016d8c:	f000 fd45 	bl	801781a <USBD_GetEpDesc>
 8016d90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016d92:	697b      	ldr	r3, [r7, #20]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d002      	beq.n	8016d9e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016d98:	697b      	ldr	r3, [r7, #20]
 8016d9a:	2210      	movs	r2, #16
 8016d9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016d9e:	693b      	ldr	r3, [r7, #16]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d006      	beq.n	8016db2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016da4:	693b      	ldr	r3, [r7, #16]
 8016da6:	2200      	movs	r2, #0
 8016da8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016dac:	711a      	strb	r2, [r3, #4]
 8016dae:	2200      	movs	r2, #0
 8016db0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d006      	beq.n	8016dc6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	2200      	movs	r2, #0
 8016dbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016dc0:	711a      	strb	r2, [r3, #4]
 8016dc2:	2200      	movs	r2, #0
 8016dc4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	2243      	movs	r2, #67	@ 0x43
 8016dca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016dcc:	4b02      	ldr	r3, [pc, #8]	@ (8016dd8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8016dce:	4618      	mov	r0, r3
 8016dd0:	3718      	adds	r7, #24
 8016dd2:	46bd      	mov	sp, r7
 8016dd4:	bd80      	pop	{r7, pc}
 8016dd6:	bf00      	nop
 8016dd8:	2400008c 	.word	0x2400008c

08016ddc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b086      	sub	sp, #24
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016de4:	2182      	movs	r1, #130	@ 0x82
 8016de6:	4818      	ldr	r0, [pc, #96]	@ (8016e48 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016de8:	f000 fd17 	bl	801781a <USBD_GetEpDesc>
 8016dec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016dee:	2101      	movs	r1, #1
 8016df0:	4815      	ldr	r0, [pc, #84]	@ (8016e48 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016df2:	f000 fd12 	bl	801781a <USBD_GetEpDesc>
 8016df6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016df8:	2181      	movs	r1, #129	@ 0x81
 8016dfa:	4813      	ldr	r0, [pc, #76]	@ (8016e48 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016dfc:	f000 fd0d 	bl	801781a <USBD_GetEpDesc>
 8016e00:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016e02:	697b      	ldr	r3, [r7, #20]
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d002      	beq.n	8016e0e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016e08:	697b      	ldr	r3, [r7, #20]
 8016e0a:	2210      	movs	r2, #16
 8016e0c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016e0e:	693b      	ldr	r3, [r7, #16]
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d006      	beq.n	8016e22 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016e14:	693b      	ldr	r3, [r7, #16]
 8016e16:	2200      	movs	r2, #0
 8016e18:	711a      	strb	r2, [r3, #4]
 8016e1a:	2200      	movs	r2, #0
 8016e1c:	f042 0202 	orr.w	r2, r2, #2
 8016e20:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8016e22:	68fb      	ldr	r3, [r7, #12]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d006      	beq.n	8016e36 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016e28:	68fb      	ldr	r3, [r7, #12]
 8016e2a:	2200      	movs	r2, #0
 8016e2c:	711a      	strb	r2, [r3, #4]
 8016e2e:	2200      	movs	r2, #0
 8016e30:	f042 0202 	orr.w	r2, r2, #2
 8016e34:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	2243      	movs	r2, #67	@ 0x43
 8016e3a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016e3c:	4b02      	ldr	r3, [pc, #8]	@ (8016e48 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8016e3e:	4618      	mov	r0, r3
 8016e40:	3718      	adds	r7, #24
 8016e42:	46bd      	mov	sp, r7
 8016e44:	bd80      	pop	{r7, pc}
 8016e46:	bf00      	nop
 8016e48:	2400008c 	.word	0x2400008c

08016e4c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8016e4c:	b580      	push	{r7, lr}
 8016e4e:	b086      	sub	sp, #24
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016e54:	2182      	movs	r1, #130	@ 0x82
 8016e56:	4818      	ldr	r0, [pc, #96]	@ (8016eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016e58:	f000 fcdf 	bl	801781a <USBD_GetEpDesc>
 8016e5c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016e5e:	2101      	movs	r1, #1
 8016e60:	4815      	ldr	r0, [pc, #84]	@ (8016eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016e62:	f000 fcda 	bl	801781a <USBD_GetEpDesc>
 8016e66:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016e68:	2181      	movs	r1, #129	@ 0x81
 8016e6a:	4813      	ldr	r0, [pc, #76]	@ (8016eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016e6c:	f000 fcd5 	bl	801781a <USBD_GetEpDesc>
 8016e70:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8016e72:	697b      	ldr	r3, [r7, #20]
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d002      	beq.n	8016e7e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016e78:	697b      	ldr	r3, [r7, #20]
 8016e7a:	2210      	movs	r2, #16
 8016e7c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016e7e:	693b      	ldr	r3, [r7, #16]
 8016e80:	2b00      	cmp	r3, #0
 8016e82:	d006      	beq.n	8016e92 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016e84:	693b      	ldr	r3, [r7, #16]
 8016e86:	2200      	movs	r2, #0
 8016e88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016e8c:	711a      	strb	r2, [r3, #4]
 8016e8e:	2200      	movs	r2, #0
 8016e90:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	2b00      	cmp	r3, #0
 8016e96:	d006      	beq.n	8016ea6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016e98:	68fb      	ldr	r3, [r7, #12]
 8016e9a:	2200      	movs	r2, #0
 8016e9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016ea0:	711a      	strb	r2, [r3, #4]
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	2243      	movs	r2, #67	@ 0x43
 8016eaa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016eac:	4b02      	ldr	r3, [pc, #8]	@ (8016eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8016eae:	4618      	mov	r0, r3
 8016eb0:	3718      	adds	r7, #24
 8016eb2:	46bd      	mov	sp, r7
 8016eb4:	bd80      	pop	{r7, pc}
 8016eb6:	bf00      	nop
 8016eb8:	2400008c 	.word	0x2400008c

08016ebc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016ebc:	b480      	push	{r7}
 8016ebe:	b083      	sub	sp, #12
 8016ec0:	af00      	add	r7, sp, #0
 8016ec2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	220a      	movs	r2, #10
 8016ec8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016eca:	4b03      	ldr	r3, [pc, #12]	@ (8016ed8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016ecc:	4618      	mov	r0, r3
 8016ece:	370c      	adds	r7, #12
 8016ed0:	46bd      	mov	sp, r7
 8016ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ed6:	4770      	bx	lr
 8016ed8:	24000048 	.word	0x24000048

08016edc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016edc:	b480      	push	{r7}
 8016ede:	b083      	sub	sp, #12
 8016ee0:	af00      	add	r7, sp, #0
 8016ee2:	6078      	str	r0, [r7, #4]
 8016ee4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016ee6:	683b      	ldr	r3, [r7, #0]
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d101      	bne.n	8016ef0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016eec:	2303      	movs	r3, #3
 8016eee:	e009      	b.n	8016f04 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016ef6:	687a      	ldr	r2, [r7, #4]
 8016ef8:	33b0      	adds	r3, #176	@ 0xb0
 8016efa:	009b      	lsls	r3, r3, #2
 8016efc:	4413      	add	r3, r2
 8016efe:	683a      	ldr	r2, [r7, #0]
 8016f00:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8016f02:	2300      	movs	r3, #0
}
 8016f04:	4618      	mov	r0, r3
 8016f06:	370c      	adds	r7, #12
 8016f08:	46bd      	mov	sp, r7
 8016f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f0e:	4770      	bx	lr

08016f10 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8016f10:	b480      	push	{r7}
 8016f12:	b087      	sub	sp, #28
 8016f14:	af00      	add	r7, sp, #0
 8016f16:	60f8      	str	r0, [r7, #12]
 8016f18:	60b9      	str	r1, [r7, #8]
 8016f1a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	32b0      	adds	r2, #176	@ 0xb0
 8016f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f2a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016f2c:	697b      	ldr	r3, [r7, #20]
 8016f2e:	2b00      	cmp	r3, #0
 8016f30:	d101      	bne.n	8016f36 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8016f32:	2303      	movs	r3, #3
 8016f34:	e008      	b.n	8016f48 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8016f36:	697b      	ldr	r3, [r7, #20]
 8016f38:	68ba      	ldr	r2, [r7, #8]
 8016f3a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8016f3e:	697b      	ldr	r3, [r7, #20]
 8016f40:	687a      	ldr	r2, [r7, #4]
 8016f42:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8016f46:	2300      	movs	r3, #0
}
 8016f48:	4618      	mov	r0, r3
 8016f4a:	371c      	adds	r7, #28
 8016f4c:	46bd      	mov	sp, r7
 8016f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f52:	4770      	bx	lr

08016f54 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8016f54:	b480      	push	{r7}
 8016f56:	b085      	sub	sp, #20
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	6078      	str	r0, [r7, #4]
 8016f5c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	32b0      	adds	r2, #176	@ 0xb0
 8016f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f6c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d101      	bne.n	8016f78 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8016f74:	2303      	movs	r3, #3
 8016f76:	e004      	b.n	8016f82 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	683a      	ldr	r2, [r7, #0]
 8016f7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8016f80:	2300      	movs	r3, #0
}
 8016f82:	4618      	mov	r0, r3
 8016f84:	3714      	adds	r7, #20
 8016f86:	46bd      	mov	sp, r7
 8016f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f8c:	4770      	bx	lr
	...

08016f90 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b084      	sub	sp, #16
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	32b0      	adds	r2, #176	@ 0xb0
 8016fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016fa6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016fa8:	2301      	movs	r3, #1
 8016faa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016fac:	68bb      	ldr	r3, [r7, #8]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d101      	bne.n	8016fb6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8016fb2:	2303      	movs	r3, #3
 8016fb4:	e025      	b.n	8017002 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016fb6:	68bb      	ldr	r3, [r7, #8]
 8016fb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d11f      	bne.n	8017000 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8016fc0:	68bb      	ldr	r3, [r7, #8]
 8016fc2:	2201      	movs	r2, #1
 8016fc4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016fc8:	4b10      	ldr	r3, [pc, #64]	@ (801700c <USBD_CDC_TransmitPacket+0x7c>)
 8016fca:	781b      	ldrb	r3, [r3, #0]
 8016fcc:	f003 020f 	and.w	r2, r3, #15
 8016fd0:	68bb      	ldr	r3, [r7, #8]
 8016fd2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016fd6:	6878      	ldr	r0, [r7, #4]
 8016fd8:	4613      	mov	r3, r2
 8016fda:	009b      	lsls	r3, r3, #2
 8016fdc:	4413      	add	r3, r2
 8016fde:	009b      	lsls	r3, r3, #2
 8016fe0:	4403      	add	r3, r0
 8016fe2:	3318      	adds	r3, #24
 8016fe4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016fe6:	4b09      	ldr	r3, [pc, #36]	@ (801700c <USBD_CDC_TransmitPacket+0x7c>)
 8016fe8:	7819      	ldrb	r1, [r3, #0]
 8016fea:	68bb      	ldr	r3, [r7, #8]
 8016fec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8016ff0:	68bb      	ldr	r3, [r7, #8]
 8016ff2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016ff6:	6878      	ldr	r0, [r7, #4]
 8016ff8:	f002 f823 	bl	8019042 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016ffc:	2300      	movs	r3, #0
 8016ffe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8017000:	7bfb      	ldrb	r3, [r7, #15]
}
 8017002:	4618      	mov	r0, r3
 8017004:	3710      	adds	r7, #16
 8017006:	46bd      	mov	sp, r7
 8017008:	bd80      	pop	{r7, pc}
 801700a:	bf00      	nop
 801700c:	240000cf 	.word	0x240000cf

08017010 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8017010:	b580      	push	{r7, lr}
 8017012:	b084      	sub	sp, #16
 8017014:	af00      	add	r7, sp, #0
 8017016:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801701e:	687b      	ldr	r3, [r7, #4]
 8017020:	32b0      	adds	r2, #176	@ 0xb0
 8017022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017026:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801702e:	687b      	ldr	r3, [r7, #4]
 8017030:	32b0      	adds	r2, #176	@ 0xb0
 8017032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017036:	2b00      	cmp	r3, #0
 8017038:	d101      	bne.n	801703e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801703a:	2303      	movs	r3, #3
 801703c:	e018      	b.n	8017070 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	7c1b      	ldrb	r3, [r3, #16]
 8017042:	2b00      	cmp	r3, #0
 8017044:	d10a      	bne.n	801705c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8017046:	4b0c      	ldr	r3, [pc, #48]	@ (8017078 <USBD_CDC_ReceivePacket+0x68>)
 8017048:	7819      	ldrb	r1, [r3, #0]
 801704a:	68fb      	ldr	r3, [r7, #12]
 801704c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8017050:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8017054:	6878      	ldr	r0, [r7, #4]
 8017056:	f002 f815 	bl	8019084 <USBD_LL_PrepareReceive>
 801705a:	e008      	b.n	801706e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801705c:	4b06      	ldr	r3, [pc, #24]	@ (8017078 <USBD_CDC_ReceivePacket+0x68>)
 801705e:	7819      	ldrb	r1, [r3, #0]
 8017060:	68fb      	ldr	r3, [r7, #12]
 8017062:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8017066:	2340      	movs	r3, #64	@ 0x40
 8017068:	6878      	ldr	r0, [r7, #4]
 801706a:	f002 f80b 	bl	8019084 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801706e:	2300      	movs	r3, #0
}
 8017070:	4618      	mov	r0, r3
 8017072:	3710      	adds	r7, #16
 8017074:	46bd      	mov	sp, r7
 8017076:	bd80      	pop	{r7, pc}
 8017078:	240000d0 	.word	0x240000d0

0801707c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801707c:	b580      	push	{r7, lr}
 801707e:	b086      	sub	sp, #24
 8017080:	af00      	add	r7, sp, #0
 8017082:	60f8      	str	r0, [r7, #12]
 8017084:	60b9      	str	r1, [r7, #8]
 8017086:	4613      	mov	r3, r2
 8017088:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801708a:	68fb      	ldr	r3, [r7, #12]
 801708c:	2b00      	cmp	r3, #0
 801708e:	d101      	bne.n	8017094 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8017090:	2303      	movs	r3, #3
 8017092:	e01f      	b.n	80170d4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8017094:	68fb      	ldr	r3, [r7, #12]
 8017096:	2200      	movs	r2, #0
 8017098:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801709c:	68fb      	ldr	r3, [r7, #12]
 801709e:	2200      	movs	r2, #0
 80170a0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80170a4:	68fb      	ldr	r3, [r7, #12]
 80170a6:	2200      	movs	r2, #0
 80170a8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80170ac:	68bb      	ldr	r3, [r7, #8]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d003      	beq.n	80170ba <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80170b2:	68fb      	ldr	r3, [r7, #12]
 80170b4:	68ba      	ldr	r2, [r7, #8]
 80170b6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80170ba:	68fb      	ldr	r3, [r7, #12]
 80170bc:	2201      	movs	r2, #1
 80170be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	79fa      	ldrb	r2, [r7, #7]
 80170c6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80170c8:	68f8      	ldr	r0, [r7, #12]
 80170ca:	f001 fe81 	bl	8018dd0 <USBD_LL_Init>
 80170ce:	4603      	mov	r3, r0
 80170d0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80170d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80170d4:	4618      	mov	r0, r3
 80170d6:	3718      	adds	r7, #24
 80170d8:	46bd      	mov	sp, r7
 80170da:	bd80      	pop	{r7, pc}

080170dc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80170dc:	b580      	push	{r7, lr}
 80170de:	b084      	sub	sp, #16
 80170e0:	af00      	add	r7, sp, #0
 80170e2:	6078      	str	r0, [r7, #4]
 80170e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80170e6:	2300      	movs	r3, #0
 80170e8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80170ea:	683b      	ldr	r3, [r7, #0]
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d101      	bne.n	80170f4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80170f0:	2303      	movs	r3, #3
 80170f2:	e025      	b.n	8017140 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80170f4:	687b      	ldr	r3, [r7, #4]
 80170f6:	683a      	ldr	r2, [r7, #0]
 80170f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	32ae      	adds	r2, #174	@ 0xae
 8017106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801710a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801710c:	2b00      	cmp	r3, #0
 801710e:	d00f      	beq.n	8017130 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	32ae      	adds	r2, #174	@ 0xae
 801711a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801711e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017120:	f107 020e 	add.w	r2, r7, #14
 8017124:	4610      	mov	r0, r2
 8017126:	4798      	blx	r3
 8017128:	4602      	mov	r2, r0
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017136:	1c5a      	adds	r2, r3, #1
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801713e:	2300      	movs	r3, #0
}
 8017140:	4618      	mov	r0, r3
 8017142:	3710      	adds	r7, #16
 8017144:	46bd      	mov	sp, r7
 8017146:	bd80      	pop	{r7, pc}

08017148 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b082      	sub	sp, #8
 801714c:	af00      	add	r7, sp, #0
 801714e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8017150:	6878      	ldr	r0, [r7, #4]
 8017152:	f001 fe8d 	bl	8018e70 <USBD_LL_Start>
 8017156:	4603      	mov	r3, r0
}
 8017158:	4618      	mov	r0, r3
 801715a:	3708      	adds	r7, #8
 801715c:	46bd      	mov	sp, r7
 801715e:	bd80      	pop	{r7, pc}

08017160 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8017160:	b480      	push	{r7}
 8017162:	b083      	sub	sp, #12
 8017164:	af00      	add	r7, sp, #0
 8017166:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8017168:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801716a:	4618      	mov	r0, r3
 801716c:	370c      	adds	r7, #12
 801716e:	46bd      	mov	sp, r7
 8017170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017174:	4770      	bx	lr

08017176 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8017176:	b580      	push	{r7, lr}
 8017178:	b084      	sub	sp, #16
 801717a:	af00      	add	r7, sp, #0
 801717c:	6078      	str	r0, [r7, #4]
 801717e:	460b      	mov	r3, r1
 8017180:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8017182:	2300      	movs	r3, #0
 8017184:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801718c:	2b00      	cmp	r3, #0
 801718e:	d009      	beq.n	80171a4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	78fa      	ldrb	r2, [r7, #3]
 801719a:	4611      	mov	r1, r2
 801719c:	6878      	ldr	r0, [r7, #4]
 801719e:	4798      	blx	r3
 80171a0:	4603      	mov	r3, r0
 80171a2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80171a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80171a6:	4618      	mov	r0, r3
 80171a8:	3710      	adds	r7, #16
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}

080171ae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80171ae:	b580      	push	{r7, lr}
 80171b0:	b084      	sub	sp, #16
 80171b2:	af00      	add	r7, sp, #0
 80171b4:	6078      	str	r0, [r7, #4]
 80171b6:	460b      	mov	r3, r1
 80171b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80171ba:	2300      	movs	r3, #0
 80171bc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80171c4:	685b      	ldr	r3, [r3, #4]
 80171c6:	78fa      	ldrb	r2, [r7, #3]
 80171c8:	4611      	mov	r1, r2
 80171ca:	6878      	ldr	r0, [r7, #4]
 80171cc:	4798      	blx	r3
 80171ce:	4603      	mov	r3, r0
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d001      	beq.n	80171d8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80171d4:	2303      	movs	r3, #3
 80171d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80171d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80171da:	4618      	mov	r0, r3
 80171dc:	3710      	adds	r7, #16
 80171de:	46bd      	mov	sp, r7
 80171e0:	bd80      	pop	{r7, pc}

080171e2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80171e2:	b580      	push	{r7, lr}
 80171e4:	b084      	sub	sp, #16
 80171e6:	af00      	add	r7, sp, #0
 80171e8:	6078      	str	r0, [r7, #4]
 80171ea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80171f2:	6839      	ldr	r1, [r7, #0]
 80171f4:	4618      	mov	r0, r3
 80171f6:	f001 f936 	bl	8018466 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	2201      	movs	r2, #1
 80171fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8017208:	461a      	mov	r2, r3
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8017210:	687b      	ldr	r3, [r7, #4]
 8017212:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8017216:	f003 031f 	and.w	r3, r3, #31
 801721a:	2b02      	cmp	r3, #2
 801721c:	d01a      	beq.n	8017254 <USBD_LL_SetupStage+0x72>
 801721e:	2b02      	cmp	r3, #2
 8017220:	d822      	bhi.n	8017268 <USBD_LL_SetupStage+0x86>
 8017222:	2b00      	cmp	r3, #0
 8017224:	d002      	beq.n	801722c <USBD_LL_SetupStage+0x4a>
 8017226:	2b01      	cmp	r3, #1
 8017228:	d00a      	beq.n	8017240 <USBD_LL_SetupStage+0x5e>
 801722a:	e01d      	b.n	8017268 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8017232:	4619      	mov	r1, r3
 8017234:	6878      	ldr	r0, [r7, #4]
 8017236:	f000 fb63 	bl	8017900 <USBD_StdDevReq>
 801723a:	4603      	mov	r3, r0
 801723c:	73fb      	strb	r3, [r7, #15]
      break;
 801723e:	e020      	b.n	8017282 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8017246:	4619      	mov	r1, r3
 8017248:	6878      	ldr	r0, [r7, #4]
 801724a:	f000 fbcb 	bl	80179e4 <USBD_StdItfReq>
 801724e:	4603      	mov	r3, r0
 8017250:	73fb      	strb	r3, [r7, #15]
      break;
 8017252:	e016      	b.n	8017282 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801725a:	4619      	mov	r1, r3
 801725c:	6878      	ldr	r0, [r7, #4]
 801725e:	f000 fc2d 	bl	8017abc <USBD_StdEPReq>
 8017262:	4603      	mov	r3, r0
 8017264:	73fb      	strb	r3, [r7, #15]
      break;
 8017266:	e00c      	b.n	8017282 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801726e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8017272:	b2db      	uxtb	r3, r3
 8017274:	4619      	mov	r1, r3
 8017276:	6878      	ldr	r0, [r7, #4]
 8017278:	f001 fe5a 	bl	8018f30 <USBD_LL_StallEP>
 801727c:	4603      	mov	r3, r0
 801727e:	73fb      	strb	r3, [r7, #15]
      break;
 8017280:	bf00      	nop
  }

  return ret;
 8017282:	7bfb      	ldrb	r3, [r7, #15]
}
 8017284:	4618      	mov	r0, r3
 8017286:	3710      	adds	r7, #16
 8017288:	46bd      	mov	sp, r7
 801728a:	bd80      	pop	{r7, pc}

0801728c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801728c:	b580      	push	{r7, lr}
 801728e:	b086      	sub	sp, #24
 8017290:	af00      	add	r7, sp, #0
 8017292:	60f8      	str	r0, [r7, #12]
 8017294:	460b      	mov	r3, r1
 8017296:	607a      	str	r2, [r7, #4]
 8017298:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801729a:	2300      	movs	r3, #0
 801729c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801729e:	7afb      	ldrb	r3, [r7, #11]
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d16e      	bne.n	8017382 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80172a4:	68fb      	ldr	r3, [r7, #12]
 80172a6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80172aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80172ac:	68fb      	ldr	r3, [r7, #12]
 80172ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80172b2:	2b03      	cmp	r3, #3
 80172b4:	f040 8098 	bne.w	80173e8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80172b8:	693b      	ldr	r3, [r7, #16]
 80172ba:	689a      	ldr	r2, [r3, #8]
 80172bc:	693b      	ldr	r3, [r7, #16]
 80172be:	68db      	ldr	r3, [r3, #12]
 80172c0:	429a      	cmp	r2, r3
 80172c2:	d913      	bls.n	80172ec <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80172c4:	693b      	ldr	r3, [r7, #16]
 80172c6:	689a      	ldr	r2, [r3, #8]
 80172c8:	693b      	ldr	r3, [r7, #16]
 80172ca:	68db      	ldr	r3, [r3, #12]
 80172cc:	1ad2      	subs	r2, r2, r3
 80172ce:	693b      	ldr	r3, [r7, #16]
 80172d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80172d2:	693b      	ldr	r3, [r7, #16]
 80172d4:	68da      	ldr	r2, [r3, #12]
 80172d6:	693b      	ldr	r3, [r7, #16]
 80172d8:	689b      	ldr	r3, [r3, #8]
 80172da:	4293      	cmp	r3, r2
 80172dc:	bf28      	it	cs
 80172de:	4613      	movcs	r3, r2
 80172e0:	461a      	mov	r2, r3
 80172e2:	6879      	ldr	r1, [r7, #4]
 80172e4:	68f8      	ldr	r0, [r7, #12]
 80172e6:	f001 f9be 	bl	8018666 <USBD_CtlContinueRx>
 80172ea:	e07d      	b.n	80173e8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80172f2:	f003 031f 	and.w	r3, r3, #31
 80172f6:	2b02      	cmp	r3, #2
 80172f8:	d014      	beq.n	8017324 <USBD_LL_DataOutStage+0x98>
 80172fa:	2b02      	cmp	r3, #2
 80172fc:	d81d      	bhi.n	801733a <USBD_LL_DataOutStage+0xae>
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d002      	beq.n	8017308 <USBD_LL_DataOutStage+0x7c>
 8017302:	2b01      	cmp	r3, #1
 8017304:	d003      	beq.n	801730e <USBD_LL_DataOutStage+0x82>
 8017306:	e018      	b.n	801733a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8017308:	2300      	movs	r3, #0
 801730a:	75bb      	strb	r3, [r7, #22]
            break;
 801730c:	e018      	b.n	8017340 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801730e:	68fb      	ldr	r3, [r7, #12]
 8017310:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8017314:	b2db      	uxtb	r3, r3
 8017316:	4619      	mov	r1, r3
 8017318:	68f8      	ldr	r0, [r7, #12]
 801731a:	f000 fa64 	bl	80177e6 <USBD_CoreFindIF>
 801731e:	4603      	mov	r3, r0
 8017320:	75bb      	strb	r3, [r7, #22]
            break;
 8017322:	e00d      	b.n	8017340 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8017324:	68fb      	ldr	r3, [r7, #12]
 8017326:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801732a:	b2db      	uxtb	r3, r3
 801732c:	4619      	mov	r1, r3
 801732e:	68f8      	ldr	r0, [r7, #12]
 8017330:	f000 fa66 	bl	8017800 <USBD_CoreFindEP>
 8017334:	4603      	mov	r3, r0
 8017336:	75bb      	strb	r3, [r7, #22]
            break;
 8017338:	e002      	b.n	8017340 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801733a:	2300      	movs	r3, #0
 801733c:	75bb      	strb	r3, [r7, #22]
            break;
 801733e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8017340:	7dbb      	ldrb	r3, [r7, #22]
 8017342:	2b00      	cmp	r3, #0
 8017344:	d119      	bne.n	801737a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017346:	68fb      	ldr	r3, [r7, #12]
 8017348:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801734c:	b2db      	uxtb	r3, r3
 801734e:	2b03      	cmp	r3, #3
 8017350:	d113      	bne.n	801737a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8017352:	7dba      	ldrb	r2, [r7, #22]
 8017354:	68fb      	ldr	r3, [r7, #12]
 8017356:	32ae      	adds	r2, #174	@ 0xae
 8017358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801735c:	691b      	ldr	r3, [r3, #16]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d00b      	beq.n	801737a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8017362:	7dba      	ldrb	r2, [r7, #22]
 8017364:	68fb      	ldr	r3, [r7, #12]
 8017366:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801736a:	7dba      	ldrb	r2, [r7, #22]
 801736c:	68fb      	ldr	r3, [r7, #12]
 801736e:	32ae      	adds	r2, #174	@ 0xae
 8017370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017374:	691b      	ldr	r3, [r3, #16]
 8017376:	68f8      	ldr	r0, [r7, #12]
 8017378:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801737a:	68f8      	ldr	r0, [r7, #12]
 801737c:	f001 f984 	bl	8018688 <USBD_CtlSendStatus>
 8017380:	e032      	b.n	80173e8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8017382:	7afb      	ldrb	r3, [r7, #11]
 8017384:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017388:	b2db      	uxtb	r3, r3
 801738a:	4619      	mov	r1, r3
 801738c:	68f8      	ldr	r0, [r7, #12]
 801738e:	f000 fa37 	bl	8017800 <USBD_CoreFindEP>
 8017392:	4603      	mov	r3, r0
 8017394:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017396:	7dbb      	ldrb	r3, [r7, #22]
 8017398:	2bff      	cmp	r3, #255	@ 0xff
 801739a:	d025      	beq.n	80173e8 <USBD_LL_DataOutStage+0x15c>
 801739c:	7dbb      	ldrb	r3, [r7, #22]
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d122      	bne.n	80173e8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80173a2:	68fb      	ldr	r3, [r7, #12]
 80173a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80173a8:	b2db      	uxtb	r3, r3
 80173aa:	2b03      	cmp	r3, #3
 80173ac:	d117      	bne.n	80173de <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80173ae:	7dba      	ldrb	r2, [r7, #22]
 80173b0:	68fb      	ldr	r3, [r7, #12]
 80173b2:	32ae      	adds	r2, #174	@ 0xae
 80173b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173b8:	699b      	ldr	r3, [r3, #24]
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d00f      	beq.n	80173de <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80173be:	7dba      	ldrb	r2, [r7, #22]
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80173c6:	7dba      	ldrb	r2, [r7, #22]
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	32ae      	adds	r2, #174	@ 0xae
 80173cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173d0:	699b      	ldr	r3, [r3, #24]
 80173d2:	7afa      	ldrb	r2, [r7, #11]
 80173d4:	4611      	mov	r1, r2
 80173d6:	68f8      	ldr	r0, [r7, #12]
 80173d8:	4798      	blx	r3
 80173da:	4603      	mov	r3, r0
 80173dc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80173de:	7dfb      	ldrb	r3, [r7, #23]
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	d001      	beq.n	80173e8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80173e4:	7dfb      	ldrb	r3, [r7, #23]
 80173e6:	e000      	b.n	80173ea <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80173e8:	2300      	movs	r3, #0
}
 80173ea:	4618      	mov	r0, r3
 80173ec:	3718      	adds	r7, #24
 80173ee:	46bd      	mov	sp, r7
 80173f0:	bd80      	pop	{r7, pc}

080173f2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80173f2:	b580      	push	{r7, lr}
 80173f4:	b086      	sub	sp, #24
 80173f6:	af00      	add	r7, sp, #0
 80173f8:	60f8      	str	r0, [r7, #12]
 80173fa:	460b      	mov	r3, r1
 80173fc:	607a      	str	r2, [r7, #4]
 80173fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8017400:	7afb      	ldrb	r3, [r7, #11]
 8017402:	2b00      	cmp	r3, #0
 8017404:	d16f      	bne.n	80174e6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	3314      	adds	r3, #20
 801740a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801740c:	68fb      	ldr	r3, [r7, #12]
 801740e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8017412:	2b02      	cmp	r3, #2
 8017414:	d15a      	bne.n	80174cc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8017416:	693b      	ldr	r3, [r7, #16]
 8017418:	689a      	ldr	r2, [r3, #8]
 801741a:	693b      	ldr	r3, [r7, #16]
 801741c:	68db      	ldr	r3, [r3, #12]
 801741e:	429a      	cmp	r2, r3
 8017420:	d914      	bls.n	801744c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8017422:	693b      	ldr	r3, [r7, #16]
 8017424:	689a      	ldr	r2, [r3, #8]
 8017426:	693b      	ldr	r3, [r7, #16]
 8017428:	68db      	ldr	r3, [r3, #12]
 801742a:	1ad2      	subs	r2, r2, r3
 801742c:	693b      	ldr	r3, [r7, #16]
 801742e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8017430:	693b      	ldr	r3, [r7, #16]
 8017432:	689b      	ldr	r3, [r3, #8]
 8017434:	461a      	mov	r2, r3
 8017436:	6879      	ldr	r1, [r7, #4]
 8017438:	68f8      	ldr	r0, [r7, #12]
 801743a:	f001 f8e6 	bl	801860a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801743e:	2300      	movs	r3, #0
 8017440:	2200      	movs	r2, #0
 8017442:	2100      	movs	r1, #0
 8017444:	68f8      	ldr	r0, [r7, #12]
 8017446:	f001 fe1d 	bl	8019084 <USBD_LL_PrepareReceive>
 801744a:	e03f      	b.n	80174cc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801744c:	693b      	ldr	r3, [r7, #16]
 801744e:	68da      	ldr	r2, [r3, #12]
 8017450:	693b      	ldr	r3, [r7, #16]
 8017452:	689b      	ldr	r3, [r3, #8]
 8017454:	429a      	cmp	r2, r3
 8017456:	d11c      	bne.n	8017492 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8017458:	693b      	ldr	r3, [r7, #16]
 801745a:	685a      	ldr	r2, [r3, #4]
 801745c:	693b      	ldr	r3, [r7, #16]
 801745e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8017460:	429a      	cmp	r2, r3
 8017462:	d316      	bcc.n	8017492 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8017464:	693b      	ldr	r3, [r7, #16]
 8017466:	685a      	ldr	r2, [r3, #4]
 8017468:	68fb      	ldr	r3, [r7, #12]
 801746a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801746e:	429a      	cmp	r2, r3
 8017470:	d20f      	bcs.n	8017492 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8017472:	2200      	movs	r2, #0
 8017474:	2100      	movs	r1, #0
 8017476:	68f8      	ldr	r0, [r7, #12]
 8017478:	f001 f8c7 	bl	801860a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	2200      	movs	r2, #0
 8017480:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017484:	2300      	movs	r3, #0
 8017486:	2200      	movs	r2, #0
 8017488:	2100      	movs	r1, #0
 801748a:	68f8      	ldr	r0, [r7, #12]
 801748c:	f001 fdfa 	bl	8019084 <USBD_LL_PrepareReceive>
 8017490:	e01c      	b.n	80174cc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017498:	b2db      	uxtb	r3, r3
 801749a:	2b03      	cmp	r3, #3
 801749c:	d10f      	bne.n	80174be <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801749e:	68fb      	ldr	r3, [r7, #12]
 80174a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80174a4:	68db      	ldr	r3, [r3, #12]
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d009      	beq.n	80174be <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80174aa:	68fb      	ldr	r3, [r7, #12]
 80174ac:	2200      	movs	r2, #0
 80174ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80174b8:	68db      	ldr	r3, [r3, #12]
 80174ba:	68f8      	ldr	r0, [r7, #12]
 80174bc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80174be:	2180      	movs	r1, #128	@ 0x80
 80174c0:	68f8      	ldr	r0, [r7, #12]
 80174c2:	f001 fd35 	bl	8018f30 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80174c6:	68f8      	ldr	r0, [r7, #12]
 80174c8:	f001 f8f1 	bl	80186ae <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80174d2:	2b00      	cmp	r3, #0
 80174d4:	d03a      	beq.n	801754c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80174d6:	68f8      	ldr	r0, [r7, #12]
 80174d8:	f7ff fe42 	bl	8017160 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	2200      	movs	r2, #0
 80174e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80174e4:	e032      	b.n	801754c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80174e6:	7afb      	ldrb	r3, [r7, #11]
 80174e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80174ec:	b2db      	uxtb	r3, r3
 80174ee:	4619      	mov	r1, r3
 80174f0:	68f8      	ldr	r0, [r7, #12]
 80174f2:	f000 f985 	bl	8017800 <USBD_CoreFindEP>
 80174f6:	4603      	mov	r3, r0
 80174f8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80174fa:	7dfb      	ldrb	r3, [r7, #23]
 80174fc:	2bff      	cmp	r3, #255	@ 0xff
 80174fe:	d025      	beq.n	801754c <USBD_LL_DataInStage+0x15a>
 8017500:	7dfb      	ldrb	r3, [r7, #23]
 8017502:	2b00      	cmp	r3, #0
 8017504:	d122      	bne.n	801754c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017506:	68fb      	ldr	r3, [r7, #12]
 8017508:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801750c:	b2db      	uxtb	r3, r3
 801750e:	2b03      	cmp	r3, #3
 8017510:	d11c      	bne.n	801754c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8017512:	7dfa      	ldrb	r2, [r7, #23]
 8017514:	68fb      	ldr	r3, [r7, #12]
 8017516:	32ae      	adds	r2, #174	@ 0xae
 8017518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801751c:	695b      	ldr	r3, [r3, #20]
 801751e:	2b00      	cmp	r3, #0
 8017520:	d014      	beq.n	801754c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8017522:	7dfa      	ldrb	r2, [r7, #23]
 8017524:	68fb      	ldr	r3, [r7, #12]
 8017526:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801752a:	7dfa      	ldrb	r2, [r7, #23]
 801752c:	68fb      	ldr	r3, [r7, #12]
 801752e:	32ae      	adds	r2, #174	@ 0xae
 8017530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017534:	695b      	ldr	r3, [r3, #20]
 8017536:	7afa      	ldrb	r2, [r7, #11]
 8017538:	4611      	mov	r1, r2
 801753a:	68f8      	ldr	r0, [r7, #12]
 801753c:	4798      	blx	r3
 801753e:	4603      	mov	r3, r0
 8017540:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8017542:	7dbb      	ldrb	r3, [r7, #22]
 8017544:	2b00      	cmp	r3, #0
 8017546:	d001      	beq.n	801754c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8017548:	7dbb      	ldrb	r3, [r7, #22]
 801754a:	e000      	b.n	801754e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801754c:	2300      	movs	r3, #0
}
 801754e:	4618      	mov	r0, r3
 8017550:	3718      	adds	r7, #24
 8017552:	46bd      	mov	sp, r7
 8017554:	bd80      	pop	{r7, pc}

08017556 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8017556:	b580      	push	{r7, lr}
 8017558:	b084      	sub	sp, #16
 801755a:	af00      	add	r7, sp, #0
 801755c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801755e:	2300      	movs	r3, #0
 8017560:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	2201      	movs	r2, #1
 8017566:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	2200      	movs	r2, #0
 801756e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	2200      	movs	r2, #0
 8017576:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	2200      	movs	r2, #0
 801757c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	2200      	movs	r2, #0
 8017584:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801758e:	2b00      	cmp	r3, #0
 8017590:	d014      	beq.n	80175bc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017598:	685b      	ldr	r3, [r3, #4]
 801759a:	2b00      	cmp	r3, #0
 801759c:	d00e      	beq.n	80175bc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80175a4:	685b      	ldr	r3, [r3, #4]
 80175a6:	687a      	ldr	r2, [r7, #4]
 80175a8:	6852      	ldr	r2, [r2, #4]
 80175aa:	b2d2      	uxtb	r2, r2
 80175ac:	4611      	mov	r1, r2
 80175ae:	6878      	ldr	r0, [r7, #4]
 80175b0:	4798      	blx	r3
 80175b2:	4603      	mov	r3, r0
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d001      	beq.n	80175bc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80175b8:	2303      	movs	r3, #3
 80175ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80175bc:	2340      	movs	r3, #64	@ 0x40
 80175be:	2200      	movs	r2, #0
 80175c0:	2100      	movs	r1, #0
 80175c2:	6878      	ldr	r0, [r7, #4]
 80175c4:	f001 fc6f 	bl	8018ea6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	2201      	movs	r2, #1
 80175cc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	2240      	movs	r2, #64	@ 0x40
 80175d4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80175d8:	2340      	movs	r3, #64	@ 0x40
 80175da:	2200      	movs	r2, #0
 80175dc:	2180      	movs	r1, #128	@ 0x80
 80175de:	6878      	ldr	r0, [r7, #4]
 80175e0:	f001 fc61 	bl	8018ea6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	2201      	movs	r2, #1
 80175e8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	2240      	movs	r2, #64	@ 0x40
 80175ee:	621a      	str	r2, [r3, #32]

  return ret;
 80175f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80175f2:	4618      	mov	r0, r3
 80175f4:	3710      	adds	r7, #16
 80175f6:	46bd      	mov	sp, r7
 80175f8:	bd80      	pop	{r7, pc}

080175fa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80175fa:	b480      	push	{r7}
 80175fc:	b083      	sub	sp, #12
 80175fe:	af00      	add	r7, sp, #0
 8017600:	6078      	str	r0, [r7, #4]
 8017602:	460b      	mov	r3, r1
 8017604:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	78fa      	ldrb	r2, [r7, #3]
 801760a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801760c:	2300      	movs	r3, #0
}
 801760e:	4618      	mov	r0, r3
 8017610:	370c      	adds	r7, #12
 8017612:	46bd      	mov	sp, r7
 8017614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017618:	4770      	bx	lr

0801761a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801761a:	b480      	push	{r7}
 801761c:	b083      	sub	sp, #12
 801761e:	af00      	add	r7, sp, #0
 8017620:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017628:	b2db      	uxtb	r3, r3
 801762a:	2b04      	cmp	r3, #4
 801762c:	d006      	beq.n	801763c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017634:	b2da      	uxtb	r2, r3
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	2204      	movs	r2, #4
 8017640:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8017644:	2300      	movs	r3, #0
}
 8017646:	4618      	mov	r0, r3
 8017648:	370c      	adds	r7, #12
 801764a:	46bd      	mov	sp, r7
 801764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017650:	4770      	bx	lr

08017652 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8017652:	b480      	push	{r7}
 8017654:	b083      	sub	sp, #12
 8017656:	af00      	add	r7, sp, #0
 8017658:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017660:	b2db      	uxtb	r3, r3
 8017662:	2b04      	cmp	r3, #4
 8017664:	d106      	bne.n	8017674 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801766c:	b2da      	uxtb	r2, r3
 801766e:	687b      	ldr	r3, [r7, #4]
 8017670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8017674:	2300      	movs	r3, #0
}
 8017676:	4618      	mov	r0, r3
 8017678:	370c      	adds	r7, #12
 801767a:	46bd      	mov	sp, r7
 801767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017680:	4770      	bx	lr

08017682 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8017682:	b580      	push	{r7, lr}
 8017684:	b082      	sub	sp, #8
 8017686:	af00      	add	r7, sp, #0
 8017688:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801768a:	687b      	ldr	r3, [r7, #4]
 801768c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017690:	b2db      	uxtb	r3, r3
 8017692:	2b03      	cmp	r3, #3
 8017694:	d110      	bne.n	80176b8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801769c:	2b00      	cmp	r3, #0
 801769e:	d00b      	beq.n	80176b8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80176a6:	69db      	ldr	r3, [r3, #28]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d005      	beq.n	80176b8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80176b2:	69db      	ldr	r3, [r3, #28]
 80176b4:	6878      	ldr	r0, [r7, #4]
 80176b6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80176b8:	2300      	movs	r3, #0
}
 80176ba:	4618      	mov	r0, r3
 80176bc:	3708      	adds	r7, #8
 80176be:	46bd      	mov	sp, r7
 80176c0:	bd80      	pop	{r7, pc}

080176c2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80176c2:	b580      	push	{r7, lr}
 80176c4:	b082      	sub	sp, #8
 80176c6:	af00      	add	r7, sp, #0
 80176c8:	6078      	str	r0, [r7, #4]
 80176ca:	460b      	mov	r3, r1
 80176cc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	32ae      	adds	r2, #174	@ 0xae
 80176d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d101      	bne.n	80176e4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80176e0:	2303      	movs	r3, #3
 80176e2:	e01c      	b.n	801771e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80176ea:	b2db      	uxtb	r3, r3
 80176ec:	2b03      	cmp	r3, #3
 80176ee:	d115      	bne.n	801771c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	32ae      	adds	r2, #174	@ 0xae
 80176fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80176fe:	6a1b      	ldr	r3, [r3, #32]
 8017700:	2b00      	cmp	r3, #0
 8017702:	d00b      	beq.n	801771c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	32ae      	adds	r2, #174	@ 0xae
 801770e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017712:	6a1b      	ldr	r3, [r3, #32]
 8017714:	78fa      	ldrb	r2, [r7, #3]
 8017716:	4611      	mov	r1, r2
 8017718:	6878      	ldr	r0, [r7, #4]
 801771a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801771c:	2300      	movs	r3, #0
}
 801771e:	4618      	mov	r0, r3
 8017720:	3708      	adds	r7, #8
 8017722:	46bd      	mov	sp, r7
 8017724:	bd80      	pop	{r7, pc}

08017726 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8017726:	b580      	push	{r7, lr}
 8017728:	b082      	sub	sp, #8
 801772a:	af00      	add	r7, sp, #0
 801772c:	6078      	str	r0, [r7, #4]
 801772e:	460b      	mov	r3, r1
 8017730:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8017732:	687b      	ldr	r3, [r7, #4]
 8017734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	32ae      	adds	r2, #174	@ 0xae
 801773c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017740:	2b00      	cmp	r3, #0
 8017742:	d101      	bne.n	8017748 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8017744:	2303      	movs	r3, #3
 8017746:	e01c      	b.n	8017782 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801774e:	b2db      	uxtb	r3, r3
 8017750:	2b03      	cmp	r3, #3
 8017752:	d115      	bne.n	8017780 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	32ae      	adds	r2, #174	@ 0xae
 801775e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017764:	2b00      	cmp	r3, #0
 8017766:	d00b      	beq.n	8017780 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	32ae      	adds	r2, #174	@ 0xae
 8017772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017778:	78fa      	ldrb	r2, [r7, #3]
 801777a:	4611      	mov	r1, r2
 801777c:	6878      	ldr	r0, [r7, #4]
 801777e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8017780:	2300      	movs	r3, #0
}
 8017782:	4618      	mov	r0, r3
 8017784:	3708      	adds	r7, #8
 8017786:	46bd      	mov	sp, r7
 8017788:	bd80      	pop	{r7, pc}

0801778a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801778a:	b480      	push	{r7}
 801778c:	b083      	sub	sp, #12
 801778e:	af00      	add	r7, sp, #0
 8017790:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8017792:	2300      	movs	r3, #0
}
 8017794:	4618      	mov	r0, r3
 8017796:	370c      	adds	r7, #12
 8017798:	46bd      	mov	sp, r7
 801779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801779e:	4770      	bx	lr

080177a0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80177a0:	b580      	push	{r7, lr}
 80177a2:	b084      	sub	sp, #16
 80177a4:	af00      	add	r7, sp, #0
 80177a6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80177a8:	2300      	movs	r3, #0
 80177aa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	2201      	movs	r2, #1
 80177b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	d00e      	beq.n	80177dc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80177be:	687b      	ldr	r3, [r7, #4]
 80177c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177c4:	685b      	ldr	r3, [r3, #4]
 80177c6:	687a      	ldr	r2, [r7, #4]
 80177c8:	6852      	ldr	r2, [r2, #4]
 80177ca:	b2d2      	uxtb	r2, r2
 80177cc:	4611      	mov	r1, r2
 80177ce:	6878      	ldr	r0, [r7, #4]
 80177d0:	4798      	blx	r3
 80177d2:	4603      	mov	r3, r0
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	d001      	beq.n	80177dc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80177d8:	2303      	movs	r3, #3
 80177da:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80177dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80177de:	4618      	mov	r0, r3
 80177e0:	3710      	adds	r7, #16
 80177e2:	46bd      	mov	sp, r7
 80177e4:	bd80      	pop	{r7, pc}

080177e6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80177e6:	b480      	push	{r7}
 80177e8:	b083      	sub	sp, #12
 80177ea:	af00      	add	r7, sp, #0
 80177ec:	6078      	str	r0, [r7, #4]
 80177ee:	460b      	mov	r3, r1
 80177f0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80177f2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80177f4:	4618      	mov	r0, r3
 80177f6:	370c      	adds	r7, #12
 80177f8:	46bd      	mov	sp, r7
 80177fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177fe:	4770      	bx	lr

08017800 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8017800:	b480      	push	{r7}
 8017802:	b083      	sub	sp, #12
 8017804:	af00      	add	r7, sp, #0
 8017806:	6078      	str	r0, [r7, #4]
 8017808:	460b      	mov	r3, r1
 801780a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801780c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801780e:	4618      	mov	r0, r3
 8017810:	370c      	adds	r7, #12
 8017812:	46bd      	mov	sp, r7
 8017814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017818:	4770      	bx	lr

0801781a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801781a:	b580      	push	{r7, lr}
 801781c:	b086      	sub	sp, #24
 801781e:	af00      	add	r7, sp, #0
 8017820:	6078      	str	r0, [r7, #4]
 8017822:	460b      	mov	r3, r1
 8017824:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801782e:	2300      	movs	r3, #0
 8017830:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	885b      	ldrh	r3, [r3, #2]
 8017836:	b29b      	uxth	r3, r3
 8017838:	68fa      	ldr	r2, [r7, #12]
 801783a:	7812      	ldrb	r2, [r2, #0]
 801783c:	4293      	cmp	r3, r2
 801783e:	d91f      	bls.n	8017880 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8017840:	68fb      	ldr	r3, [r7, #12]
 8017842:	781b      	ldrb	r3, [r3, #0]
 8017844:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8017846:	e013      	b.n	8017870 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8017848:	f107 030a 	add.w	r3, r7, #10
 801784c:	4619      	mov	r1, r3
 801784e:	6978      	ldr	r0, [r7, #20]
 8017850:	f000 f81b 	bl	801788a <USBD_GetNextDesc>
 8017854:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8017856:	697b      	ldr	r3, [r7, #20]
 8017858:	785b      	ldrb	r3, [r3, #1]
 801785a:	2b05      	cmp	r3, #5
 801785c:	d108      	bne.n	8017870 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801785e:	697b      	ldr	r3, [r7, #20]
 8017860:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8017862:	693b      	ldr	r3, [r7, #16]
 8017864:	789b      	ldrb	r3, [r3, #2]
 8017866:	78fa      	ldrb	r2, [r7, #3]
 8017868:	429a      	cmp	r2, r3
 801786a:	d008      	beq.n	801787e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801786c:	2300      	movs	r3, #0
 801786e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8017870:	68fb      	ldr	r3, [r7, #12]
 8017872:	885b      	ldrh	r3, [r3, #2]
 8017874:	b29a      	uxth	r2, r3
 8017876:	897b      	ldrh	r3, [r7, #10]
 8017878:	429a      	cmp	r2, r3
 801787a:	d8e5      	bhi.n	8017848 <USBD_GetEpDesc+0x2e>
 801787c:	e000      	b.n	8017880 <USBD_GetEpDesc+0x66>
          break;
 801787e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8017880:	693b      	ldr	r3, [r7, #16]
}
 8017882:	4618      	mov	r0, r3
 8017884:	3718      	adds	r7, #24
 8017886:	46bd      	mov	sp, r7
 8017888:	bd80      	pop	{r7, pc}

0801788a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801788a:	b480      	push	{r7}
 801788c:	b085      	sub	sp, #20
 801788e:	af00      	add	r7, sp, #0
 8017890:	6078      	str	r0, [r7, #4]
 8017892:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017898:	683b      	ldr	r3, [r7, #0]
 801789a:	881b      	ldrh	r3, [r3, #0]
 801789c:	68fa      	ldr	r2, [r7, #12]
 801789e:	7812      	ldrb	r2, [r2, #0]
 80178a0:	4413      	add	r3, r2
 80178a2:	b29a      	uxth	r2, r3
 80178a4:	683b      	ldr	r3, [r7, #0]
 80178a6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80178a8:	68fb      	ldr	r3, [r7, #12]
 80178aa:	781b      	ldrb	r3, [r3, #0]
 80178ac:	461a      	mov	r2, r3
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	4413      	add	r3, r2
 80178b2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80178b4:	68fb      	ldr	r3, [r7, #12]
}
 80178b6:	4618      	mov	r0, r3
 80178b8:	3714      	adds	r7, #20
 80178ba:	46bd      	mov	sp, r7
 80178bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178c0:	4770      	bx	lr

080178c2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80178c2:	b480      	push	{r7}
 80178c4:	b087      	sub	sp, #28
 80178c6:	af00      	add	r7, sp, #0
 80178c8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80178ce:	697b      	ldr	r3, [r7, #20]
 80178d0:	781b      	ldrb	r3, [r3, #0]
 80178d2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80178d4:	697b      	ldr	r3, [r7, #20]
 80178d6:	3301      	adds	r3, #1
 80178d8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80178da:	697b      	ldr	r3, [r7, #20]
 80178dc:	781b      	ldrb	r3, [r3, #0]
 80178de:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80178e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80178e4:	021b      	lsls	r3, r3, #8
 80178e6:	b21a      	sxth	r2, r3
 80178e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80178ec:	4313      	orrs	r3, r2
 80178ee:	b21b      	sxth	r3, r3
 80178f0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80178f2:	89fb      	ldrh	r3, [r7, #14]
}
 80178f4:	4618      	mov	r0, r3
 80178f6:	371c      	adds	r7, #28
 80178f8:	46bd      	mov	sp, r7
 80178fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178fe:	4770      	bx	lr

08017900 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017900:	b580      	push	{r7, lr}
 8017902:	b084      	sub	sp, #16
 8017904:	af00      	add	r7, sp, #0
 8017906:	6078      	str	r0, [r7, #4]
 8017908:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801790a:	2300      	movs	r3, #0
 801790c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801790e:	683b      	ldr	r3, [r7, #0]
 8017910:	781b      	ldrb	r3, [r3, #0]
 8017912:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017916:	2b40      	cmp	r3, #64	@ 0x40
 8017918:	d005      	beq.n	8017926 <USBD_StdDevReq+0x26>
 801791a:	2b40      	cmp	r3, #64	@ 0x40
 801791c:	d857      	bhi.n	80179ce <USBD_StdDevReq+0xce>
 801791e:	2b00      	cmp	r3, #0
 8017920:	d00f      	beq.n	8017942 <USBD_StdDevReq+0x42>
 8017922:	2b20      	cmp	r3, #32
 8017924:	d153      	bne.n	80179ce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017926:	687b      	ldr	r3, [r7, #4]
 8017928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	32ae      	adds	r2, #174	@ 0xae
 8017930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017934:	689b      	ldr	r3, [r3, #8]
 8017936:	6839      	ldr	r1, [r7, #0]
 8017938:	6878      	ldr	r0, [r7, #4]
 801793a:	4798      	blx	r3
 801793c:	4603      	mov	r3, r0
 801793e:	73fb      	strb	r3, [r7, #15]
      break;
 8017940:	e04a      	b.n	80179d8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017942:	683b      	ldr	r3, [r7, #0]
 8017944:	785b      	ldrb	r3, [r3, #1]
 8017946:	2b09      	cmp	r3, #9
 8017948:	d83b      	bhi.n	80179c2 <USBD_StdDevReq+0xc2>
 801794a:	a201      	add	r2, pc, #4	@ (adr r2, 8017950 <USBD_StdDevReq+0x50>)
 801794c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017950:	080179a5 	.word	0x080179a5
 8017954:	080179b9 	.word	0x080179b9
 8017958:	080179c3 	.word	0x080179c3
 801795c:	080179af 	.word	0x080179af
 8017960:	080179c3 	.word	0x080179c3
 8017964:	08017983 	.word	0x08017983
 8017968:	08017979 	.word	0x08017979
 801796c:	080179c3 	.word	0x080179c3
 8017970:	0801799b 	.word	0x0801799b
 8017974:	0801798d 	.word	0x0801798d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017978:	6839      	ldr	r1, [r7, #0]
 801797a:	6878      	ldr	r0, [r7, #4]
 801797c:	f000 fa3c 	bl	8017df8 <USBD_GetDescriptor>
          break;
 8017980:	e024      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8017982:	6839      	ldr	r1, [r7, #0]
 8017984:	6878      	ldr	r0, [r7, #4]
 8017986:	f000 fbcb 	bl	8018120 <USBD_SetAddress>
          break;
 801798a:	e01f      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801798c:	6839      	ldr	r1, [r7, #0]
 801798e:	6878      	ldr	r0, [r7, #4]
 8017990:	f000 fc0a 	bl	80181a8 <USBD_SetConfig>
 8017994:	4603      	mov	r3, r0
 8017996:	73fb      	strb	r3, [r7, #15]
          break;
 8017998:	e018      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801799a:	6839      	ldr	r1, [r7, #0]
 801799c:	6878      	ldr	r0, [r7, #4]
 801799e:	f000 fcad 	bl	80182fc <USBD_GetConfig>
          break;
 80179a2:	e013      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80179a4:	6839      	ldr	r1, [r7, #0]
 80179a6:	6878      	ldr	r0, [r7, #4]
 80179a8:	f000 fcde 	bl	8018368 <USBD_GetStatus>
          break;
 80179ac:	e00e      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80179ae:	6839      	ldr	r1, [r7, #0]
 80179b0:	6878      	ldr	r0, [r7, #4]
 80179b2:	f000 fd0d 	bl	80183d0 <USBD_SetFeature>
          break;
 80179b6:	e009      	b.n	80179cc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80179b8:	6839      	ldr	r1, [r7, #0]
 80179ba:	6878      	ldr	r0, [r7, #4]
 80179bc:	f000 fd31 	bl	8018422 <USBD_ClrFeature>
          break;
 80179c0:	e004      	b.n	80179cc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80179c2:	6839      	ldr	r1, [r7, #0]
 80179c4:	6878      	ldr	r0, [r7, #4]
 80179c6:	f000 fd88 	bl	80184da <USBD_CtlError>
          break;
 80179ca:	bf00      	nop
      }
      break;
 80179cc:	e004      	b.n	80179d8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80179ce:	6839      	ldr	r1, [r7, #0]
 80179d0:	6878      	ldr	r0, [r7, #4]
 80179d2:	f000 fd82 	bl	80184da <USBD_CtlError>
      break;
 80179d6:	bf00      	nop
  }

  return ret;
 80179d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80179da:	4618      	mov	r0, r3
 80179dc:	3710      	adds	r7, #16
 80179de:	46bd      	mov	sp, r7
 80179e0:	bd80      	pop	{r7, pc}
 80179e2:	bf00      	nop

080179e4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80179e4:	b580      	push	{r7, lr}
 80179e6:	b084      	sub	sp, #16
 80179e8:	af00      	add	r7, sp, #0
 80179ea:	6078      	str	r0, [r7, #4]
 80179ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80179ee:	2300      	movs	r3, #0
 80179f0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80179f2:	683b      	ldr	r3, [r7, #0]
 80179f4:	781b      	ldrb	r3, [r3, #0]
 80179f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80179fa:	2b40      	cmp	r3, #64	@ 0x40
 80179fc:	d005      	beq.n	8017a0a <USBD_StdItfReq+0x26>
 80179fe:	2b40      	cmp	r3, #64	@ 0x40
 8017a00:	d852      	bhi.n	8017aa8 <USBD_StdItfReq+0xc4>
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d001      	beq.n	8017a0a <USBD_StdItfReq+0x26>
 8017a06:	2b20      	cmp	r3, #32
 8017a08:	d14e      	bne.n	8017aa8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a10:	b2db      	uxtb	r3, r3
 8017a12:	3b01      	subs	r3, #1
 8017a14:	2b02      	cmp	r3, #2
 8017a16:	d840      	bhi.n	8017a9a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8017a18:	683b      	ldr	r3, [r7, #0]
 8017a1a:	889b      	ldrh	r3, [r3, #4]
 8017a1c:	b2db      	uxtb	r3, r3
 8017a1e:	2b01      	cmp	r3, #1
 8017a20:	d836      	bhi.n	8017a90 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8017a22:	683b      	ldr	r3, [r7, #0]
 8017a24:	889b      	ldrh	r3, [r3, #4]
 8017a26:	b2db      	uxtb	r3, r3
 8017a28:	4619      	mov	r1, r3
 8017a2a:	6878      	ldr	r0, [r7, #4]
 8017a2c:	f7ff fedb 	bl	80177e6 <USBD_CoreFindIF>
 8017a30:	4603      	mov	r3, r0
 8017a32:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017a34:	7bbb      	ldrb	r3, [r7, #14]
 8017a36:	2bff      	cmp	r3, #255	@ 0xff
 8017a38:	d01d      	beq.n	8017a76 <USBD_StdItfReq+0x92>
 8017a3a:	7bbb      	ldrb	r3, [r7, #14]
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d11a      	bne.n	8017a76 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8017a40:	7bba      	ldrb	r2, [r7, #14]
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	32ae      	adds	r2, #174	@ 0xae
 8017a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a4a:	689b      	ldr	r3, [r3, #8]
 8017a4c:	2b00      	cmp	r3, #0
 8017a4e:	d00f      	beq.n	8017a70 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8017a50:	7bba      	ldrb	r2, [r7, #14]
 8017a52:	687b      	ldr	r3, [r7, #4]
 8017a54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8017a58:	7bba      	ldrb	r2, [r7, #14]
 8017a5a:	687b      	ldr	r3, [r7, #4]
 8017a5c:	32ae      	adds	r2, #174	@ 0xae
 8017a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a62:	689b      	ldr	r3, [r3, #8]
 8017a64:	6839      	ldr	r1, [r7, #0]
 8017a66:	6878      	ldr	r0, [r7, #4]
 8017a68:	4798      	blx	r3
 8017a6a:	4603      	mov	r3, r0
 8017a6c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017a6e:	e004      	b.n	8017a7a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8017a70:	2303      	movs	r3, #3
 8017a72:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017a74:	e001      	b.n	8017a7a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8017a76:	2303      	movs	r3, #3
 8017a78:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8017a7a:	683b      	ldr	r3, [r7, #0]
 8017a7c:	88db      	ldrh	r3, [r3, #6]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	d110      	bne.n	8017aa4 <USBD_StdItfReq+0xc0>
 8017a82:	7bfb      	ldrb	r3, [r7, #15]
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	d10d      	bne.n	8017aa4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017a88:	6878      	ldr	r0, [r7, #4]
 8017a8a:	f000 fdfd 	bl	8018688 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8017a8e:	e009      	b.n	8017aa4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8017a90:	6839      	ldr	r1, [r7, #0]
 8017a92:	6878      	ldr	r0, [r7, #4]
 8017a94:	f000 fd21 	bl	80184da <USBD_CtlError>
          break;
 8017a98:	e004      	b.n	8017aa4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8017a9a:	6839      	ldr	r1, [r7, #0]
 8017a9c:	6878      	ldr	r0, [r7, #4]
 8017a9e:	f000 fd1c 	bl	80184da <USBD_CtlError>
          break;
 8017aa2:	e000      	b.n	8017aa6 <USBD_StdItfReq+0xc2>
          break;
 8017aa4:	bf00      	nop
      }
      break;
 8017aa6:	e004      	b.n	8017ab2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017aa8:	6839      	ldr	r1, [r7, #0]
 8017aaa:	6878      	ldr	r0, [r7, #4]
 8017aac:	f000 fd15 	bl	80184da <USBD_CtlError>
      break;
 8017ab0:	bf00      	nop
  }

  return ret;
 8017ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8017ab4:	4618      	mov	r0, r3
 8017ab6:	3710      	adds	r7, #16
 8017ab8:	46bd      	mov	sp, r7
 8017aba:	bd80      	pop	{r7, pc}

08017abc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017abc:	b580      	push	{r7, lr}
 8017abe:	b084      	sub	sp, #16
 8017ac0:	af00      	add	r7, sp, #0
 8017ac2:	6078      	str	r0, [r7, #4]
 8017ac4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8017ac6:	2300      	movs	r3, #0
 8017ac8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8017aca:	683b      	ldr	r3, [r7, #0]
 8017acc:	889b      	ldrh	r3, [r3, #4]
 8017ace:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017ad0:	683b      	ldr	r3, [r7, #0]
 8017ad2:	781b      	ldrb	r3, [r3, #0]
 8017ad4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017ad8:	2b40      	cmp	r3, #64	@ 0x40
 8017ada:	d007      	beq.n	8017aec <USBD_StdEPReq+0x30>
 8017adc:	2b40      	cmp	r3, #64	@ 0x40
 8017ade:	f200 817f 	bhi.w	8017de0 <USBD_StdEPReq+0x324>
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d02a      	beq.n	8017b3c <USBD_StdEPReq+0x80>
 8017ae6:	2b20      	cmp	r3, #32
 8017ae8:	f040 817a 	bne.w	8017de0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8017aec:	7bbb      	ldrb	r3, [r7, #14]
 8017aee:	4619      	mov	r1, r3
 8017af0:	6878      	ldr	r0, [r7, #4]
 8017af2:	f7ff fe85 	bl	8017800 <USBD_CoreFindEP>
 8017af6:	4603      	mov	r3, r0
 8017af8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017afa:	7b7b      	ldrb	r3, [r7, #13]
 8017afc:	2bff      	cmp	r3, #255	@ 0xff
 8017afe:	f000 8174 	beq.w	8017dea <USBD_StdEPReq+0x32e>
 8017b02:	7b7b      	ldrb	r3, [r7, #13]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	f040 8170 	bne.w	8017dea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017b0a:	7b7a      	ldrb	r2, [r7, #13]
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8017b12:	7b7a      	ldrb	r2, [r7, #13]
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	32ae      	adds	r2, #174	@ 0xae
 8017b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017b1c:	689b      	ldr	r3, [r3, #8]
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	f000 8163 	beq.w	8017dea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8017b24:	7b7a      	ldrb	r2, [r7, #13]
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	32ae      	adds	r2, #174	@ 0xae
 8017b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017b2e:	689b      	ldr	r3, [r3, #8]
 8017b30:	6839      	ldr	r1, [r7, #0]
 8017b32:	6878      	ldr	r0, [r7, #4]
 8017b34:	4798      	blx	r3
 8017b36:	4603      	mov	r3, r0
 8017b38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8017b3a:	e156      	b.n	8017dea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017b3c:	683b      	ldr	r3, [r7, #0]
 8017b3e:	785b      	ldrb	r3, [r3, #1]
 8017b40:	2b03      	cmp	r3, #3
 8017b42:	d008      	beq.n	8017b56 <USBD_StdEPReq+0x9a>
 8017b44:	2b03      	cmp	r3, #3
 8017b46:	f300 8145 	bgt.w	8017dd4 <USBD_StdEPReq+0x318>
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	f000 809b 	beq.w	8017c86 <USBD_StdEPReq+0x1ca>
 8017b50:	2b01      	cmp	r3, #1
 8017b52:	d03c      	beq.n	8017bce <USBD_StdEPReq+0x112>
 8017b54:	e13e      	b.n	8017dd4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b5c:	b2db      	uxtb	r3, r3
 8017b5e:	2b02      	cmp	r3, #2
 8017b60:	d002      	beq.n	8017b68 <USBD_StdEPReq+0xac>
 8017b62:	2b03      	cmp	r3, #3
 8017b64:	d016      	beq.n	8017b94 <USBD_StdEPReq+0xd8>
 8017b66:	e02c      	b.n	8017bc2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017b68:	7bbb      	ldrb	r3, [r7, #14]
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	d00d      	beq.n	8017b8a <USBD_StdEPReq+0xce>
 8017b6e:	7bbb      	ldrb	r3, [r7, #14]
 8017b70:	2b80      	cmp	r3, #128	@ 0x80
 8017b72:	d00a      	beq.n	8017b8a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017b74:	7bbb      	ldrb	r3, [r7, #14]
 8017b76:	4619      	mov	r1, r3
 8017b78:	6878      	ldr	r0, [r7, #4]
 8017b7a:	f001 f9d9 	bl	8018f30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017b7e:	2180      	movs	r1, #128	@ 0x80
 8017b80:	6878      	ldr	r0, [r7, #4]
 8017b82:	f001 f9d5 	bl	8018f30 <USBD_LL_StallEP>
 8017b86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017b88:	e020      	b.n	8017bcc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8017b8a:	6839      	ldr	r1, [r7, #0]
 8017b8c:	6878      	ldr	r0, [r7, #4]
 8017b8e:	f000 fca4 	bl	80184da <USBD_CtlError>
              break;
 8017b92:	e01b      	b.n	8017bcc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017b94:	683b      	ldr	r3, [r7, #0]
 8017b96:	885b      	ldrh	r3, [r3, #2]
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d10e      	bne.n	8017bba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8017b9c:	7bbb      	ldrb	r3, [r7, #14]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d00b      	beq.n	8017bba <USBD_StdEPReq+0xfe>
 8017ba2:	7bbb      	ldrb	r3, [r7, #14]
 8017ba4:	2b80      	cmp	r3, #128	@ 0x80
 8017ba6:	d008      	beq.n	8017bba <USBD_StdEPReq+0xfe>
 8017ba8:	683b      	ldr	r3, [r7, #0]
 8017baa:	88db      	ldrh	r3, [r3, #6]
 8017bac:	2b00      	cmp	r3, #0
 8017bae:	d104      	bne.n	8017bba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8017bb0:	7bbb      	ldrb	r3, [r7, #14]
 8017bb2:	4619      	mov	r1, r3
 8017bb4:	6878      	ldr	r0, [r7, #4]
 8017bb6:	f001 f9bb 	bl	8018f30 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017bba:	6878      	ldr	r0, [r7, #4]
 8017bbc:	f000 fd64 	bl	8018688 <USBD_CtlSendStatus>

              break;
 8017bc0:	e004      	b.n	8017bcc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8017bc2:	6839      	ldr	r1, [r7, #0]
 8017bc4:	6878      	ldr	r0, [r7, #4]
 8017bc6:	f000 fc88 	bl	80184da <USBD_CtlError>
              break;
 8017bca:	bf00      	nop
          }
          break;
 8017bcc:	e107      	b.n	8017dde <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bd4:	b2db      	uxtb	r3, r3
 8017bd6:	2b02      	cmp	r3, #2
 8017bd8:	d002      	beq.n	8017be0 <USBD_StdEPReq+0x124>
 8017bda:	2b03      	cmp	r3, #3
 8017bdc:	d016      	beq.n	8017c0c <USBD_StdEPReq+0x150>
 8017bde:	e04b      	b.n	8017c78 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017be0:	7bbb      	ldrb	r3, [r7, #14]
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d00d      	beq.n	8017c02 <USBD_StdEPReq+0x146>
 8017be6:	7bbb      	ldrb	r3, [r7, #14]
 8017be8:	2b80      	cmp	r3, #128	@ 0x80
 8017bea:	d00a      	beq.n	8017c02 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017bec:	7bbb      	ldrb	r3, [r7, #14]
 8017bee:	4619      	mov	r1, r3
 8017bf0:	6878      	ldr	r0, [r7, #4]
 8017bf2:	f001 f99d 	bl	8018f30 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017bf6:	2180      	movs	r1, #128	@ 0x80
 8017bf8:	6878      	ldr	r0, [r7, #4]
 8017bfa:	f001 f999 	bl	8018f30 <USBD_LL_StallEP>
 8017bfe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017c00:	e040      	b.n	8017c84 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8017c02:	6839      	ldr	r1, [r7, #0]
 8017c04:	6878      	ldr	r0, [r7, #4]
 8017c06:	f000 fc68 	bl	80184da <USBD_CtlError>
              break;
 8017c0a:	e03b      	b.n	8017c84 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017c0c:	683b      	ldr	r3, [r7, #0]
 8017c0e:	885b      	ldrh	r3, [r3, #2]
 8017c10:	2b00      	cmp	r3, #0
 8017c12:	d136      	bne.n	8017c82 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8017c14:	7bbb      	ldrb	r3, [r7, #14]
 8017c16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d004      	beq.n	8017c28 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8017c1e:	7bbb      	ldrb	r3, [r7, #14]
 8017c20:	4619      	mov	r1, r3
 8017c22:	6878      	ldr	r0, [r7, #4]
 8017c24:	f001 f9a3 	bl	8018f6e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017c28:	6878      	ldr	r0, [r7, #4]
 8017c2a:	f000 fd2d 	bl	8018688 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8017c2e:	7bbb      	ldrb	r3, [r7, #14]
 8017c30:	4619      	mov	r1, r3
 8017c32:	6878      	ldr	r0, [r7, #4]
 8017c34:	f7ff fde4 	bl	8017800 <USBD_CoreFindEP>
 8017c38:	4603      	mov	r3, r0
 8017c3a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017c3c:	7b7b      	ldrb	r3, [r7, #13]
 8017c3e:	2bff      	cmp	r3, #255	@ 0xff
 8017c40:	d01f      	beq.n	8017c82 <USBD_StdEPReq+0x1c6>
 8017c42:	7b7b      	ldrb	r3, [r7, #13]
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	d11c      	bne.n	8017c82 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8017c48:	7b7a      	ldrb	r2, [r7, #13]
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8017c50:	7b7a      	ldrb	r2, [r7, #13]
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	32ae      	adds	r2, #174	@ 0xae
 8017c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c5a:	689b      	ldr	r3, [r3, #8]
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d010      	beq.n	8017c82 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8017c60:	7b7a      	ldrb	r2, [r7, #13]
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	32ae      	adds	r2, #174	@ 0xae
 8017c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c6a:	689b      	ldr	r3, [r3, #8]
 8017c6c:	6839      	ldr	r1, [r7, #0]
 8017c6e:	6878      	ldr	r0, [r7, #4]
 8017c70:	4798      	blx	r3
 8017c72:	4603      	mov	r3, r0
 8017c74:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8017c76:	e004      	b.n	8017c82 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017c78:	6839      	ldr	r1, [r7, #0]
 8017c7a:	6878      	ldr	r0, [r7, #4]
 8017c7c:	f000 fc2d 	bl	80184da <USBD_CtlError>
              break;
 8017c80:	e000      	b.n	8017c84 <USBD_StdEPReq+0x1c8>
              break;
 8017c82:	bf00      	nop
          }
          break;
 8017c84:	e0ab      	b.n	8017dde <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017c8c:	b2db      	uxtb	r3, r3
 8017c8e:	2b02      	cmp	r3, #2
 8017c90:	d002      	beq.n	8017c98 <USBD_StdEPReq+0x1dc>
 8017c92:	2b03      	cmp	r3, #3
 8017c94:	d032      	beq.n	8017cfc <USBD_StdEPReq+0x240>
 8017c96:	e097      	b.n	8017dc8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017c98:	7bbb      	ldrb	r3, [r7, #14]
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d007      	beq.n	8017cae <USBD_StdEPReq+0x1f2>
 8017c9e:	7bbb      	ldrb	r3, [r7, #14]
 8017ca0:	2b80      	cmp	r3, #128	@ 0x80
 8017ca2:	d004      	beq.n	8017cae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8017ca4:	6839      	ldr	r1, [r7, #0]
 8017ca6:	6878      	ldr	r0, [r7, #4]
 8017ca8:	f000 fc17 	bl	80184da <USBD_CtlError>
                break;
 8017cac:	e091      	b.n	8017dd2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017cae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	da0b      	bge.n	8017cce <USBD_StdEPReq+0x212>
 8017cb6:	7bbb      	ldrb	r3, [r7, #14]
 8017cb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017cbc:	4613      	mov	r3, r2
 8017cbe:	009b      	lsls	r3, r3, #2
 8017cc0:	4413      	add	r3, r2
 8017cc2:	009b      	lsls	r3, r3, #2
 8017cc4:	3310      	adds	r3, #16
 8017cc6:	687a      	ldr	r2, [r7, #4]
 8017cc8:	4413      	add	r3, r2
 8017cca:	3304      	adds	r3, #4
 8017ccc:	e00b      	b.n	8017ce6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8017cce:	7bbb      	ldrb	r3, [r7, #14]
 8017cd0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017cd4:	4613      	mov	r3, r2
 8017cd6:	009b      	lsls	r3, r3, #2
 8017cd8:	4413      	add	r3, r2
 8017cda:	009b      	lsls	r3, r3, #2
 8017cdc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017ce0:	687a      	ldr	r2, [r7, #4]
 8017ce2:	4413      	add	r3, r2
 8017ce4:	3304      	adds	r3, #4
 8017ce6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017ce8:	68bb      	ldr	r3, [r7, #8]
 8017cea:	2200      	movs	r2, #0
 8017cec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017cee:	68bb      	ldr	r3, [r7, #8]
 8017cf0:	2202      	movs	r2, #2
 8017cf2:	4619      	mov	r1, r3
 8017cf4:	6878      	ldr	r0, [r7, #4]
 8017cf6:	f000 fc6d 	bl	80185d4 <USBD_CtlSendData>
              break;
 8017cfa:	e06a      	b.n	8017dd2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017cfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	da11      	bge.n	8017d28 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017d04:	7bbb      	ldrb	r3, [r7, #14]
 8017d06:	f003 020f 	and.w	r2, r3, #15
 8017d0a:	6879      	ldr	r1, [r7, #4]
 8017d0c:	4613      	mov	r3, r2
 8017d0e:	009b      	lsls	r3, r3, #2
 8017d10:	4413      	add	r3, r2
 8017d12:	009b      	lsls	r3, r3, #2
 8017d14:	440b      	add	r3, r1
 8017d16:	3324      	adds	r3, #36	@ 0x24
 8017d18:	881b      	ldrh	r3, [r3, #0]
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d117      	bne.n	8017d4e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8017d1e:	6839      	ldr	r1, [r7, #0]
 8017d20:	6878      	ldr	r0, [r7, #4]
 8017d22:	f000 fbda 	bl	80184da <USBD_CtlError>
                  break;
 8017d26:	e054      	b.n	8017dd2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8017d28:	7bbb      	ldrb	r3, [r7, #14]
 8017d2a:	f003 020f 	and.w	r2, r3, #15
 8017d2e:	6879      	ldr	r1, [r7, #4]
 8017d30:	4613      	mov	r3, r2
 8017d32:	009b      	lsls	r3, r3, #2
 8017d34:	4413      	add	r3, r2
 8017d36:	009b      	lsls	r3, r3, #2
 8017d38:	440b      	add	r3, r1
 8017d3a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017d3e:	881b      	ldrh	r3, [r3, #0]
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d104      	bne.n	8017d4e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8017d44:	6839      	ldr	r1, [r7, #0]
 8017d46:	6878      	ldr	r0, [r7, #4]
 8017d48:	f000 fbc7 	bl	80184da <USBD_CtlError>
                  break;
 8017d4c:	e041      	b.n	8017dd2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017d4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	da0b      	bge.n	8017d6e <USBD_StdEPReq+0x2b2>
 8017d56:	7bbb      	ldrb	r3, [r7, #14]
 8017d58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017d5c:	4613      	mov	r3, r2
 8017d5e:	009b      	lsls	r3, r3, #2
 8017d60:	4413      	add	r3, r2
 8017d62:	009b      	lsls	r3, r3, #2
 8017d64:	3310      	adds	r3, #16
 8017d66:	687a      	ldr	r2, [r7, #4]
 8017d68:	4413      	add	r3, r2
 8017d6a:	3304      	adds	r3, #4
 8017d6c:	e00b      	b.n	8017d86 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8017d6e:	7bbb      	ldrb	r3, [r7, #14]
 8017d70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017d74:	4613      	mov	r3, r2
 8017d76:	009b      	lsls	r3, r3, #2
 8017d78:	4413      	add	r3, r2
 8017d7a:	009b      	lsls	r3, r3, #2
 8017d7c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8017d80:	687a      	ldr	r2, [r7, #4]
 8017d82:	4413      	add	r3, r2
 8017d84:	3304      	adds	r3, #4
 8017d86:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017d88:	7bbb      	ldrb	r3, [r7, #14]
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d002      	beq.n	8017d94 <USBD_StdEPReq+0x2d8>
 8017d8e:	7bbb      	ldrb	r3, [r7, #14]
 8017d90:	2b80      	cmp	r3, #128	@ 0x80
 8017d92:	d103      	bne.n	8017d9c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8017d94:	68bb      	ldr	r3, [r7, #8]
 8017d96:	2200      	movs	r2, #0
 8017d98:	601a      	str	r2, [r3, #0]
 8017d9a:	e00e      	b.n	8017dba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017d9c:	7bbb      	ldrb	r3, [r7, #14]
 8017d9e:	4619      	mov	r1, r3
 8017da0:	6878      	ldr	r0, [r7, #4]
 8017da2:	f001 f903 	bl	8018fac <USBD_LL_IsStallEP>
 8017da6:	4603      	mov	r3, r0
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d003      	beq.n	8017db4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017dac:	68bb      	ldr	r3, [r7, #8]
 8017dae:	2201      	movs	r2, #1
 8017db0:	601a      	str	r2, [r3, #0]
 8017db2:	e002      	b.n	8017dba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017db4:	68bb      	ldr	r3, [r7, #8]
 8017db6:	2200      	movs	r2, #0
 8017db8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017dba:	68bb      	ldr	r3, [r7, #8]
 8017dbc:	2202      	movs	r2, #2
 8017dbe:	4619      	mov	r1, r3
 8017dc0:	6878      	ldr	r0, [r7, #4]
 8017dc2:	f000 fc07 	bl	80185d4 <USBD_CtlSendData>
              break;
 8017dc6:	e004      	b.n	8017dd2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017dc8:	6839      	ldr	r1, [r7, #0]
 8017dca:	6878      	ldr	r0, [r7, #4]
 8017dcc:	f000 fb85 	bl	80184da <USBD_CtlError>
              break;
 8017dd0:	bf00      	nop
          }
          break;
 8017dd2:	e004      	b.n	8017dde <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017dd4:	6839      	ldr	r1, [r7, #0]
 8017dd6:	6878      	ldr	r0, [r7, #4]
 8017dd8:	f000 fb7f 	bl	80184da <USBD_CtlError>
          break;
 8017ddc:	bf00      	nop
      }
      break;
 8017dde:	e005      	b.n	8017dec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8017de0:	6839      	ldr	r1, [r7, #0]
 8017de2:	6878      	ldr	r0, [r7, #4]
 8017de4:	f000 fb79 	bl	80184da <USBD_CtlError>
      break;
 8017de8:	e000      	b.n	8017dec <USBD_StdEPReq+0x330>
      break;
 8017dea:	bf00      	nop
  }

  return ret;
 8017dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8017dee:	4618      	mov	r0, r3
 8017df0:	3710      	adds	r7, #16
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}
	...

08017df8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b084      	sub	sp, #16
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	6078      	str	r0, [r7, #4]
 8017e00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8017e02:	2300      	movs	r3, #0
 8017e04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017e06:	2300      	movs	r3, #0
 8017e08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017e0a:	2300      	movs	r3, #0
 8017e0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8017e0e:	683b      	ldr	r3, [r7, #0]
 8017e10:	885b      	ldrh	r3, [r3, #2]
 8017e12:	0a1b      	lsrs	r3, r3, #8
 8017e14:	b29b      	uxth	r3, r3
 8017e16:	3b01      	subs	r3, #1
 8017e18:	2b0e      	cmp	r3, #14
 8017e1a:	f200 8152 	bhi.w	80180c2 <USBD_GetDescriptor+0x2ca>
 8017e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8017e24 <USBD_GetDescriptor+0x2c>)
 8017e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e24:	08017e95 	.word	0x08017e95
 8017e28:	08017ead 	.word	0x08017ead
 8017e2c:	08017eed 	.word	0x08017eed
 8017e30:	080180c3 	.word	0x080180c3
 8017e34:	080180c3 	.word	0x080180c3
 8017e38:	08018063 	.word	0x08018063
 8017e3c:	0801808f 	.word	0x0801808f
 8017e40:	080180c3 	.word	0x080180c3
 8017e44:	080180c3 	.word	0x080180c3
 8017e48:	080180c3 	.word	0x080180c3
 8017e4c:	080180c3 	.word	0x080180c3
 8017e50:	080180c3 	.word	0x080180c3
 8017e54:	080180c3 	.word	0x080180c3
 8017e58:	080180c3 	.word	0x080180c3
 8017e5c:	08017e61 	.word	0x08017e61
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017e66:	69db      	ldr	r3, [r3, #28]
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d00b      	beq.n	8017e84 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8017e6c:	687b      	ldr	r3, [r7, #4]
 8017e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017e72:	69db      	ldr	r3, [r3, #28]
 8017e74:	687a      	ldr	r2, [r7, #4]
 8017e76:	7c12      	ldrb	r2, [r2, #16]
 8017e78:	f107 0108 	add.w	r1, r7, #8
 8017e7c:	4610      	mov	r0, r2
 8017e7e:	4798      	blx	r3
 8017e80:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017e82:	e126      	b.n	80180d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017e84:	6839      	ldr	r1, [r7, #0]
 8017e86:	6878      	ldr	r0, [r7, #4]
 8017e88:	f000 fb27 	bl	80184da <USBD_CtlError>
        err++;
 8017e8c:	7afb      	ldrb	r3, [r7, #11]
 8017e8e:	3301      	adds	r3, #1
 8017e90:	72fb      	strb	r3, [r7, #11]
      break;
 8017e92:	e11e      	b.n	80180d2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017e9a:	681b      	ldr	r3, [r3, #0]
 8017e9c:	687a      	ldr	r2, [r7, #4]
 8017e9e:	7c12      	ldrb	r2, [r2, #16]
 8017ea0:	f107 0108 	add.w	r1, r7, #8
 8017ea4:	4610      	mov	r0, r2
 8017ea6:	4798      	blx	r3
 8017ea8:	60f8      	str	r0, [r7, #12]
      break;
 8017eaa:	e112      	b.n	80180d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017eac:	687b      	ldr	r3, [r7, #4]
 8017eae:	7c1b      	ldrb	r3, [r3, #16]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d10d      	bne.n	8017ed0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017eb4:	687b      	ldr	r3, [r7, #4]
 8017eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017ebc:	f107 0208 	add.w	r2, r7, #8
 8017ec0:	4610      	mov	r0, r2
 8017ec2:	4798      	blx	r3
 8017ec4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017ec6:	68fb      	ldr	r3, [r7, #12]
 8017ec8:	3301      	adds	r3, #1
 8017eca:	2202      	movs	r2, #2
 8017ecc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8017ece:	e100      	b.n	80180d2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8017ed0:	687b      	ldr	r3, [r7, #4]
 8017ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ed8:	f107 0208 	add.w	r2, r7, #8
 8017edc:	4610      	mov	r0, r2
 8017ede:	4798      	blx	r3
 8017ee0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017ee2:	68fb      	ldr	r3, [r7, #12]
 8017ee4:	3301      	adds	r3, #1
 8017ee6:	2202      	movs	r2, #2
 8017ee8:	701a      	strb	r2, [r3, #0]
      break;
 8017eea:	e0f2      	b.n	80180d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8017eec:	683b      	ldr	r3, [r7, #0]
 8017eee:	885b      	ldrh	r3, [r3, #2]
 8017ef0:	b2db      	uxtb	r3, r3
 8017ef2:	2b05      	cmp	r3, #5
 8017ef4:	f200 80ac 	bhi.w	8018050 <USBD_GetDescriptor+0x258>
 8017ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8017f00 <USBD_GetDescriptor+0x108>)
 8017efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017efe:	bf00      	nop
 8017f00:	08017f19 	.word	0x08017f19
 8017f04:	08017f4d 	.word	0x08017f4d
 8017f08:	08017f81 	.word	0x08017f81
 8017f0c:	08017fb5 	.word	0x08017fb5
 8017f10:	08017fe9 	.word	0x08017fe9
 8017f14:	0801801d 	.word	0x0801801d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f1e:	685b      	ldr	r3, [r3, #4]
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d00b      	beq.n	8017f3c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f2a:	685b      	ldr	r3, [r3, #4]
 8017f2c:	687a      	ldr	r2, [r7, #4]
 8017f2e:	7c12      	ldrb	r2, [r2, #16]
 8017f30:	f107 0108 	add.w	r1, r7, #8
 8017f34:	4610      	mov	r0, r2
 8017f36:	4798      	blx	r3
 8017f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017f3a:	e091      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017f3c:	6839      	ldr	r1, [r7, #0]
 8017f3e:	6878      	ldr	r0, [r7, #4]
 8017f40:	f000 facb 	bl	80184da <USBD_CtlError>
            err++;
 8017f44:	7afb      	ldrb	r3, [r7, #11]
 8017f46:	3301      	adds	r3, #1
 8017f48:	72fb      	strb	r3, [r7, #11]
          break;
 8017f4a:	e089      	b.n	8018060 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f52:	689b      	ldr	r3, [r3, #8]
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	d00b      	beq.n	8017f70 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f5e:	689b      	ldr	r3, [r3, #8]
 8017f60:	687a      	ldr	r2, [r7, #4]
 8017f62:	7c12      	ldrb	r2, [r2, #16]
 8017f64:	f107 0108 	add.w	r1, r7, #8
 8017f68:	4610      	mov	r0, r2
 8017f6a:	4798      	blx	r3
 8017f6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017f6e:	e077      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017f70:	6839      	ldr	r1, [r7, #0]
 8017f72:	6878      	ldr	r0, [r7, #4]
 8017f74:	f000 fab1 	bl	80184da <USBD_CtlError>
            err++;
 8017f78:	7afb      	ldrb	r3, [r7, #11]
 8017f7a:	3301      	adds	r3, #1
 8017f7c:	72fb      	strb	r3, [r7, #11]
          break;
 8017f7e:	e06f      	b.n	8018060 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8017f80:	687b      	ldr	r3, [r7, #4]
 8017f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f86:	68db      	ldr	r3, [r3, #12]
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d00b      	beq.n	8017fa4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017f92:	68db      	ldr	r3, [r3, #12]
 8017f94:	687a      	ldr	r2, [r7, #4]
 8017f96:	7c12      	ldrb	r2, [r2, #16]
 8017f98:	f107 0108 	add.w	r1, r7, #8
 8017f9c:	4610      	mov	r0, r2
 8017f9e:	4798      	blx	r3
 8017fa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017fa2:	e05d      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017fa4:	6839      	ldr	r1, [r7, #0]
 8017fa6:	6878      	ldr	r0, [r7, #4]
 8017fa8:	f000 fa97 	bl	80184da <USBD_CtlError>
            err++;
 8017fac:	7afb      	ldrb	r3, [r7, #11]
 8017fae:	3301      	adds	r3, #1
 8017fb0:	72fb      	strb	r3, [r7, #11]
          break;
 8017fb2:	e055      	b.n	8018060 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017fb4:	687b      	ldr	r3, [r7, #4]
 8017fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017fba:	691b      	ldr	r3, [r3, #16]
 8017fbc:	2b00      	cmp	r3, #0
 8017fbe:	d00b      	beq.n	8017fd8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017fc6:	691b      	ldr	r3, [r3, #16]
 8017fc8:	687a      	ldr	r2, [r7, #4]
 8017fca:	7c12      	ldrb	r2, [r2, #16]
 8017fcc:	f107 0108 	add.w	r1, r7, #8
 8017fd0:	4610      	mov	r0, r2
 8017fd2:	4798      	blx	r3
 8017fd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017fd6:	e043      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017fd8:	6839      	ldr	r1, [r7, #0]
 8017fda:	6878      	ldr	r0, [r7, #4]
 8017fdc:	f000 fa7d 	bl	80184da <USBD_CtlError>
            err++;
 8017fe0:	7afb      	ldrb	r3, [r7, #11]
 8017fe2:	3301      	adds	r3, #1
 8017fe4:	72fb      	strb	r3, [r7, #11]
          break;
 8017fe6:	e03b      	b.n	8018060 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017fee:	695b      	ldr	r3, [r3, #20]
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d00b      	beq.n	801800c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017ffa:	695b      	ldr	r3, [r3, #20]
 8017ffc:	687a      	ldr	r2, [r7, #4]
 8017ffe:	7c12      	ldrb	r2, [r2, #16]
 8018000:	f107 0108 	add.w	r1, r7, #8
 8018004:	4610      	mov	r0, r2
 8018006:	4798      	blx	r3
 8018008:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801800a:	e029      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801800c:	6839      	ldr	r1, [r7, #0]
 801800e:	6878      	ldr	r0, [r7, #4]
 8018010:	f000 fa63 	bl	80184da <USBD_CtlError>
            err++;
 8018014:	7afb      	ldrb	r3, [r7, #11]
 8018016:	3301      	adds	r3, #1
 8018018:	72fb      	strb	r3, [r7, #11]
          break;
 801801a:	e021      	b.n	8018060 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018022:	699b      	ldr	r3, [r3, #24]
 8018024:	2b00      	cmp	r3, #0
 8018026:	d00b      	beq.n	8018040 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801802e:	699b      	ldr	r3, [r3, #24]
 8018030:	687a      	ldr	r2, [r7, #4]
 8018032:	7c12      	ldrb	r2, [r2, #16]
 8018034:	f107 0108 	add.w	r1, r7, #8
 8018038:	4610      	mov	r0, r2
 801803a:	4798      	blx	r3
 801803c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801803e:	e00f      	b.n	8018060 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8018040:	6839      	ldr	r1, [r7, #0]
 8018042:	6878      	ldr	r0, [r7, #4]
 8018044:	f000 fa49 	bl	80184da <USBD_CtlError>
            err++;
 8018048:	7afb      	ldrb	r3, [r7, #11]
 801804a:	3301      	adds	r3, #1
 801804c:	72fb      	strb	r3, [r7, #11]
          break;
 801804e:	e007      	b.n	8018060 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8018050:	6839      	ldr	r1, [r7, #0]
 8018052:	6878      	ldr	r0, [r7, #4]
 8018054:	f000 fa41 	bl	80184da <USBD_CtlError>
          err++;
 8018058:	7afb      	ldrb	r3, [r7, #11]
 801805a:	3301      	adds	r3, #1
 801805c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801805e:	bf00      	nop
      }
      break;
 8018060:	e037      	b.n	80180d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	7c1b      	ldrb	r3, [r3, #16]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d109      	bne.n	801807e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8018070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018072:	f107 0208 	add.w	r2, r7, #8
 8018076:	4610      	mov	r0, r2
 8018078:	4798      	blx	r3
 801807a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801807c:	e029      	b.n	80180d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801807e:	6839      	ldr	r1, [r7, #0]
 8018080:	6878      	ldr	r0, [r7, #4]
 8018082:	f000 fa2a 	bl	80184da <USBD_CtlError>
        err++;
 8018086:	7afb      	ldrb	r3, [r7, #11]
 8018088:	3301      	adds	r3, #1
 801808a:	72fb      	strb	r3, [r7, #11]
      break;
 801808c:	e021      	b.n	80180d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	7c1b      	ldrb	r3, [r3, #16]
 8018092:	2b00      	cmp	r3, #0
 8018094:	d10d      	bne.n	80180b2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801809c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801809e:	f107 0208 	add.w	r2, r7, #8
 80180a2:	4610      	mov	r0, r2
 80180a4:	4798      	blx	r3
 80180a6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80180a8:	68fb      	ldr	r3, [r7, #12]
 80180aa:	3301      	adds	r3, #1
 80180ac:	2207      	movs	r2, #7
 80180ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80180b0:	e00f      	b.n	80180d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80180b2:	6839      	ldr	r1, [r7, #0]
 80180b4:	6878      	ldr	r0, [r7, #4]
 80180b6:	f000 fa10 	bl	80184da <USBD_CtlError>
        err++;
 80180ba:	7afb      	ldrb	r3, [r7, #11]
 80180bc:	3301      	adds	r3, #1
 80180be:	72fb      	strb	r3, [r7, #11]
      break;
 80180c0:	e007      	b.n	80180d2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80180c2:	6839      	ldr	r1, [r7, #0]
 80180c4:	6878      	ldr	r0, [r7, #4]
 80180c6:	f000 fa08 	bl	80184da <USBD_CtlError>
      err++;
 80180ca:	7afb      	ldrb	r3, [r7, #11]
 80180cc:	3301      	adds	r3, #1
 80180ce:	72fb      	strb	r3, [r7, #11]
      break;
 80180d0:	bf00      	nop
  }

  if (err != 0U)
 80180d2:	7afb      	ldrb	r3, [r7, #11]
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d11e      	bne.n	8018116 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80180d8:	683b      	ldr	r3, [r7, #0]
 80180da:	88db      	ldrh	r3, [r3, #6]
 80180dc:	2b00      	cmp	r3, #0
 80180de:	d016      	beq.n	801810e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80180e0:	893b      	ldrh	r3, [r7, #8]
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d00e      	beq.n	8018104 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80180e6:	683b      	ldr	r3, [r7, #0]
 80180e8:	88da      	ldrh	r2, [r3, #6]
 80180ea:	893b      	ldrh	r3, [r7, #8]
 80180ec:	4293      	cmp	r3, r2
 80180ee:	bf28      	it	cs
 80180f0:	4613      	movcs	r3, r2
 80180f2:	b29b      	uxth	r3, r3
 80180f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80180f6:	893b      	ldrh	r3, [r7, #8]
 80180f8:	461a      	mov	r2, r3
 80180fa:	68f9      	ldr	r1, [r7, #12]
 80180fc:	6878      	ldr	r0, [r7, #4]
 80180fe:	f000 fa69 	bl	80185d4 <USBD_CtlSendData>
 8018102:	e009      	b.n	8018118 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8018104:	6839      	ldr	r1, [r7, #0]
 8018106:	6878      	ldr	r0, [r7, #4]
 8018108:	f000 f9e7 	bl	80184da <USBD_CtlError>
 801810c:	e004      	b.n	8018118 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801810e:	6878      	ldr	r0, [r7, #4]
 8018110:	f000 faba 	bl	8018688 <USBD_CtlSendStatus>
 8018114:	e000      	b.n	8018118 <USBD_GetDescriptor+0x320>
    return;
 8018116:	bf00      	nop
  }
}
 8018118:	3710      	adds	r7, #16
 801811a:	46bd      	mov	sp, r7
 801811c:	bd80      	pop	{r7, pc}
 801811e:	bf00      	nop

08018120 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018120:	b580      	push	{r7, lr}
 8018122:	b084      	sub	sp, #16
 8018124:	af00      	add	r7, sp, #0
 8018126:	6078      	str	r0, [r7, #4]
 8018128:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801812a:	683b      	ldr	r3, [r7, #0]
 801812c:	889b      	ldrh	r3, [r3, #4]
 801812e:	2b00      	cmp	r3, #0
 8018130:	d131      	bne.n	8018196 <USBD_SetAddress+0x76>
 8018132:	683b      	ldr	r3, [r7, #0]
 8018134:	88db      	ldrh	r3, [r3, #6]
 8018136:	2b00      	cmp	r3, #0
 8018138:	d12d      	bne.n	8018196 <USBD_SetAddress+0x76>
 801813a:	683b      	ldr	r3, [r7, #0]
 801813c:	885b      	ldrh	r3, [r3, #2]
 801813e:	2b7f      	cmp	r3, #127	@ 0x7f
 8018140:	d829      	bhi.n	8018196 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8018142:	683b      	ldr	r3, [r7, #0]
 8018144:	885b      	ldrh	r3, [r3, #2]
 8018146:	b2db      	uxtb	r3, r3
 8018148:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801814c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018154:	b2db      	uxtb	r3, r3
 8018156:	2b03      	cmp	r3, #3
 8018158:	d104      	bne.n	8018164 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801815a:	6839      	ldr	r1, [r7, #0]
 801815c:	6878      	ldr	r0, [r7, #4]
 801815e:	f000 f9bc 	bl	80184da <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018162:	e01d      	b.n	80181a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8018164:	687b      	ldr	r3, [r7, #4]
 8018166:	7bfa      	ldrb	r2, [r7, #15]
 8018168:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801816c:	7bfb      	ldrb	r3, [r7, #15]
 801816e:	4619      	mov	r1, r3
 8018170:	6878      	ldr	r0, [r7, #4]
 8018172:	f000 ff47 	bl	8019004 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8018176:	6878      	ldr	r0, [r7, #4]
 8018178:	f000 fa86 	bl	8018688 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801817c:	7bfb      	ldrb	r3, [r7, #15]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d004      	beq.n	801818c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	2202      	movs	r2, #2
 8018186:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801818a:	e009      	b.n	80181a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801818c:	687b      	ldr	r3, [r7, #4]
 801818e:	2201      	movs	r2, #1
 8018190:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018194:	e004      	b.n	80181a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8018196:	6839      	ldr	r1, [r7, #0]
 8018198:	6878      	ldr	r0, [r7, #4]
 801819a:	f000 f99e 	bl	80184da <USBD_CtlError>
  }
}
 801819e:	bf00      	nop
 80181a0:	bf00      	nop
 80181a2:	3710      	adds	r7, #16
 80181a4:	46bd      	mov	sp, r7
 80181a6:	bd80      	pop	{r7, pc}

080181a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80181a8:	b580      	push	{r7, lr}
 80181aa:	b084      	sub	sp, #16
 80181ac:	af00      	add	r7, sp, #0
 80181ae:	6078      	str	r0, [r7, #4]
 80181b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80181b2:	2300      	movs	r3, #0
 80181b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80181b6:	683b      	ldr	r3, [r7, #0]
 80181b8:	885b      	ldrh	r3, [r3, #2]
 80181ba:	b2da      	uxtb	r2, r3
 80181bc:	4b4e      	ldr	r3, [pc, #312]	@ (80182f8 <USBD_SetConfig+0x150>)
 80181be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80181c0:	4b4d      	ldr	r3, [pc, #308]	@ (80182f8 <USBD_SetConfig+0x150>)
 80181c2:	781b      	ldrb	r3, [r3, #0]
 80181c4:	2b01      	cmp	r3, #1
 80181c6:	d905      	bls.n	80181d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80181c8:	6839      	ldr	r1, [r7, #0]
 80181ca:	6878      	ldr	r0, [r7, #4]
 80181cc:	f000 f985 	bl	80184da <USBD_CtlError>
    return USBD_FAIL;
 80181d0:	2303      	movs	r3, #3
 80181d2:	e08c      	b.n	80182ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80181da:	b2db      	uxtb	r3, r3
 80181dc:	2b02      	cmp	r3, #2
 80181de:	d002      	beq.n	80181e6 <USBD_SetConfig+0x3e>
 80181e0:	2b03      	cmp	r3, #3
 80181e2:	d029      	beq.n	8018238 <USBD_SetConfig+0x90>
 80181e4:	e075      	b.n	80182d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80181e6:	4b44      	ldr	r3, [pc, #272]	@ (80182f8 <USBD_SetConfig+0x150>)
 80181e8:	781b      	ldrb	r3, [r3, #0]
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d020      	beq.n	8018230 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80181ee:	4b42      	ldr	r3, [pc, #264]	@ (80182f8 <USBD_SetConfig+0x150>)
 80181f0:	781b      	ldrb	r3, [r3, #0]
 80181f2:	461a      	mov	r2, r3
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80181f8:	4b3f      	ldr	r3, [pc, #252]	@ (80182f8 <USBD_SetConfig+0x150>)
 80181fa:	781b      	ldrb	r3, [r3, #0]
 80181fc:	4619      	mov	r1, r3
 80181fe:	6878      	ldr	r0, [r7, #4]
 8018200:	f7fe ffb9 	bl	8017176 <USBD_SetClassConfig>
 8018204:	4603      	mov	r3, r0
 8018206:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8018208:	7bfb      	ldrb	r3, [r7, #15]
 801820a:	2b00      	cmp	r3, #0
 801820c:	d008      	beq.n	8018220 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801820e:	6839      	ldr	r1, [r7, #0]
 8018210:	6878      	ldr	r0, [r7, #4]
 8018212:	f000 f962 	bl	80184da <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	2202      	movs	r2, #2
 801821a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801821e:	e065      	b.n	80182ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8018220:	6878      	ldr	r0, [r7, #4]
 8018222:	f000 fa31 	bl	8018688 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	2203      	movs	r2, #3
 801822a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801822e:	e05d      	b.n	80182ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f000 fa29 	bl	8018688 <USBD_CtlSendStatus>
      break;
 8018236:	e059      	b.n	80182ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8018238:	4b2f      	ldr	r3, [pc, #188]	@ (80182f8 <USBD_SetConfig+0x150>)
 801823a:	781b      	ldrb	r3, [r3, #0]
 801823c:	2b00      	cmp	r3, #0
 801823e:	d112      	bne.n	8018266 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	2202      	movs	r2, #2
 8018244:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8018248:	4b2b      	ldr	r3, [pc, #172]	@ (80182f8 <USBD_SetConfig+0x150>)
 801824a:	781b      	ldrb	r3, [r3, #0]
 801824c:	461a      	mov	r2, r3
 801824e:	687b      	ldr	r3, [r7, #4]
 8018250:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8018252:	4b29      	ldr	r3, [pc, #164]	@ (80182f8 <USBD_SetConfig+0x150>)
 8018254:	781b      	ldrb	r3, [r3, #0]
 8018256:	4619      	mov	r1, r3
 8018258:	6878      	ldr	r0, [r7, #4]
 801825a:	f7fe ffa8 	bl	80171ae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801825e:	6878      	ldr	r0, [r7, #4]
 8018260:	f000 fa12 	bl	8018688 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8018264:	e042      	b.n	80182ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8018266:	4b24      	ldr	r3, [pc, #144]	@ (80182f8 <USBD_SetConfig+0x150>)
 8018268:	781b      	ldrb	r3, [r3, #0]
 801826a:	461a      	mov	r2, r3
 801826c:	687b      	ldr	r3, [r7, #4]
 801826e:	685b      	ldr	r3, [r3, #4]
 8018270:	429a      	cmp	r2, r3
 8018272:	d02a      	beq.n	80182ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	685b      	ldr	r3, [r3, #4]
 8018278:	b2db      	uxtb	r3, r3
 801827a:	4619      	mov	r1, r3
 801827c:	6878      	ldr	r0, [r7, #4]
 801827e:	f7fe ff96 	bl	80171ae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8018282:	4b1d      	ldr	r3, [pc, #116]	@ (80182f8 <USBD_SetConfig+0x150>)
 8018284:	781b      	ldrb	r3, [r3, #0]
 8018286:	461a      	mov	r2, r3
 8018288:	687b      	ldr	r3, [r7, #4]
 801828a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801828c:	4b1a      	ldr	r3, [pc, #104]	@ (80182f8 <USBD_SetConfig+0x150>)
 801828e:	781b      	ldrb	r3, [r3, #0]
 8018290:	4619      	mov	r1, r3
 8018292:	6878      	ldr	r0, [r7, #4]
 8018294:	f7fe ff6f 	bl	8017176 <USBD_SetClassConfig>
 8018298:	4603      	mov	r3, r0
 801829a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801829c:	7bfb      	ldrb	r3, [r7, #15]
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d00f      	beq.n	80182c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80182a2:	6839      	ldr	r1, [r7, #0]
 80182a4:	6878      	ldr	r0, [r7, #4]
 80182a6:	f000 f918 	bl	80184da <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	685b      	ldr	r3, [r3, #4]
 80182ae:	b2db      	uxtb	r3, r3
 80182b0:	4619      	mov	r1, r3
 80182b2:	6878      	ldr	r0, [r7, #4]
 80182b4:	f7fe ff7b 	bl	80171ae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	2202      	movs	r2, #2
 80182bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80182c0:	e014      	b.n	80182ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80182c2:	6878      	ldr	r0, [r7, #4]
 80182c4:	f000 f9e0 	bl	8018688 <USBD_CtlSendStatus>
      break;
 80182c8:	e010      	b.n	80182ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80182ca:	6878      	ldr	r0, [r7, #4]
 80182cc:	f000 f9dc 	bl	8018688 <USBD_CtlSendStatus>
      break;
 80182d0:	e00c      	b.n	80182ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80182d2:	6839      	ldr	r1, [r7, #0]
 80182d4:	6878      	ldr	r0, [r7, #4]
 80182d6:	f000 f900 	bl	80184da <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80182da:	4b07      	ldr	r3, [pc, #28]	@ (80182f8 <USBD_SetConfig+0x150>)
 80182dc:	781b      	ldrb	r3, [r3, #0]
 80182de:	4619      	mov	r1, r3
 80182e0:	6878      	ldr	r0, [r7, #4]
 80182e2:	f7fe ff64 	bl	80171ae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80182e6:	2303      	movs	r3, #3
 80182e8:	73fb      	strb	r3, [r7, #15]
      break;
 80182ea:	bf00      	nop
  }

  return ret;
 80182ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80182ee:	4618      	mov	r0, r3
 80182f0:	3710      	adds	r7, #16
 80182f2:	46bd      	mov	sp, r7
 80182f4:	bd80      	pop	{r7, pc}
 80182f6:	bf00      	nop
 80182f8:	240025cc 	.word	0x240025cc

080182fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	b082      	sub	sp, #8
 8018300:	af00      	add	r7, sp, #0
 8018302:	6078      	str	r0, [r7, #4]
 8018304:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8018306:	683b      	ldr	r3, [r7, #0]
 8018308:	88db      	ldrh	r3, [r3, #6]
 801830a:	2b01      	cmp	r3, #1
 801830c:	d004      	beq.n	8018318 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801830e:	6839      	ldr	r1, [r7, #0]
 8018310:	6878      	ldr	r0, [r7, #4]
 8018312:	f000 f8e2 	bl	80184da <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8018316:	e023      	b.n	8018360 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801831e:	b2db      	uxtb	r3, r3
 8018320:	2b02      	cmp	r3, #2
 8018322:	dc02      	bgt.n	801832a <USBD_GetConfig+0x2e>
 8018324:	2b00      	cmp	r3, #0
 8018326:	dc03      	bgt.n	8018330 <USBD_GetConfig+0x34>
 8018328:	e015      	b.n	8018356 <USBD_GetConfig+0x5a>
 801832a:	2b03      	cmp	r3, #3
 801832c:	d00b      	beq.n	8018346 <USBD_GetConfig+0x4a>
 801832e:	e012      	b.n	8018356 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	2200      	movs	r2, #0
 8018334:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8018336:	687b      	ldr	r3, [r7, #4]
 8018338:	3308      	adds	r3, #8
 801833a:	2201      	movs	r2, #1
 801833c:	4619      	mov	r1, r3
 801833e:	6878      	ldr	r0, [r7, #4]
 8018340:	f000 f948 	bl	80185d4 <USBD_CtlSendData>
        break;
 8018344:	e00c      	b.n	8018360 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	3304      	adds	r3, #4
 801834a:	2201      	movs	r2, #1
 801834c:	4619      	mov	r1, r3
 801834e:	6878      	ldr	r0, [r7, #4]
 8018350:	f000 f940 	bl	80185d4 <USBD_CtlSendData>
        break;
 8018354:	e004      	b.n	8018360 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8018356:	6839      	ldr	r1, [r7, #0]
 8018358:	6878      	ldr	r0, [r7, #4]
 801835a:	f000 f8be 	bl	80184da <USBD_CtlError>
        break;
 801835e:	bf00      	nop
}
 8018360:	bf00      	nop
 8018362:	3708      	adds	r7, #8
 8018364:	46bd      	mov	sp, r7
 8018366:	bd80      	pop	{r7, pc}

08018368 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b082      	sub	sp, #8
 801836c:	af00      	add	r7, sp, #0
 801836e:	6078      	str	r0, [r7, #4]
 8018370:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018378:	b2db      	uxtb	r3, r3
 801837a:	3b01      	subs	r3, #1
 801837c:	2b02      	cmp	r3, #2
 801837e:	d81e      	bhi.n	80183be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8018380:	683b      	ldr	r3, [r7, #0]
 8018382:	88db      	ldrh	r3, [r3, #6]
 8018384:	2b02      	cmp	r3, #2
 8018386:	d004      	beq.n	8018392 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8018388:	6839      	ldr	r1, [r7, #0]
 801838a:	6878      	ldr	r0, [r7, #4]
 801838c:	f000 f8a5 	bl	80184da <USBD_CtlError>
        break;
 8018390:	e01a      	b.n	80183c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8018392:	687b      	ldr	r3, [r7, #4]
 8018394:	2201      	movs	r2, #1
 8018396:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801839e:	2b00      	cmp	r3, #0
 80183a0:	d005      	beq.n	80183ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	68db      	ldr	r3, [r3, #12]
 80183a6:	f043 0202 	orr.w	r2, r3, #2
 80183aa:	687b      	ldr	r3, [r7, #4]
 80183ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80183ae:	687b      	ldr	r3, [r7, #4]
 80183b0:	330c      	adds	r3, #12
 80183b2:	2202      	movs	r2, #2
 80183b4:	4619      	mov	r1, r3
 80183b6:	6878      	ldr	r0, [r7, #4]
 80183b8:	f000 f90c 	bl	80185d4 <USBD_CtlSendData>
      break;
 80183bc:	e004      	b.n	80183c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80183be:	6839      	ldr	r1, [r7, #0]
 80183c0:	6878      	ldr	r0, [r7, #4]
 80183c2:	f000 f88a 	bl	80184da <USBD_CtlError>
      break;
 80183c6:	bf00      	nop
  }
}
 80183c8:	bf00      	nop
 80183ca:	3708      	adds	r7, #8
 80183cc:	46bd      	mov	sp, r7
 80183ce:	bd80      	pop	{r7, pc}

080183d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80183d0:	b580      	push	{r7, lr}
 80183d2:	b082      	sub	sp, #8
 80183d4:	af00      	add	r7, sp, #0
 80183d6:	6078      	str	r0, [r7, #4]
 80183d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80183da:	683b      	ldr	r3, [r7, #0]
 80183dc:	885b      	ldrh	r3, [r3, #2]
 80183de:	2b01      	cmp	r3, #1
 80183e0:	d107      	bne.n	80183f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	2201      	movs	r2, #1
 80183e6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80183ea:	6878      	ldr	r0, [r7, #4]
 80183ec:	f000 f94c 	bl	8018688 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80183f0:	e013      	b.n	801841a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80183f2:	683b      	ldr	r3, [r7, #0]
 80183f4:	885b      	ldrh	r3, [r3, #2]
 80183f6:	2b02      	cmp	r3, #2
 80183f8:	d10b      	bne.n	8018412 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80183fa:	683b      	ldr	r3, [r7, #0]
 80183fc:	889b      	ldrh	r3, [r3, #4]
 80183fe:	0a1b      	lsrs	r3, r3, #8
 8018400:	b29b      	uxth	r3, r3
 8018402:	b2da      	uxtb	r2, r3
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801840a:	6878      	ldr	r0, [r7, #4]
 801840c:	f000 f93c 	bl	8018688 <USBD_CtlSendStatus>
}
 8018410:	e003      	b.n	801841a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8018412:	6839      	ldr	r1, [r7, #0]
 8018414:	6878      	ldr	r0, [r7, #4]
 8018416:	f000 f860 	bl	80184da <USBD_CtlError>
}
 801841a:	bf00      	nop
 801841c:	3708      	adds	r7, #8
 801841e:	46bd      	mov	sp, r7
 8018420:	bd80      	pop	{r7, pc}

08018422 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018422:	b580      	push	{r7, lr}
 8018424:	b082      	sub	sp, #8
 8018426:	af00      	add	r7, sp, #0
 8018428:	6078      	str	r0, [r7, #4]
 801842a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018432:	b2db      	uxtb	r3, r3
 8018434:	3b01      	subs	r3, #1
 8018436:	2b02      	cmp	r3, #2
 8018438:	d80b      	bhi.n	8018452 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801843a:	683b      	ldr	r3, [r7, #0]
 801843c:	885b      	ldrh	r3, [r3, #2]
 801843e:	2b01      	cmp	r3, #1
 8018440:	d10c      	bne.n	801845c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	2200      	movs	r2, #0
 8018446:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801844a:	6878      	ldr	r0, [r7, #4]
 801844c:	f000 f91c 	bl	8018688 <USBD_CtlSendStatus>
      }
      break;
 8018450:	e004      	b.n	801845c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8018452:	6839      	ldr	r1, [r7, #0]
 8018454:	6878      	ldr	r0, [r7, #4]
 8018456:	f000 f840 	bl	80184da <USBD_CtlError>
      break;
 801845a:	e000      	b.n	801845e <USBD_ClrFeature+0x3c>
      break;
 801845c:	bf00      	nop
  }
}
 801845e:	bf00      	nop
 8018460:	3708      	adds	r7, #8
 8018462:	46bd      	mov	sp, r7
 8018464:	bd80      	pop	{r7, pc}

08018466 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8018466:	b580      	push	{r7, lr}
 8018468:	b084      	sub	sp, #16
 801846a:	af00      	add	r7, sp, #0
 801846c:	6078      	str	r0, [r7, #4]
 801846e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8018470:	683b      	ldr	r3, [r7, #0]
 8018472:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8018474:	68fb      	ldr	r3, [r7, #12]
 8018476:	781a      	ldrb	r2, [r3, #0]
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801847c:	68fb      	ldr	r3, [r7, #12]
 801847e:	3301      	adds	r3, #1
 8018480:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8018482:	68fb      	ldr	r3, [r7, #12]
 8018484:	781a      	ldrb	r2, [r3, #0]
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801848a:	68fb      	ldr	r3, [r7, #12]
 801848c:	3301      	adds	r3, #1
 801848e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8018490:	68f8      	ldr	r0, [r7, #12]
 8018492:	f7ff fa16 	bl	80178c2 <SWAPBYTE>
 8018496:	4603      	mov	r3, r0
 8018498:	461a      	mov	r2, r3
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	3301      	adds	r3, #1
 80184a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80184a4:	68fb      	ldr	r3, [r7, #12]
 80184a6:	3301      	adds	r3, #1
 80184a8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80184aa:	68f8      	ldr	r0, [r7, #12]
 80184ac:	f7ff fa09 	bl	80178c2 <SWAPBYTE>
 80184b0:	4603      	mov	r3, r0
 80184b2:	461a      	mov	r2, r3
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	3301      	adds	r3, #1
 80184bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	3301      	adds	r3, #1
 80184c2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80184c4:	68f8      	ldr	r0, [r7, #12]
 80184c6:	f7ff f9fc 	bl	80178c2 <SWAPBYTE>
 80184ca:	4603      	mov	r3, r0
 80184cc:	461a      	mov	r2, r3
 80184ce:	687b      	ldr	r3, [r7, #4]
 80184d0:	80da      	strh	r2, [r3, #6]
}
 80184d2:	bf00      	nop
 80184d4:	3710      	adds	r7, #16
 80184d6:	46bd      	mov	sp, r7
 80184d8:	bd80      	pop	{r7, pc}

080184da <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80184da:	b580      	push	{r7, lr}
 80184dc:	b082      	sub	sp, #8
 80184de:	af00      	add	r7, sp, #0
 80184e0:	6078      	str	r0, [r7, #4]
 80184e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80184e4:	2180      	movs	r1, #128	@ 0x80
 80184e6:	6878      	ldr	r0, [r7, #4]
 80184e8:	f000 fd22 	bl	8018f30 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80184ec:	2100      	movs	r1, #0
 80184ee:	6878      	ldr	r0, [r7, #4]
 80184f0:	f000 fd1e 	bl	8018f30 <USBD_LL_StallEP>
}
 80184f4:	bf00      	nop
 80184f6:	3708      	adds	r7, #8
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}

080184fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80184fc:	b580      	push	{r7, lr}
 80184fe:	b086      	sub	sp, #24
 8018500:	af00      	add	r7, sp, #0
 8018502:	60f8      	str	r0, [r7, #12]
 8018504:	60b9      	str	r1, [r7, #8]
 8018506:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8018508:	2300      	movs	r3, #0
 801850a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801850c:	68fb      	ldr	r3, [r7, #12]
 801850e:	2b00      	cmp	r3, #0
 8018510:	d042      	beq.n	8018598 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8018512:	68fb      	ldr	r3, [r7, #12]
 8018514:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8018516:	6938      	ldr	r0, [r7, #16]
 8018518:	f000 f842 	bl	80185a0 <USBD_GetLen>
 801851c:	4603      	mov	r3, r0
 801851e:	3301      	adds	r3, #1
 8018520:	005b      	lsls	r3, r3, #1
 8018522:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018526:	d808      	bhi.n	801853a <USBD_GetString+0x3e>
 8018528:	6938      	ldr	r0, [r7, #16]
 801852a:	f000 f839 	bl	80185a0 <USBD_GetLen>
 801852e:	4603      	mov	r3, r0
 8018530:	3301      	adds	r3, #1
 8018532:	b29b      	uxth	r3, r3
 8018534:	005b      	lsls	r3, r3, #1
 8018536:	b29a      	uxth	r2, r3
 8018538:	e001      	b.n	801853e <USBD_GetString+0x42>
 801853a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8018542:	7dfb      	ldrb	r3, [r7, #23]
 8018544:	68ba      	ldr	r2, [r7, #8]
 8018546:	4413      	add	r3, r2
 8018548:	687a      	ldr	r2, [r7, #4]
 801854a:	7812      	ldrb	r2, [r2, #0]
 801854c:	701a      	strb	r2, [r3, #0]
  idx++;
 801854e:	7dfb      	ldrb	r3, [r7, #23]
 8018550:	3301      	adds	r3, #1
 8018552:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8018554:	7dfb      	ldrb	r3, [r7, #23]
 8018556:	68ba      	ldr	r2, [r7, #8]
 8018558:	4413      	add	r3, r2
 801855a:	2203      	movs	r2, #3
 801855c:	701a      	strb	r2, [r3, #0]
  idx++;
 801855e:	7dfb      	ldrb	r3, [r7, #23]
 8018560:	3301      	adds	r3, #1
 8018562:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8018564:	e013      	b.n	801858e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8018566:	7dfb      	ldrb	r3, [r7, #23]
 8018568:	68ba      	ldr	r2, [r7, #8]
 801856a:	4413      	add	r3, r2
 801856c:	693a      	ldr	r2, [r7, #16]
 801856e:	7812      	ldrb	r2, [r2, #0]
 8018570:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8018572:	693b      	ldr	r3, [r7, #16]
 8018574:	3301      	adds	r3, #1
 8018576:	613b      	str	r3, [r7, #16]
    idx++;
 8018578:	7dfb      	ldrb	r3, [r7, #23]
 801857a:	3301      	adds	r3, #1
 801857c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801857e:	7dfb      	ldrb	r3, [r7, #23]
 8018580:	68ba      	ldr	r2, [r7, #8]
 8018582:	4413      	add	r3, r2
 8018584:	2200      	movs	r2, #0
 8018586:	701a      	strb	r2, [r3, #0]
    idx++;
 8018588:	7dfb      	ldrb	r3, [r7, #23]
 801858a:	3301      	adds	r3, #1
 801858c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801858e:	693b      	ldr	r3, [r7, #16]
 8018590:	781b      	ldrb	r3, [r3, #0]
 8018592:	2b00      	cmp	r3, #0
 8018594:	d1e7      	bne.n	8018566 <USBD_GetString+0x6a>
 8018596:	e000      	b.n	801859a <USBD_GetString+0x9e>
    return;
 8018598:	bf00      	nop
  }
}
 801859a:	3718      	adds	r7, #24
 801859c:	46bd      	mov	sp, r7
 801859e:	bd80      	pop	{r7, pc}

080185a0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80185a0:	b480      	push	{r7}
 80185a2:	b085      	sub	sp, #20
 80185a4:	af00      	add	r7, sp, #0
 80185a6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80185a8:	2300      	movs	r3, #0
 80185aa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80185b0:	e005      	b.n	80185be <USBD_GetLen+0x1e>
  {
    len++;
 80185b2:	7bfb      	ldrb	r3, [r7, #15]
 80185b4:	3301      	adds	r3, #1
 80185b6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80185b8:	68bb      	ldr	r3, [r7, #8]
 80185ba:	3301      	adds	r3, #1
 80185bc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80185be:	68bb      	ldr	r3, [r7, #8]
 80185c0:	781b      	ldrb	r3, [r3, #0]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d1f5      	bne.n	80185b2 <USBD_GetLen+0x12>
  }

  return len;
 80185c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80185c8:	4618      	mov	r0, r3
 80185ca:	3714      	adds	r7, #20
 80185cc:	46bd      	mov	sp, r7
 80185ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185d2:	4770      	bx	lr

080185d4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b084      	sub	sp, #16
 80185d8:	af00      	add	r7, sp, #0
 80185da:	60f8      	str	r0, [r7, #12]
 80185dc:	60b9      	str	r1, [r7, #8]
 80185de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	2202      	movs	r2, #2
 80185e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80185e8:	68fb      	ldr	r3, [r7, #12]
 80185ea:	687a      	ldr	r2, [r7, #4]
 80185ec:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	687a      	ldr	r2, [r7, #4]
 80185f2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	68ba      	ldr	r2, [r7, #8]
 80185f8:	2100      	movs	r1, #0
 80185fa:	68f8      	ldr	r0, [r7, #12]
 80185fc:	f000 fd21 	bl	8019042 <USBD_LL_Transmit>

  return USBD_OK;
 8018600:	2300      	movs	r3, #0
}
 8018602:	4618      	mov	r0, r3
 8018604:	3710      	adds	r7, #16
 8018606:	46bd      	mov	sp, r7
 8018608:	bd80      	pop	{r7, pc}

0801860a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801860a:	b580      	push	{r7, lr}
 801860c:	b084      	sub	sp, #16
 801860e:	af00      	add	r7, sp, #0
 8018610:	60f8      	str	r0, [r7, #12]
 8018612:	60b9      	str	r1, [r7, #8]
 8018614:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	68ba      	ldr	r2, [r7, #8]
 801861a:	2100      	movs	r1, #0
 801861c:	68f8      	ldr	r0, [r7, #12]
 801861e:	f000 fd10 	bl	8019042 <USBD_LL_Transmit>

  return USBD_OK;
 8018622:	2300      	movs	r3, #0
}
 8018624:	4618      	mov	r0, r3
 8018626:	3710      	adds	r7, #16
 8018628:	46bd      	mov	sp, r7
 801862a:	bd80      	pop	{r7, pc}

0801862c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801862c:	b580      	push	{r7, lr}
 801862e:	b084      	sub	sp, #16
 8018630:	af00      	add	r7, sp, #0
 8018632:	60f8      	str	r0, [r7, #12]
 8018634:	60b9      	str	r1, [r7, #8]
 8018636:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8018638:	68fb      	ldr	r3, [r7, #12]
 801863a:	2203      	movs	r2, #3
 801863c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8018640:	68fb      	ldr	r3, [r7, #12]
 8018642:	687a      	ldr	r2, [r7, #4]
 8018644:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	687a      	ldr	r2, [r7, #4]
 801864c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	68ba      	ldr	r2, [r7, #8]
 8018654:	2100      	movs	r1, #0
 8018656:	68f8      	ldr	r0, [r7, #12]
 8018658:	f000 fd14 	bl	8019084 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801865c:	2300      	movs	r3, #0
}
 801865e:	4618      	mov	r0, r3
 8018660:	3710      	adds	r7, #16
 8018662:	46bd      	mov	sp, r7
 8018664:	bd80      	pop	{r7, pc}

08018666 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8018666:	b580      	push	{r7, lr}
 8018668:	b084      	sub	sp, #16
 801866a:	af00      	add	r7, sp, #0
 801866c:	60f8      	str	r0, [r7, #12]
 801866e:	60b9      	str	r1, [r7, #8]
 8018670:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8018672:	687b      	ldr	r3, [r7, #4]
 8018674:	68ba      	ldr	r2, [r7, #8]
 8018676:	2100      	movs	r1, #0
 8018678:	68f8      	ldr	r0, [r7, #12]
 801867a:	f000 fd03 	bl	8019084 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801867e:	2300      	movs	r3, #0
}
 8018680:	4618      	mov	r0, r3
 8018682:	3710      	adds	r7, #16
 8018684:	46bd      	mov	sp, r7
 8018686:	bd80      	pop	{r7, pc}

08018688 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8018688:	b580      	push	{r7, lr}
 801868a:	b082      	sub	sp, #8
 801868c:	af00      	add	r7, sp, #0
 801868e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	2204      	movs	r2, #4
 8018694:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8018698:	2300      	movs	r3, #0
 801869a:	2200      	movs	r2, #0
 801869c:	2100      	movs	r1, #0
 801869e:	6878      	ldr	r0, [r7, #4]
 80186a0:	f000 fccf 	bl	8019042 <USBD_LL_Transmit>

  return USBD_OK;
 80186a4:	2300      	movs	r3, #0
}
 80186a6:	4618      	mov	r0, r3
 80186a8:	3708      	adds	r7, #8
 80186aa:	46bd      	mov	sp, r7
 80186ac:	bd80      	pop	{r7, pc}

080186ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80186ae:	b580      	push	{r7, lr}
 80186b0:	b082      	sub	sp, #8
 80186b2:	af00      	add	r7, sp, #0
 80186b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80186b6:	687b      	ldr	r3, [r7, #4]
 80186b8:	2205      	movs	r2, #5
 80186ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80186be:	2300      	movs	r3, #0
 80186c0:	2200      	movs	r2, #0
 80186c2:	2100      	movs	r1, #0
 80186c4:	6878      	ldr	r0, [r7, #4]
 80186c6:	f000 fcdd 	bl	8019084 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80186ca:	2300      	movs	r3, #0
}
 80186cc:	4618      	mov	r0, r3
 80186ce:	3708      	adds	r7, #8
 80186d0:	46bd      	mov	sp, r7
 80186d2:	bd80      	pop	{r7, pc}

080186d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80186d4:	b580      	push	{r7, lr}
 80186d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80186d8:	2200      	movs	r2, #0
 80186da:	4913      	ldr	r1, [pc, #76]	@ (8018728 <MX_USB_DEVICE_Init+0x54>)
 80186dc:	4813      	ldr	r0, [pc, #76]	@ (801872c <MX_USB_DEVICE_Init+0x58>)
 80186de:	f7fe fccd 	bl	801707c <USBD_Init>
 80186e2:	4603      	mov	r3, r0
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d001      	beq.n	80186ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80186e8:	f7e9 fd5f 	bl	80021aa <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80186ec:	4910      	ldr	r1, [pc, #64]	@ (8018730 <MX_USB_DEVICE_Init+0x5c>)
 80186ee:	480f      	ldr	r0, [pc, #60]	@ (801872c <MX_USB_DEVICE_Init+0x58>)
 80186f0:	f7fe fcf4 	bl	80170dc <USBD_RegisterClass>
 80186f4:	4603      	mov	r3, r0
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d001      	beq.n	80186fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80186fa:	f7e9 fd56 	bl	80021aa <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80186fe:	490d      	ldr	r1, [pc, #52]	@ (8018734 <MX_USB_DEVICE_Init+0x60>)
 8018700:	480a      	ldr	r0, [pc, #40]	@ (801872c <MX_USB_DEVICE_Init+0x58>)
 8018702:	f7fe fbeb 	bl	8016edc <USBD_CDC_RegisterInterface>
 8018706:	4603      	mov	r3, r0
 8018708:	2b00      	cmp	r3, #0
 801870a:	d001      	beq.n	8018710 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801870c:	f7e9 fd4d 	bl	80021aa <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8018710:	4806      	ldr	r0, [pc, #24]	@ (801872c <MX_USB_DEVICE_Init+0x58>)
 8018712:	f7fe fd19 	bl	8017148 <USBD_Start>
 8018716:	4603      	mov	r3, r0
 8018718:	2b00      	cmp	r3, #0
 801871a:	d001      	beq.n	8018720 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801871c:	f7e9 fd45 	bl	80021aa <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8018720:	f7f5 fcc6 	bl	800e0b0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8018724:	bf00      	nop
 8018726:	bd80      	pop	{r7, pc}
 8018728:	240000e8 	.word	0x240000e8
 801872c:	240025d0 	.word	0x240025d0
 8018730:	24000054 	.word	0x24000054
 8018734:	240000d4 	.word	0x240000d4

08018738 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018738:	b580      	push	{r7, lr}
 801873a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801873c:	2200      	movs	r2, #0
 801873e:	4905      	ldr	r1, [pc, #20]	@ (8018754 <CDC_Init_FS+0x1c>)
 8018740:	4805      	ldr	r0, [pc, #20]	@ (8018758 <CDC_Init_FS+0x20>)
 8018742:	f7fe fbe5 	bl	8016f10 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018746:	4905      	ldr	r1, [pc, #20]	@ (801875c <CDC_Init_FS+0x24>)
 8018748:	4803      	ldr	r0, [pc, #12]	@ (8018758 <CDC_Init_FS+0x20>)
 801874a:	f7fe fc03 	bl	8016f54 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801874e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8018750:	4618      	mov	r0, r3
 8018752:	bd80      	pop	{r7, pc}
 8018754:	240030ac 	.word	0x240030ac
 8018758:	240025d0 	.word	0x240025d0
 801875c:	240028ac 	.word	0x240028ac

08018760 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8018760:	b480      	push	{r7}
 8018762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018764:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018766:	4618      	mov	r0, r3
 8018768:	46bd      	mov	sp, r7
 801876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801876e:	4770      	bx	lr

08018770 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018770:	b480      	push	{r7}
 8018772:	b083      	sub	sp, #12
 8018774:	af00      	add	r7, sp, #0
 8018776:	4603      	mov	r3, r0
 8018778:	6039      	str	r1, [r7, #0]
 801877a:	71fb      	strb	r3, [r7, #7]
 801877c:	4613      	mov	r3, r2
 801877e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8018780:	79fb      	ldrb	r3, [r7, #7]
 8018782:	2b23      	cmp	r3, #35	@ 0x23
 8018784:	d84a      	bhi.n	801881c <CDC_Control_FS+0xac>
 8018786:	a201      	add	r2, pc, #4	@ (adr r2, 801878c <CDC_Control_FS+0x1c>)
 8018788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801878c:	0801881d 	.word	0x0801881d
 8018790:	0801881d 	.word	0x0801881d
 8018794:	0801881d 	.word	0x0801881d
 8018798:	0801881d 	.word	0x0801881d
 801879c:	0801881d 	.word	0x0801881d
 80187a0:	0801881d 	.word	0x0801881d
 80187a4:	0801881d 	.word	0x0801881d
 80187a8:	0801881d 	.word	0x0801881d
 80187ac:	0801881d 	.word	0x0801881d
 80187b0:	0801881d 	.word	0x0801881d
 80187b4:	0801881d 	.word	0x0801881d
 80187b8:	0801881d 	.word	0x0801881d
 80187bc:	0801881d 	.word	0x0801881d
 80187c0:	0801881d 	.word	0x0801881d
 80187c4:	0801881d 	.word	0x0801881d
 80187c8:	0801881d 	.word	0x0801881d
 80187cc:	0801881d 	.word	0x0801881d
 80187d0:	0801881d 	.word	0x0801881d
 80187d4:	0801881d 	.word	0x0801881d
 80187d8:	0801881d 	.word	0x0801881d
 80187dc:	0801881d 	.word	0x0801881d
 80187e0:	0801881d 	.word	0x0801881d
 80187e4:	0801881d 	.word	0x0801881d
 80187e8:	0801881d 	.word	0x0801881d
 80187ec:	0801881d 	.word	0x0801881d
 80187f0:	0801881d 	.word	0x0801881d
 80187f4:	0801881d 	.word	0x0801881d
 80187f8:	0801881d 	.word	0x0801881d
 80187fc:	0801881d 	.word	0x0801881d
 8018800:	0801881d 	.word	0x0801881d
 8018804:	0801881d 	.word	0x0801881d
 8018808:	0801881d 	.word	0x0801881d
 801880c:	0801881d 	.word	0x0801881d
 8018810:	0801881d 	.word	0x0801881d
 8018814:	0801881d 	.word	0x0801881d
 8018818:	0801881d 	.word	0x0801881d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801881c:	bf00      	nop
  }

  return (USBD_OK);
 801881e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8018820:	4618      	mov	r0, r3
 8018822:	370c      	adds	r7, #12
 8018824:	46bd      	mov	sp, r7
 8018826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801882a:	4770      	bx	lr

0801882c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801882c:	b580      	push	{r7, lr}
 801882e:	b082      	sub	sp, #8
 8018830:	af00      	add	r7, sp, #0
 8018832:	6078      	str	r0, [r7, #4]
 8018834:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018836:	6879      	ldr	r1, [r7, #4]
 8018838:	4805      	ldr	r0, [pc, #20]	@ (8018850 <CDC_Receive_FS+0x24>)
 801883a:	f7fe fb8b 	bl	8016f54 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801883e:	4804      	ldr	r0, [pc, #16]	@ (8018850 <CDC_Receive_FS+0x24>)
 8018840:	f7fe fbe6 	bl	8017010 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8018844:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8018846:	4618      	mov	r0, r3
 8018848:	3708      	adds	r7, #8
 801884a:	46bd      	mov	sp, r7
 801884c:	bd80      	pop	{r7, pc}
 801884e:	bf00      	nop
 8018850:	240025d0 	.word	0x240025d0

08018854 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8018854:	b580      	push	{r7, lr}
 8018856:	b084      	sub	sp, #16
 8018858:	af00      	add	r7, sp, #0
 801885a:	6078      	str	r0, [r7, #4]
 801885c:	460b      	mov	r3, r1
 801885e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8018860:	2300      	movs	r3, #0
 8018862:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8018864:	4b0d      	ldr	r3, [pc, #52]	@ (801889c <CDC_Transmit_FS+0x48>)
 8018866:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801886a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801886c:	68bb      	ldr	r3, [r7, #8]
 801886e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018872:	2b00      	cmp	r3, #0
 8018874:	d001      	beq.n	801887a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8018876:	2301      	movs	r3, #1
 8018878:	e00b      	b.n	8018892 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801887a:	887b      	ldrh	r3, [r7, #2]
 801887c:	461a      	mov	r2, r3
 801887e:	6879      	ldr	r1, [r7, #4]
 8018880:	4806      	ldr	r0, [pc, #24]	@ (801889c <CDC_Transmit_FS+0x48>)
 8018882:	f7fe fb45 	bl	8016f10 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8018886:	4805      	ldr	r0, [pc, #20]	@ (801889c <CDC_Transmit_FS+0x48>)
 8018888:	f7fe fb82 	bl	8016f90 <USBD_CDC_TransmitPacket>
 801888c:	4603      	mov	r3, r0
 801888e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8018890:	7bfb      	ldrb	r3, [r7, #15]
}
 8018892:	4618      	mov	r0, r3
 8018894:	3710      	adds	r7, #16
 8018896:	46bd      	mov	sp, r7
 8018898:	bd80      	pop	{r7, pc}
 801889a:	bf00      	nop
 801889c:	240025d0 	.word	0x240025d0

080188a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80188a0:	b580      	push	{r7, lr}
 80188a2:	b086      	sub	sp, #24
 80188a4:	af00      	add	r7, sp, #0
 80188a6:	60f8      	str	r0, [r7, #12]
 80188a8:	60b9      	str	r1, [r7, #8]
 80188aa:	4613      	mov	r3, r2
 80188ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80188ae:	2300      	movs	r3, #0
 80188b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 80188b2:	f7e8 f9a1 	bl	8000bf8 <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 80188b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80188ba:	4618      	mov	r0, r3
 80188bc:	3718      	adds	r7, #24
 80188be:	46bd      	mov	sp, r7
 80188c0:	bd80      	pop	{r7, pc}
	...

080188c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80188c4:	b480      	push	{r7}
 80188c6:	b083      	sub	sp, #12
 80188c8:	af00      	add	r7, sp, #0
 80188ca:	4603      	mov	r3, r0
 80188cc:	6039      	str	r1, [r7, #0]
 80188ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80188d0:	683b      	ldr	r3, [r7, #0]
 80188d2:	2212      	movs	r2, #18
 80188d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80188d6:	4b03      	ldr	r3, [pc, #12]	@ (80188e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80188d8:	4618      	mov	r0, r3
 80188da:	370c      	adds	r7, #12
 80188dc:	46bd      	mov	sp, r7
 80188de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188e2:	4770      	bx	lr
 80188e4:	24000108 	.word	0x24000108

080188e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80188e8:	b480      	push	{r7}
 80188ea:	b083      	sub	sp, #12
 80188ec:	af00      	add	r7, sp, #0
 80188ee:	4603      	mov	r3, r0
 80188f0:	6039      	str	r1, [r7, #0]
 80188f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80188f4:	683b      	ldr	r3, [r7, #0]
 80188f6:	2204      	movs	r2, #4
 80188f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80188fa:	4b03      	ldr	r3, [pc, #12]	@ (8018908 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80188fc:	4618      	mov	r0, r3
 80188fe:	370c      	adds	r7, #12
 8018900:	46bd      	mov	sp, r7
 8018902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018906:	4770      	bx	lr
 8018908:	2400011c 	.word	0x2400011c

0801890c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801890c:	b580      	push	{r7, lr}
 801890e:	b082      	sub	sp, #8
 8018910:	af00      	add	r7, sp, #0
 8018912:	4603      	mov	r3, r0
 8018914:	6039      	str	r1, [r7, #0]
 8018916:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018918:	79fb      	ldrb	r3, [r7, #7]
 801891a:	2b00      	cmp	r3, #0
 801891c:	d105      	bne.n	801892a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801891e:	683a      	ldr	r2, [r7, #0]
 8018920:	4907      	ldr	r1, [pc, #28]	@ (8018940 <USBD_FS_ProductStrDescriptor+0x34>)
 8018922:	4808      	ldr	r0, [pc, #32]	@ (8018944 <USBD_FS_ProductStrDescriptor+0x38>)
 8018924:	f7ff fdea 	bl	80184fc <USBD_GetString>
 8018928:	e004      	b.n	8018934 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801892a:	683a      	ldr	r2, [r7, #0]
 801892c:	4904      	ldr	r1, [pc, #16]	@ (8018940 <USBD_FS_ProductStrDescriptor+0x34>)
 801892e:	4805      	ldr	r0, [pc, #20]	@ (8018944 <USBD_FS_ProductStrDescriptor+0x38>)
 8018930:	f7ff fde4 	bl	80184fc <USBD_GetString>
  }
  return USBD_StrDesc;
 8018934:	4b02      	ldr	r3, [pc, #8]	@ (8018940 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018936:	4618      	mov	r0, r3
 8018938:	3708      	adds	r7, #8
 801893a:	46bd      	mov	sp, r7
 801893c:	bd80      	pop	{r7, pc}
 801893e:	bf00      	nop
 8018940:	240038ac 	.word	0x240038ac
 8018944:	0801a040 	.word	0x0801a040

08018948 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018948:	b580      	push	{r7, lr}
 801894a:	b082      	sub	sp, #8
 801894c:	af00      	add	r7, sp, #0
 801894e:	4603      	mov	r3, r0
 8018950:	6039      	str	r1, [r7, #0]
 8018952:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018954:	683a      	ldr	r2, [r7, #0]
 8018956:	4904      	ldr	r1, [pc, #16]	@ (8018968 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8018958:	4804      	ldr	r0, [pc, #16]	@ (801896c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801895a:	f7ff fdcf 	bl	80184fc <USBD_GetString>
  return USBD_StrDesc;
 801895e:	4b02      	ldr	r3, [pc, #8]	@ (8018968 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8018960:	4618      	mov	r0, r3
 8018962:	3708      	adds	r7, #8
 8018964:	46bd      	mov	sp, r7
 8018966:	bd80      	pop	{r7, pc}
 8018968:	240038ac 	.word	0x240038ac
 801896c:	0801a058 	.word	0x0801a058

08018970 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018970:	b580      	push	{r7, lr}
 8018972:	b082      	sub	sp, #8
 8018974:	af00      	add	r7, sp, #0
 8018976:	4603      	mov	r3, r0
 8018978:	6039      	str	r1, [r7, #0]
 801897a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801897c:	683b      	ldr	r3, [r7, #0]
 801897e:	221a      	movs	r2, #26
 8018980:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018982:	f000 f843 	bl	8018a0c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8018986:	4b02      	ldr	r3, [pc, #8]	@ (8018990 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018988:	4618      	mov	r0, r3
 801898a:	3708      	adds	r7, #8
 801898c:	46bd      	mov	sp, r7
 801898e:	bd80      	pop	{r7, pc}
 8018990:	24000120 	.word	0x24000120

08018994 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b082      	sub	sp, #8
 8018998:	af00      	add	r7, sp, #0
 801899a:	4603      	mov	r3, r0
 801899c:	6039      	str	r1, [r7, #0]
 801899e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80189a0:	79fb      	ldrb	r3, [r7, #7]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d105      	bne.n	80189b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80189a6:	683a      	ldr	r2, [r7, #0]
 80189a8:	4907      	ldr	r1, [pc, #28]	@ (80189c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80189aa:	4808      	ldr	r0, [pc, #32]	@ (80189cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80189ac:	f7ff fda6 	bl	80184fc <USBD_GetString>
 80189b0:	e004      	b.n	80189bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80189b2:	683a      	ldr	r2, [r7, #0]
 80189b4:	4904      	ldr	r1, [pc, #16]	@ (80189c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80189b6:	4805      	ldr	r0, [pc, #20]	@ (80189cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80189b8:	f7ff fda0 	bl	80184fc <USBD_GetString>
  }
  return USBD_StrDesc;
 80189bc:	4b02      	ldr	r3, [pc, #8]	@ (80189c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80189be:	4618      	mov	r0, r3
 80189c0:	3708      	adds	r7, #8
 80189c2:	46bd      	mov	sp, r7
 80189c4:	bd80      	pop	{r7, pc}
 80189c6:	bf00      	nop
 80189c8:	240038ac 	.word	0x240038ac
 80189cc:	0801a06c 	.word	0x0801a06c

080189d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80189d0:	b580      	push	{r7, lr}
 80189d2:	b082      	sub	sp, #8
 80189d4:	af00      	add	r7, sp, #0
 80189d6:	4603      	mov	r3, r0
 80189d8:	6039      	str	r1, [r7, #0]
 80189da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80189dc:	79fb      	ldrb	r3, [r7, #7]
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d105      	bne.n	80189ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80189e2:	683a      	ldr	r2, [r7, #0]
 80189e4:	4907      	ldr	r1, [pc, #28]	@ (8018a04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80189e6:	4808      	ldr	r0, [pc, #32]	@ (8018a08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80189e8:	f7ff fd88 	bl	80184fc <USBD_GetString>
 80189ec:	e004      	b.n	80189f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80189ee:	683a      	ldr	r2, [r7, #0]
 80189f0:	4904      	ldr	r1, [pc, #16]	@ (8018a04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80189f2:	4805      	ldr	r0, [pc, #20]	@ (8018a08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80189f4:	f7ff fd82 	bl	80184fc <USBD_GetString>
  }
  return USBD_StrDesc;
 80189f8:	4b02      	ldr	r3, [pc, #8]	@ (8018a04 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80189fa:	4618      	mov	r0, r3
 80189fc:	3708      	adds	r7, #8
 80189fe:	46bd      	mov	sp, r7
 8018a00:	bd80      	pop	{r7, pc}
 8018a02:	bf00      	nop
 8018a04:	240038ac 	.word	0x240038ac
 8018a08:	0801a078 	.word	0x0801a078

08018a0c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018a0c:	b580      	push	{r7, lr}
 8018a0e:	b084      	sub	sp, #16
 8018a10:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018a12:	4b0f      	ldr	r3, [pc, #60]	@ (8018a50 <Get_SerialNum+0x44>)
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018a18:	4b0e      	ldr	r3, [pc, #56]	@ (8018a54 <Get_SerialNum+0x48>)
 8018a1a:	681b      	ldr	r3, [r3, #0]
 8018a1c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8018a58 <Get_SerialNum+0x4c>)
 8018a20:	681b      	ldr	r3, [r3, #0]
 8018a22:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018a24:	68fa      	ldr	r2, [r7, #12]
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	4413      	add	r3, r2
 8018a2a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	2b00      	cmp	r3, #0
 8018a30:	d009      	beq.n	8018a46 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018a32:	2208      	movs	r2, #8
 8018a34:	4909      	ldr	r1, [pc, #36]	@ (8018a5c <Get_SerialNum+0x50>)
 8018a36:	68f8      	ldr	r0, [r7, #12]
 8018a38:	f000 f814 	bl	8018a64 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018a3c:	2204      	movs	r2, #4
 8018a3e:	4908      	ldr	r1, [pc, #32]	@ (8018a60 <Get_SerialNum+0x54>)
 8018a40:	68b8      	ldr	r0, [r7, #8]
 8018a42:	f000 f80f 	bl	8018a64 <IntToUnicode>
  }
}
 8018a46:	bf00      	nop
 8018a48:	3710      	adds	r7, #16
 8018a4a:	46bd      	mov	sp, r7
 8018a4c:	bd80      	pop	{r7, pc}
 8018a4e:	bf00      	nop
 8018a50:	1ff1e800 	.word	0x1ff1e800
 8018a54:	1ff1e804 	.word	0x1ff1e804
 8018a58:	1ff1e808 	.word	0x1ff1e808
 8018a5c:	24000122 	.word	0x24000122
 8018a60:	24000132 	.word	0x24000132

08018a64 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018a64:	b480      	push	{r7}
 8018a66:	b087      	sub	sp, #28
 8018a68:	af00      	add	r7, sp, #0
 8018a6a:	60f8      	str	r0, [r7, #12]
 8018a6c:	60b9      	str	r1, [r7, #8]
 8018a6e:	4613      	mov	r3, r2
 8018a70:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018a72:	2300      	movs	r3, #0
 8018a74:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018a76:	2300      	movs	r3, #0
 8018a78:	75fb      	strb	r3, [r7, #23]
 8018a7a:	e027      	b.n	8018acc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018a7c:	68fb      	ldr	r3, [r7, #12]
 8018a7e:	0f1b      	lsrs	r3, r3, #28
 8018a80:	2b09      	cmp	r3, #9
 8018a82:	d80b      	bhi.n	8018a9c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018a84:	68fb      	ldr	r3, [r7, #12]
 8018a86:	0f1b      	lsrs	r3, r3, #28
 8018a88:	b2da      	uxtb	r2, r3
 8018a8a:	7dfb      	ldrb	r3, [r7, #23]
 8018a8c:	005b      	lsls	r3, r3, #1
 8018a8e:	4619      	mov	r1, r3
 8018a90:	68bb      	ldr	r3, [r7, #8]
 8018a92:	440b      	add	r3, r1
 8018a94:	3230      	adds	r2, #48	@ 0x30
 8018a96:	b2d2      	uxtb	r2, r2
 8018a98:	701a      	strb	r2, [r3, #0]
 8018a9a:	e00a      	b.n	8018ab2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018a9c:	68fb      	ldr	r3, [r7, #12]
 8018a9e:	0f1b      	lsrs	r3, r3, #28
 8018aa0:	b2da      	uxtb	r2, r3
 8018aa2:	7dfb      	ldrb	r3, [r7, #23]
 8018aa4:	005b      	lsls	r3, r3, #1
 8018aa6:	4619      	mov	r1, r3
 8018aa8:	68bb      	ldr	r3, [r7, #8]
 8018aaa:	440b      	add	r3, r1
 8018aac:	3237      	adds	r2, #55	@ 0x37
 8018aae:	b2d2      	uxtb	r2, r2
 8018ab0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018ab2:	68fb      	ldr	r3, [r7, #12]
 8018ab4:	011b      	lsls	r3, r3, #4
 8018ab6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018ab8:	7dfb      	ldrb	r3, [r7, #23]
 8018aba:	005b      	lsls	r3, r3, #1
 8018abc:	3301      	adds	r3, #1
 8018abe:	68ba      	ldr	r2, [r7, #8]
 8018ac0:	4413      	add	r3, r2
 8018ac2:	2200      	movs	r2, #0
 8018ac4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018ac6:	7dfb      	ldrb	r3, [r7, #23]
 8018ac8:	3301      	adds	r3, #1
 8018aca:	75fb      	strb	r3, [r7, #23]
 8018acc:	7dfa      	ldrb	r2, [r7, #23]
 8018ace:	79fb      	ldrb	r3, [r7, #7]
 8018ad0:	429a      	cmp	r2, r3
 8018ad2:	d3d3      	bcc.n	8018a7c <IntToUnicode+0x18>
  }
}
 8018ad4:	bf00      	nop
 8018ad6:	bf00      	nop
 8018ad8:	371c      	adds	r7, #28
 8018ada:	46bd      	mov	sp, r7
 8018adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ae0:	4770      	bx	lr
	...

08018ae4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018ae4:	b580      	push	{r7, lr}
 8018ae6:	b0ba      	sub	sp, #232	@ 0xe8
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018aec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018af0:	2200      	movs	r2, #0
 8018af2:	601a      	str	r2, [r3, #0]
 8018af4:	605a      	str	r2, [r3, #4]
 8018af6:	609a      	str	r2, [r3, #8]
 8018af8:	60da      	str	r2, [r3, #12]
 8018afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018afc:	f107 0310 	add.w	r3, r7, #16
 8018b00:	22c0      	movs	r2, #192	@ 0xc0
 8018b02:	2100      	movs	r1, #0
 8018b04:	4618      	mov	r0, r3
 8018b06:	f000 fc05 	bl	8019314 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8018b0a:	687b      	ldr	r3, [r7, #4]
 8018b0c:	681b      	ldr	r3, [r3, #0]
 8018b0e:	4a34      	ldr	r2, [pc, #208]	@ (8018be0 <HAL_PCD_MspInit+0xfc>)
 8018b10:	4293      	cmp	r3, r2
 8018b12:	d161      	bne.n	8018bd8 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018b14:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8018b18:	f04f 0300 	mov.w	r3, #0
 8018b1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8018b20:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8018b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018b28:	f107 0310 	add.w	r3, r7, #16
 8018b2c:	4618      	mov	r0, r3
 8018b2e:	f7f6 fab5 	bl	800f09c <HAL_RCCEx_PeriphCLKConfig>
 8018b32:	4603      	mov	r3, r0
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d001      	beq.n	8018b3c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8018b38:	f7e9 fb37 	bl	80021aa <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8018b3c:	f7f5 fab8 	bl	800e0b0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018b40:	4b28      	ldr	r3, [pc, #160]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018b46:	4a27      	ldr	r2, [pc, #156]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b48:	f043 0301 	orr.w	r3, r3, #1
 8018b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8018b50:	4b24      	ldr	r3, [pc, #144]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018b56:	f003 0301 	and.w	r3, r3, #1
 8018b5a:	60fb      	str	r3, [r7, #12]
 8018b5c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018b5e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8018b62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018b66:	2302      	movs	r3, #2
 8018b68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018b6c:	2300      	movs	r3, #0
 8018b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8018b72:	2302      	movs	r3, #2
 8018b74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8018b78:	230a      	movs	r3, #10
 8018b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018b7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018b82:	4619      	mov	r1, r3
 8018b84:	4818      	ldr	r0, [pc, #96]	@ (8018be8 <HAL_PCD_MspInit+0x104>)
 8018b86:	f7f1 fa65 	bl	800a054 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018b8a:	4b16      	ldr	r3, [pc, #88]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018b90:	4a14      	ldr	r2, [pc, #80]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b92:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8018b96:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8018b9a:	4b12      	ldr	r3, [pc, #72]	@ (8018be4 <HAL_PCD_MspInit+0x100>)
 8018b9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018ba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018ba4:	60bb      	str	r3, [r7, #8]
 8018ba6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8018ba8:	2200      	movs	r2, #0
 8018baa:	2105      	movs	r1, #5
 8018bac:	2062      	movs	r0, #98	@ 0x62
 8018bae:	f7ee fb4e 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8018bb2:	2062      	movs	r0, #98	@ 0x62
 8018bb4:	f7ee fb65 	bl	8007282 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8018bb8:	2200      	movs	r2, #0
 8018bba:	2105      	movs	r1, #5
 8018bbc:	2063      	movs	r0, #99	@ 0x63
 8018bbe:	f7ee fb46 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8018bc2:	2063      	movs	r0, #99	@ 0x63
 8018bc4:	f7ee fb5d 	bl	8007282 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8018bc8:	2200      	movs	r2, #0
 8018bca:	2105      	movs	r1, #5
 8018bcc:	2065      	movs	r0, #101	@ 0x65
 8018bce:	f7ee fb3e 	bl	800724e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018bd2:	2065      	movs	r0, #101	@ 0x65
 8018bd4:	f7ee fb55 	bl	8007282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8018bd8:	bf00      	nop
 8018bda:	37e8      	adds	r7, #232	@ 0xe8
 8018bdc:	46bd      	mov	sp, r7
 8018bde:	bd80      	pop	{r7, pc}
 8018be0:	40080000 	.word	0x40080000
 8018be4:	58024400 	.word	0x58024400
 8018be8:	58020000 	.word	0x58020000

08018bec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018bec:	b580      	push	{r7, lr}
 8018bee:	b082      	sub	sp, #8
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8018bfa:	687b      	ldr	r3, [r7, #4]
 8018bfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018c00:	4619      	mov	r1, r3
 8018c02:	4610      	mov	r0, r2
 8018c04:	f7fe faed 	bl	80171e2 <USBD_LL_SetupStage>
}
 8018c08:	bf00      	nop
 8018c0a:	3708      	adds	r7, #8
 8018c0c:	46bd      	mov	sp, r7
 8018c0e:	bd80      	pop	{r7, pc}

08018c10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b082      	sub	sp, #8
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
 8018c18:	460b      	mov	r3, r1
 8018c1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018c22:	78fa      	ldrb	r2, [r7, #3]
 8018c24:	6879      	ldr	r1, [r7, #4]
 8018c26:	4613      	mov	r3, r2
 8018c28:	00db      	lsls	r3, r3, #3
 8018c2a:	4413      	add	r3, r2
 8018c2c:	009b      	lsls	r3, r3, #2
 8018c2e:	440b      	add	r3, r1
 8018c30:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018c34:	681a      	ldr	r2, [r3, #0]
 8018c36:	78fb      	ldrb	r3, [r7, #3]
 8018c38:	4619      	mov	r1, r3
 8018c3a:	f7fe fb27 	bl	801728c <USBD_LL_DataOutStage>
}
 8018c3e:	bf00      	nop
 8018c40:	3708      	adds	r7, #8
 8018c42:	46bd      	mov	sp, r7
 8018c44:	bd80      	pop	{r7, pc}

08018c46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018c46:	b580      	push	{r7, lr}
 8018c48:	b082      	sub	sp, #8
 8018c4a:	af00      	add	r7, sp, #0
 8018c4c:	6078      	str	r0, [r7, #4]
 8018c4e:	460b      	mov	r3, r1
 8018c50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018c52:	687b      	ldr	r3, [r7, #4]
 8018c54:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018c58:	78fa      	ldrb	r2, [r7, #3]
 8018c5a:	6879      	ldr	r1, [r7, #4]
 8018c5c:	4613      	mov	r3, r2
 8018c5e:	00db      	lsls	r3, r3, #3
 8018c60:	4413      	add	r3, r2
 8018c62:	009b      	lsls	r3, r3, #2
 8018c64:	440b      	add	r3, r1
 8018c66:	3320      	adds	r3, #32
 8018c68:	681a      	ldr	r2, [r3, #0]
 8018c6a:	78fb      	ldrb	r3, [r7, #3]
 8018c6c:	4619      	mov	r1, r3
 8018c6e:	f7fe fbc0 	bl	80173f2 <USBD_LL_DataInStage>
}
 8018c72:	bf00      	nop
 8018c74:	3708      	adds	r7, #8
 8018c76:	46bd      	mov	sp, r7
 8018c78:	bd80      	pop	{r7, pc}

08018c7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018c7a:	b580      	push	{r7, lr}
 8018c7c:	b082      	sub	sp, #8
 8018c7e:	af00      	add	r7, sp, #0
 8018c80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018c82:	687b      	ldr	r3, [r7, #4]
 8018c84:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018c88:	4618      	mov	r0, r3
 8018c8a:	f7fe fcfa 	bl	8017682 <USBD_LL_SOF>
}
 8018c8e:	bf00      	nop
 8018c90:	3708      	adds	r7, #8
 8018c92:	46bd      	mov	sp, r7
 8018c94:	bd80      	pop	{r7, pc}

08018c96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018c96:	b580      	push	{r7, lr}
 8018c98:	b084      	sub	sp, #16
 8018c9a:	af00      	add	r7, sp, #0
 8018c9c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8018c9e:	2301      	movs	r3, #1
 8018ca0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	79db      	ldrb	r3, [r3, #7]
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d102      	bne.n	8018cb0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8018caa:	2300      	movs	r3, #0
 8018cac:	73fb      	strb	r3, [r7, #15]
 8018cae:	e008      	b.n	8018cc2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	79db      	ldrb	r3, [r3, #7]
 8018cb4:	2b02      	cmp	r3, #2
 8018cb6:	d102      	bne.n	8018cbe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018cb8:	2301      	movs	r3, #1
 8018cba:	73fb      	strb	r3, [r7, #15]
 8018cbc:	e001      	b.n	8018cc2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8018cbe:	f7e9 fa74 	bl	80021aa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018cc8:	7bfa      	ldrb	r2, [r7, #15]
 8018cca:	4611      	mov	r1, r2
 8018ccc:	4618      	mov	r0, r3
 8018cce:	f7fe fc94 	bl	80175fa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018cd8:	4618      	mov	r0, r3
 8018cda:	f7fe fc3c 	bl	8017556 <USBD_LL_Reset>
}
 8018cde:	bf00      	nop
 8018ce0:	3710      	adds	r7, #16
 8018ce2:	46bd      	mov	sp, r7
 8018ce4:	bd80      	pop	{r7, pc}
	...

08018ce8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018ce8:	b580      	push	{r7, lr}
 8018cea:	b082      	sub	sp, #8
 8018cec:	af00      	add	r7, sp, #0
 8018cee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018cf6:	4618      	mov	r0, r3
 8018cf8:	f7fe fc8f 	bl	801761a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	681b      	ldr	r3, [r3, #0]
 8018d00:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8018d04:	681b      	ldr	r3, [r3, #0]
 8018d06:	687a      	ldr	r2, [r7, #4]
 8018d08:	6812      	ldr	r2, [r2, #0]
 8018d0a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8018d0e:	f043 0301 	orr.w	r3, r3, #1
 8018d12:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018d14:	687b      	ldr	r3, [r7, #4]
 8018d16:	7adb      	ldrb	r3, [r3, #11]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d005      	beq.n	8018d28 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018d1c:	4b04      	ldr	r3, [pc, #16]	@ (8018d30 <HAL_PCD_SuspendCallback+0x48>)
 8018d1e:	691b      	ldr	r3, [r3, #16]
 8018d20:	4a03      	ldr	r2, [pc, #12]	@ (8018d30 <HAL_PCD_SuspendCallback+0x48>)
 8018d22:	f043 0306 	orr.w	r3, r3, #6
 8018d26:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018d28:	bf00      	nop
 8018d2a:	3708      	adds	r7, #8
 8018d2c:	46bd      	mov	sp, r7
 8018d2e:	bd80      	pop	{r7, pc}
 8018d30:	e000ed00 	.word	0xe000ed00

08018d34 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d34:	b580      	push	{r7, lr}
 8018d36:	b082      	sub	sp, #8
 8018d38:	af00      	add	r7, sp, #0
 8018d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018d3c:	687b      	ldr	r3, [r7, #4]
 8018d3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018d42:	4618      	mov	r0, r3
 8018d44:	f7fe fc85 	bl	8017652 <USBD_LL_Resume>
}
 8018d48:	bf00      	nop
 8018d4a:	3708      	adds	r7, #8
 8018d4c:	46bd      	mov	sp, r7
 8018d4e:	bd80      	pop	{r7, pc}

08018d50 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d50:	b580      	push	{r7, lr}
 8018d52:	b082      	sub	sp, #8
 8018d54:	af00      	add	r7, sp, #0
 8018d56:	6078      	str	r0, [r7, #4]
 8018d58:	460b      	mov	r3, r1
 8018d5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018d5c:	687b      	ldr	r3, [r7, #4]
 8018d5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018d62:	78fa      	ldrb	r2, [r7, #3]
 8018d64:	4611      	mov	r1, r2
 8018d66:	4618      	mov	r0, r3
 8018d68:	f7fe fcdd 	bl	8017726 <USBD_LL_IsoOUTIncomplete>
}
 8018d6c:	bf00      	nop
 8018d6e:	3708      	adds	r7, #8
 8018d70:	46bd      	mov	sp, r7
 8018d72:	bd80      	pop	{r7, pc}

08018d74 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b082      	sub	sp, #8
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
 8018d7c:	460b      	mov	r3, r1
 8018d7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018d86:	78fa      	ldrb	r2, [r7, #3]
 8018d88:	4611      	mov	r1, r2
 8018d8a:	4618      	mov	r0, r3
 8018d8c:	f7fe fc99 	bl	80176c2 <USBD_LL_IsoINIncomplete>
}
 8018d90:	bf00      	nop
 8018d92:	3708      	adds	r7, #8
 8018d94:	46bd      	mov	sp, r7
 8018d96:	bd80      	pop	{r7, pc}

08018d98 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018d98:	b580      	push	{r7, lr}
 8018d9a:	b082      	sub	sp, #8
 8018d9c:	af00      	add	r7, sp, #0
 8018d9e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018da6:	4618      	mov	r0, r3
 8018da8:	f7fe fcef 	bl	801778a <USBD_LL_DevConnected>
}
 8018dac:	bf00      	nop
 8018dae:	3708      	adds	r7, #8
 8018db0:	46bd      	mov	sp, r7
 8018db2:	bd80      	pop	{r7, pc}

08018db4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018db4:	b580      	push	{r7, lr}
 8018db6:	b082      	sub	sp, #8
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018dc2:	4618      	mov	r0, r3
 8018dc4:	f7fe fcec 	bl	80177a0 <USBD_LL_DevDisconnected>
}
 8018dc8:	bf00      	nop
 8018dca:	3708      	adds	r7, #8
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}

08018dd0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b082      	sub	sp, #8
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	781b      	ldrb	r3, [r3, #0]
 8018ddc:	2b00      	cmp	r3, #0
 8018dde:	d13e      	bne.n	8018e5e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018de0:	4a21      	ldr	r2, [pc, #132]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	4a1f      	ldr	r2, [pc, #124]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018dec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018df0:	4b1d      	ldr	r3, [pc, #116]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018df2:	4a1e      	ldr	r2, [pc, #120]	@ (8018e6c <USBD_LL_Init+0x9c>)
 8018df4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8018df6:	4b1c      	ldr	r3, [pc, #112]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018df8:	2209      	movs	r2, #9
 8018dfa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8018dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018dfe:	2202      	movs	r2, #2
 8018e00:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8018e02:	4b19      	ldr	r3, [pc, #100]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e04:	2200      	movs	r2, #0
 8018e06:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018e08:	4b17      	ldr	r3, [pc, #92]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e0a:	2202      	movs	r2, #2
 8018e0c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018e0e:	4b16      	ldr	r3, [pc, #88]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e10:	2200      	movs	r2, #0
 8018e12:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8018e14:	4b14      	ldr	r3, [pc, #80]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e16:	2200      	movs	r2, #0
 8018e18:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8018e1a:	4b13      	ldr	r3, [pc, #76]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e1c:	2200      	movs	r2, #0
 8018e1e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8018e20:	4b11      	ldr	r3, [pc, #68]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e22:	2200      	movs	r2, #0
 8018e24:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8018e26:	4b10      	ldr	r3, [pc, #64]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e28:	2200      	movs	r2, #0
 8018e2a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e2e:	2200      	movs	r2, #0
 8018e30:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8018e32:	480d      	ldr	r0, [pc, #52]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e34:	f7f3 fe62 	bl	800cafc <HAL_PCD_Init>
 8018e38:	4603      	mov	r3, r0
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d001      	beq.n	8018e42 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8018e3e:	f7e9 f9b4 	bl	80021aa <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8018e42:	2180      	movs	r1, #128	@ 0x80
 8018e44:	4808      	ldr	r0, [pc, #32]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e46:	f7f5 f8b8 	bl	800dfba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8018e4a:	2240      	movs	r2, #64	@ 0x40
 8018e4c:	2100      	movs	r1, #0
 8018e4e:	4806      	ldr	r0, [pc, #24]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e50:	f7f5 f86c 	bl	800df2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8018e54:	2280      	movs	r2, #128	@ 0x80
 8018e56:	2101      	movs	r1, #1
 8018e58:	4803      	ldr	r0, [pc, #12]	@ (8018e68 <USBD_LL_Init+0x98>)
 8018e5a:	f7f5 f867 	bl	800df2c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8018e5e:	2300      	movs	r3, #0
}
 8018e60:	4618      	mov	r0, r3
 8018e62:	3708      	adds	r7, #8
 8018e64:	46bd      	mov	sp, r7
 8018e66:	bd80      	pop	{r7, pc}
 8018e68:	24003aac 	.word	0x24003aac
 8018e6c:	40080000 	.word	0x40080000

08018e70 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018e70:	b580      	push	{r7, lr}
 8018e72:	b084      	sub	sp, #16
 8018e74:	af00      	add	r7, sp, #0
 8018e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018e78:	2300      	movs	r3, #0
 8018e7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018e7c:	2300      	movs	r3, #0
 8018e7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018e86:	4618      	mov	r0, r3
 8018e88:	f7f3 ff44 	bl	800cd14 <HAL_PCD_Start>
 8018e8c:	4603      	mov	r3, r0
 8018e8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018e90:	7bfb      	ldrb	r3, [r7, #15]
 8018e92:	4618      	mov	r0, r3
 8018e94:	f000 f942 	bl	801911c <USBD_Get_USB_Status>
 8018e98:	4603      	mov	r3, r0
 8018e9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018e9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8018e9e:	4618      	mov	r0, r3
 8018ea0:	3710      	adds	r7, #16
 8018ea2:	46bd      	mov	sp, r7
 8018ea4:	bd80      	pop	{r7, pc}

08018ea6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018ea6:	b580      	push	{r7, lr}
 8018ea8:	b084      	sub	sp, #16
 8018eaa:	af00      	add	r7, sp, #0
 8018eac:	6078      	str	r0, [r7, #4]
 8018eae:	4608      	mov	r0, r1
 8018eb0:	4611      	mov	r1, r2
 8018eb2:	461a      	mov	r2, r3
 8018eb4:	4603      	mov	r3, r0
 8018eb6:	70fb      	strb	r3, [r7, #3]
 8018eb8:	460b      	mov	r3, r1
 8018eba:	70bb      	strb	r3, [r7, #2]
 8018ebc:	4613      	mov	r3, r2
 8018ebe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ec0:	2300      	movs	r3, #0
 8018ec2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018ec4:	2300      	movs	r3, #0
 8018ec6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018ec8:	687b      	ldr	r3, [r7, #4]
 8018eca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018ece:	78bb      	ldrb	r3, [r7, #2]
 8018ed0:	883a      	ldrh	r2, [r7, #0]
 8018ed2:	78f9      	ldrb	r1, [r7, #3]
 8018ed4:	f7f4 fc45 	bl	800d762 <HAL_PCD_EP_Open>
 8018ed8:	4603      	mov	r3, r0
 8018eda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018edc:	7bfb      	ldrb	r3, [r7, #15]
 8018ede:	4618      	mov	r0, r3
 8018ee0:	f000 f91c 	bl	801911c <USBD_Get_USB_Status>
 8018ee4:	4603      	mov	r3, r0
 8018ee6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018ee8:	7bbb      	ldrb	r3, [r7, #14]
}
 8018eea:	4618      	mov	r0, r3
 8018eec:	3710      	adds	r7, #16
 8018eee:	46bd      	mov	sp, r7
 8018ef0:	bd80      	pop	{r7, pc}

08018ef2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018ef2:	b580      	push	{r7, lr}
 8018ef4:	b084      	sub	sp, #16
 8018ef6:	af00      	add	r7, sp, #0
 8018ef8:	6078      	str	r0, [r7, #4]
 8018efa:	460b      	mov	r3, r1
 8018efc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018efe:	2300      	movs	r3, #0
 8018f00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f02:	2300      	movs	r3, #0
 8018f04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018f0c:	78fa      	ldrb	r2, [r7, #3]
 8018f0e:	4611      	mov	r1, r2
 8018f10:	4618      	mov	r0, r3
 8018f12:	f7f4 fc90 	bl	800d836 <HAL_PCD_EP_Close>
 8018f16:	4603      	mov	r3, r0
 8018f18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018f1a:	7bfb      	ldrb	r3, [r7, #15]
 8018f1c:	4618      	mov	r0, r3
 8018f1e:	f000 f8fd 	bl	801911c <USBD_Get_USB_Status>
 8018f22:	4603      	mov	r3, r0
 8018f24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018f26:	7bbb      	ldrb	r3, [r7, #14]
}
 8018f28:	4618      	mov	r0, r3
 8018f2a:	3710      	adds	r7, #16
 8018f2c:	46bd      	mov	sp, r7
 8018f2e:	bd80      	pop	{r7, pc}

08018f30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018f30:	b580      	push	{r7, lr}
 8018f32:	b084      	sub	sp, #16
 8018f34:	af00      	add	r7, sp, #0
 8018f36:	6078      	str	r0, [r7, #4]
 8018f38:	460b      	mov	r3, r1
 8018f3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f3c:	2300      	movs	r3, #0
 8018f3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f40:	2300      	movs	r3, #0
 8018f42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018f44:	687b      	ldr	r3, [r7, #4]
 8018f46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018f4a:	78fa      	ldrb	r2, [r7, #3]
 8018f4c:	4611      	mov	r1, r2
 8018f4e:	4618      	mov	r0, r3
 8018f50:	f7f4 fd48 	bl	800d9e4 <HAL_PCD_EP_SetStall>
 8018f54:	4603      	mov	r3, r0
 8018f56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018f58:	7bfb      	ldrb	r3, [r7, #15]
 8018f5a:	4618      	mov	r0, r3
 8018f5c:	f000 f8de 	bl	801911c <USBD_Get_USB_Status>
 8018f60:	4603      	mov	r3, r0
 8018f62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018f64:	7bbb      	ldrb	r3, [r7, #14]
}
 8018f66:	4618      	mov	r0, r3
 8018f68:	3710      	adds	r7, #16
 8018f6a:	46bd      	mov	sp, r7
 8018f6c:	bd80      	pop	{r7, pc}

08018f6e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018f6e:	b580      	push	{r7, lr}
 8018f70:	b084      	sub	sp, #16
 8018f72:	af00      	add	r7, sp, #0
 8018f74:	6078      	str	r0, [r7, #4]
 8018f76:	460b      	mov	r3, r1
 8018f78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018f7a:	2300      	movs	r3, #0
 8018f7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018f7e:	2300      	movs	r3, #0
 8018f80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018f82:	687b      	ldr	r3, [r7, #4]
 8018f84:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018f88:	78fa      	ldrb	r2, [r7, #3]
 8018f8a:	4611      	mov	r1, r2
 8018f8c:	4618      	mov	r0, r3
 8018f8e:	f7f4 fd8c 	bl	800daaa <HAL_PCD_EP_ClrStall>
 8018f92:	4603      	mov	r3, r0
 8018f94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018f96:	7bfb      	ldrb	r3, [r7, #15]
 8018f98:	4618      	mov	r0, r3
 8018f9a:	f000 f8bf 	bl	801911c <USBD_Get_USB_Status>
 8018f9e:	4603      	mov	r3, r0
 8018fa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018fa2:	7bbb      	ldrb	r3, [r7, #14]
}
 8018fa4:	4618      	mov	r0, r3
 8018fa6:	3710      	adds	r7, #16
 8018fa8:	46bd      	mov	sp, r7
 8018faa:	bd80      	pop	{r7, pc}

08018fac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018fac:	b480      	push	{r7}
 8018fae:	b085      	sub	sp, #20
 8018fb0:	af00      	add	r7, sp, #0
 8018fb2:	6078      	str	r0, [r7, #4]
 8018fb4:	460b      	mov	r3, r1
 8018fb6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018fbe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018fc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	da0b      	bge.n	8018fe0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018fc8:	78fb      	ldrb	r3, [r7, #3]
 8018fca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018fce:	68f9      	ldr	r1, [r7, #12]
 8018fd0:	4613      	mov	r3, r2
 8018fd2:	00db      	lsls	r3, r3, #3
 8018fd4:	4413      	add	r3, r2
 8018fd6:	009b      	lsls	r3, r3, #2
 8018fd8:	440b      	add	r3, r1
 8018fda:	3316      	adds	r3, #22
 8018fdc:	781b      	ldrb	r3, [r3, #0]
 8018fde:	e00b      	b.n	8018ff8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018fe0:	78fb      	ldrb	r3, [r7, #3]
 8018fe2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018fe6:	68f9      	ldr	r1, [r7, #12]
 8018fe8:	4613      	mov	r3, r2
 8018fea:	00db      	lsls	r3, r3, #3
 8018fec:	4413      	add	r3, r2
 8018fee:	009b      	lsls	r3, r3, #2
 8018ff0:	440b      	add	r3, r1
 8018ff2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8018ff6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018ff8:	4618      	mov	r0, r3
 8018ffa:	3714      	adds	r7, #20
 8018ffc:	46bd      	mov	sp, r7
 8018ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019002:	4770      	bx	lr

08019004 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019004:	b580      	push	{r7, lr}
 8019006:	b084      	sub	sp, #16
 8019008:	af00      	add	r7, sp, #0
 801900a:	6078      	str	r0, [r7, #4]
 801900c:	460b      	mov	r3, r1
 801900e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019010:	2300      	movs	r3, #0
 8019012:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019014:	2300      	movs	r3, #0
 8019016:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801901e:	78fa      	ldrb	r2, [r7, #3]
 8019020:	4611      	mov	r1, r2
 8019022:	4618      	mov	r0, r3
 8019024:	f7f4 fb79 	bl	800d71a <HAL_PCD_SetAddress>
 8019028:	4603      	mov	r3, r0
 801902a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801902c:	7bfb      	ldrb	r3, [r7, #15]
 801902e:	4618      	mov	r0, r3
 8019030:	f000 f874 	bl	801911c <USBD_Get_USB_Status>
 8019034:	4603      	mov	r3, r0
 8019036:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019038:	7bbb      	ldrb	r3, [r7, #14]
}
 801903a:	4618      	mov	r0, r3
 801903c:	3710      	adds	r7, #16
 801903e:	46bd      	mov	sp, r7
 8019040:	bd80      	pop	{r7, pc}

08019042 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019042:	b580      	push	{r7, lr}
 8019044:	b086      	sub	sp, #24
 8019046:	af00      	add	r7, sp, #0
 8019048:	60f8      	str	r0, [r7, #12]
 801904a:	607a      	str	r2, [r7, #4]
 801904c:	603b      	str	r3, [r7, #0]
 801904e:	460b      	mov	r3, r1
 8019050:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019052:	2300      	movs	r3, #0
 8019054:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019056:	2300      	movs	r3, #0
 8019058:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801905a:	68fb      	ldr	r3, [r7, #12]
 801905c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8019060:	7af9      	ldrb	r1, [r7, #11]
 8019062:	683b      	ldr	r3, [r7, #0]
 8019064:	687a      	ldr	r2, [r7, #4]
 8019066:	f7f4 fc83 	bl	800d970 <HAL_PCD_EP_Transmit>
 801906a:	4603      	mov	r3, r0
 801906c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801906e:	7dfb      	ldrb	r3, [r7, #23]
 8019070:	4618      	mov	r0, r3
 8019072:	f000 f853 	bl	801911c <USBD_Get_USB_Status>
 8019076:	4603      	mov	r3, r0
 8019078:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801907a:	7dbb      	ldrb	r3, [r7, #22]
}
 801907c:	4618      	mov	r0, r3
 801907e:	3718      	adds	r7, #24
 8019080:	46bd      	mov	sp, r7
 8019082:	bd80      	pop	{r7, pc}

08019084 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019084:	b580      	push	{r7, lr}
 8019086:	b086      	sub	sp, #24
 8019088:	af00      	add	r7, sp, #0
 801908a:	60f8      	str	r0, [r7, #12]
 801908c:	607a      	str	r2, [r7, #4]
 801908e:	603b      	str	r3, [r7, #0]
 8019090:	460b      	mov	r3, r1
 8019092:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019094:	2300      	movs	r3, #0
 8019096:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019098:	2300      	movs	r3, #0
 801909a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801909c:	68fb      	ldr	r3, [r7, #12]
 801909e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80190a2:	7af9      	ldrb	r1, [r7, #11]
 80190a4:	683b      	ldr	r3, [r7, #0]
 80190a6:	687a      	ldr	r2, [r7, #4]
 80190a8:	f7f4 fc0f 	bl	800d8ca <HAL_PCD_EP_Receive>
 80190ac:	4603      	mov	r3, r0
 80190ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80190b0:	7dfb      	ldrb	r3, [r7, #23]
 80190b2:	4618      	mov	r0, r3
 80190b4:	f000 f832 	bl	801911c <USBD_Get_USB_Status>
 80190b8:	4603      	mov	r3, r0
 80190ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80190bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80190be:	4618      	mov	r0, r3
 80190c0:	3718      	adds	r7, #24
 80190c2:	46bd      	mov	sp, r7
 80190c4:	bd80      	pop	{r7, pc}

080190c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80190c6:	b580      	push	{r7, lr}
 80190c8:	b082      	sub	sp, #8
 80190ca:	af00      	add	r7, sp, #0
 80190cc:	6078      	str	r0, [r7, #4]
 80190ce:	460b      	mov	r3, r1
 80190d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80190d8:	78fa      	ldrb	r2, [r7, #3]
 80190da:	4611      	mov	r1, r2
 80190dc:	4618      	mov	r0, r3
 80190de:	f7f4 fc2f 	bl	800d940 <HAL_PCD_EP_GetRxCount>
 80190e2:	4603      	mov	r3, r0
}
 80190e4:	4618      	mov	r0, r3
 80190e6:	3708      	adds	r7, #8
 80190e8:	46bd      	mov	sp, r7
 80190ea:	bd80      	pop	{r7, pc}

080190ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80190ec:	b480      	push	{r7}
 80190ee:	b083      	sub	sp, #12
 80190f0:	af00      	add	r7, sp, #0
 80190f2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80190f4:	4b03      	ldr	r3, [pc, #12]	@ (8019104 <USBD_static_malloc+0x18>)
}
 80190f6:	4618      	mov	r0, r3
 80190f8:	370c      	adds	r7, #12
 80190fa:	46bd      	mov	sp, r7
 80190fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019100:	4770      	bx	lr
 8019102:	bf00      	nop
 8019104:	24003f90 	.word	0x24003f90

08019108 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8019108:	b480      	push	{r7}
 801910a:	b083      	sub	sp, #12
 801910c:	af00      	add	r7, sp, #0
 801910e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8019110:	bf00      	nop
 8019112:	370c      	adds	r7, #12
 8019114:	46bd      	mov	sp, r7
 8019116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801911a:	4770      	bx	lr

0801911c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801911c:	b480      	push	{r7}
 801911e:	b085      	sub	sp, #20
 8019120:	af00      	add	r7, sp, #0
 8019122:	4603      	mov	r3, r0
 8019124:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019126:	2300      	movs	r3, #0
 8019128:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801912a:	79fb      	ldrb	r3, [r7, #7]
 801912c:	2b03      	cmp	r3, #3
 801912e:	d817      	bhi.n	8019160 <USBD_Get_USB_Status+0x44>
 8019130:	a201      	add	r2, pc, #4	@ (adr r2, 8019138 <USBD_Get_USB_Status+0x1c>)
 8019132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019136:	bf00      	nop
 8019138:	08019149 	.word	0x08019149
 801913c:	0801914f 	.word	0x0801914f
 8019140:	08019155 	.word	0x08019155
 8019144:	0801915b 	.word	0x0801915b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8019148:	2300      	movs	r3, #0
 801914a:	73fb      	strb	r3, [r7, #15]
    break;
 801914c:	e00b      	b.n	8019166 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801914e:	2303      	movs	r3, #3
 8019150:	73fb      	strb	r3, [r7, #15]
    break;
 8019152:	e008      	b.n	8019166 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019154:	2301      	movs	r3, #1
 8019156:	73fb      	strb	r3, [r7, #15]
    break;
 8019158:	e005      	b.n	8019166 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801915a:	2303      	movs	r3, #3
 801915c:	73fb      	strb	r3, [r7, #15]
    break;
 801915e:	e002      	b.n	8019166 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019160:	2303      	movs	r3, #3
 8019162:	73fb      	strb	r3, [r7, #15]
    break;
 8019164:	bf00      	nop
  }
  return usb_status;
 8019166:	7bfb      	ldrb	r3, [r7, #15]
}
 8019168:	4618      	mov	r0, r3
 801916a:	3714      	adds	r7, #20
 801916c:	46bd      	mov	sp, r7
 801916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019172:	4770      	bx	lr

08019174 <_strtoul_l.isra.0>:
 8019174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019178:	4e34      	ldr	r6, [pc, #208]	@ (801924c <_strtoul_l.isra.0+0xd8>)
 801917a:	4686      	mov	lr, r0
 801917c:	460d      	mov	r5, r1
 801917e:	4628      	mov	r0, r5
 8019180:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019184:	5d37      	ldrb	r7, [r6, r4]
 8019186:	f017 0708 	ands.w	r7, r7, #8
 801918a:	d1f8      	bne.n	801917e <_strtoul_l.isra.0+0xa>
 801918c:	2c2d      	cmp	r4, #45	@ 0x2d
 801918e:	d110      	bne.n	80191b2 <_strtoul_l.isra.0+0x3e>
 8019190:	782c      	ldrb	r4, [r5, #0]
 8019192:	2701      	movs	r7, #1
 8019194:	1c85      	adds	r5, r0, #2
 8019196:	f033 0010 	bics.w	r0, r3, #16
 801919a:	d115      	bne.n	80191c8 <_strtoul_l.isra.0+0x54>
 801919c:	2c30      	cmp	r4, #48	@ 0x30
 801919e:	d10d      	bne.n	80191bc <_strtoul_l.isra.0+0x48>
 80191a0:	7828      	ldrb	r0, [r5, #0]
 80191a2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80191a6:	2858      	cmp	r0, #88	@ 0x58
 80191a8:	d108      	bne.n	80191bc <_strtoul_l.isra.0+0x48>
 80191aa:	786c      	ldrb	r4, [r5, #1]
 80191ac:	3502      	adds	r5, #2
 80191ae:	2310      	movs	r3, #16
 80191b0:	e00a      	b.n	80191c8 <_strtoul_l.isra.0+0x54>
 80191b2:	2c2b      	cmp	r4, #43	@ 0x2b
 80191b4:	bf04      	itt	eq
 80191b6:	782c      	ldrbeq	r4, [r5, #0]
 80191b8:	1c85      	addeq	r5, r0, #2
 80191ba:	e7ec      	b.n	8019196 <_strtoul_l.isra.0+0x22>
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d1f6      	bne.n	80191ae <_strtoul_l.isra.0+0x3a>
 80191c0:	2c30      	cmp	r4, #48	@ 0x30
 80191c2:	bf14      	ite	ne
 80191c4:	230a      	movne	r3, #10
 80191c6:	2308      	moveq	r3, #8
 80191c8:	f04f 38ff 	mov.w	r8, #4294967295
 80191cc:	2600      	movs	r6, #0
 80191ce:	fbb8 f8f3 	udiv	r8, r8, r3
 80191d2:	fb03 f908 	mul.w	r9, r3, r8
 80191d6:	ea6f 0909 	mvn.w	r9, r9
 80191da:	4630      	mov	r0, r6
 80191dc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80191e0:	f1bc 0f09 	cmp.w	ip, #9
 80191e4:	d810      	bhi.n	8019208 <_strtoul_l.isra.0+0x94>
 80191e6:	4664      	mov	r4, ip
 80191e8:	42a3      	cmp	r3, r4
 80191ea:	dd1e      	ble.n	801922a <_strtoul_l.isra.0+0xb6>
 80191ec:	f1b6 3fff 	cmp.w	r6, #4294967295
 80191f0:	d007      	beq.n	8019202 <_strtoul_l.isra.0+0x8e>
 80191f2:	4580      	cmp	r8, r0
 80191f4:	d316      	bcc.n	8019224 <_strtoul_l.isra.0+0xb0>
 80191f6:	d101      	bne.n	80191fc <_strtoul_l.isra.0+0x88>
 80191f8:	45a1      	cmp	r9, r4
 80191fa:	db13      	blt.n	8019224 <_strtoul_l.isra.0+0xb0>
 80191fc:	fb00 4003 	mla	r0, r0, r3, r4
 8019200:	2601      	movs	r6, #1
 8019202:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019206:	e7e9      	b.n	80191dc <_strtoul_l.isra.0+0x68>
 8019208:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801920c:	f1bc 0f19 	cmp.w	ip, #25
 8019210:	d801      	bhi.n	8019216 <_strtoul_l.isra.0+0xa2>
 8019212:	3c37      	subs	r4, #55	@ 0x37
 8019214:	e7e8      	b.n	80191e8 <_strtoul_l.isra.0+0x74>
 8019216:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801921a:	f1bc 0f19 	cmp.w	ip, #25
 801921e:	d804      	bhi.n	801922a <_strtoul_l.isra.0+0xb6>
 8019220:	3c57      	subs	r4, #87	@ 0x57
 8019222:	e7e1      	b.n	80191e8 <_strtoul_l.isra.0+0x74>
 8019224:	f04f 36ff 	mov.w	r6, #4294967295
 8019228:	e7eb      	b.n	8019202 <_strtoul_l.isra.0+0x8e>
 801922a:	1c73      	adds	r3, r6, #1
 801922c:	d106      	bne.n	801923c <_strtoul_l.isra.0+0xc8>
 801922e:	2322      	movs	r3, #34	@ 0x22
 8019230:	f8ce 3000 	str.w	r3, [lr]
 8019234:	4630      	mov	r0, r6
 8019236:	b932      	cbnz	r2, 8019246 <_strtoul_l.isra.0+0xd2>
 8019238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801923c:	b107      	cbz	r7, 8019240 <_strtoul_l.isra.0+0xcc>
 801923e:	4240      	negs	r0, r0
 8019240:	2a00      	cmp	r2, #0
 8019242:	d0f9      	beq.n	8019238 <_strtoul_l.isra.0+0xc4>
 8019244:	b106      	cbz	r6, 8019248 <_strtoul_l.isra.0+0xd4>
 8019246:	1e69      	subs	r1, r5, #1
 8019248:	6011      	str	r1, [r2, #0]
 801924a:	e7f5      	b.n	8019238 <_strtoul_l.isra.0+0xc4>
 801924c:	0801a2c1 	.word	0x0801a2c1

08019250 <strtoul>:
 8019250:	4613      	mov	r3, r2
 8019252:	460a      	mov	r2, r1
 8019254:	4601      	mov	r1, r0
 8019256:	4802      	ldr	r0, [pc, #8]	@ (8019260 <strtoul+0x10>)
 8019258:	6800      	ldr	r0, [r0, #0]
 801925a:	f7ff bf8b 	b.w	8019174 <_strtoul_l.isra.0>
 801925e:	bf00      	nop
 8019260:	2400013c 	.word	0x2400013c

08019264 <sniprintf>:
 8019264:	b40c      	push	{r2, r3}
 8019266:	b530      	push	{r4, r5, lr}
 8019268:	4b18      	ldr	r3, [pc, #96]	@ (80192cc <sniprintf+0x68>)
 801926a:	1e0c      	subs	r4, r1, #0
 801926c:	681d      	ldr	r5, [r3, #0]
 801926e:	b09d      	sub	sp, #116	@ 0x74
 8019270:	da08      	bge.n	8019284 <sniprintf+0x20>
 8019272:	238b      	movs	r3, #139	@ 0x8b
 8019274:	602b      	str	r3, [r5, #0]
 8019276:	f04f 30ff 	mov.w	r0, #4294967295
 801927a:	b01d      	add	sp, #116	@ 0x74
 801927c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019280:	b002      	add	sp, #8
 8019282:	4770      	bx	lr
 8019284:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019288:	f8ad 3014 	strh.w	r3, [sp, #20]
 801928c:	f04f 0300 	mov.w	r3, #0
 8019290:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019292:	bf14      	ite	ne
 8019294:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019298:	4623      	moveq	r3, r4
 801929a:	9304      	str	r3, [sp, #16]
 801929c:	9307      	str	r3, [sp, #28]
 801929e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80192a2:	9002      	str	r0, [sp, #8]
 80192a4:	9006      	str	r0, [sp, #24]
 80192a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80192aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80192ac:	ab21      	add	r3, sp, #132	@ 0x84
 80192ae:	a902      	add	r1, sp, #8
 80192b0:	4628      	mov	r0, r5
 80192b2:	9301      	str	r3, [sp, #4]
 80192b4:	f000 f9d8 	bl	8019668 <_svfiprintf_r>
 80192b8:	1c43      	adds	r3, r0, #1
 80192ba:	bfbc      	itt	lt
 80192bc:	238b      	movlt	r3, #139	@ 0x8b
 80192be:	602b      	strlt	r3, [r5, #0]
 80192c0:	2c00      	cmp	r4, #0
 80192c2:	d0da      	beq.n	801927a <sniprintf+0x16>
 80192c4:	9b02      	ldr	r3, [sp, #8]
 80192c6:	2200      	movs	r2, #0
 80192c8:	701a      	strb	r2, [r3, #0]
 80192ca:	e7d6      	b.n	801927a <sniprintf+0x16>
 80192cc:	2400013c 	.word	0x2400013c

080192d0 <siprintf>:
 80192d0:	b40e      	push	{r1, r2, r3}
 80192d2:	b510      	push	{r4, lr}
 80192d4:	b09d      	sub	sp, #116	@ 0x74
 80192d6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80192d8:	9002      	str	r0, [sp, #8]
 80192da:	9006      	str	r0, [sp, #24]
 80192dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80192e0:	480a      	ldr	r0, [pc, #40]	@ (801930c <siprintf+0x3c>)
 80192e2:	9107      	str	r1, [sp, #28]
 80192e4:	9104      	str	r1, [sp, #16]
 80192e6:	490a      	ldr	r1, [pc, #40]	@ (8019310 <siprintf+0x40>)
 80192e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80192ec:	9105      	str	r1, [sp, #20]
 80192ee:	2400      	movs	r4, #0
 80192f0:	a902      	add	r1, sp, #8
 80192f2:	6800      	ldr	r0, [r0, #0]
 80192f4:	9301      	str	r3, [sp, #4]
 80192f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80192f8:	f000 f9b6 	bl	8019668 <_svfiprintf_r>
 80192fc:	9b02      	ldr	r3, [sp, #8]
 80192fe:	701c      	strb	r4, [r3, #0]
 8019300:	b01d      	add	sp, #116	@ 0x74
 8019302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019306:	b003      	add	sp, #12
 8019308:	4770      	bx	lr
 801930a:	bf00      	nop
 801930c:	2400013c 	.word	0x2400013c
 8019310:	ffff0208 	.word	0xffff0208

08019314 <memset>:
 8019314:	4402      	add	r2, r0
 8019316:	4603      	mov	r3, r0
 8019318:	4293      	cmp	r3, r2
 801931a:	d100      	bne.n	801931e <memset+0xa>
 801931c:	4770      	bx	lr
 801931e:	f803 1b01 	strb.w	r1, [r3], #1
 8019322:	e7f9      	b.n	8019318 <memset+0x4>

08019324 <strncpy>:
 8019324:	b510      	push	{r4, lr}
 8019326:	3901      	subs	r1, #1
 8019328:	4603      	mov	r3, r0
 801932a:	b132      	cbz	r2, 801933a <strncpy+0x16>
 801932c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019330:	f803 4b01 	strb.w	r4, [r3], #1
 8019334:	3a01      	subs	r2, #1
 8019336:	2c00      	cmp	r4, #0
 8019338:	d1f7      	bne.n	801932a <strncpy+0x6>
 801933a:	441a      	add	r2, r3
 801933c:	2100      	movs	r1, #0
 801933e:	4293      	cmp	r3, r2
 8019340:	d100      	bne.n	8019344 <strncpy+0x20>
 8019342:	bd10      	pop	{r4, pc}
 8019344:	f803 1b01 	strb.w	r1, [r3], #1
 8019348:	e7f9      	b.n	801933e <strncpy+0x1a>
	...

0801934c <__errno>:
 801934c:	4b01      	ldr	r3, [pc, #4]	@ (8019354 <__errno+0x8>)
 801934e:	6818      	ldr	r0, [r3, #0]
 8019350:	4770      	bx	lr
 8019352:	bf00      	nop
 8019354:	2400013c 	.word	0x2400013c

08019358 <__libc_init_array>:
 8019358:	b570      	push	{r4, r5, r6, lr}
 801935a:	4d0d      	ldr	r5, [pc, #52]	@ (8019390 <__libc_init_array+0x38>)
 801935c:	4c0d      	ldr	r4, [pc, #52]	@ (8019394 <__libc_init_array+0x3c>)
 801935e:	1b64      	subs	r4, r4, r5
 8019360:	10a4      	asrs	r4, r4, #2
 8019362:	2600      	movs	r6, #0
 8019364:	42a6      	cmp	r6, r4
 8019366:	d109      	bne.n	801937c <__libc_init_array+0x24>
 8019368:	4d0b      	ldr	r5, [pc, #44]	@ (8019398 <__libc_init_array+0x40>)
 801936a:	4c0c      	ldr	r4, [pc, #48]	@ (801939c <__libc_init_array+0x44>)
 801936c:	f000 fc64 	bl	8019c38 <_init>
 8019370:	1b64      	subs	r4, r4, r5
 8019372:	10a4      	asrs	r4, r4, #2
 8019374:	2600      	movs	r6, #0
 8019376:	42a6      	cmp	r6, r4
 8019378:	d105      	bne.n	8019386 <__libc_init_array+0x2e>
 801937a:	bd70      	pop	{r4, r5, r6, pc}
 801937c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019380:	4798      	blx	r3
 8019382:	3601      	adds	r6, #1
 8019384:	e7ee      	b.n	8019364 <__libc_init_array+0xc>
 8019386:	f855 3b04 	ldr.w	r3, [r5], #4
 801938a:	4798      	blx	r3
 801938c:	3601      	adds	r6, #1
 801938e:	e7f2      	b.n	8019376 <__libc_init_array+0x1e>
 8019390:	0801a3fc 	.word	0x0801a3fc
 8019394:	0801a3fc 	.word	0x0801a3fc
 8019398:	0801a3fc 	.word	0x0801a3fc
 801939c:	0801a400 	.word	0x0801a400

080193a0 <__retarget_lock_acquire_recursive>:
 80193a0:	4770      	bx	lr

080193a2 <__retarget_lock_release_recursive>:
 80193a2:	4770      	bx	lr

080193a4 <memcpy>:
 80193a4:	440a      	add	r2, r1
 80193a6:	4291      	cmp	r1, r2
 80193a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80193ac:	d100      	bne.n	80193b0 <memcpy+0xc>
 80193ae:	4770      	bx	lr
 80193b0:	b510      	push	{r4, lr}
 80193b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80193b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80193ba:	4291      	cmp	r1, r2
 80193bc:	d1f9      	bne.n	80193b2 <memcpy+0xe>
 80193be:	bd10      	pop	{r4, pc}

080193c0 <_free_r>:
 80193c0:	b538      	push	{r3, r4, r5, lr}
 80193c2:	4605      	mov	r5, r0
 80193c4:	2900      	cmp	r1, #0
 80193c6:	d041      	beq.n	801944c <_free_r+0x8c>
 80193c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80193cc:	1f0c      	subs	r4, r1, #4
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	bfb8      	it	lt
 80193d2:	18e4      	addlt	r4, r4, r3
 80193d4:	f000 f8e0 	bl	8019598 <__malloc_lock>
 80193d8:	4a1d      	ldr	r2, [pc, #116]	@ (8019450 <_free_r+0x90>)
 80193da:	6813      	ldr	r3, [r2, #0]
 80193dc:	b933      	cbnz	r3, 80193ec <_free_r+0x2c>
 80193de:	6063      	str	r3, [r4, #4]
 80193e0:	6014      	str	r4, [r2, #0]
 80193e2:	4628      	mov	r0, r5
 80193e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80193e8:	f000 b8dc 	b.w	80195a4 <__malloc_unlock>
 80193ec:	42a3      	cmp	r3, r4
 80193ee:	d908      	bls.n	8019402 <_free_r+0x42>
 80193f0:	6820      	ldr	r0, [r4, #0]
 80193f2:	1821      	adds	r1, r4, r0
 80193f4:	428b      	cmp	r3, r1
 80193f6:	bf01      	itttt	eq
 80193f8:	6819      	ldreq	r1, [r3, #0]
 80193fa:	685b      	ldreq	r3, [r3, #4]
 80193fc:	1809      	addeq	r1, r1, r0
 80193fe:	6021      	streq	r1, [r4, #0]
 8019400:	e7ed      	b.n	80193de <_free_r+0x1e>
 8019402:	461a      	mov	r2, r3
 8019404:	685b      	ldr	r3, [r3, #4]
 8019406:	b10b      	cbz	r3, 801940c <_free_r+0x4c>
 8019408:	42a3      	cmp	r3, r4
 801940a:	d9fa      	bls.n	8019402 <_free_r+0x42>
 801940c:	6811      	ldr	r1, [r2, #0]
 801940e:	1850      	adds	r0, r2, r1
 8019410:	42a0      	cmp	r0, r4
 8019412:	d10b      	bne.n	801942c <_free_r+0x6c>
 8019414:	6820      	ldr	r0, [r4, #0]
 8019416:	4401      	add	r1, r0
 8019418:	1850      	adds	r0, r2, r1
 801941a:	4283      	cmp	r3, r0
 801941c:	6011      	str	r1, [r2, #0]
 801941e:	d1e0      	bne.n	80193e2 <_free_r+0x22>
 8019420:	6818      	ldr	r0, [r3, #0]
 8019422:	685b      	ldr	r3, [r3, #4]
 8019424:	6053      	str	r3, [r2, #4]
 8019426:	4408      	add	r0, r1
 8019428:	6010      	str	r0, [r2, #0]
 801942a:	e7da      	b.n	80193e2 <_free_r+0x22>
 801942c:	d902      	bls.n	8019434 <_free_r+0x74>
 801942e:	230c      	movs	r3, #12
 8019430:	602b      	str	r3, [r5, #0]
 8019432:	e7d6      	b.n	80193e2 <_free_r+0x22>
 8019434:	6820      	ldr	r0, [r4, #0]
 8019436:	1821      	adds	r1, r4, r0
 8019438:	428b      	cmp	r3, r1
 801943a:	bf04      	itt	eq
 801943c:	6819      	ldreq	r1, [r3, #0]
 801943e:	685b      	ldreq	r3, [r3, #4]
 8019440:	6063      	str	r3, [r4, #4]
 8019442:	bf04      	itt	eq
 8019444:	1809      	addeq	r1, r1, r0
 8019446:	6021      	streq	r1, [r4, #0]
 8019448:	6054      	str	r4, [r2, #4]
 801944a:	e7ca      	b.n	80193e2 <_free_r+0x22>
 801944c:	bd38      	pop	{r3, r4, r5, pc}
 801944e:	bf00      	nop
 8019450:	240042f4 	.word	0x240042f4

08019454 <sbrk_aligned>:
 8019454:	b570      	push	{r4, r5, r6, lr}
 8019456:	4e0f      	ldr	r6, [pc, #60]	@ (8019494 <sbrk_aligned+0x40>)
 8019458:	460c      	mov	r4, r1
 801945a:	6831      	ldr	r1, [r6, #0]
 801945c:	4605      	mov	r5, r0
 801945e:	b911      	cbnz	r1, 8019466 <sbrk_aligned+0x12>
 8019460:	f000 fba4 	bl	8019bac <_sbrk_r>
 8019464:	6030      	str	r0, [r6, #0]
 8019466:	4621      	mov	r1, r4
 8019468:	4628      	mov	r0, r5
 801946a:	f000 fb9f 	bl	8019bac <_sbrk_r>
 801946e:	1c43      	adds	r3, r0, #1
 8019470:	d103      	bne.n	801947a <sbrk_aligned+0x26>
 8019472:	f04f 34ff 	mov.w	r4, #4294967295
 8019476:	4620      	mov	r0, r4
 8019478:	bd70      	pop	{r4, r5, r6, pc}
 801947a:	1cc4      	adds	r4, r0, #3
 801947c:	f024 0403 	bic.w	r4, r4, #3
 8019480:	42a0      	cmp	r0, r4
 8019482:	d0f8      	beq.n	8019476 <sbrk_aligned+0x22>
 8019484:	1a21      	subs	r1, r4, r0
 8019486:	4628      	mov	r0, r5
 8019488:	f000 fb90 	bl	8019bac <_sbrk_r>
 801948c:	3001      	adds	r0, #1
 801948e:	d1f2      	bne.n	8019476 <sbrk_aligned+0x22>
 8019490:	e7ef      	b.n	8019472 <sbrk_aligned+0x1e>
 8019492:	bf00      	nop
 8019494:	240042f0 	.word	0x240042f0

08019498 <_malloc_r>:
 8019498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801949c:	1ccd      	adds	r5, r1, #3
 801949e:	f025 0503 	bic.w	r5, r5, #3
 80194a2:	3508      	adds	r5, #8
 80194a4:	2d0c      	cmp	r5, #12
 80194a6:	bf38      	it	cc
 80194a8:	250c      	movcc	r5, #12
 80194aa:	2d00      	cmp	r5, #0
 80194ac:	4606      	mov	r6, r0
 80194ae:	db01      	blt.n	80194b4 <_malloc_r+0x1c>
 80194b0:	42a9      	cmp	r1, r5
 80194b2:	d904      	bls.n	80194be <_malloc_r+0x26>
 80194b4:	230c      	movs	r3, #12
 80194b6:	6033      	str	r3, [r6, #0]
 80194b8:	2000      	movs	r0, #0
 80194ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019594 <_malloc_r+0xfc>
 80194c2:	f000 f869 	bl	8019598 <__malloc_lock>
 80194c6:	f8d8 3000 	ldr.w	r3, [r8]
 80194ca:	461c      	mov	r4, r3
 80194cc:	bb44      	cbnz	r4, 8019520 <_malloc_r+0x88>
 80194ce:	4629      	mov	r1, r5
 80194d0:	4630      	mov	r0, r6
 80194d2:	f7ff ffbf 	bl	8019454 <sbrk_aligned>
 80194d6:	1c43      	adds	r3, r0, #1
 80194d8:	4604      	mov	r4, r0
 80194da:	d158      	bne.n	801958e <_malloc_r+0xf6>
 80194dc:	f8d8 4000 	ldr.w	r4, [r8]
 80194e0:	4627      	mov	r7, r4
 80194e2:	2f00      	cmp	r7, #0
 80194e4:	d143      	bne.n	801956e <_malloc_r+0xd6>
 80194e6:	2c00      	cmp	r4, #0
 80194e8:	d04b      	beq.n	8019582 <_malloc_r+0xea>
 80194ea:	6823      	ldr	r3, [r4, #0]
 80194ec:	4639      	mov	r1, r7
 80194ee:	4630      	mov	r0, r6
 80194f0:	eb04 0903 	add.w	r9, r4, r3
 80194f4:	f000 fb5a 	bl	8019bac <_sbrk_r>
 80194f8:	4581      	cmp	r9, r0
 80194fa:	d142      	bne.n	8019582 <_malloc_r+0xea>
 80194fc:	6821      	ldr	r1, [r4, #0]
 80194fe:	1a6d      	subs	r5, r5, r1
 8019500:	4629      	mov	r1, r5
 8019502:	4630      	mov	r0, r6
 8019504:	f7ff ffa6 	bl	8019454 <sbrk_aligned>
 8019508:	3001      	adds	r0, #1
 801950a:	d03a      	beq.n	8019582 <_malloc_r+0xea>
 801950c:	6823      	ldr	r3, [r4, #0]
 801950e:	442b      	add	r3, r5
 8019510:	6023      	str	r3, [r4, #0]
 8019512:	f8d8 3000 	ldr.w	r3, [r8]
 8019516:	685a      	ldr	r2, [r3, #4]
 8019518:	bb62      	cbnz	r2, 8019574 <_malloc_r+0xdc>
 801951a:	f8c8 7000 	str.w	r7, [r8]
 801951e:	e00f      	b.n	8019540 <_malloc_r+0xa8>
 8019520:	6822      	ldr	r2, [r4, #0]
 8019522:	1b52      	subs	r2, r2, r5
 8019524:	d420      	bmi.n	8019568 <_malloc_r+0xd0>
 8019526:	2a0b      	cmp	r2, #11
 8019528:	d917      	bls.n	801955a <_malloc_r+0xc2>
 801952a:	1961      	adds	r1, r4, r5
 801952c:	42a3      	cmp	r3, r4
 801952e:	6025      	str	r5, [r4, #0]
 8019530:	bf18      	it	ne
 8019532:	6059      	strne	r1, [r3, #4]
 8019534:	6863      	ldr	r3, [r4, #4]
 8019536:	bf08      	it	eq
 8019538:	f8c8 1000 	streq.w	r1, [r8]
 801953c:	5162      	str	r2, [r4, r5]
 801953e:	604b      	str	r3, [r1, #4]
 8019540:	4630      	mov	r0, r6
 8019542:	f000 f82f 	bl	80195a4 <__malloc_unlock>
 8019546:	f104 000b 	add.w	r0, r4, #11
 801954a:	1d23      	adds	r3, r4, #4
 801954c:	f020 0007 	bic.w	r0, r0, #7
 8019550:	1ac2      	subs	r2, r0, r3
 8019552:	bf1c      	itt	ne
 8019554:	1a1b      	subne	r3, r3, r0
 8019556:	50a3      	strne	r3, [r4, r2]
 8019558:	e7af      	b.n	80194ba <_malloc_r+0x22>
 801955a:	6862      	ldr	r2, [r4, #4]
 801955c:	42a3      	cmp	r3, r4
 801955e:	bf0c      	ite	eq
 8019560:	f8c8 2000 	streq.w	r2, [r8]
 8019564:	605a      	strne	r2, [r3, #4]
 8019566:	e7eb      	b.n	8019540 <_malloc_r+0xa8>
 8019568:	4623      	mov	r3, r4
 801956a:	6864      	ldr	r4, [r4, #4]
 801956c:	e7ae      	b.n	80194cc <_malloc_r+0x34>
 801956e:	463c      	mov	r4, r7
 8019570:	687f      	ldr	r7, [r7, #4]
 8019572:	e7b6      	b.n	80194e2 <_malloc_r+0x4a>
 8019574:	461a      	mov	r2, r3
 8019576:	685b      	ldr	r3, [r3, #4]
 8019578:	42a3      	cmp	r3, r4
 801957a:	d1fb      	bne.n	8019574 <_malloc_r+0xdc>
 801957c:	2300      	movs	r3, #0
 801957e:	6053      	str	r3, [r2, #4]
 8019580:	e7de      	b.n	8019540 <_malloc_r+0xa8>
 8019582:	230c      	movs	r3, #12
 8019584:	6033      	str	r3, [r6, #0]
 8019586:	4630      	mov	r0, r6
 8019588:	f000 f80c 	bl	80195a4 <__malloc_unlock>
 801958c:	e794      	b.n	80194b8 <_malloc_r+0x20>
 801958e:	6005      	str	r5, [r0, #0]
 8019590:	e7d6      	b.n	8019540 <_malloc_r+0xa8>
 8019592:	bf00      	nop
 8019594:	240042f4 	.word	0x240042f4

08019598 <__malloc_lock>:
 8019598:	4801      	ldr	r0, [pc, #4]	@ (80195a0 <__malloc_lock+0x8>)
 801959a:	f7ff bf01 	b.w	80193a0 <__retarget_lock_acquire_recursive>
 801959e:	bf00      	nop
 80195a0:	240042ec 	.word	0x240042ec

080195a4 <__malloc_unlock>:
 80195a4:	4801      	ldr	r0, [pc, #4]	@ (80195ac <__malloc_unlock+0x8>)
 80195a6:	f7ff befc 	b.w	80193a2 <__retarget_lock_release_recursive>
 80195aa:	bf00      	nop
 80195ac:	240042ec 	.word	0x240042ec

080195b0 <__ssputs_r>:
 80195b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80195b4:	688e      	ldr	r6, [r1, #8]
 80195b6:	461f      	mov	r7, r3
 80195b8:	42be      	cmp	r6, r7
 80195ba:	680b      	ldr	r3, [r1, #0]
 80195bc:	4682      	mov	sl, r0
 80195be:	460c      	mov	r4, r1
 80195c0:	4690      	mov	r8, r2
 80195c2:	d82d      	bhi.n	8019620 <__ssputs_r+0x70>
 80195c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80195c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80195cc:	d026      	beq.n	801961c <__ssputs_r+0x6c>
 80195ce:	6965      	ldr	r5, [r4, #20]
 80195d0:	6909      	ldr	r1, [r1, #16]
 80195d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80195d6:	eba3 0901 	sub.w	r9, r3, r1
 80195da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80195de:	1c7b      	adds	r3, r7, #1
 80195e0:	444b      	add	r3, r9
 80195e2:	106d      	asrs	r5, r5, #1
 80195e4:	429d      	cmp	r5, r3
 80195e6:	bf38      	it	cc
 80195e8:	461d      	movcc	r5, r3
 80195ea:	0553      	lsls	r3, r2, #21
 80195ec:	d527      	bpl.n	801963e <__ssputs_r+0x8e>
 80195ee:	4629      	mov	r1, r5
 80195f0:	f7ff ff52 	bl	8019498 <_malloc_r>
 80195f4:	4606      	mov	r6, r0
 80195f6:	b360      	cbz	r0, 8019652 <__ssputs_r+0xa2>
 80195f8:	6921      	ldr	r1, [r4, #16]
 80195fa:	464a      	mov	r2, r9
 80195fc:	f7ff fed2 	bl	80193a4 <memcpy>
 8019600:	89a3      	ldrh	r3, [r4, #12]
 8019602:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801960a:	81a3      	strh	r3, [r4, #12]
 801960c:	6126      	str	r6, [r4, #16]
 801960e:	6165      	str	r5, [r4, #20]
 8019610:	444e      	add	r6, r9
 8019612:	eba5 0509 	sub.w	r5, r5, r9
 8019616:	6026      	str	r6, [r4, #0]
 8019618:	60a5      	str	r5, [r4, #8]
 801961a:	463e      	mov	r6, r7
 801961c:	42be      	cmp	r6, r7
 801961e:	d900      	bls.n	8019622 <__ssputs_r+0x72>
 8019620:	463e      	mov	r6, r7
 8019622:	6820      	ldr	r0, [r4, #0]
 8019624:	4632      	mov	r2, r6
 8019626:	4641      	mov	r1, r8
 8019628:	f000 faa6 	bl	8019b78 <memmove>
 801962c:	68a3      	ldr	r3, [r4, #8]
 801962e:	1b9b      	subs	r3, r3, r6
 8019630:	60a3      	str	r3, [r4, #8]
 8019632:	6823      	ldr	r3, [r4, #0]
 8019634:	4433      	add	r3, r6
 8019636:	6023      	str	r3, [r4, #0]
 8019638:	2000      	movs	r0, #0
 801963a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801963e:	462a      	mov	r2, r5
 8019640:	f000 fac4 	bl	8019bcc <_realloc_r>
 8019644:	4606      	mov	r6, r0
 8019646:	2800      	cmp	r0, #0
 8019648:	d1e0      	bne.n	801960c <__ssputs_r+0x5c>
 801964a:	6921      	ldr	r1, [r4, #16]
 801964c:	4650      	mov	r0, sl
 801964e:	f7ff feb7 	bl	80193c0 <_free_r>
 8019652:	230c      	movs	r3, #12
 8019654:	f8ca 3000 	str.w	r3, [sl]
 8019658:	89a3      	ldrh	r3, [r4, #12]
 801965a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801965e:	81a3      	strh	r3, [r4, #12]
 8019660:	f04f 30ff 	mov.w	r0, #4294967295
 8019664:	e7e9      	b.n	801963a <__ssputs_r+0x8a>
	...

08019668 <_svfiprintf_r>:
 8019668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801966c:	4698      	mov	r8, r3
 801966e:	898b      	ldrh	r3, [r1, #12]
 8019670:	061b      	lsls	r3, r3, #24
 8019672:	b09d      	sub	sp, #116	@ 0x74
 8019674:	4607      	mov	r7, r0
 8019676:	460d      	mov	r5, r1
 8019678:	4614      	mov	r4, r2
 801967a:	d510      	bpl.n	801969e <_svfiprintf_r+0x36>
 801967c:	690b      	ldr	r3, [r1, #16]
 801967e:	b973      	cbnz	r3, 801969e <_svfiprintf_r+0x36>
 8019680:	2140      	movs	r1, #64	@ 0x40
 8019682:	f7ff ff09 	bl	8019498 <_malloc_r>
 8019686:	6028      	str	r0, [r5, #0]
 8019688:	6128      	str	r0, [r5, #16]
 801968a:	b930      	cbnz	r0, 801969a <_svfiprintf_r+0x32>
 801968c:	230c      	movs	r3, #12
 801968e:	603b      	str	r3, [r7, #0]
 8019690:	f04f 30ff 	mov.w	r0, #4294967295
 8019694:	b01d      	add	sp, #116	@ 0x74
 8019696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801969a:	2340      	movs	r3, #64	@ 0x40
 801969c:	616b      	str	r3, [r5, #20]
 801969e:	2300      	movs	r3, #0
 80196a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80196a2:	2320      	movs	r3, #32
 80196a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80196a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80196ac:	2330      	movs	r3, #48	@ 0x30
 80196ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801984c <_svfiprintf_r+0x1e4>
 80196b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80196b6:	f04f 0901 	mov.w	r9, #1
 80196ba:	4623      	mov	r3, r4
 80196bc:	469a      	mov	sl, r3
 80196be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80196c2:	b10a      	cbz	r2, 80196c8 <_svfiprintf_r+0x60>
 80196c4:	2a25      	cmp	r2, #37	@ 0x25
 80196c6:	d1f9      	bne.n	80196bc <_svfiprintf_r+0x54>
 80196c8:	ebba 0b04 	subs.w	fp, sl, r4
 80196cc:	d00b      	beq.n	80196e6 <_svfiprintf_r+0x7e>
 80196ce:	465b      	mov	r3, fp
 80196d0:	4622      	mov	r2, r4
 80196d2:	4629      	mov	r1, r5
 80196d4:	4638      	mov	r0, r7
 80196d6:	f7ff ff6b 	bl	80195b0 <__ssputs_r>
 80196da:	3001      	adds	r0, #1
 80196dc:	f000 80a7 	beq.w	801982e <_svfiprintf_r+0x1c6>
 80196e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80196e2:	445a      	add	r2, fp
 80196e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80196e6:	f89a 3000 	ldrb.w	r3, [sl]
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	f000 809f 	beq.w	801982e <_svfiprintf_r+0x1c6>
 80196f0:	2300      	movs	r3, #0
 80196f2:	f04f 32ff 	mov.w	r2, #4294967295
 80196f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80196fa:	f10a 0a01 	add.w	sl, sl, #1
 80196fe:	9304      	str	r3, [sp, #16]
 8019700:	9307      	str	r3, [sp, #28]
 8019702:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019706:	931a      	str	r3, [sp, #104]	@ 0x68
 8019708:	4654      	mov	r4, sl
 801970a:	2205      	movs	r2, #5
 801970c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019710:	484e      	ldr	r0, [pc, #312]	@ (801984c <_svfiprintf_r+0x1e4>)
 8019712:	f7e6 fdfd 	bl	8000310 <memchr>
 8019716:	9a04      	ldr	r2, [sp, #16]
 8019718:	b9d8      	cbnz	r0, 8019752 <_svfiprintf_r+0xea>
 801971a:	06d0      	lsls	r0, r2, #27
 801971c:	bf44      	itt	mi
 801971e:	2320      	movmi	r3, #32
 8019720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019724:	0711      	lsls	r1, r2, #28
 8019726:	bf44      	itt	mi
 8019728:	232b      	movmi	r3, #43	@ 0x2b
 801972a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801972e:	f89a 3000 	ldrb.w	r3, [sl]
 8019732:	2b2a      	cmp	r3, #42	@ 0x2a
 8019734:	d015      	beq.n	8019762 <_svfiprintf_r+0xfa>
 8019736:	9a07      	ldr	r2, [sp, #28]
 8019738:	4654      	mov	r4, sl
 801973a:	2000      	movs	r0, #0
 801973c:	f04f 0c0a 	mov.w	ip, #10
 8019740:	4621      	mov	r1, r4
 8019742:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019746:	3b30      	subs	r3, #48	@ 0x30
 8019748:	2b09      	cmp	r3, #9
 801974a:	d94b      	bls.n	80197e4 <_svfiprintf_r+0x17c>
 801974c:	b1b0      	cbz	r0, 801977c <_svfiprintf_r+0x114>
 801974e:	9207      	str	r2, [sp, #28]
 8019750:	e014      	b.n	801977c <_svfiprintf_r+0x114>
 8019752:	eba0 0308 	sub.w	r3, r0, r8
 8019756:	fa09 f303 	lsl.w	r3, r9, r3
 801975a:	4313      	orrs	r3, r2
 801975c:	9304      	str	r3, [sp, #16]
 801975e:	46a2      	mov	sl, r4
 8019760:	e7d2      	b.n	8019708 <_svfiprintf_r+0xa0>
 8019762:	9b03      	ldr	r3, [sp, #12]
 8019764:	1d19      	adds	r1, r3, #4
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	9103      	str	r1, [sp, #12]
 801976a:	2b00      	cmp	r3, #0
 801976c:	bfbb      	ittet	lt
 801976e:	425b      	neglt	r3, r3
 8019770:	f042 0202 	orrlt.w	r2, r2, #2
 8019774:	9307      	strge	r3, [sp, #28]
 8019776:	9307      	strlt	r3, [sp, #28]
 8019778:	bfb8      	it	lt
 801977a:	9204      	strlt	r2, [sp, #16]
 801977c:	7823      	ldrb	r3, [r4, #0]
 801977e:	2b2e      	cmp	r3, #46	@ 0x2e
 8019780:	d10a      	bne.n	8019798 <_svfiprintf_r+0x130>
 8019782:	7863      	ldrb	r3, [r4, #1]
 8019784:	2b2a      	cmp	r3, #42	@ 0x2a
 8019786:	d132      	bne.n	80197ee <_svfiprintf_r+0x186>
 8019788:	9b03      	ldr	r3, [sp, #12]
 801978a:	1d1a      	adds	r2, r3, #4
 801978c:	681b      	ldr	r3, [r3, #0]
 801978e:	9203      	str	r2, [sp, #12]
 8019790:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019794:	3402      	adds	r4, #2
 8019796:	9305      	str	r3, [sp, #20]
 8019798:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801985c <_svfiprintf_r+0x1f4>
 801979c:	7821      	ldrb	r1, [r4, #0]
 801979e:	2203      	movs	r2, #3
 80197a0:	4650      	mov	r0, sl
 80197a2:	f7e6 fdb5 	bl	8000310 <memchr>
 80197a6:	b138      	cbz	r0, 80197b8 <_svfiprintf_r+0x150>
 80197a8:	9b04      	ldr	r3, [sp, #16]
 80197aa:	eba0 000a 	sub.w	r0, r0, sl
 80197ae:	2240      	movs	r2, #64	@ 0x40
 80197b0:	4082      	lsls	r2, r0
 80197b2:	4313      	orrs	r3, r2
 80197b4:	3401      	adds	r4, #1
 80197b6:	9304      	str	r3, [sp, #16]
 80197b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80197bc:	4824      	ldr	r0, [pc, #144]	@ (8019850 <_svfiprintf_r+0x1e8>)
 80197be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80197c2:	2206      	movs	r2, #6
 80197c4:	f7e6 fda4 	bl	8000310 <memchr>
 80197c8:	2800      	cmp	r0, #0
 80197ca:	d036      	beq.n	801983a <_svfiprintf_r+0x1d2>
 80197cc:	4b21      	ldr	r3, [pc, #132]	@ (8019854 <_svfiprintf_r+0x1ec>)
 80197ce:	bb1b      	cbnz	r3, 8019818 <_svfiprintf_r+0x1b0>
 80197d0:	9b03      	ldr	r3, [sp, #12]
 80197d2:	3307      	adds	r3, #7
 80197d4:	f023 0307 	bic.w	r3, r3, #7
 80197d8:	3308      	adds	r3, #8
 80197da:	9303      	str	r3, [sp, #12]
 80197dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80197de:	4433      	add	r3, r6
 80197e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80197e2:	e76a      	b.n	80196ba <_svfiprintf_r+0x52>
 80197e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80197e8:	460c      	mov	r4, r1
 80197ea:	2001      	movs	r0, #1
 80197ec:	e7a8      	b.n	8019740 <_svfiprintf_r+0xd8>
 80197ee:	2300      	movs	r3, #0
 80197f0:	3401      	adds	r4, #1
 80197f2:	9305      	str	r3, [sp, #20]
 80197f4:	4619      	mov	r1, r3
 80197f6:	f04f 0c0a 	mov.w	ip, #10
 80197fa:	4620      	mov	r0, r4
 80197fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019800:	3a30      	subs	r2, #48	@ 0x30
 8019802:	2a09      	cmp	r2, #9
 8019804:	d903      	bls.n	801980e <_svfiprintf_r+0x1a6>
 8019806:	2b00      	cmp	r3, #0
 8019808:	d0c6      	beq.n	8019798 <_svfiprintf_r+0x130>
 801980a:	9105      	str	r1, [sp, #20]
 801980c:	e7c4      	b.n	8019798 <_svfiprintf_r+0x130>
 801980e:	fb0c 2101 	mla	r1, ip, r1, r2
 8019812:	4604      	mov	r4, r0
 8019814:	2301      	movs	r3, #1
 8019816:	e7f0      	b.n	80197fa <_svfiprintf_r+0x192>
 8019818:	ab03      	add	r3, sp, #12
 801981a:	9300      	str	r3, [sp, #0]
 801981c:	462a      	mov	r2, r5
 801981e:	4b0e      	ldr	r3, [pc, #56]	@ (8019858 <_svfiprintf_r+0x1f0>)
 8019820:	a904      	add	r1, sp, #16
 8019822:	4638      	mov	r0, r7
 8019824:	f3af 8000 	nop.w
 8019828:	1c42      	adds	r2, r0, #1
 801982a:	4606      	mov	r6, r0
 801982c:	d1d6      	bne.n	80197dc <_svfiprintf_r+0x174>
 801982e:	89ab      	ldrh	r3, [r5, #12]
 8019830:	065b      	lsls	r3, r3, #25
 8019832:	f53f af2d 	bmi.w	8019690 <_svfiprintf_r+0x28>
 8019836:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019838:	e72c      	b.n	8019694 <_svfiprintf_r+0x2c>
 801983a:	ab03      	add	r3, sp, #12
 801983c:	9300      	str	r3, [sp, #0]
 801983e:	462a      	mov	r2, r5
 8019840:	4b05      	ldr	r3, [pc, #20]	@ (8019858 <_svfiprintf_r+0x1f0>)
 8019842:	a904      	add	r1, sp, #16
 8019844:	4638      	mov	r0, r7
 8019846:	f000 f879 	bl	801993c <_printf_i>
 801984a:	e7ed      	b.n	8019828 <_svfiprintf_r+0x1c0>
 801984c:	0801a3c1 	.word	0x0801a3c1
 8019850:	0801a3cb 	.word	0x0801a3cb
 8019854:	00000000 	.word	0x00000000
 8019858:	080195b1 	.word	0x080195b1
 801985c:	0801a3c7 	.word	0x0801a3c7

08019860 <_printf_common>:
 8019860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019864:	4616      	mov	r6, r2
 8019866:	4698      	mov	r8, r3
 8019868:	688a      	ldr	r2, [r1, #8]
 801986a:	690b      	ldr	r3, [r1, #16]
 801986c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019870:	4293      	cmp	r3, r2
 8019872:	bfb8      	it	lt
 8019874:	4613      	movlt	r3, r2
 8019876:	6033      	str	r3, [r6, #0]
 8019878:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801987c:	4607      	mov	r7, r0
 801987e:	460c      	mov	r4, r1
 8019880:	b10a      	cbz	r2, 8019886 <_printf_common+0x26>
 8019882:	3301      	adds	r3, #1
 8019884:	6033      	str	r3, [r6, #0]
 8019886:	6823      	ldr	r3, [r4, #0]
 8019888:	0699      	lsls	r1, r3, #26
 801988a:	bf42      	ittt	mi
 801988c:	6833      	ldrmi	r3, [r6, #0]
 801988e:	3302      	addmi	r3, #2
 8019890:	6033      	strmi	r3, [r6, #0]
 8019892:	6825      	ldr	r5, [r4, #0]
 8019894:	f015 0506 	ands.w	r5, r5, #6
 8019898:	d106      	bne.n	80198a8 <_printf_common+0x48>
 801989a:	f104 0a19 	add.w	sl, r4, #25
 801989e:	68e3      	ldr	r3, [r4, #12]
 80198a0:	6832      	ldr	r2, [r6, #0]
 80198a2:	1a9b      	subs	r3, r3, r2
 80198a4:	42ab      	cmp	r3, r5
 80198a6:	dc26      	bgt.n	80198f6 <_printf_common+0x96>
 80198a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80198ac:	6822      	ldr	r2, [r4, #0]
 80198ae:	3b00      	subs	r3, #0
 80198b0:	bf18      	it	ne
 80198b2:	2301      	movne	r3, #1
 80198b4:	0692      	lsls	r2, r2, #26
 80198b6:	d42b      	bmi.n	8019910 <_printf_common+0xb0>
 80198b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80198bc:	4641      	mov	r1, r8
 80198be:	4638      	mov	r0, r7
 80198c0:	47c8      	blx	r9
 80198c2:	3001      	adds	r0, #1
 80198c4:	d01e      	beq.n	8019904 <_printf_common+0xa4>
 80198c6:	6823      	ldr	r3, [r4, #0]
 80198c8:	6922      	ldr	r2, [r4, #16]
 80198ca:	f003 0306 	and.w	r3, r3, #6
 80198ce:	2b04      	cmp	r3, #4
 80198d0:	bf02      	ittt	eq
 80198d2:	68e5      	ldreq	r5, [r4, #12]
 80198d4:	6833      	ldreq	r3, [r6, #0]
 80198d6:	1aed      	subeq	r5, r5, r3
 80198d8:	68a3      	ldr	r3, [r4, #8]
 80198da:	bf0c      	ite	eq
 80198dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80198e0:	2500      	movne	r5, #0
 80198e2:	4293      	cmp	r3, r2
 80198e4:	bfc4      	itt	gt
 80198e6:	1a9b      	subgt	r3, r3, r2
 80198e8:	18ed      	addgt	r5, r5, r3
 80198ea:	2600      	movs	r6, #0
 80198ec:	341a      	adds	r4, #26
 80198ee:	42b5      	cmp	r5, r6
 80198f0:	d11a      	bne.n	8019928 <_printf_common+0xc8>
 80198f2:	2000      	movs	r0, #0
 80198f4:	e008      	b.n	8019908 <_printf_common+0xa8>
 80198f6:	2301      	movs	r3, #1
 80198f8:	4652      	mov	r2, sl
 80198fa:	4641      	mov	r1, r8
 80198fc:	4638      	mov	r0, r7
 80198fe:	47c8      	blx	r9
 8019900:	3001      	adds	r0, #1
 8019902:	d103      	bne.n	801990c <_printf_common+0xac>
 8019904:	f04f 30ff 	mov.w	r0, #4294967295
 8019908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801990c:	3501      	adds	r5, #1
 801990e:	e7c6      	b.n	801989e <_printf_common+0x3e>
 8019910:	18e1      	adds	r1, r4, r3
 8019912:	1c5a      	adds	r2, r3, #1
 8019914:	2030      	movs	r0, #48	@ 0x30
 8019916:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801991a:	4422      	add	r2, r4
 801991c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019920:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019924:	3302      	adds	r3, #2
 8019926:	e7c7      	b.n	80198b8 <_printf_common+0x58>
 8019928:	2301      	movs	r3, #1
 801992a:	4622      	mov	r2, r4
 801992c:	4641      	mov	r1, r8
 801992e:	4638      	mov	r0, r7
 8019930:	47c8      	blx	r9
 8019932:	3001      	adds	r0, #1
 8019934:	d0e6      	beq.n	8019904 <_printf_common+0xa4>
 8019936:	3601      	adds	r6, #1
 8019938:	e7d9      	b.n	80198ee <_printf_common+0x8e>
	...

0801993c <_printf_i>:
 801993c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019940:	7e0f      	ldrb	r7, [r1, #24]
 8019942:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019944:	2f78      	cmp	r7, #120	@ 0x78
 8019946:	4691      	mov	r9, r2
 8019948:	4680      	mov	r8, r0
 801994a:	460c      	mov	r4, r1
 801994c:	469a      	mov	sl, r3
 801994e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019952:	d807      	bhi.n	8019964 <_printf_i+0x28>
 8019954:	2f62      	cmp	r7, #98	@ 0x62
 8019956:	d80a      	bhi.n	801996e <_printf_i+0x32>
 8019958:	2f00      	cmp	r7, #0
 801995a:	f000 80d1 	beq.w	8019b00 <_printf_i+0x1c4>
 801995e:	2f58      	cmp	r7, #88	@ 0x58
 8019960:	f000 80b8 	beq.w	8019ad4 <_printf_i+0x198>
 8019964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019968:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801996c:	e03a      	b.n	80199e4 <_printf_i+0xa8>
 801996e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019972:	2b15      	cmp	r3, #21
 8019974:	d8f6      	bhi.n	8019964 <_printf_i+0x28>
 8019976:	a101      	add	r1, pc, #4	@ (adr r1, 801997c <_printf_i+0x40>)
 8019978:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801997c:	080199d5 	.word	0x080199d5
 8019980:	080199e9 	.word	0x080199e9
 8019984:	08019965 	.word	0x08019965
 8019988:	08019965 	.word	0x08019965
 801998c:	08019965 	.word	0x08019965
 8019990:	08019965 	.word	0x08019965
 8019994:	080199e9 	.word	0x080199e9
 8019998:	08019965 	.word	0x08019965
 801999c:	08019965 	.word	0x08019965
 80199a0:	08019965 	.word	0x08019965
 80199a4:	08019965 	.word	0x08019965
 80199a8:	08019ae7 	.word	0x08019ae7
 80199ac:	08019a13 	.word	0x08019a13
 80199b0:	08019aa1 	.word	0x08019aa1
 80199b4:	08019965 	.word	0x08019965
 80199b8:	08019965 	.word	0x08019965
 80199bc:	08019b09 	.word	0x08019b09
 80199c0:	08019965 	.word	0x08019965
 80199c4:	08019a13 	.word	0x08019a13
 80199c8:	08019965 	.word	0x08019965
 80199cc:	08019965 	.word	0x08019965
 80199d0:	08019aa9 	.word	0x08019aa9
 80199d4:	6833      	ldr	r3, [r6, #0]
 80199d6:	1d1a      	adds	r2, r3, #4
 80199d8:	681b      	ldr	r3, [r3, #0]
 80199da:	6032      	str	r2, [r6, #0]
 80199dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80199e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80199e4:	2301      	movs	r3, #1
 80199e6:	e09c      	b.n	8019b22 <_printf_i+0x1e6>
 80199e8:	6833      	ldr	r3, [r6, #0]
 80199ea:	6820      	ldr	r0, [r4, #0]
 80199ec:	1d19      	adds	r1, r3, #4
 80199ee:	6031      	str	r1, [r6, #0]
 80199f0:	0606      	lsls	r6, r0, #24
 80199f2:	d501      	bpl.n	80199f8 <_printf_i+0xbc>
 80199f4:	681d      	ldr	r5, [r3, #0]
 80199f6:	e003      	b.n	8019a00 <_printf_i+0xc4>
 80199f8:	0645      	lsls	r5, r0, #25
 80199fa:	d5fb      	bpl.n	80199f4 <_printf_i+0xb8>
 80199fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019a00:	2d00      	cmp	r5, #0
 8019a02:	da03      	bge.n	8019a0c <_printf_i+0xd0>
 8019a04:	232d      	movs	r3, #45	@ 0x2d
 8019a06:	426d      	negs	r5, r5
 8019a08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019a0c:	4858      	ldr	r0, [pc, #352]	@ (8019b70 <_printf_i+0x234>)
 8019a0e:	230a      	movs	r3, #10
 8019a10:	e011      	b.n	8019a36 <_printf_i+0xfa>
 8019a12:	6821      	ldr	r1, [r4, #0]
 8019a14:	6833      	ldr	r3, [r6, #0]
 8019a16:	0608      	lsls	r0, r1, #24
 8019a18:	f853 5b04 	ldr.w	r5, [r3], #4
 8019a1c:	d402      	bmi.n	8019a24 <_printf_i+0xe8>
 8019a1e:	0649      	lsls	r1, r1, #25
 8019a20:	bf48      	it	mi
 8019a22:	b2ad      	uxthmi	r5, r5
 8019a24:	2f6f      	cmp	r7, #111	@ 0x6f
 8019a26:	4852      	ldr	r0, [pc, #328]	@ (8019b70 <_printf_i+0x234>)
 8019a28:	6033      	str	r3, [r6, #0]
 8019a2a:	bf14      	ite	ne
 8019a2c:	230a      	movne	r3, #10
 8019a2e:	2308      	moveq	r3, #8
 8019a30:	2100      	movs	r1, #0
 8019a32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019a36:	6866      	ldr	r6, [r4, #4]
 8019a38:	60a6      	str	r6, [r4, #8]
 8019a3a:	2e00      	cmp	r6, #0
 8019a3c:	db05      	blt.n	8019a4a <_printf_i+0x10e>
 8019a3e:	6821      	ldr	r1, [r4, #0]
 8019a40:	432e      	orrs	r6, r5
 8019a42:	f021 0104 	bic.w	r1, r1, #4
 8019a46:	6021      	str	r1, [r4, #0]
 8019a48:	d04b      	beq.n	8019ae2 <_printf_i+0x1a6>
 8019a4a:	4616      	mov	r6, r2
 8019a4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8019a50:	fb03 5711 	mls	r7, r3, r1, r5
 8019a54:	5dc7      	ldrb	r7, [r0, r7]
 8019a56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019a5a:	462f      	mov	r7, r5
 8019a5c:	42bb      	cmp	r3, r7
 8019a5e:	460d      	mov	r5, r1
 8019a60:	d9f4      	bls.n	8019a4c <_printf_i+0x110>
 8019a62:	2b08      	cmp	r3, #8
 8019a64:	d10b      	bne.n	8019a7e <_printf_i+0x142>
 8019a66:	6823      	ldr	r3, [r4, #0]
 8019a68:	07df      	lsls	r7, r3, #31
 8019a6a:	d508      	bpl.n	8019a7e <_printf_i+0x142>
 8019a6c:	6923      	ldr	r3, [r4, #16]
 8019a6e:	6861      	ldr	r1, [r4, #4]
 8019a70:	4299      	cmp	r1, r3
 8019a72:	bfde      	ittt	le
 8019a74:	2330      	movle	r3, #48	@ 0x30
 8019a76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019a7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019a7e:	1b92      	subs	r2, r2, r6
 8019a80:	6122      	str	r2, [r4, #16]
 8019a82:	f8cd a000 	str.w	sl, [sp]
 8019a86:	464b      	mov	r3, r9
 8019a88:	aa03      	add	r2, sp, #12
 8019a8a:	4621      	mov	r1, r4
 8019a8c:	4640      	mov	r0, r8
 8019a8e:	f7ff fee7 	bl	8019860 <_printf_common>
 8019a92:	3001      	adds	r0, #1
 8019a94:	d14a      	bne.n	8019b2c <_printf_i+0x1f0>
 8019a96:	f04f 30ff 	mov.w	r0, #4294967295
 8019a9a:	b004      	add	sp, #16
 8019a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019aa0:	6823      	ldr	r3, [r4, #0]
 8019aa2:	f043 0320 	orr.w	r3, r3, #32
 8019aa6:	6023      	str	r3, [r4, #0]
 8019aa8:	4832      	ldr	r0, [pc, #200]	@ (8019b74 <_printf_i+0x238>)
 8019aaa:	2778      	movs	r7, #120	@ 0x78
 8019aac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019ab0:	6823      	ldr	r3, [r4, #0]
 8019ab2:	6831      	ldr	r1, [r6, #0]
 8019ab4:	061f      	lsls	r7, r3, #24
 8019ab6:	f851 5b04 	ldr.w	r5, [r1], #4
 8019aba:	d402      	bmi.n	8019ac2 <_printf_i+0x186>
 8019abc:	065f      	lsls	r7, r3, #25
 8019abe:	bf48      	it	mi
 8019ac0:	b2ad      	uxthmi	r5, r5
 8019ac2:	6031      	str	r1, [r6, #0]
 8019ac4:	07d9      	lsls	r1, r3, #31
 8019ac6:	bf44      	itt	mi
 8019ac8:	f043 0320 	orrmi.w	r3, r3, #32
 8019acc:	6023      	strmi	r3, [r4, #0]
 8019ace:	b11d      	cbz	r5, 8019ad8 <_printf_i+0x19c>
 8019ad0:	2310      	movs	r3, #16
 8019ad2:	e7ad      	b.n	8019a30 <_printf_i+0xf4>
 8019ad4:	4826      	ldr	r0, [pc, #152]	@ (8019b70 <_printf_i+0x234>)
 8019ad6:	e7e9      	b.n	8019aac <_printf_i+0x170>
 8019ad8:	6823      	ldr	r3, [r4, #0]
 8019ada:	f023 0320 	bic.w	r3, r3, #32
 8019ade:	6023      	str	r3, [r4, #0]
 8019ae0:	e7f6      	b.n	8019ad0 <_printf_i+0x194>
 8019ae2:	4616      	mov	r6, r2
 8019ae4:	e7bd      	b.n	8019a62 <_printf_i+0x126>
 8019ae6:	6833      	ldr	r3, [r6, #0]
 8019ae8:	6825      	ldr	r5, [r4, #0]
 8019aea:	6961      	ldr	r1, [r4, #20]
 8019aec:	1d18      	adds	r0, r3, #4
 8019aee:	6030      	str	r0, [r6, #0]
 8019af0:	062e      	lsls	r6, r5, #24
 8019af2:	681b      	ldr	r3, [r3, #0]
 8019af4:	d501      	bpl.n	8019afa <_printf_i+0x1be>
 8019af6:	6019      	str	r1, [r3, #0]
 8019af8:	e002      	b.n	8019b00 <_printf_i+0x1c4>
 8019afa:	0668      	lsls	r0, r5, #25
 8019afc:	d5fb      	bpl.n	8019af6 <_printf_i+0x1ba>
 8019afe:	8019      	strh	r1, [r3, #0]
 8019b00:	2300      	movs	r3, #0
 8019b02:	6123      	str	r3, [r4, #16]
 8019b04:	4616      	mov	r6, r2
 8019b06:	e7bc      	b.n	8019a82 <_printf_i+0x146>
 8019b08:	6833      	ldr	r3, [r6, #0]
 8019b0a:	1d1a      	adds	r2, r3, #4
 8019b0c:	6032      	str	r2, [r6, #0]
 8019b0e:	681e      	ldr	r6, [r3, #0]
 8019b10:	6862      	ldr	r2, [r4, #4]
 8019b12:	2100      	movs	r1, #0
 8019b14:	4630      	mov	r0, r6
 8019b16:	f7e6 fbfb 	bl	8000310 <memchr>
 8019b1a:	b108      	cbz	r0, 8019b20 <_printf_i+0x1e4>
 8019b1c:	1b80      	subs	r0, r0, r6
 8019b1e:	6060      	str	r0, [r4, #4]
 8019b20:	6863      	ldr	r3, [r4, #4]
 8019b22:	6123      	str	r3, [r4, #16]
 8019b24:	2300      	movs	r3, #0
 8019b26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019b2a:	e7aa      	b.n	8019a82 <_printf_i+0x146>
 8019b2c:	6923      	ldr	r3, [r4, #16]
 8019b2e:	4632      	mov	r2, r6
 8019b30:	4649      	mov	r1, r9
 8019b32:	4640      	mov	r0, r8
 8019b34:	47d0      	blx	sl
 8019b36:	3001      	adds	r0, #1
 8019b38:	d0ad      	beq.n	8019a96 <_printf_i+0x15a>
 8019b3a:	6823      	ldr	r3, [r4, #0]
 8019b3c:	079b      	lsls	r3, r3, #30
 8019b3e:	d413      	bmi.n	8019b68 <_printf_i+0x22c>
 8019b40:	68e0      	ldr	r0, [r4, #12]
 8019b42:	9b03      	ldr	r3, [sp, #12]
 8019b44:	4298      	cmp	r0, r3
 8019b46:	bfb8      	it	lt
 8019b48:	4618      	movlt	r0, r3
 8019b4a:	e7a6      	b.n	8019a9a <_printf_i+0x15e>
 8019b4c:	2301      	movs	r3, #1
 8019b4e:	4632      	mov	r2, r6
 8019b50:	4649      	mov	r1, r9
 8019b52:	4640      	mov	r0, r8
 8019b54:	47d0      	blx	sl
 8019b56:	3001      	adds	r0, #1
 8019b58:	d09d      	beq.n	8019a96 <_printf_i+0x15a>
 8019b5a:	3501      	adds	r5, #1
 8019b5c:	68e3      	ldr	r3, [r4, #12]
 8019b5e:	9903      	ldr	r1, [sp, #12]
 8019b60:	1a5b      	subs	r3, r3, r1
 8019b62:	42ab      	cmp	r3, r5
 8019b64:	dcf2      	bgt.n	8019b4c <_printf_i+0x210>
 8019b66:	e7eb      	b.n	8019b40 <_printf_i+0x204>
 8019b68:	2500      	movs	r5, #0
 8019b6a:	f104 0619 	add.w	r6, r4, #25
 8019b6e:	e7f5      	b.n	8019b5c <_printf_i+0x220>
 8019b70:	0801a3d2 	.word	0x0801a3d2
 8019b74:	0801a3e3 	.word	0x0801a3e3

08019b78 <memmove>:
 8019b78:	4288      	cmp	r0, r1
 8019b7a:	b510      	push	{r4, lr}
 8019b7c:	eb01 0402 	add.w	r4, r1, r2
 8019b80:	d902      	bls.n	8019b88 <memmove+0x10>
 8019b82:	4284      	cmp	r4, r0
 8019b84:	4623      	mov	r3, r4
 8019b86:	d807      	bhi.n	8019b98 <memmove+0x20>
 8019b88:	1e43      	subs	r3, r0, #1
 8019b8a:	42a1      	cmp	r1, r4
 8019b8c:	d008      	beq.n	8019ba0 <memmove+0x28>
 8019b8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019b92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019b96:	e7f8      	b.n	8019b8a <memmove+0x12>
 8019b98:	4402      	add	r2, r0
 8019b9a:	4601      	mov	r1, r0
 8019b9c:	428a      	cmp	r2, r1
 8019b9e:	d100      	bne.n	8019ba2 <memmove+0x2a>
 8019ba0:	bd10      	pop	{r4, pc}
 8019ba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019ba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019baa:	e7f7      	b.n	8019b9c <memmove+0x24>

08019bac <_sbrk_r>:
 8019bac:	b538      	push	{r3, r4, r5, lr}
 8019bae:	4d06      	ldr	r5, [pc, #24]	@ (8019bc8 <_sbrk_r+0x1c>)
 8019bb0:	2300      	movs	r3, #0
 8019bb2:	4604      	mov	r4, r0
 8019bb4:	4608      	mov	r0, r1
 8019bb6:	602b      	str	r3, [r5, #0]
 8019bb8:	f7eb feca 	bl	8005950 <_sbrk>
 8019bbc:	1c43      	adds	r3, r0, #1
 8019bbe:	d102      	bne.n	8019bc6 <_sbrk_r+0x1a>
 8019bc0:	682b      	ldr	r3, [r5, #0]
 8019bc2:	b103      	cbz	r3, 8019bc6 <_sbrk_r+0x1a>
 8019bc4:	6023      	str	r3, [r4, #0]
 8019bc6:	bd38      	pop	{r3, r4, r5, pc}
 8019bc8:	240042e8 	.word	0x240042e8

08019bcc <_realloc_r>:
 8019bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019bd0:	4607      	mov	r7, r0
 8019bd2:	4614      	mov	r4, r2
 8019bd4:	460d      	mov	r5, r1
 8019bd6:	b921      	cbnz	r1, 8019be2 <_realloc_r+0x16>
 8019bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019bdc:	4611      	mov	r1, r2
 8019bde:	f7ff bc5b 	b.w	8019498 <_malloc_r>
 8019be2:	b92a      	cbnz	r2, 8019bf0 <_realloc_r+0x24>
 8019be4:	f7ff fbec 	bl	80193c0 <_free_r>
 8019be8:	4625      	mov	r5, r4
 8019bea:	4628      	mov	r0, r5
 8019bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019bf0:	f000 f81a 	bl	8019c28 <_malloc_usable_size_r>
 8019bf4:	4284      	cmp	r4, r0
 8019bf6:	4606      	mov	r6, r0
 8019bf8:	d802      	bhi.n	8019c00 <_realloc_r+0x34>
 8019bfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019bfe:	d8f4      	bhi.n	8019bea <_realloc_r+0x1e>
 8019c00:	4621      	mov	r1, r4
 8019c02:	4638      	mov	r0, r7
 8019c04:	f7ff fc48 	bl	8019498 <_malloc_r>
 8019c08:	4680      	mov	r8, r0
 8019c0a:	b908      	cbnz	r0, 8019c10 <_realloc_r+0x44>
 8019c0c:	4645      	mov	r5, r8
 8019c0e:	e7ec      	b.n	8019bea <_realloc_r+0x1e>
 8019c10:	42b4      	cmp	r4, r6
 8019c12:	4622      	mov	r2, r4
 8019c14:	4629      	mov	r1, r5
 8019c16:	bf28      	it	cs
 8019c18:	4632      	movcs	r2, r6
 8019c1a:	f7ff fbc3 	bl	80193a4 <memcpy>
 8019c1e:	4629      	mov	r1, r5
 8019c20:	4638      	mov	r0, r7
 8019c22:	f7ff fbcd 	bl	80193c0 <_free_r>
 8019c26:	e7f1      	b.n	8019c0c <_realloc_r+0x40>

08019c28 <_malloc_usable_size_r>:
 8019c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c2c:	1f18      	subs	r0, r3, #4
 8019c2e:	2b00      	cmp	r3, #0
 8019c30:	bfbc      	itt	lt
 8019c32:	580b      	ldrlt	r3, [r1, r0]
 8019c34:	18c0      	addlt	r0, r0, r3
 8019c36:	4770      	bx	lr

08019c38 <_init>:
 8019c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c3a:	bf00      	nop
 8019c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c3e:	bc08      	pop	{r3}
 8019c40:	469e      	mov	lr, r3
 8019c42:	4770      	bx	lr

08019c44 <_fini>:
 8019c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c46:	bf00      	nop
 8019c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c4a:	bc08      	pop	{r3}
 8019c4c:	469e      	mov	lr, r3
 8019c4e:	4770      	bx	lr
