// Seed: 2669889435
module module_0 ();
  reg id_2;
  always
    if (1)
      if (id_2)
        @(negedge id_2)
          @(posedge ~1 or id_2)
            if (1) id_1 <= id_2;
            else $display(id_2, 1);
      else @(1) wait (id_1) id_2 = id_2;
    else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
