#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 19 23:05:51 2022
# Process ID: 17224
# Current directory: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10096 F:\COMP3211\project\debug\COMP3211-project\pipelined_processor_updated\pipelined_processor_updated.xpr
# Log file: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/vivado.log
# Journal file: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.gen/sources_1', nor could it be found using path 'D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/COMP3211/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.285 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_10b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_10b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_20b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_20b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/adder_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/ex_mem_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_mem_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_branch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwarding_branch'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/forwarding_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwarding_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/hazard_detection_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_detection_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/id_ex_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'id_ex_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/if_id_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_id_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/left_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'left_shifter_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/load_byte_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'load_byte_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mem_wb_pipeline_stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_wb_pipeline_stage'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_10b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_10b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_2to1_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/mux_2to1_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/mux_4to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_16b'
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_4to1_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_ctr_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_ctr_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/mux_data_to_mem_to_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_data_to_mem_to_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_2bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_2bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_4bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_4bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_bit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_bit_register'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/pipeline_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_register'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/right_shifter_32b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'right_shifter_32b'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/rotate_left_shifter_32b8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotate_left_shifter_32b8'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/rotate_right_shifter_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rotate_right_shifter_32b8'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/sign_extend_4to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_extend_20to32'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/sign_extend_8to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_extend_16to32'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/new/slt_result.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'slt_result_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/new/xor_com.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_com'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 19 23:07:16 2022. For additional details about this file, please refer to the WebTalk help file at F:/COMP3211/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 19 23:07:16 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.285 ; gain = 0.000
save_wave_config {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1082.551 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.551 ; gain = 0.000
save_wave_config {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.445 ; gain = 1.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.723 ; gain = 0.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.484 ; gain = 2.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.133 ; gain = 0.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1150.488 ; gain = 11.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1156.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127844 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 127844 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127844 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 128402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 128402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 128402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 130222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 130222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 130222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 130780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 130780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 130780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 132600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 132600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 132600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 133158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 133158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 133158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 134978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 134978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 134978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 135536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 135536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 135536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 137356 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 137356 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 137356 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 137914 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 137914 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 137914 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 139734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 139734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 139734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 140292 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 140292 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 140292 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 142112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 142112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 142112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 142670 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 142670 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 142670 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 144490 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 144490 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 144490 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 145048 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 145048 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 145048 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 146868 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 146868 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 146868 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 147426 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 147426 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 147426 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 149246 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 149246 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 149246 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 149804 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 149804 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 149804 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 151624 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 151624 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 151624 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 152182 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 152182 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 152182 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 154002 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 154002 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 154002 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 154560 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 154560 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 154560 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 156380 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 156380 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 156380 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 156938 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 156938 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 156938 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 158758 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 158758 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 158758 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 159316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 159316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 159316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 161136 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 161136 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 161136 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 161694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 161694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 161694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 163514 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 163514 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 163514 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 164072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 164072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 164072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 165892 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 165892 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 165892 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 166450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 166450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 166450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 168270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 168270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 168270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 168828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 168828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 168828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 170648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 170648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 170648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 171206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 171206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 171206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 173026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 173026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 173026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 173584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 173584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 173584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 175404 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 175404 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 175404 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 175962 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 175962 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 175962 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 177782 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 177782 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 177782 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 178340 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 178340 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 178340 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 180160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 180160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 180160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 180718 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 180718 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 180718 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 182538 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 182538 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 182538 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 183096 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 183096 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 183096 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 184916 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 184916 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 184916 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 185474 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 185474 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 185474 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 187294 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 187294 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 187294 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 187852 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 187852 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 187852 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 189672 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 189672 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 189672 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 190230 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 190230 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 190230 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 192050 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 192050 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 192050 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 192608 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 192608 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 192608 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 194428 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 194428 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 194428 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 194986 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 194986 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 194986 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 196806 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 196806 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 196806 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 197364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 197364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 197364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 199184 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 199184 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 199184 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 199742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 199742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 199742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 201562 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 201562 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 201562 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 202120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 202120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 202120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 203940 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 203940 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 203940 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 204498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 204498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 204498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 206318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 206318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 206318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 206876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 206876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 206876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 208696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 208696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 208696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 209254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 209254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 209254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 211074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 211074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 211074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 211632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 211632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 211632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 213452 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 213452 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 213452 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 214010 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 214010 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 214010 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 215830 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 215830 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 215830 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 216388 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 216388 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 216388 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 218208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 218208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 218208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 218766 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 218766 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 218766 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 220586 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 220586 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 220586 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 221144 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 221144 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 221144 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 222964 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 222964 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 222964 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 223522 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 223522 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 223522 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 225342 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 225342 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 225342 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 225900 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 225900 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 225900 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 227720 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 227720 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 227720 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 228278 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 228278 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 228278 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 230098 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 230098 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 230098 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 230656 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 230656 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 230656 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 232476 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 232476 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 232476 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 233034 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 233034 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 233034 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 234854 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 234854 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 234854 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 235412 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 235412 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 235412 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 237232 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 237232 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 237232 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 237790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 237790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 237790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 239610 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 239610 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 239610 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 240168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 240168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 240168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 241988 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 241988 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 241988 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 242546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 242546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 242546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 244366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 244366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 244366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 244924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 244924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 244924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 246744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 246744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 246744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 247302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 247302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 247302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 249122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 249122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 249122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 249680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 249680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 249680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 251500 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 251500 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 251500 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 252058 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 252058 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 252058 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 253878 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 253878 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 253878 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 254436 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 254436 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 254436 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 256256 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 256256 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 256256 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 256814 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 256814 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 256814 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 258634 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 258634 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 258634 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 259192 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 259192 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 259192 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 261012 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 261012 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 261012 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 261570 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 261570 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 261570 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 263390 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 263390 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 263390 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 263948 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 263948 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 263948 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 265768 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 265768 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 265768 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 266326 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 266326 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 266326 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 268146 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 268146 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 268146 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 268704 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 268704 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 268704 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 270524 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 270524 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 270524 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 271082 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 271082 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 271082 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 272902 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 272902 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 272902 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 273460 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 273460 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 273460 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 275280 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 275280 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 275280 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 275838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 275838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 275838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 277658 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 277658 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 277658 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 278216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 278216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 278216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 280036 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 280036 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 280036 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 280594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 280594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 280594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 282414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 282414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 282414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 282972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 282972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 282972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 284792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 284792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 284792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 285350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 285350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 285350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 287170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 287170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 287170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 287728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 287728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 287728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 289548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 289548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 289548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 290106 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 290106 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 290106 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 291926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 291926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 291926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 292484 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 292484 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 292484 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 294304 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 294304 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 294304 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 294862 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 294862 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 294862 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 296682 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 296682 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 296682 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 297240 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 297240 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 297240 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 299060 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 299060 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 299060 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 299618 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 299618 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 299618 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 301438 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 301438 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 301438 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 301996 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 301996 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 301996 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 303816 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 303816 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 303816 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 304374 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 304374 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 304374 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 306194 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 306194 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 306194 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 306752 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 306752 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 306752 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 308572 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 308572 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 308572 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 309130 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 309130 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 309130 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 310950 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 310950 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 310950 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 311508 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 311508 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 311508 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1857.113 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 313328 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 313328 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 313328 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 313886 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 313886 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 313886 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 315706 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 315706 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 315706 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 316264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 316264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 316264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 318084 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 318084 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 318084 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 318642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 318642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 318642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 320462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 320462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 320462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 321020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 321020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 321020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 322840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 322840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 322840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 323398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 323398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 323398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 325218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 325218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 325218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 325776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 325776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 325776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 327596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 327596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 327596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 328154 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 328154 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 328154 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 329974 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 329974 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 329974 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 330532 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 330532 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 330532 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 332352 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 332352 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 332352 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 332910 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 332910 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 332910 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 334730 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 334730 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 334730 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 335288 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 335288 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 335288 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 337108 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 337108 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 337108 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 337666 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 337666 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 337666 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 339486 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 339486 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 339486 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 340044 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 340044 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 340044 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 341864 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 341864 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 341864 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 342422 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 342422 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 342422 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 344242 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 344242 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 344242 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 344800 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 344800 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 344800 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 346620 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 346620 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 346620 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 347178 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 347178 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 347178 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 348998 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 348998 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 348998 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 349556 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 349556 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 349556 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 351376 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 351376 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 351376 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 351934 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 351934 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 351934 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 353754 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 353754 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 353754 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 354312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 354312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 354312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 356132 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 356132 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 356132 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 356690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 356690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 356690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 358510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 358510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 358510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 359068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 359068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 359068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 360888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 360888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 360888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 361446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 361446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 361446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 363266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 363266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 363266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 363824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 363824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 363824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 365644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 365644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 365644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 366202 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 366202 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 366202 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 368022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368580 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 368580 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368580 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 370400 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 370400 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 370400 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 370958 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 370958 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 370958 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 372778 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 372778 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 372778 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 373336 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 373336 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 373336 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 375156 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 375156 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 375156 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 375714 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 375714 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 375714 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 377534 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 377534 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 377534 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 378092 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 378092 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 378092 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 379912 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 379912 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 379912 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 380470 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 380470 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 380470 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 382290 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 382290 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 382290 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 382848 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 382848 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 382848 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 384668 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 384668 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 384668 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 385226 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 385226 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 385226 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 387046 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 387046 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 387046 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 387604 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 387604 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 387604 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 389424 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 389424 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 389424 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 389982 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 389982 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 389982 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 391802 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 391802 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 391802 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 392360 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 392360 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 392360 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 394180 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 394180 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 394180 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 394738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 394738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 394738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 396558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 396558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 396558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 397116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 397116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 397116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 398936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 398936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 398936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 399494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 399494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 399494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 401314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 401314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 401314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 401872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 401872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 401872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 403692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 403692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 403692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 404250 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 404250 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 404250 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 406070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 406070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 406070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 406628 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 406628 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 406628 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 408448 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 408448 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 408448 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 409006 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 409006 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 409006 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 410826 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 410826 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 410826 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 411384 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 411384 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 411384 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 413204 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 413204 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 413204 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 413762 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 413762 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 413762 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 415582 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 415582 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 415582 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 416140 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 416140 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 416140 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1857.113 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 417960 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 417960 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 417960 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 418518 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 418518 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 418518 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 420338 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 420338 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 420338 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 420896 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 420896 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 420896 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 422716 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 422716 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 422716 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 423274 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 423274 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 423274 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 425094 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 425094 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 425094 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 425652 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 425652 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 425652 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 427472 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 427472 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 427472 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 428030 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 428030 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 428030 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 429850 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 429850 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 429850 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 430408 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 430408 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 430408 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 432228 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 432228 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 432228 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 432786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 432786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 432786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 434606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 434606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 434606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 435164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 435164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 435164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 436984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 436984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 436984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 437542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 437542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 437542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 439362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 439362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 439362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 439920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 439920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 439920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 441740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 441740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 441740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 442298 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 442298 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 442298 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 444118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 444118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 444118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 444676 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 444676 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 444676 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 446496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 446496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 446496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 447054 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 447054 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 447054 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 448874 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 448874 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 448874 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 449432 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 449432 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 449432 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 451252 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 451252 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 451252 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 451810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 451810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 451810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 453630 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 453630 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 453630 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 454188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 454188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 454188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 456008 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 456008 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 456008 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 456566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 456566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 456566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 458386 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 458386 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 458386 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 458944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 458944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 458944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 460764 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 460764 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 460764 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 461322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 461322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 461322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 463142 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 463142 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 463142 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 463700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 463700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 463700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 465520 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 465520 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 465520 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 466078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 466078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 466078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 467898 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 467898 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 467898 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 468456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 468456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 468456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 470276 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 470276 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 470276 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 470834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 470834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 470834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 472654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 472654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 472654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 473212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 473212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 473212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 475032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 475032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 475032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 475590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 475590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 475590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 477410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 477410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 477410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 477968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 477968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 477968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 479788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 479788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 479788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 480346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 480346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 480346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 482166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 482166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 482166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 482724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 482724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 482724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 484544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 484544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 484544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 485102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 485102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 485102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 486922 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 486922 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 486922 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 487480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 487480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 487480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 489300 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 489300 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 489300 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 489858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 489858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 489858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 491678 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 491678 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 491678 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 492236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 492236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 492236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 494056 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 494056 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 494056 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 494614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 494614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 494614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 496434 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 496434 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 496434 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 496992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 496992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 496992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 498812 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 498812 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 498812 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 499370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 499370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 499370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 501190 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 501190 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 501190 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 501748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 501748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 501748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 503568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 503568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 503568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 504126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 504126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 504126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 505946 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 505946 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 505946 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 506504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 506504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 506504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 508324 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 508324 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 508324 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 508882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 508882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 508882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 510702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 510702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 510702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 511260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 511260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 511260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 513080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 513080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 513080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 513638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 513638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 513638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 515458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 515458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 515458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 516016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 516016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 516016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 517836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 517836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 517836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 518394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 518394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 518394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 520214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 520214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 520214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 520772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 520772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 520772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 522592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 522592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 522592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 523150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 523150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 523150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 524970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 524970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 524970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 525528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 525528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 525528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 527348 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 527348 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 527348 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 527906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 527906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 527906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 529726 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 529726 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 529726 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 530284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 530284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 530284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 532104 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 532104 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 532104 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 532662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 532662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 532662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 534482 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 534482 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 534482 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 535040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 535040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 535040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 536860 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 536860 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 536860 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 537418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 537418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 537418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 539238 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 539238 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 539238 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 539796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 539796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 539796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1810 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4188 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6566 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 7124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8944 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11322 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13700 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 14258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16078 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18456 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 21392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23770 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26148 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 28526 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30346 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30904 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32724 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33282 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35102 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 35660 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37480 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38038 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39858 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42236 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 42794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44614 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46992 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49370 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 49928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51748 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 56504 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61818 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 63638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64196 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66574 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68394 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68952 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 70772 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71330 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73150 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73708 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75528 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76086 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 77906 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78464 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80284 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82662 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85040 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87418 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89796 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94552 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99308 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99866 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102244 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104622 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106442 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107 us  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108820 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109378 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111198 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111756 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113576 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114134 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115954 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116512 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118332 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120710 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123088 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125466 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 926 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 568 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sources_1/imports/sources_1/imports/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_10b [adder_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_1b [mux_2to1_1b_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_10b [mux_2to1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_20to32 [sign_extend_20to32_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_ctr_unit [mux_ctr_unit_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_4b [mux_2to1_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_com [xor_com_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_branch [forwarding_branch_default]
Compiling architecture structural of entity xil_defaultlib.mux_2to1_32b [mux_2to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_20b [adder_20b_default]
Compiling architecture behaviour of entity xil_defaultlib.mux_4to1_1b [mux_4to1_1b_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1_32b [mux_4to1_32b_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_32b [adder_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.rotate_right_shifter_32b8 [rotate_right_shifter_32b8_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.rotate_left_shifter_32b8 [rotate_left_shifter_32b8_default]
Compiling architecture behavioral of entity xil_defaultlib.right_shifter_32b [right_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.left_shifter_32b [left_shifter_32b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.slt_result_calc [slt_result_calc_default]
Compiling architecture behavioral of entity xil_defaultlib.load_byte_unit [load_byte_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_data_to_mem_to_reg [mux_data_to_mem_to_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend_16to32 [sign_extend_16to32_default]
Compiling architecture behavioral of entity xil_defaultlib.if_id_pipeline_stage [if_id_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.id_ex_pipeline_stage [id_ex_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_mem_pipeline_stage [ex_mem_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_register [pipeline_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_bit_register [pipeline_bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_2bit_register [pipeline_2bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_4bit_register [pipeline_4bit_register_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_wb_pipeline_stage [mem_wb_pipeline_stage_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.750 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 57266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 57824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 57824 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 58350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58350 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 58876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 58876 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 59402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59402 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 59928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 59928 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 60454 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 60454 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 60454 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 60980 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 60980 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 60980 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 61506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 61506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 62032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 62032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 62032 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 62558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 62558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 62558 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 64218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 64776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 64776 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 65302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 65302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 65302 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 65828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 65828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 65828 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66354 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 66880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 66880 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 67406 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 67406 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 67406 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 67932 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 67932 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 67932 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 68984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 68984 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 69510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 69510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 69510 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 71170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 71728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 71728 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 72254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 72254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 72254 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 72780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 72780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 72780 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73306 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73832 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 73832 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 73832 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 74358 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 74358 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 74358 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 74884 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 74884 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 74884 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 75410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 75936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 75936 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 76462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 76462 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 78122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 78680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 78680 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 79206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 79206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 79206 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 79732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 79732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 79732 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80258 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80784 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 80784 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 80784 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 81310 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 81310 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 81310 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 81836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 81836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 81836 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 82362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 82888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 82888 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 83414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 83414 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 85632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 85632 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 86158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 86158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 86158 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 86684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 86684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 86684 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87210 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87210 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87210 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87736 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 87736 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 87736 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 88262 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 88262 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 88262 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 88788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 88788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 88788 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 89314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 89840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 89840 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 90366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 90366 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92026 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 92584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 92584 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 93110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 93110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 93110 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 93636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 93636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 93636 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94162 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 94162 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94162 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94688 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 94688 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 94688 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 95214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95214 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 95740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 95740 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 96266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96266 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 96792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 96792 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 97318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 97318 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 98978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 98978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 98978 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 99536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 99536 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 100062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 100062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 100062 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 100588 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 100588 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 100588 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101114 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 101114 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101114 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101640 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 101640 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 101640 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 102166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102166 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 102692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 102692 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 103218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 103218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 103218 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 103744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 103744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 103744 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 104270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 104270 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 105930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 105930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 105930 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 106488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 106488 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 107014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107014 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107540 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 107540 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 107540 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108066 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 108066 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108066 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 108592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 108592 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 109118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109118 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 109644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 109644 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 110170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 110170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 110170 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 110696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 110696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 110696 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 111222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 111222 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 112882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 112882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 112882 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 113440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113440 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113966 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 113966 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 113966 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114492 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 114492 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 114492 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115018 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 115018 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115018 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 115544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 115544 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 116070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116070 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 116596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 116596 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 117122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 117122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 117122 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 117648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 117648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 117648 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 118174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 118174 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 119834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 119834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 119834 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 120392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120392 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120918 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 120918 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 120918 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121444 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 121444 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121444 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 121970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 121970 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 122496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 122496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 122496 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123022 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 123548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 123548 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 124074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 124074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 124074 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 124600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 124600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 124600 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 125126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 125126 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 126786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 126786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127344 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 127344 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127344 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127870 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 127870 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 127870 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 128396 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 128396 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 128396 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
"xelab -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/COMP3211/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b71789dcab584d7b9eca3c6be0bb098d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/imports/pipelined_processor/Single_cycle_core_TB_VHDL__pipeline_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.750 ; gain = 0.000
run 10 ms
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 1650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2208 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 2734 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3260 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 3786 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4312 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 4838 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5364 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 5890 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6416 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 6942 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 8602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9160 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 9686 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10212 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 10738 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11264 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 11790 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12316 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 12842 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13368 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 13894 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 15554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16112 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 16638 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17164 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 17690 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18216 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 18742 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19268 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 19794 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20320 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 20846 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 22506 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23064 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 23590 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24116 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 24642 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25168 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 25694 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26220 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 26746 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27272 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 27798 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 29458 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30016 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 30542 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31068 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 31594 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32120 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 32646 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33172 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 33698 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34224 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 34750 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36410 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 36968 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 37494 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38020 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 38546 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39072 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 39598 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40124 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 40650 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41176 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 41702 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43362 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 43920 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44446 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 44972 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 45498 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46024 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 46550 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47076 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 47602 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48128 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 48654 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50314 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 50872 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51398 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 51924 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52450 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 52976 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 53502 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54028 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 54554 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55080 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Warning: TEXTIO function READ: line is empty
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
Time: 55606 ns  Iteration: 0  Process: /Testbench/line__85  File: F:/COMP3211/project/debug/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd
