// Seed: 28201256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  always @(1 or negedge id_4) begin
    if (1) disable id_10;
    else id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
  module_0(
      id_3, id_6, id_5, id_6, id_1, id_5, id_1, id_3
  );
  assign id_2 = "";
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
