#------------------------------------------------------------------------
#
# ACT configuration file
#
#------------------------------------------------------------------------

#
# netlist default configuration
#
begin net

string name "scmos"


# -- specific to ext2sp --
# this order corresponds to resistclasses: 1 = n, 2 = p
string_table ext_devs "nfet" "pfet"
string_table ext_map  "nfet_svt" "pfet_svt"
# -- separator for paths in spice
string spice_path_sep ":"

#
# units
#
real lambda 0.3e-6

#
# delay units for delay directives
#
real delay 0.3e-9

#
# standard widths for transistors
#
int std_p_width 5
int std_p_length 2

int std_n_width 3
int std_n_length 2

int min_width 3
int min_length 2

int max_n_width 0
int max_p_width 0

int stat_p_width 5
int stat_p_length 4

int stat_n_width 3
int stat_n_length 4

int fet_spacing_diffonly 4
int fet_spacing_diffcontact 8
int fet_diff_overhang 6

real p_n_ratio 2.0
real weak_to_strong_ratio 0.1


real default_load_cap 0

string extra_fet_string ""

int disable_keepers 0

int discrete_length 0

int swap_source_drain 0

int use_subckt_models 0

int fold_pfet_width 0
int fold_nfet_width 0

int ignore_loadcap 1
int emit_parasitics 0
#int black_box_mode 0
#int top_level_only 0

string pfet_svt "p"
string pfet_lvt "p"
string pfet_hvt "p"
string nfet_svt "n"  
string nfet_hvt "n"  
string nfet_lvt "n"  

string global_vdd "Vdd"
string global_gnd "GND"
string local_vdd "VddN"
string local_gnd "GNDN"

#
# sizing config
# 
begin sizing
  int unit_n 5
  int p_n_mode 0
  int use_long_channel 0
end

end  

#
# Should be in the netlist configuration file
#
begin lefdef
  string version "5.6"
  int micron_conversion 2000
  real manufacturing_grid 0.0005
  begin metal_align
     int x_dim 2
     int y_dim 1
  end

  # if 0, then metal2, 4, 6, ... are horizontal (even metal layers)
  # if 1, then metal1, 3, 5, ... are horizontal (odd metal layers)
  int horiz_metal 0
  # pins on metal2
  int pin_layer 2

  # import .rect files, if found
  int rect_import 0
end
