{
  "path": "/documentation/hypervisor/hv_simd_fp_reg_t",
  "type": "Structure",
  "name": "hv_simd_fp_reg_t",
  "desc": "The type that defines SIMD and floating-point registers.",
  "items": [
    {
      "name": "var HV_SIMD_FP_REG_Q0: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q0."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q1: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q1."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q2: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q2."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q3: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q3."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q4: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q4."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q5: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q5."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q6: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q6."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q7: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q7."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q8: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q8."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q9: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q9."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q10: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q10."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q11: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q11."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q12: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q12."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q13: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q13."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q14: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q14."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q15: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q15."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q16: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q16."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q17: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q17."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q18: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q18."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q19: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q19."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q20: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q20."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q21: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q21."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q22: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q22."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q23: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q23."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q24: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q24."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q25: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q25."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q26: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q26."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q27: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q27."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q28: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q28."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q29: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q29."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q30: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q30."
    },
    {
      "name": "var HV_SIMD_FP_REG_Q31: hv_simd_fp_reg_t",
      "desc": "The value representing SIMD register Q31."
    },
    {
      "name": "var rawValue: UInt32",
      "desc": "An unsigned 32-bit integer that represents SIMD and floating-point registers."
    },
    {
      "name": "init(UInt32)",
      "desc": "Creates a new SIMD and floating-point register instance."
    },
    {
      "name": "init(rawValue: UInt32)",
      "desc": "Creates a new SIMD and floating-point register instance."
    }
  ],
  "declaration": "struct hv_simd_fp_reg_t",
  "conformsTo": [
    "Equatable",
    "RawRepresentable"
  ]
}