// Seed: 4184915245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 : 1'b0],
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_6,
      id_7,
      id_4,
      id_2
  );
  output wire id_1;
  supply0 id_9;
  assign id_7[-1] = $unsigned(87);
  ;
  wire id_10, id_11;
  assign id_9 = -1;
  initial forever id_5[1'd0] = id_10 != -1;
endmodule
