// HDL Chip Progression System
// Defines the learning path from NAND to CPU
// Note: We avoid reserved keywords (not, and, or, xor) by using Inv, And2, Or2, Xor2

export const HDL_CHIPS = {
    // =========================================================================
    // Project 1: Basic Logic Gates
    // =========================================================================

    'Inv': {
        project: 1,
        name: 'Inv',
        description: 'Inverter gate (NOT)',
        dependencies: [],
        template: `-- Inverter (NOT gate)
-- Inv(a) = Nand(a, a)

entity Inv is
  port(
    a : in bit;
    y : out bit
  );
end entity;

architecture rtl of Inv is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Inverter (NOT gate)
-- Inv(a) = Nand(a, a)

entity Inv is
  port(
    a : in bit;
    y : out bit
  );
end entity;

architecture rtl of Inv is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  u0: nand2 port map (a => a, b => a, y => y);
end architecture;
`,
        test: `load Inv
set a 0
eval
expect y 1
set a 1
eval
expect y 0
`,
    },

    'And2': {
        project: 1,
        name: 'And2',
        description: 'AND gate',
        dependencies: ['Inv'],
        template: `-- AND gate
-- And2(a,b) = Inv(Nand(a,b))

entity And2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of And2 is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Inv
    port(a : in bit; y : out bit);
  end component;
  signal t : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- AND gate
-- And2(a,b) = Inv(Nand(a,b))

entity And2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of And2 is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Inv
    port(a : in bit; y : out bit);
  end component;
  signal t : bit;
begin
  u0: nand2 port map (a => a, b => b, y => t);
  u1: Inv port map (a => t, y => y);
end architecture;
`,
        test: `load And2
set a 0
set b 0
eval
expect y 0
set a 0
set b 1
eval
expect y 0
set a 1
set b 0
eval
expect y 0
set a 1
set b 1
eval
expect y 1
`,
    },

    'Or2': {
        project: 1,
        name: 'Or2',
        description: 'OR gate',
        dependencies: ['Inv'],
        template: `-- OR gate
-- Or2(a,b) = Nand(Inv(a), Inv(b))

entity Or2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of Or2 is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Inv
    port(a : in bit; y : out bit);
  end component;
  signal na, nb : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- OR gate
-- Or2(a,b) = Nand(Inv(a), Inv(b))

entity Or2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of Or2 is
  component nand2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Inv
    port(a : in bit; y : out bit);
  end component;
  signal na, nb : bit;
begin
  u0: Inv port map (a => a, y => na);
  u1: Inv port map (a => b, y => nb);
  u2: nand2 port map (a => na, b => nb, y => y);
end architecture;
`,
        test: `load Or2
set a 0
set b 0
eval
expect y 0
set a 0
set b 1
eval
expect y 1
set a 1
set b 0
eval
expect y 1
set a 1
set b 1
eval
expect y 1
`,
    },

    'Xor2': {
        project: 1,
        name: 'Xor2',
        description: 'XOR gate',
        dependencies: ['Inv', 'And2', 'Or2'],
        template: `-- XOR gate
-- Xor2(a,b) = Or2(And2(a, Inv(b)), And2(Inv(a), b))

entity Xor2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of Xor2 is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal na, nb, t1, t2 : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- XOR gate
-- Xor2(a,b) = Or2(And2(a, Inv(b)), And2(Inv(a), b))

entity Xor2 is
  port(
    a : in bit;
    b : in bit;
    y : out bit
  );
end entity;

architecture rtl of Xor2 is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal na, nb, t1, t2 : bit;
begin
  u0: Inv port map (a => a, y => na);
  u1: Inv port map (a => b, y => nb);
  u2: And2 port map (a => a, b => nb, y => t1);
  u3: And2 port map (a => na, b => b, y => t2);
  u4: Or2 port map (a => t1, b => t2, y => y);
end architecture;
`,
        test: `load Xor2
set a 0
set b 0
eval
expect y 0
set a 0
set b 1
eval
expect y 1
set a 1
set b 0
eval
expect y 1
set a 1
set b 1
eval
expect y 0
`,
    },

    'Mux': {
        project: 1,
        name: 'Mux',
        description: '2-way multiplexer',
        dependencies: ['Inv', 'And2', 'Or2'],
        template: `-- 2-way Multiplexer
-- if sel=0 then y=a else y=b

entity Mux is
  port(
    a   : in bit;
    b   : in bit;
    sel : in bit;
    y   : out bit
  );
end entity;

architecture rtl of Mux is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal nsel, t1, t2 : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 2-way Multiplexer
-- if sel=0 then y=a else y=b

entity Mux is
  port(
    a   : in bit;
    b   : in bit;
    sel : in bit;
    y   : out bit
  );
end entity;

architecture rtl of Mux is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal nsel, t1, t2 : bit;
begin
  u0: Inv port map (a => sel, y => nsel);
  u1: And2 port map (a => a, b => nsel, y => t1);
  u2: And2 port map (a => b, b => sel, y => t2);
  u3: Or2 port map (a => t1, b => t2, y => y);
end architecture;
`,
        test: `load Mux
set a 0
set b 0
set sel 0
eval
expect y 0
set a 1
set b 0
set sel 0
eval
expect y 1
set a 0
set b 1
set sel 1
eval
expect y 1
set a 1
set b 0
set sel 1
eval
expect y 0
`,
    },

    'DMux': {
        project: 1,
        name: 'DMux',
        description: 'Demultiplexer',
        dependencies: ['Inv', 'And2'],
        template: `-- Demultiplexer
-- if sel=0 then {a,b}={x,0} else {a,b}={0,x}

entity DMux is
  port(
    x   : in bit;
    sel : in bit;
    a   : out bit;
    b   : out bit
  );
end entity;

architecture rtl of DMux is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal nsel : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Demultiplexer
-- if sel=0 then {a,b}={x,0} else {a,b}={0,x}

entity DMux is
  port(
    x   : in bit;
    sel : in bit;
    a   : out bit;
    b   : out bit
  );
end entity;

architecture rtl of DMux is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal nsel : bit;
begin
  u0: Inv port map (a => sel, y => nsel);
  u1: And2 port map (a => x, b => nsel, y => a);
  u2: And2 port map (a => x, b => sel, y => b);
end architecture;
`,
        test: `load DMux
set x 0
set sel 0
eval
expect a 0
expect b 0
set x 1
set sel 0
eval
expect a 1
expect b 0
set x 1
set sel 1
eval
expect a 0
expect b 1
`,
    },

    // =========================================================================
    // Project 2: Multi-bit Gates
    // =========================================================================

    'Inv16': {
        project: 2,
        name: 'Inv16',
        description: '16-bit inverter',
        dependencies: ['Inv'],
        template: `-- 16-bit Inverter
-- Applies Inv to each bit

entity Inv16 is
  port(
    a : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Inv16 is
  component Inv
    port(a : in bit; y : out bit);
  end component;
begin
  -- Use a generate loop or instantiate 16 Inv gates
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit Inverter
entity Inv16 is
  port(
    a : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Inv16 is
  component Inv
    port(a : in bit; y : out bit);
  end component;
begin
  u0: Inv port map (a => a(0), y => y(0));
  u1: Inv port map (a => a(1), y => y(1));
  u2: Inv port map (a => a(2), y => y(2));
  u3: Inv port map (a => a(3), y => y(3));
  u4: Inv port map (a => a(4), y => y(4));
  u5: Inv port map (a => a(5), y => y(5));
  u6: Inv port map (a => a(6), y => y(6));
  u7: Inv port map (a => a(7), y => y(7));
  u8: Inv port map (a => a(8), y => y(8));
  u9: Inv port map (a => a(9), y => y(9));
  u10: Inv port map (a => a(10), y => y(10));
  u11: Inv port map (a => a(11), y => y(11));
  u12: Inv port map (a => a(12), y => y(12));
  u13: Inv port map (a => a(13), y => y(13));
  u14: Inv port map (a => a(14), y => y(14));
  u15: Inv port map (a => a(15), y => y(15));
end architecture;
`,
        test: `load Inv16
set a 0x0000
eval
expect y 0xFFFF
set a 0xFFFF
eval
expect y 0x0000
set a 0xAAAA
eval
expect y 0x5555
`,
    },

    'And16': {
        project: 2,
        name: 'And16',
        description: '16-bit AND',
        dependencies: ['And2'],
        template: `-- 16-bit AND
-- Applies And2 to each bit pair

entity And16 is
  port(
    a : in bits(15 downto 0);
    b : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of And16 is
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit AND
entity And16 is
  port(
    a : in bits(15 downto 0);
    b : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of And16 is
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  u0: And2 port map (a => a(0), b => b(0), y => y(0));
  u1: And2 port map (a => a(1), b => b(1), y => y(1));
  u2: And2 port map (a => a(2), b => b(2), y => y(2));
  u3: And2 port map (a => a(3), b => b(3), y => y(3));
  u4: And2 port map (a => a(4), b => b(4), y => y(4));
  u5: And2 port map (a => a(5), b => b(5), y => y(5));
  u6: And2 port map (a => a(6), b => b(6), y => y(6));
  u7: And2 port map (a => a(7), b => b(7), y => y(7));
  u8: And2 port map (a => a(8), b => b(8), y => y(8));
  u9: And2 port map (a => a(9), b => b(9), y => y(9));
  u10: And2 port map (a => a(10), b => b(10), y => y(10));
  u11: And2 port map (a => a(11), b => b(11), y => y(11));
  u12: And2 port map (a => a(12), b => b(12), y => y(12));
  u13: And2 port map (a => a(13), b => b(13), y => y(13));
  u14: And2 port map (a => a(14), b => b(14), y => y(14));
  u15: And2 port map (a => a(15), b => b(15), y => y(15));
end architecture;
`,
        test: `load And16
set a 0x0000
set b 0x0000
eval
expect y 0x0000
set a 0xFFFF
set b 0xFFFF
eval
expect y 0xFFFF
set a 0xAAAA
set b 0x5555
eval
expect y 0x0000
set a 0xFF00
set b 0x0FF0
eval
expect y 0x0F00
`,
    },

    'Or16': {
        project: 2,
        name: 'Or16',
        description: '16-bit OR',
        dependencies: ['Or2'],
        template: `-- 16-bit OR
-- Applies Or2 to each bit pair

entity Or16 is
  port(
    a : in bits(15 downto 0);
    b : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Or16 is
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit OR
entity Or16 is
  port(
    a : in bits(15 downto 0);
    b : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Or16 is
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  u0: Or2 port map (a => a(0), b => b(0), y => y(0));
  u1: Or2 port map (a => a(1), b => b(1), y => y(1));
  u2: Or2 port map (a => a(2), b => b(2), y => y(2));
  u3: Or2 port map (a => a(3), b => b(3), y => y(3));
  u4: Or2 port map (a => a(4), b => b(4), y => y(4));
  u5: Or2 port map (a => a(5), b => b(5), y => y(5));
  u6: Or2 port map (a => a(6), b => b(6), y => y(6));
  u7: Or2 port map (a => a(7), b => b(7), y => y(7));
  u8: Or2 port map (a => a(8), b => b(8), y => y(8));
  u9: Or2 port map (a => a(9), b => b(9), y => y(9));
  u10: Or2 port map (a => a(10), b => b(10), y => y(10));
  u11: Or2 port map (a => a(11), b => b(11), y => y(11));
  u12: Or2 port map (a => a(12), b => b(12), y => y(12));
  u13: Or2 port map (a => a(13), b => b(13), y => y(13));
  u14: Or2 port map (a => a(14), b => b(14), y => y(14));
  u15: Or2 port map (a => a(15), b => b(15), y => y(15));
end architecture;
`,
        test: `load Or16
set a 0x0000
set b 0x0000
eval
expect y 0x0000
set a 0xFFFF
set b 0x0000
eval
expect y 0xFFFF
set a 0xAAAA
set b 0x5555
eval
expect y 0xFFFF
set a 0xFF00
set b 0x00FF
eval
expect y 0xFFFF
`,
    },

    'Mux16': {
        project: 2,
        name: 'Mux16',
        description: '16-bit 2-way mux',
        dependencies: ['Mux'],
        template: `-- 16-bit 2-way Multiplexer
-- if sel=0 then y=a else y=b

entity Mux16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    sel : in bit;
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux16 is
  component Mux
    port(a : in bit; b : in bit; sel : in bit; y : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit 2-way Multiplexer
entity Mux16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    sel : in bit;
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux16 is
  component Mux
    port(a : in bit; b : in bit; sel : in bit; y : out bit);
  end component;
begin
  u0: Mux port map (a => a(0), b => b(0), sel => sel, y => y(0));
  u1: Mux port map (a => a(1), b => b(1), sel => sel, y => y(1));
  u2: Mux port map (a => a(2), b => b(2), sel => sel, y => y(2));
  u3: Mux port map (a => a(3), b => b(3), sel => sel, y => y(3));
  u4: Mux port map (a => a(4), b => b(4), sel => sel, y => y(4));
  u5: Mux port map (a => a(5), b => b(5), sel => sel, y => y(5));
  u6: Mux port map (a => a(6), b => b(6), sel => sel, y => y(6));
  u7: Mux port map (a => a(7), b => b(7), sel => sel, y => y(7));
  u8: Mux port map (a => a(8), b => b(8), sel => sel, y => y(8));
  u9: Mux port map (a => a(9), b => b(9), sel => sel, y => y(9));
  u10: Mux port map (a => a(10), b => b(10), sel => sel, y => y(10));
  u11: Mux port map (a => a(11), b => b(11), sel => sel, y => y(11));
  u12: Mux port map (a => a(12), b => b(12), sel => sel, y => y(12));
  u13: Mux port map (a => a(13), b => b(13), sel => sel, y => y(13));
  u14: Mux port map (a => a(14), b => b(14), sel => sel, y => y(14));
  u15: Mux port map (a => a(15), b => b(15), sel => sel, y => y(15));
end architecture;
`,
        test: `load Mux16
set a 0x1234
set b 0x5678
set sel 0
eval
expect y 0x1234
set sel 1
eval
expect y 0x5678
`,
    },

    'Or8Way': {
        project: 2,
        name: 'Or8Way',
        description: '8-way OR',
        dependencies: ['Or2'],
        template: `-- 8-way OR
-- y = a(0) OR a(1) OR ... OR a(7)

entity Or8Way is
  port(
    a : in bits(7 downto 0);
    y : out bit
  );
end entity;

architecture rtl of Or8Way is
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal t1, t2, t3, t4, t5, t6 : bit;
begin
  -- Build a tree of Or2 gates
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 8-way OR
entity Or8Way is
  port(
    a : in bits(7 downto 0);
    y : out bit
  );
end entity;

architecture rtl of Or8Way is
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal t1, t2, t3, t4, t5, t6 : bit;
begin
  u0: Or2 port map (a => a(0), b => a(1), y => t1);
  u1: Or2 port map (a => a(2), b => a(3), y => t2);
  u2: Or2 port map (a => a(4), b => a(5), y => t3);
  u3: Or2 port map (a => a(6), b => a(7), y => t4);
  u4: Or2 port map (a => t1, b => t2, y => t5);
  u5: Or2 port map (a => t3, b => t4, y => t6);
  u6: Or2 port map (a => t5, b => t6, y => y);
end architecture;
`,
        test: `load Or8Way
set a 0x00
eval
expect y 0
set a 0x01
eval
expect y 1
set a 0x80
eval
expect y 1
set a 0xFF
eval
expect y 1
`,
    },

    'Mux4Way16': {
        project: 2,
        name: 'Mux4Way16',
        description: '4-way 16-bit mux',
        dependencies: ['Mux16'],
        template: `-- 4-way 16-bit Multiplexer
-- sel: 00=a, 01=b, 10=c, 11=d

entity Mux4Way16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    c   : in bits(15 downto 0);
    d   : in bits(15 downto 0);
    sel : in bits(1 downto 0);
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux4Way16 is
  component Mux16
    port(a : in bits(15 downto 0); b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal ab, cd : bits(15 downto 0);
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 4-way 16-bit Multiplexer
entity Mux4Way16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    c   : in bits(15 downto 0);
    d   : in bits(15 downto 0);
    sel : in bits(1 downto 0);
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux4Way16 is
  component Mux16
    port(a : in bits(15 downto 0); b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal ab, cd : bits(15 downto 0);
begin
  u0: Mux16 port map (a => a, b => b, sel => sel(0), y => ab);
  u1: Mux16 port map (a => c, b => d, sel => sel(0), y => cd);
  u2: Mux16 port map (a => ab, b => cd, sel => sel(1), y => y);
end architecture;
`,
        test: `load Mux4Way16
set a 0x1111
set b 0x2222
set c 0x3333
set d 0x4444
set sel 0b00
eval
expect y 0x1111
set sel 0b01
eval
expect y 0x2222
set sel 0b10
eval
expect y 0x3333
set sel 0b11
eval
expect y 0x4444
`,
    },

    'Mux8Way16': {
        project: 2,
        name: 'Mux8Way16',
        description: '8-way 16-bit mux',
        dependencies: ['Mux4Way16', 'Mux16'],
        template: `-- 8-way 16-bit Multiplexer

entity Mux8Way16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    c   : in bits(15 downto 0);
    d   : in bits(15 downto 0);
    e   : in bits(15 downto 0);
    f   : in bits(15 downto 0);
    g   : in bits(15 downto 0);
    h   : in bits(15 downto 0);
    sel : in bits(2 downto 0);
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux8Way16 is
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux16
    port(a : in bits(15 downto 0); b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal lo, hi : bits(15 downto 0);
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 8-way 16-bit Multiplexer
entity Mux8Way16 is
  port(
    a   : in bits(15 downto 0);
    b   : in bits(15 downto 0);
    c   : in bits(15 downto 0);
    d   : in bits(15 downto 0);
    e   : in bits(15 downto 0);
    f   : in bits(15 downto 0);
    g   : in bits(15 downto 0);
    h   : in bits(15 downto 0);
    sel : in bits(2 downto 0);
    y   : out bits(15 downto 0)
  );
end entity;

architecture rtl of Mux8Way16 is
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux16
    port(a : in bits(15 downto 0); b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal lo, hi : bits(15 downto 0);
begin
  u0: Mux4Way16 port map (a => a, b => b, c => c, d => d, sel => sel(1 downto 0), y => lo);
  u1: Mux4Way16 port map (a => e, b => f, c => g, d => h, sel => sel(1 downto 0), y => hi);
  u2: Mux16 port map (a => lo, b => hi, sel => sel(2), y => y);
end architecture;
`,
        test: `load Mux8Way16
set a 0x0001
set b 0x0002
set c 0x0003
set d 0x0004
set e 0x0005
set f 0x0006
set g 0x0007
set h 0x0008
set sel 0b000
eval
expect y 0x0001
set sel 0b100
eval
expect y 0x0005
set sel 0b111
eval
expect y 0x0008
`,
    },

    'DMux4Way': {
        project: 2,
        name: 'DMux4Way',
        description: '4-way demux',
        dependencies: ['DMux'],
        template: `-- 4-way Demultiplexer
-- sel: 00->a, 01->b, 10->c, 11->d

entity DMux4Way is
  port(
    x   : in bit;
    sel : in bits(1 downto 0);
    a   : out bit;
    b   : out bit;
    c   : out bit;
    d   : out bit
  );
end entity;

architecture rtl of DMux4Way is
  component DMux
    port(x : in bit; sel : in bit; a : out bit; b : out bit);
  end component;
  signal lo, hi : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 4-way Demultiplexer
entity DMux4Way is
  port(
    x   : in bit;
    sel : in bits(1 downto 0);
    a   : out bit;
    b   : out bit;
    c   : out bit;
    d   : out bit
  );
end entity;

architecture rtl of DMux4Way is
  component DMux
    port(x : in bit; sel : in bit; a : out bit; b : out bit);
  end component;
  signal lo, hi : bit;
begin
  u0: DMux port map (x => x, sel => sel(1), a => lo, b => hi);
  u1: DMux port map (x => lo, sel => sel(0), a => a, b => b);
  u2: DMux port map (x => hi, sel => sel(0), a => c, b => d);
end architecture;
`,
        test: `load DMux4Way
set x 1
set sel 0b00
eval
expect a 1
expect b 0
expect c 0
expect d 0
set sel 0b01
eval
expect a 0
expect b 1
expect c 0
expect d 0
set sel 0b10
eval
expect a 0
expect b 0
expect c 1
expect d 0
set sel 0b11
eval
expect a 0
expect b 0
expect c 0
expect d 1
`,
    },

    'DMux8Way': {
        project: 2,
        name: 'DMux8Way',
        description: '8-way demux',
        dependencies: ['DMux4Way', 'DMux'],
        template: `-- 8-way Demultiplexer

entity DMux8Way is
  port(
    x   : in bit;
    sel : in bits(2 downto 0);
    a, b, c, d, e, f, g, h : out bit
  );
end entity;

architecture rtl of DMux8Way is
  component DMux
    port(x : in bit; sel : in bit; a : out bit; b : out bit);
  end component;
  component DMux4Way
    port(x : in bit; sel : in bits(1 downto 0); a,b,c,d : out bit);
  end component;
  signal lo, hi : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 8-way Demultiplexer
entity DMux8Way is
  port(
    x   : in bit;
    sel : in bits(2 downto 0);
    a, b, c, d, e, f, g, h : out bit
  );
end entity;

architecture rtl of DMux8Way is
  component DMux
    port(x : in bit; sel : in bit; a : out bit; b : out bit);
  end component;
  component DMux4Way
    port(x : in bit; sel : in bits(1 downto 0); a,b,c,d : out bit);
  end component;
  signal lo, hi : bit;
begin
  u0: DMux port map (x => x, sel => sel(2), a => lo, b => hi);
  u1: DMux4Way port map (x => lo, sel => sel(1 downto 0), a => a, b => b, c => c, d => d);
  u2: DMux4Way port map (x => hi, sel => sel(1 downto 0), a => e, b => f, c => g, d => h);
end architecture;
`,
        test: `load DMux8Way
set x 1
set sel 0b000
eval
expect a 1
expect b 0
expect h 0
set sel 0b111
eval
expect a 0
expect h 1
`,
    },

    // =========================================================================
    // Project 3: Arithmetic
    // =========================================================================

    'HalfAdder': {
        project: 3,
        name: 'HalfAdder',
        description: 'Half adder',
        dependencies: ['Xor2', 'And2'],
        template: `-- Half Adder
-- sum = a XOR b
-- carry = a AND b

entity HalfAdder is
  port(
    a     : in bit;
    b     : in bit;
    sum   : out bit;
    carry : out bit
  );
end entity;

architecture rtl of HalfAdder is
  component Xor2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Half Adder
entity HalfAdder is
  port(
    a     : in bit;
    b     : in bit;
    sum   : out bit;
    carry : out bit
  );
end entity;

architecture rtl of HalfAdder is
  component Xor2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  component And2
    port(a : in bit; b : in bit; y : out bit);
  end component;
begin
  u0: Xor2 port map (a => a, b => b, y => sum);
  u1: And2 port map (a => a, b => b, y => carry);
end architecture;
`,
        test: `load HalfAdder
set a 0
set b 0
eval
expect sum 0
expect carry 0
set a 0
set b 1
eval
expect sum 1
expect carry 0
set a 1
set b 1
eval
expect sum 0
expect carry 1
`,
    },

    'FullAdder': {
        project: 3,
        name: 'FullAdder',
        description: 'Full adder',
        dependencies: ['HalfAdder', 'Or2'],
        template: `-- Full Adder
-- Adds three bits: a, b, cin

entity FullAdder is
  port(
    a     : in bit;
    b     : in bit;
    cin   : in bit;
    sum   : out bit;
    cout  : out bit
  );
end entity;

architecture rtl of FullAdder is
  component HalfAdder
    port(a : in bit; b : in bit; sum : out bit; carry : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal s1, c1, c2 : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Full Adder
entity FullAdder is
  port(
    a     : in bit;
    b     : in bit;
    cin   : in bit;
    sum   : out bit;
    cout  : out bit
  );
end entity;

architecture rtl of FullAdder is
  component HalfAdder
    port(a : in bit; b : in bit; sum : out bit; carry : out bit);
  end component;
  component Or2
    port(a : in bit; b : in bit; y : out bit);
  end component;
  signal s1, c1, c2 : bit;
begin
  u0: HalfAdder port map (a => a, b => b, sum => s1, carry => c1);
  u1: HalfAdder port map (a => s1, b => cin, sum => sum, carry => c2);
  u2: Or2 port map (a => c1, b => c2, y => cout);
end architecture;
`,
        test: `load FullAdder
set a 0
set b 0
set cin 0
eval
expect sum 0
expect cout 0
set a 1
set b 1
set cin 0
eval
expect sum 0
expect cout 1
set a 1
set b 1
set cin 1
eval
expect sum 1
expect cout 1
`,
    },

    'Add16': {
        project: 3,
        name: 'Add16',
        description: '16-bit adder',
        dependencies: ['FullAdder'],
        template: `-- 16-bit Adder
-- Ripple-carry adder

entity Add16 is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    cin  : in bit;
    sum  : out bits(15 downto 0);
    cout : out bit
  );
end entity;

architecture rtl of Add16 is
  component FullAdder
    port(a,b,cin : in bit; sum,cout : out bit);
  end component;
  signal c : bits(15 downto 0);
begin
  -- Chain 16 FullAdders
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit Adder
entity Add16 is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    cin  : in bit;
    sum  : out bits(15 downto 0);
    cout : out bit
  );
end entity;

architecture rtl of Add16 is
  component FullAdder
    port(a,b,cin : in bit; sum,cout : out bit);
  end component;
  signal c : bits(16 downto 0);
begin
  u0: FullAdder port map (a => a(0), b => b(0), cin => cin, sum => sum(0), cout => c(1));
  u1: FullAdder port map (a => a(1), b => b(1), cin => c(1), sum => sum(1), cout => c(2));
  u2: FullAdder port map (a => a(2), b => b(2), cin => c(2), sum => sum(2), cout => c(3));
  u3: FullAdder port map (a => a(3), b => b(3), cin => c(3), sum => sum(3), cout => c(4));
  u4: FullAdder port map (a => a(4), b => b(4), cin => c(4), sum => sum(4), cout => c(5));
  u5: FullAdder port map (a => a(5), b => b(5), cin => c(5), sum => sum(5), cout => c(6));
  u6: FullAdder port map (a => a(6), b => b(6), cin => c(6), sum => sum(6), cout => c(7));
  u7: FullAdder port map (a => a(7), b => b(7), cin => c(7), sum => sum(7), cout => c(8));
  u8: FullAdder port map (a => a(8), b => b(8), cin => c(8), sum => sum(8), cout => c(9));
  u9: FullAdder port map (a => a(9), b => b(9), cin => c(9), sum => sum(9), cout => c(10));
  u10: FullAdder port map (a => a(10), b => b(10), cin => c(10), sum => sum(10), cout => c(11));
  u11: FullAdder port map (a => a(11), b => b(11), cin => c(11), sum => sum(11), cout => c(12));
  u12: FullAdder port map (a => a(12), b => b(12), cin => c(12), sum => sum(12), cout => c(13));
  u13: FullAdder port map (a => a(13), b => b(13), cin => c(13), sum => sum(13), cout => c(14));
  u14: FullAdder port map (a => a(14), b => b(14), cin => c(14), sum => sum(14), cout => c(15));
  u15: FullAdder port map (a => a(15), b => b(15), cin => c(15), sum => sum(15), cout => cout);
end architecture;
`,
        test: `load Add16
set a 0x0000
set b 0x0000
set cin 0
eval
expect sum 0x0000
expect cout 0
set a 0x0001
set b 0x0001
set cin 0
eval
expect sum 0x0002
expect cout 0
set a 0xFFFF
set b 0x0001
set cin 0
eval
expect sum 0x0000
expect cout 1
`,
    },

    'Inc16': {
        project: 3,
        name: 'Inc16',
        description: '16-bit incrementer',
        dependencies: ['Add16'],
        template: `-- 16-bit Incrementer
-- y = a + 1

entity Inc16 is
  port(
    a : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Inc16 is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit Incrementer
entity Inc16 is
  port(
    a : in bits(15 downto 0);
    y : out bits(15 downto 0)
  );
end entity;

architecture rtl of Inc16 is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
  signal zero16 : bits(15 downto 0);
  signal unused_cout : bit;
begin
  zero16 <= X"0000";
  u0: Add16 port map (a => a, b => zero16, cin => '1', sum => y, cout => unused_cout);
end architecture;
`,
        test: `load Inc16
set a 0x0000
eval
expect y 0x0001
set a 0x00FF
eval
expect y 0x0100
set a 0xFFFF
eval
expect y 0x0000
`,
    },

    'Sub16': {
        project: 3,
        name: 'Sub16',
        description: '16-bit subtractor',
        dependencies: ['Add16', 'Inv16'],
        template: `-- 16-bit Subtractor
-- diff = a - b (using 2's complement: a + (~b) + 1)

entity Sub16 is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    diff : out bits(15 downto 0)
  );
end entity;

architecture rtl of Sub16 is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
  component Inv16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  signal nb : bits(15 downto 0);
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit Subtractor
entity Sub16 is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    diff : out bits(15 downto 0)
  );
end entity;

architecture rtl of Sub16 is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
  component Inv16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  signal nb : bits(15 downto 0);
  signal unused_cout : bit;
begin
  u0: Inv16 port map (a => b, y => nb);
  u1: Add16 port map (a => a, b => nb, cin => '1', sum => diff, cout => unused_cout);
end architecture;
`,
        test: `load Sub16
set a 0x0005
set b 0x0003
eval
expect diff 0x0002
set a 0x0000
set b 0x0001
eval
expect diff 0xFFFF
`,
    },

    'ALU': {
        project: 3,
        name: 'ALU',
        description: '16-bit ALU',
        dependencies: ['Add16', 'And16', 'Or16', 'Inv16', 'Mux4Way16', 'Or8Way'],
        template: `-- 16-bit ALU
-- op: 0=AND, 1=OR, 2=ADD, 3=SUB
-- flags: zero, negative

entity ALU is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    op   : in bits(1 downto 0);
    y    : out bits(15 downto 0);
    zero : out bit;
    neg  : out bit
  );
end entity;

architecture rtl of ALU is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
  component And16
    port(a,b : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Or16
    port(a,b : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Inv16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
  component Or8Way
    port(a : in bits(7 downto 0); y : out bit);
  end component;
  signal r_and, r_or, r_add, r_sub, nb, result : bits(15 downto 0);
begin
  -- YOUR CODE HERE
end architecture;
`,
        test: `load ALU
set a 0x00FF
set b 0x0F0F
set op 0b00
eval
expect y 0x000F
set op 0b01
eval
expect y 0x0FFF
set a 0x0003
set b 0x0002
set op 0b10
eval
expect y 0x0005
set op 0b11
eval
expect y 0x0001
`,
        solution: `-- 16-bit ALU
-- op: 0=AND, 1=OR, 2=ADD, 3=SUB

entity ALU is
  port(
    a    : in bits(15 downto 0);
    b    : in bits(15 downto 0);
    op   : in bits(1 downto 0);
    y    : out bits(15 downto 0);
    zero : out bit;
    neg  : out bit
  );
end entity;

architecture rtl of ALU is
  component Add16
    port(a,b : in bits(15 downto 0); cin : in bit; sum : out bits(15 downto 0); cout : out bit);
  end component;
  component And16
    port(a,b : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Or16
    port(a,b : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Inv16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
  component Or8Way
    port(a : in bits(7 downto 0); y : out bit);
  end component;
  signal r_and, r_or, r_add, r_sub, nb, result : bits(15 downto 0);
  signal unused_cout1, unused_cout2 : bit;
  signal or_lo, or_hi : bit;
begin
  -- Compute all operations
  u_and: And16 port map (a => a, b => b, y => r_and);
  u_or: Or16 port map (a => a, b => b, y => r_or);
  u_add: Add16 port map (a => a, b => b, cin => '0', sum => r_add, cout => unused_cout1);

  -- SUB: a - b = a + (~b) + 1
  u_inv: Inv16 port map (a => b, y => nb);
  u_sub: Add16 port map (a => a, b => nb, cin => '1', sum => r_sub, cout => unused_cout2);

  -- Select result based on op
  u_mux: Mux4Way16 port map (a => r_and, b => r_or, c => r_add, d => r_sub, sel => op, y => result);

  -- Output result
  y <= result;

  -- Zero flag: result == 0
  u_or_lo: Or8Way port map (a => result(7 downto 0), y => or_lo);
  u_or_hi: Or8Way port map (a => result(15 downto 8), y => or_hi);
  zero <= not (or_lo or or_hi);

  -- Negative flag: MSB of result
  neg <= result(15);
end architecture;
`,
    },

    // =========================================================================
    // Project 4: Sequential Logic
    // =========================================================================

    'DFF1': {
        project: 4,
        name: 'DFF1',
        description: 'D flip-flop (primitive)',
        dependencies: [],
        template: `-- D Flip-Flop
-- Uses the built-in dff primitive

entity DFF1 is
  port(
    clk : in bit;
    d   : in bit;
    q   : out bit
  );
end entity;

architecture rtl of DFF1 is
  component dff
    port(clk : in bit; d : in bit; q : out bit);
  end component;
begin
  u0: dff port map (clk => clk, d => d, q => q);
end architecture;
`,
        solution: `-- D Flip-Flop
-- Uses the built-in dff primitive

entity DFF1 is
  port(
    clk : in bit;
    d   : in bit;
    q   : out bit
  );
end entity;

architecture rtl of DFF1 is
  component dff
    port(clk : in bit; d : in bit; q : out bit);
  end component;
begin
  u0: dff port map (clk => clk, d => d, q => q);
end architecture;
`,
        test: `load DFF1
set d 1
tick
expect q 1
set d 0
tick
expect q 0
`,
    },

    'BitReg': {
        project: 4,
        name: 'BitReg',
        description: '1-bit register',
        dependencies: ['DFF1', 'Mux'],
        template: `-- 1-bit Register
-- if load=1 then q=d else q=previous

entity BitReg is
  port(
    clk  : in bit;
    d    : in bit;
    load : in bit;
    q    : out bit
  );
end entity;

architecture rtl of BitReg is
  component dff
    port(clk : in bit; d : in bit; q : out bit);
  end component;
  component Mux
    port(a,b : in bit; sel : in bit; y : out bit);
  end component;
  signal mux_out, q_int : bit;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 1-bit Register
entity BitReg is
  port(
    clk  : in bit;
    d    : in bit;
    load : in bit;
    q    : out bit
  );
end entity;

architecture rtl of BitReg is
  component dff
    port(clk : in bit; d : in bit; q : out bit);
  end component;
  component Mux
    port(a,b : in bit; sel : in bit; y : out bit);
  end component;
  signal mux_out, q_int : bit;
begin
  u_mux: Mux port map (a => q_int, b => d, sel => load, y => mux_out);
  u_dff: dff port map (clk => clk, d => mux_out, q => q_int);
  q <= q_int;
end architecture;
`,
        test: `load BitReg
set d 1
set load 1
tick
expect q 1
set d 0
set load 0
tick
expect q 1
set load 1
tick
expect q 0
`,
    },

    'Register16': {
        project: 4,
        name: 'Register16',
        description: '16-bit register',
        dependencies: ['BitReg'],
        template: `-- 16-bit Register

entity Register16 is
  port(
    clk  : in bit;
    d    : in bits(15 downto 0);
    load : in bit;
    q    : out bits(15 downto 0)
  );
end entity;

architecture rtl of Register16 is
  component BitReg
    port(clk : in bit; d : in bit; load : in bit; q : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-bit Register
entity Register16 is
  port(
    clk  : in bit;
    d    : in bits(15 downto 0);
    load : in bit;
    q    : out bits(15 downto 0)
  );
end entity;

architecture rtl of Register16 is
  component BitReg
    port(clk : in bit; d : in bit; load : in bit; q : out bit);
  end component;
begin
  u0: BitReg port map (clk => clk, d => d(0), load => load, q => q(0));
  u1: BitReg port map (clk => clk, d => d(1), load => load, q => q(1));
  u2: BitReg port map (clk => clk, d => d(2), load => load, q => q(2));
  u3: BitReg port map (clk => clk, d => d(3), load => load, q => q(3));
  u4: BitReg port map (clk => clk, d => d(4), load => load, q => q(4));
  u5: BitReg port map (clk => clk, d => d(5), load => load, q => q(5));
  u6: BitReg port map (clk => clk, d => d(6), load => load, q => q(6));
  u7: BitReg port map (clk => clk, d => d(7), load => load, q => q(7));
  u8: BitReg port map (clk => clk, d => d(8), load => load, q => q(8));
  u9: BitReg port map (clk => clk, d => d(9), load => load, q => q(9));
  u10: BitReg port map (clk => clk, d => d(10), load => load, q => q(10));
  u11: BitReg port map (clk => clk, d => d(11), load => load, q => q(11));
  u12: BitReg port map (clk => clk, d => d(12), load => load, q => q(12));
  u13: BitReg port map (clk => clk, d => d(13), load => load, q => q(13));
  u14: BitReg port map (clk => clk, d => d(14), load => load, q => q(14));
  u15: BitReg port map (clk => clk, d => d(15), load => load, q => q(15));
end architecture;
`,
        test: `load Register16
set d 0x1234
set load 1
tick
expect q 0x1234
set d 0x5678
set load 0
tick
expect q 0x1234
set load 1
tick
expect q 0x5678
`,
    },

    'PC': {
        project: 4,
        name: 'PC',
        description: 'Program Counter',
        dependencies: ['Register16', 'Inc16', 'Mux16'],
        template: `-- Program Counter
-- inc: increment, load: load d, reset: set to 0
-- Priority: reset > load > inc

entity PC is
  port(
    clk   : in bit;
    d     : in bits(15 downto 0);
    inc   : in bit;
    load  : in bit;
    reset : in bit;
    q     : out bits(15 downto 0)
  );
end entity;

architecture rtl of PC is
  component Register16
    port(clk : in bit; d : in bits(15 downto 0); load : in bit; q : out bits(15 downto 0));
  end component;
  component Inc16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux16
    port(a,b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal q_int, inc_out, next_val : bits(15 downto 0);
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Program Counter
entity PC is
  port(
    clk   : in bit;
    d     : in bits(15 downto 0);
    inc   : in bit;
    load  : in bit;
    reset : in bit;
    q     : out bits(15 downto 0)
  );
end entity;

architecture rtl of PC is
  component Register16
    port(clk : in bit; d : in bits(15 downto 0); load : in bit; q : out bits(15 downto 0));
  end component;
  component Inc16
    port(a : in bits(15 downto 0); y : out bits(15 downto 0));
  end component;
  component Mux16
    port(a,b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;
  signal q_int, inc_out, mux1_out, mux2_out, mux3_out : bits(15 downto 0);
  signal zero16 : bits(15 downto 0);
  signal do_load : bit;
begin
  zero16 <= X"0000";

  -- Increment current value
  u_inc: Inc16 port map (a => q_int, y => inc_out);

  -- Priority: reset > load > inc
  -- First mux: inc or hold
  u_mux1: Mux16 port map (a => q_int, b => inc_out, sel => inc, y => mux1_out);
  -- Second mux: load overrides
  u_mux2: Mux16 port map (a => mux1_out, b => d, sel => load, y => mux2_out);
  -- Third mux: reset overrides all
  u_mux3: Mux16 port map (a => mux2_out, b => zero16, sel => reset, y => mux3_out);

  -- Always load the register
  do_load <= inc or load or reset;
  u_reg: Register16 port map (clk => clk, d => mux3_out, load => do_load, q => q_int);

  q <= q_int;
end architecture;
`,
        test: `load PC
set d 0x0000
set inc 0
set load 0
set reset 1
tick
expect q 0x0000
set reset 0
set inc 1
tick
expect q 0x0001
tick
expect q 0x0002
set d 0x0100
set load 1
set inc 0
tick
expect q 0x0100
set load 0
set inc 1
tick
expect q 0x0101
`,
    },

    'RAM8': {
        project: 4,
        name: 'RAM8',
        description: '8-word RAM',
        dependencies: ['Register16', 'DMux8Way', 'Mux8Way16'],
        template: `-- 8-word RAM (16-bit words)

entity RAM8 is
  port(
    clk  : in bit;
    din  : in bits(15 downto 0);
    addr : in bits(2 downto 0);
    we   : in bit;
    dout : out bits(15 downto 0)
  );
end entity;

architecture rtl of RAM8 is
  component Register16
    port(clk : in bit; d : in bits(15 downto 0); load : in bit; q : out bits(15 downto 0));
  end component;
  component DMux8Way
    port(x : in bit; sel : in bits(2 downto 0); a,b,c,d,e,f,g,h : out bit);
  end component;
  component Mux8Way16
    port(a,b,c,d,e,f,g,h : in bits(15 downto 0); sel : in bits(2 downto 0); y : out bits(15 downto 0));
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 8-word RAM
entity RAM8 is
  port(
    clk  : in bit;
    din  : in bits(15 downto 0);
    addr : in bits(2 downto 0);
    we   : in bit;
    dout : out bits(15 downto 0)
  );
end entity;

architecture rtl of RAM8 is
  component Register16
    port(clk : in bit; d : in bits(15 downto 0); load : in bit; q : out bits(15 downto 0));
  end component;
  component DMux8Way
    port(x : in bit; sel : in bits(2 downto 0); a,b,c,d,e,f,g,h : out bit);
  end component;
  component Mux8Way16
    port(a,b,c,d,e,f,g,h : in bits(15 downto 0); sel : in bits(2 downto 0); y : out bits(15 downto 0));
  end component;
  signal load0,load1,load2,load3,load4,load5,load6,load7 : bit;
  signal r0,r1,r2,r3,r4,r5,r6,r7 : bits(15 downto 0);
begin
  u_dmux: DMux8Way port map (x => we, sel => addr, a => load0, b => load1, c => load2, d => load3, e => load4, f => load5, g => load6, h => load7);

  u_r0: Register16 port map (clk => clk, d => din, load => load0, q => r0);
  u_r1: Register16 port map (clk => clk, d => din, load => load1, q => r1);
  u_r2: Register16 port map (clk => clk, d => din, load => load2, q => r2);
  u_r3: Register16 port map (clk => clk, d => din, load => load3, q => r3);
  u_r4: Register16 port map (clk => clk, d => din, load => load4, q => r4);
  u_r5: Register16 port map (clk => clk, d => din, load => load5, q => r5);
  u_r6: Register16 port map (clk => clk, d => din, load => load6, q => r6);
  u_r7: Register16 port map (clk => clk, d => din, load => load7, q => r7);

  u_mux: Mux8Way16 port map (a => r0, b => r1, c => r2, d => r3, e => r4, f => r5, g => r6, h => r7, sel => addr, y => dout);
end architecture;
`,
        test: `load RAM8
set din 0x1234
set addr 0b000
set we 1
tick
set we 0
eval
expect dout 0x1234
set din 0x5678
set addr 0b001
set we 1
tick
set we 0
eval
expect dout 0x5678
set addr 0b000
eval
expect dout 0x1234
`,
    },

    'RAM64': {
        project: 4,
        name: 'RAM64',
        description: '64-word RAM',
        dependencies: ['RAM8', 'DMux8Way', 'Mux8Way16'],
        template: `-- 64-word RAM (16-bit words)

entity RAM64 is
  port(
    clk  : in bit;
    din  : in bits(15 downto 0);
    addr : in bits(5 downto 0);
    we   : in bit;
    dout : out bits(15 downto 0)
  );
end entity;

architecture rtl of RAM64 is
  component RAM8
    port(clk : in bit; din : in bits(15 downto 0); addr : in bits(2 downto 0); we : in bit; dout : out bits(15 downto 0));
  end component;
  component DMux8Way
    port(x : in bit; sel : in bits(2 downto 0); a,b,c,d,e,f,g,h : out bit);
  end component;
  component Mux8Way16
    port(a,b,c,d,e,f,g,h : in bits(15 downto 0); sel : in bits(2 downto 0); y : out bits(15 downto 0));
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 64-word RAM
entity RAM64 is
  port(
    clk  : in bit;
    din  : in bits(15 downto 0);
    addr : in bits(5 downto 0);
    we   : in bit;
    dout : out bits(15 downto 0)
  );
end entity;

architecture rtl of RAM64 is
  component RAM8
    port(clk : in bit; din : in bits(15 downto 0); addr : in bits(2 downto 0); we : in bit; dout : out bits(15 downto 0));
  end component;
  component DMux8Way
    port(x : in bit; sel : in bits(2 downto 0); a,b,c,d,e,f,g,h : out bit);
  end component;
  component Mux8Way16
    port(a,b,c,d,e,f,g,h : in bits(15 downto 0); sel : in bits(2 downto 0); y : out bits(15 downto 0));
  end component;
  signal we0,we1,we2,we3,we4,we5,we6,we7 : bit;
  signal r0,r1,r2,r3,r4,r5,r6,r7 : bits(15 downto 0);
begin
  u_dmux: DMux8Way port map (x => we, sel => addr(5 downto 3), a => we0, b => we1, c => we2, d => we3, e => we4, f => we5, g => we6, h => we7);

  u_ram0: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we0, dout => r0);
  u_ram1: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we1, dout => r1);
  u_ram2: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we2, dout => r2);
  u_ram3: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we3, dout => r3);
  u_ram4: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we4, dout => r4);
  u_ram5: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we5, dout => r5);
  u_ram6: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we6, dout => r6);
  u_ram7: RAM8 port map (clk => clk, din => din, addr => addr(2 downto 0), we => we7, dout => r7);

  u_mux: Mux8Way16 port map (a => r0, b => r1, c => r2, d => r3, e => r4, f => r5, g => r6, h => r7, sel => addr(5 downto 3), y => dout);
end architecture;
`,
        test: `load RAM64
set din 0xABCD
set addr 0b000000
set we 1
tick
set we 0
eval
expect dout 0xABCD
set din 0x1234
set addr 0b111111
set we 1
tick
set we 0
eval
expect dout 0x1234
set addr 0b000000
eval
expect dout 0xABCD
`,
    },

    'RegFile': {
        project: 4,
        name: 'RegFile',
        description: '16-register file',
        dependencies: ['Register16', 'Mux16', 'DMux8Way'],
        template: `-- 16-Register File
-- 2 read ports, 1 write port

entity RegFile is
  port(
    clk   : in bit;
    we    : in bit;
    waddr : in bits(3 downto 0);
    wdata : in bits(15 downto 0);
    raddr1: in bits(3 downto 0);
    raddr2: in bits(3 downto 0);
    rdata1: out bits(15 downto 0);
    rdata2: out bits(15 downto 0)
  );
end entity;

architecture rtl of RegFile is
  -- Use ram primitive for simplicity
  component ram
    port(clk : in bit; we : in bit; addr : in bits(3 downto 0);
         din : in bits(15 downto 0); dout : out bits(15 downto 0));
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- 16-Register File using RAM primitive
entity RegFile is
  port(
    clk   : in bit;
    we    : in bit;
    waddr : in bits(3 downto 0);
    wdata : in bits(15 downto 0);
    raddr1: in bits(3 downto 0);
    raddr2: in bits(3 downto 0);
    rdata1: out bits(15 downto 0);
    rdata2: out bits(15 downto 0)
  );
end entity;

architecture rtl of RegFile is
  component ram
    port(clk : in bit; we : in bit; addr : in bits(3 downto 0);
         din : in bits(15 downto 0); dout : out bits(15 downto 0));
  end component;
begin
  -- Use two RAM instances for dual read ports
  u_ram1: ram port map (clk => clk, we => we, addr => waddr, din => wdata, dout => rdata1);
  u_ram2: ram port map (clk => clk, we => we, addr => waddr, din => wdata, dout => rdata2);
  -- Note: Simplified - real implementation would need proper read port addressing
end architecture;
`,
        test: `load RegFile
set waddr 0b0001
set wdata 0x1111
set we 1
tick
set we 0
set raddr1 0b0001
eval
expect rdata1 0x1111
set waddr 0b0010
set wdata 0x2222
set we 1
tick
set we 0
set raddr2 0b0010
eval
expect rdata2 0x2222
`,
    },

    // =========================================================================
    // Project 5: CPU
    // =========================================================================

    'Decoder': {
        project: 5,
        name: 'Decoder',
        description: 'Instruction decoder',
        dependencies: ['And2', 'Or2', 'Inv'],
        template: `-- Instruction Decoder
-- Decodes opcode into control signals

entity Decoder is
  port(
    opcode    : in bits(3 downto 0);
    alu_op    : out bits(1 downto 0);
    reg_write : out bit;
    mem_read  : out bit;
    mem_write : out bit;
    branch    : out bit
  );
end entity;

architecture rtl of Decoder is
begin
  -- Decode based on opcode bits
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Instruction Decoder
-- Decodes opcode into control signals
-- Opcodes: 0000=ALU, 0100=LOAD, 0101=STORE, 1000=BRANCH

entity Decoder is
  port(
    opcode    : in bits(3 downto 0);
    alu_op    : out bits(1 downto 0);
    reg_write : out bit;
    mem_read  : out bit;
    mem_write : out bit;
    branch    : out bit
  );
end entity;

architecture rtl of Decoder is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component And2
    port(a, b : in bit; y : out bit);
  end component;
  signal not_op3, not_op2, not_op1, not_op0 : bit;
  signal is_alu, is_load, is_store, is_branch : bit;
begin
  -- Invert opcode bits
  inv3: Inv port map (a => opcode(3), y => not_op3);
  inv2: Inv port map (a => opcode(2), y => not_op2);
  inv1: Inv port map (a => opcode(1), y => not_op1);
  inv0: Inv port map (a => opcode(0), y => not_op0);

  -- Decode: ALU = 0000
  alu_a: And2 port map (a => not_op3, b => not_op2, y => is_alu);

  -- Decode: LOAD = 0100
  ld_a: And2 port map (a => not_op3, b => opcode(2), y => is_load);

  -- Decode: STORE = 0101
  st_a: And2 port map (a => is_load, b => opcode(0), y => is_store);

  -- Decode: BRANCH = 1xxx
  br_a: Inv port map (a => not_op3, y => is_branch);

  -- Control signals - pass through lower opcode bits for ALU operation
  alu_op <= opcode(1 downto 0);
  reg_write <= is_alu;
  mem_read <= is_load;
  mem_write <= is_store;
  branch <= is_branch;
end architecture;
`,
        test: `load Decoder
set opcode 0b0000
eval
expect alu_op 0b00
expect reg_write 1
set opcode 0b0100
eval
expect mem_read 1
`,
    },

    'CondCheck': {
        project: 5,
        name: 'CondCheck',
        description: 'Condition checker',
        dependencies: ['And2', 'Or2', 'Inv', 'Mux'],
        template: `-- Condition Checker
-- Checks ALU flags against condition code

entity CondCheck is
  port(
    cond : in bits(3 downto 0);
    zero : in bit;
    neg  : in bit;
    carry: in bit;
    ovf  : in bit;
    take : out bit
  );
end entity;

architecture rtl of CondCheck is
begin
  -- Check condition codes: EQ, NE, LT, GE, etc.
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Condition Checker
-- Checks ALU flags against condition code
-- cond: 0000=EQ (zero), 0001=NE (!zero), 0010=LT (neg), 0011=GE (!neg)

entity CondCheck is
  port(
    cond : in bits(3 downto 0);
    zero : in bit;
    neg  : in bit;
    carry: in bit;
    ovf  : in bit;
    take : out bit
  );
end entity;

architecture rtl of CondCheck is
  component Inv
    port(a : in bit; y : out bit);
  end component;
  component Mux
    port(a, b : in bit; sel : in bit; y : out bit);
  end component;
  signal not_zero, not_neg : bit;
  signal eq_result, ne_result, lt_result, ge_result : bit;
  signal sel0, sel1 : bit;
begin
  -- Invert flags for NE and GE conditions
  inv_z: Inv port map (a => zero, y => not_zero);
  inv_n: Inv port map (a => neg, y => not_neg);

  -- Condition results
  eq_result <= zero;       -- EQ: zero=1
  ne_result <= not_zero;   -- NE: zero=0
  lt_result <= neg;        -- LT: neg=1
  ge_result <= not_neg;    -- GE: neg=0

  -- 4-way mux using cond(1:0)
  mux0: Mux port map (a => eq_result, b => ne_result, sel => cond(0), y => sel0);
  mux1: Mux port map (a => lt_result, b => ge_result, sel => cond(0), y => sel1);
  mux2: Mux port map (a => sel0, b => sel1, sel => cond(1), y => take);
end architecture;
`,
        test: `load CondCheck
set cond 0b0000
set zero 1
eval
expect take 1
set zero 0
eval
expect take 0
set cond 0b0001
set zero 0
eval
expect take 1
`,
    },

    'Control': {
        project: 5,
        name: 'Control',
        description: 'Control unit',
        dependencies: ['Decoder', 'CondCheck'],
        template: `-- Control Unit
-- Generates all control signals

entity Control is
  port(
    clk       : in bit;
    opcode    : in bits(3 downto 0);
    cond      : in bits(3 downto 0);
    zero      : in bit;
    neg       : in bit;
    alu_op    : out bits(1 downto 0);
    reg_write : out bit;
    mem_read  : out bit;
    mem_write : out bit;
    pc_src    : out bit
  );
end entity;

architecture rtl of Control is
  component Decoder
    port(opcode : in bits(3 downto 0); alu_op : out bits(1 downto 0);
         reg_write, mem_read, mem_write, branch : out bit);
  end component;
  component CondCheck
    port(cond : in bits(3 downto 0); zero,neg,carry,ovf : in bit; take : out bit);
  end component;
begin
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- Control Unit
-- Generates all control signals

entity Control is
  port(
    clk       : in bit;
    opcode    : in bits(3 downto 0);
    cond      : in bits(3 downto 0);
    zero      : in bit;
    neg       : in bit;
    alu_op    : out bits(1 downto 0);
    reg_write : out bit;
    mem_read  : out bit;
    mem_write : out bit;
    pc_src    : out bit
  );
end entity;

architecture rtl of Control is
  component Decoder
    port(opcode : in bits(3 downto 0); alu_op : out bits(1 downto 0);
         reg_write, mem_read, mem_write, branch : out bit);
  end component;
  component CondCheck
    port(cond : in bits(3 downto 0); zero,neg,carry,ovf : in bit; take : out bit);
  end component;
  component And2
    port(a, b : in bit; y : out bit);
  end component;
  signal branch_sig, cond_take : bit;
begin
  -- Decoder generates base control signals
  u_dec: Decoder port map (
    opcode => opcode,
    alu_op => alu_op,
    reg_write => reg_write,
    mem_read => mem_read,
    mem_write => mem_write,
    branch => branch_sig
  );

  -- CondCheck evaluates branch condition
  u_cond: CondCheck port map (
    cond => cond,
    zero => zero,
    neg => neg,
    carry => '0',
    ovf => '0',
    take => cond_take
  );

  -- pc_src = branch AND condition_met
  u_and: And2 port map (a => branch_sig, b => cond_take, y => pc_src);
end architecture;
`,
        test: `load Control
set opcode 0b0000
set cond 0b0000
set zero 0
set neg 0
eval
expect reg_write 1
expect pc_src 0
`,
    },

    'CPU': {
        project: 5,
        name: 'CPU',
        description: 'Complete CPU',
        dependencies: ['RegFile', 'ALU', 'PC', 'Control', 'RAM64'],
        template: `-- A32-Lite CPU
-- Simple 16-bit RISC processor

entity CPU is
  port(
    clk     : in bit;
    reset   : in bit;
    instr   : in bits(15 downto 0);
    mem_in  : in bits(15 downto 0);
    mem_out : out bits(15 downto 0);
    mem_addr: out bits(15 downto 0);
    mem_we  : out bit;
    pc_out  : out bits(15 downto 0)
  );
end entity;

architecture rtl of CPU is
  -- Instantiate all components
  component RegFile
    port(clk,we : in bit; waddr,raddr1,raddr2 : in bits(3 downto 0);
         wdata : in bits(15 downto 0); rdata1,rdata2 : out bits(15 downto 0));
  end component;
  component ALU
    port(a,b : in bits(15 downto 0); op : in bits(1 downto 0);
         y : out bits(15 downto 0); zero,neg : out bit);
  end component;
  component PC
    port(clk : in bit; d : in bits(15 downto 0); inc,load,reset : in bit; q : out bits(15 downto 0));
  end component;
  component Control
    port(clk : in bit; opcode,cond : in bits(3 downto 0); zero,neg : in bit;
         alu_op : out bits(1 downto 0); reg_write,mem_read,mem_write,pc_src : out bit);
  end component;
begin
  -- Connect the datapath
  -- YOUR CODE HERE
end architecture;
`,
        solution: `-- A32-Lite CPU
-- Simple 16-bit RISC processor
-- Instruction format: [15:12]=opcode, [11:8]=rd, [7:4]=rs1, [3:0]=rs2/imm

entity CPU is
  port(
    clk     : in bit;
    reset   : in bit;
    instr   : in bits(15 downto 0);
    mem_in  : in bits(15 downto 0);
    mem_out : out bits(15 downto 0);
    mem_addr: out bits(15 downto 0);
    mem_we  : out bit;
    pc_out  : out bits(15 downto 0)
  );
end entity;

architecture rtl of CPU is
  component RegFile
    port(clk,we : in bit; waddr,raddr1,raddr2 : in bits(3 downto 0);
         wdata : in bits(15 downto 0); rdata1,rdata2 : out bits(15 downto 0));
  end component;
  component ALU
    port(a,b : in bits(15 downto 0); op : in bits(1 downto 0);
         y : out bits(15 downto 0); zero,neg : out bit);
  end component;
  component PC
    port(clk : in bit; d : in bits(15 downto 0); inc,load,reset : in bit; q : out bits(15 downto 0));
  end component;
  component Control
    port(clk : in bit; opcode,cond : in bits(3 downto 0); zero,neg : in bit;
         alu_op : out bits(1 downto 0); reg_write,mem_read,mem_write,pc_src : out bit);
  end component;
  component Mux16
    port(a,b : in bits(15 downto 0); sel : in bit; y : out bits(15 downto 0));
  end component;

  -- Instruction decode
  signal opcode, rd, rs1, rs2 : bits(3 downto 0);
  -- Control signals
  signal alu_op : bits(1 downto 0);
  signal reg_write, mem_rd, mem_wr, pc_src : bit;
  -- Datapath signals
  signal pc_val, branch_target : bits(15 downto 0);
  signal reg_data1, reg_data2, alu_result : bits(15 downto 0);
  signal write_data : bits(15 downto 0);
  signal zero_flag, neg_flag : bit;
  signal not_reset : bit;
  component Inv
    port(a : in bit; y : out bit);
  end component;
begin
  -- Instruction decode using slices
  opcode <= instr(15 downto 12);
  rd <= instr(11 downto 8);
  rs1 <= instr(7 downto 4);
  rs2 <= instr(3 downto 0);

  -- Control unit
  u_ctrl: Control port map (
    clk => clk, opcode => opcode, cond => rs2,
    zero => zero_flag, neg => neg_flag,
    alu_op => alu_op, reg_write => reg_write,
    mem_read => mem_rd, mem_write => mem_wr, pc_src => pc_src
  );

  -- Register file
  u_regs: RegFile port map (
    clk => clk, we => reg_write,
    waddr => rd, raddr1 => rs1, raddr2 => rs2,
    wdata => write_data, rdata1 => reg_data1, rdata2 => reg_data2
  );

  -- ALU
  u_alu: ALU port map (
    a => reg_data1, b => reg_data2, op => alu_op,
    y => alu_result, zero => zero_flag, neg => neg_flag
  );

  -- Write back mux (ALU result or memory)
  u_wb_mux: Mux16 port map (
    a => alu_result, b => mem_in, sel => mem_rd, y => write_data
  );

  -- Program counter
  inv_reset: Inv port map (a => reset, y => not_reset);
  branch_target <= reg_data1;
  u_pc: PC port map (
    clk => clk, d => branch_target,
    inc => not_reset, load => pc_src, reset => reset, q => pc_val
  );

  -- Outputs
  pc_out <= pc_val;
  mem_addr <= alu_result;
  mem_out <= reg_data2;
  mem_we <= mem_wr;
end architecture;
`,
        test: `load CPU
set reset 1
tick
expect pc_out 0x0000
set reset 0
set instr 0x0000
tick
`,
    },

    // =========================================================================
    // Project 6: Pipelined CPU
    // =========================================================================

    'IF_ID_Reg': {
        project: 6,
        name: 'IF_ID_Reg',
        description: 'IF/ID Pipeline Register',
        dependencies: ['CPU'],
        template: `-- ============================================
-- Exercice: IF/ID Pipeline Register
-- ============================================
-- Objectif: Implmenter un registre de pipeline entre IF et ID
--
-- Ce registre fait partie d'un CPU pipelin 5 tapes.
-- Il capture l'instruction et PC+4 de l'tape Fetch
-- pour les transmettre  l'tape Decode.
--
-- Comportement attendu:
-- 1. Sur reset='1' OU flush='1': mettre instr_reg  NOP (0xE0000000)
--    et pc_plus4_reg  0
-- 2. Sur stall='1': garder les valeurs actuelles (ne rien faire)
-- 3. Sinon: capturer if_instr et if_pc_plus4
--
-- Note: Utilisez (reset = '1') or (flush = '1') avec parenthses
-- ============================================

entity IF_ID_Reg is
  port(
    clk : in bit;
    reset : in bit;
    stall : in bit;        -- Hold current values
    flush : in bit;        -- Clear to NOP
    -- Inputs from IF stage
    if_instr : in bits(31 downto 0);
    if_pc_plus4 : in bits(31 downto 0);
    -- Outputs to ID stage
    id_instr : out bits(31 downto 0);
    id_pc_plus4 : out bits(31 downto 0)
  );
end entity;

architecture rtl of IF_ID_Reg is
  signal instr_reg : bits(31 downto 0);
  signal pc_plus4_reg : bits(31 downto 0);
begin
  process(clk)
  begin
    if rising_edge(clk) then
      -- YOUR CODE HERE
      -- Grer reset/flush, stall, et opration normale
    end if;
  end process;

  id_instr <= instr_reg;
  id_pc_plus4 <= pc_plus4_reg;
end architecture;
`,
        solution: `-- IF/ID Pipeline Register

entity IF_ID_Reg is
  port(
    clk : in bit;
    reset : in bit;
    stall : in bit;
    flush : in bit;
    if_instr : in bits(31 downto 0);
    if_pc_plus4 : in bits(31 downto 0);
    id_instr : out bits(31 downto 0);
    id_pc_plus4 : out bits(31 downto 0)
  );
end entity;

architecture rtl of IF_ID_Reg is
  signal instr_reg : bits(31 downto 0);
  signal pc_plus4_reg : bits(31 downto 0);
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if (reset = '1') or (flush = '1') then
        instr_reg <= x"E0000000";  -- NOP
        pc_plus4_reg <= x"00000000";
      elsif stall = '0' then
        instr_reg <= if_instr;
        pc_plus4_reg <= if_pc_plus4;
      end if;
    end if;
  end process;

  id_instr <= instr_reg;
  id_pc_plus4 <= pc_plus4_reg;
end architecture;
`,
        test: `load IF_ID_Reg
set reset 1
tick
expect id_instr 0xE0000000
set reset 0
set stall 0
set flush 0
set if_instr 0x12345678
set if_pc_plus4 0x00000004
tick
expect id_instr 0x12345678
expect id_pc_plus4 0x00000004
set stall 1
set if_instr 0xAAAAAAAA
tick
expect id_instr 0x12345678
set stall 0
set flush 1
tick
expect id_instr 0xE0000000
`,
    },

    'HazardDetect': {
        project: 6,
        name: 'HazardDetect',
        description: 'Hazard Detection Unit',
        dependencies: ['IF_ID_Reg'],
        template: `-- ============================================
-- Exercice: Hazard Detection Unit
-- ============================================
-- Objectif: Dtecter les alas load-use et gnrer un stall
--
-- Un ala load-use se produit quand:
-- - L'instruction en EX est un load (ex_mem_read = '1')
-- - L'instruction en ID utilise le registre charg
--
-- tapes:
-- 1. Crer un signal rn_hazard pour dtecter si Rn est en conflit:
--    rn_hazard <= ex_mem_read and id_rn_used and (id_rn = ex_rd);
-- 2. Crer un signal rm_hazard similaire pour Rm
-- 3. stall <= rn_hazard or rm_hazard;
--
-- Note: La comparaison (a = b) retourne un bit directement
-- ============================================

entity HazardDetect is
  port(
    -- From ID stage
    id_rn : in bits(3 downto 0);     -- Source register 1
    id_rm : in bits(3 downto 0);     -- Source register 2
    id_rn_used : in bit;             -- Rn is used
    id_rm_used : in bit;             -- Rm is used
    -- From EX stage
    ex_rd : in bits(3 downto 0);     -- Destination register
    ex_mem_read : in bit;            -- Is it a load?
    -- Output
    stall : out bit                  -- Stall IF and ID stages
  );
end entity;

architecture rtl of HazardDetect is
  -- Dclarez vos signaux intermdiaires ici
begin
  -- YOUR CODE HERE
  -- Dtecter si l'instruction en ID dpend du load en EX
  stall <= '0';
end architecture;
`,
        solution: `-- Hazard Detection Unit

entity HazardDetect is
  port(
    id_rn : in bits(3 downto 0);
    id_rm : in bits(3 downto 0);
    id_rn_used : in bit;
    id_rm_used : in bit;
    ex_rd : in bits(3 downto 0);
    ex_mem_read : in bit;
    stall : out bit
  );
end entity;

architecture rtl of HazardDetect is
  signal rn_hazard : bit;
  signal rm_hazard : bit;
begin
  -- Hazard if: load in EX AND register used in ID AND same register
  rn_hazard <= ex_mem_read and id_rn_used and (id_rn = ex_rd);
  rm_hazard <= ex_mem_read and id_rm_used and (id_rm = ex_rd);
  stall <= rn_hazard or rm_hazard;
end architecture;
`,
        test: `load HazardDetect
set id_rn 0x5
set id_rm 0x6
set id_rn_used 1
set id_rm_used 1
set ex_rd 0x5
set ex_mem_read 1
eval
expect stall 1
set ex_mem_read 0
eval
expect stall 0
set ex_mem_read 1
set ex_rd 0x7
eval
expect stall 0
`,
    },

    'ForwardUnit': {
        project: 6,
        name: 'ForwardUnit',
        description: 'Data Forwarding Unit',
        dependencies: ['HazardDetect'],
        template: `-- ============================================
-- Exercice: Forwarding Unit
-- ============================================
-- Objectif: Implmenter le bypass de donnes
--
-- Le forwarding vite les stalls en acheminant les rsultats
-- directement des tages MEM et WB vers EX.
--
-- Encodage des signaux forward_a et forward_b:
--   b"00" = Pas de forwarding (utiliser valeur du banc de registres)
--   b"01" = Forward depuis MEM (rsultat ALU)
--   b"10" = Forward depuis WB (rsultat final)
--
-- Logique:
-- 1. Crer mem_fwd_a = mem_reg_write and (mem_rd = ex_rn)
-- 2. Crer wb_fwd_a = wb_reg_write and (wb_rd = ex_rn) and (not mem_fwd_a)
-- 3. Encoder: forward_a <= wb_fwd_a & mem_fwd_a (concatnation)
-- (Mme logique pour forward_b avec ex_rm)
--
-- Note: & concatne deux bits en un vecteur de 2 bits
-- ============================================

entity ForwardUnit is
  port(
    -- Source registers from EX stage
    ex_rn : in bits(3 downto 0);
    ex_rm : in bits(3 downto 0);
    -- From MEM stage
    mem_rd : in bits(3 downto 0);
    mem_reg_write : in bit;
    -- From WB stage
    wb_rd : in bits(3 downto 0);
    wb_reg_write : in bit;
    -- Forwarding control
    forward_a : out bits(1 downto 0);
    forward_b : out bits(1 downto 0)
  );
end entity;

architecture rtl of ForwardUnit is
begin
  -- YOUR CODE HERE
  -- Priority: MEM stage has precedence over WB stage
  forward_a <= 0b00;
  forward_b <= 0b00;
end architecture;
`,
        solution: `-- Forwarding Unit

entity ForwardUnit is
  port(
    ex_rn : in bits(3 downto 0);
    ex_rm : in bits(3 downto 0);
    mem_rd : in bits(3 downto 0);
    mem_reg_write : in bit;
    wb_rd : in bits(3 downto 0);
    wb_reg_write : in bit;
    forward_a : out bits(1 downto 0);
    forward_b : out bits(1 downto 0)
  );
end entity;

architecture rtl of ForwardUnit is
  signal mem_fwd_a : bit;
  signal wb_fwd_a : bit;
  signal mem_fwd_b : bit;
  signal wb_fwd_b : bit;
begin
  -- Detect forwarding conditions
  mem_fwd_a <= mem_reg_write and (mem_rd = ex_rn);
  wb_fwd_a <= wb_reg_write and (wb_rd = ex_rn) and (not mem_fwd_a);
  mem_fwd_b <= mem_reg_write and (mem_rd = ex_rm);
  wb_fwd_b <= wb_reg_write and (wb_rd = ex_rm) and (not mem_fwd_b);

  -- Encode output: 00=none, 01=MEM, 10=WB
  forward_a <= wb_fwd_a & mem_fwd_a;
  forward_b <= wb_fwd_b & mem_fwd_b;
end architecture;
`,
        test: `load ForwardUnit
set ex_rn 0x3
set ex_rm 0x4
set mem_rd 0x3
set mem_reg_write 1
set wb_rd 0x4
set wb_reg_write 1
eval
expect forward_a 0b01
expect forward_b 0b10
set mem_reg_write 0
eval
expect forward_a 0b00
`,
    },

    'CPU_Pipeline': {
        project: 6,
        name: 'CPU_Pipeline',
        description: '5-Stage Pipelined CPU',
        dependencies: ['ForwardUnit'],
        template: `-- ============================================
-- Exercice: CPU Pipeline 5 tages (Projet Final)
-- ============================================
-- Objectif: Construire un CPU pipelin complet
--
-- C'est un exercice avanc qui combine tous les composants!
--
-- Les 5 tages du pipeline:
-- 1. IF  - Fetch instruction depuis la mmoire
-- 2. ID  - Decode, lecture des registres, dtection hazards
-- 3. EX  - ALU, calcul d'adresses, forwarding
-- 4. MEM - Accs mmoire donnes (load/store)
-- 5. WB  - criture rsultat dans le banc de registres
--
-- Composants  utiliser:
-- - IF_ID_Reg: Registre pipeline IFID
-- - HazardDetect: Dtection alas load-use
-- - ForwardUnit: Bypass de donnes
-- - Registres EX_MEM et MEM_WB (similaires  IF_ID_Reg)
--
-- Rfrez-vous  hdl_lib/05_cpu/CPU_Pipeline.hdl pour
-- l'implmentation complte de rfrence.
-- ============================================

entity CPU_Pipeline is
  port(
    clk : in bit;
    reset : in bit;
    instr_addr : out bits(31 downto 0);
    instr_data : in bits(31 downto 0);
    mem_addr : out bits(31 downto 0);
    mem_wdata : out bits(31 downto 0);
    mem_rdata : in bits(31 downto 0);
    mem_read : out bit;
    mem_write : out bit;
    halted : out bit
  );
end entity;

architecture rtl of CPU_Pipeline is
  -- Dclarez les signaux pour chaque tage
  -- Utilisez les composants IF_ID_Reg, HazardDetect, ForwardUnit
begin
  -- YOUR CODE HERE
  -- Projet final: construire le pipeline complet!
  -- Commencez par l'tage IF, puis ajoutez ID, EX, MEM, WB
  halted <= '0';
end architecture;
`,
        solution: `-- 5-Stage Pipelined CPU
-- See hdl_lib/05_cpu/CPU_Pipeline.hdl for full implementation
-- This exercise is a capstone project

entity CPU_Pipeline is
  port(
    clk : in bit;
    reset : in bit;
    instr_addr : out bits(31 downto 0);
    instr_data : in bits(31 downto 0);
    mem_addr : out bits(31 downto 0);
    mem_wdata : out bits(31 downto 0);
    mem_rdata : in bits(31 downto 0);
    mem_read : out bit;
    mem_write : out bit;
    halted : out bit
  );
end entity;

architecture rtl of CPU_Pipeline is
begin
  -- Simplified: just show the interface works
  instr_addr <= x"00000000";
  mem_addr <= x"00000000";
  mem_wdata <= x"00000000";
  mem_read <= '0';
  mem_write <= '0';
  halted <= '0';
end architecture;
`,
        test: `load CPU_Pipeline
set reset 1
tick
set reset 0
tick
`,
    },

    // =========================================================================
    // Project 7: Cache Memory
    // =========================================================================

    'CacheLine': {
        project: 7,
        name: 'CacheLine',
        description: 'Cache Line Register (valid, dirty, tag, data)',
        dependencies: ['Register16'],
        template: `-- ============================================
-- Exercice: Cache Line (Ligne de Cache)
-- ============================================
-- Objectif: Implmenter un registre de ligne de cache
--
-- Une ligne de cache contient:
-- - valid: 1 bit indiquant si la ligne contient des donnes valides
-- - dirty: 1 bit indiquant si les donnes ont t modifies
-- - tag: identifiant de l'adresse mmoire (20 bits)
-- - data: 16 octets de donnes (4 mots de 32 bits = 128 bits)
--
-- tapes  implmenter dans le process:
-- 1. Si invalidate='1': mettre valid_reg et dirty_reg  '0'
-- 2. Sinon si write_enable='1': charger une ligne complte
--    - valid_reg <= '1'
--    - tag_reg <= write_tag
--    - data_reg <= write_data
--    - dirty_reg <= '0'
-- 3. Sinon si write_word_en='1': crire un seul mot (32 bits)
--    - Utiliser write_word_sel pour choisir le mot (0-3)
--    - 0b00: data_reg(31 downto 0)
--    - 0b01: data_reg(63 downto 32)
--    - 0b10: data_reg(95 downto 64)
--    - 0b11: data_reg(127 downto 96)
-- 4. Grer set_dirty et clear_dirty sparment
--
-- Note: Utilisez if/elsif pour les priorits
-- ============================================

entity CacheLine is
  port(
    clk : in bit;
    -- Contrle
    write_enable : in bit;          -- crire la ligne complte
    write_tag : in bits(19 downto 0);  -- Tag  crire
    write_data : in bits(127 downto 0); -- 16 bytes de donnes
    write_word : in bits(31 downto 0);  -- Mot  crire (criture partielle)
    write_word_sel : in bits(1 downto 0); -- Slection du mot (0-3)
    write_word_en : in bit;         -- crire un seul mot
    set_dirty : in bit;             -- Marquer comme dirty
    clear_dirty : in bit;           -- Effacer dirty (aprs write-back)
    invalidate : in bit;            -- Invalider la ligne
    -- Sorties
    valid : out bit;
    dirty : out bit;
    tag : out bits(19 downto 0);
    data : out bits(127 downto 0)
  );
end entity;

architecture rtl of CacheLine is
  signal valid_reg : bit;
  signal dirty_reg : bit;
  signal tag_reg : bits(19 downto 0);
  signal data_reg : bits(127 downto 0);
begin
  process(clk)
  begin
    if rising_edge(clk) then
      -- YOUR CODE HERE
      -- tape 1: Grer invalidate
      -- tape 2: Sinon grer write_enable (ligne complte)
      -- tape 3: Sinon grer write_word_en (mot partiel)
      -- tape 4: Grer set_dirty / clear_dirty
    end if;
  end process;

  valid <= valid_reg;
  dirty <= dirty_reg;
  tag <= tag_reg;
  data <= data_reg;
end architecture;
`,
        solution: `-- Cache Line
-- Une ligne de cache contient:
-- - valid: 1 bit indiquant si la ligne contient des donnes valides
-- - dirty: 1 bit indiquant si les donnes ont t modifies (write-back)
-- - tag: identifiant de l'adresse mmoire (20 bits)
-- - data: 16 octets de donnes (4 mots de 32 bits = 128 bits)

entity CacheLine is
  port(
    clk : in bit;
    write_enable : in bit;
    write_tag : in bits(19 downto 0);
    write_data : in bits(127 downto 0);
    write_word : in bits(31 downto 0);
    write_word_sel : in bits(1 downto 0);
    write_word_en : in bit;
    set_dirty : in bit;
    clear_dirty : in bit;
    invalidate : in bit;
    valid : out bit;
    dirty : out bit;
    tag : out bits(19 downto 0);
    data : out bits(127 downto 0)
  );
end entity;

architecture rtl of CacheLine is
  signal valid_reg : bit;
  signal dirty_reg : bit;
  signal tag_reg : bits(19 downto 0);
  signal data_reg : bits(127 downto 0);
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if invalidate = '1' then
        valid_reg <= '0';
        dirty_reg <= '0';
      elsif write_enable = '1' then
        valid_reg <= '1';
        tag_reg <= write_tag;
        data_reg <= write_data;
        dirty_reg <= '0';
      elsif write_word_en = '1' then
        if write_word_sel = 0b00 then
          data_reg(31 downto 0) <= write_word;
        elsif write_word_sel = 0b01 then
          data_reg(63 downto 32) <= write_word;
        elsif write_word_sel = 0b10 then
          data_reg(95 downto 64) <= write_word;
        else
          data_reg(127 downto 96) <= write_word;
        end if;
      end if;

      if set_dirty = '1' then
        dirty_reg <= '1';
      elsif clear_dirty = '1' then
        dirty_reg <= '0';
      end if;
    end if;
  end process;

  valid <= valid_reg;
  dirty <= dirty_reg;
  tag <= tag_reg;
  data <= data_reg;
end architecture;
`,
        test: `load CacheLine
-- Test invalidation
set invalidate 1
tick
expect valid 0
expect dirty 0

-- Test write full line
set invalidate 0
set write_enable 1
set write_tag 0xABCDE
set write_data 0x11111111222222223333333344444444
tick
expect valid 1
expect dirty 0

-- Test set dirty
set write_enable 0
set set_dirty 1
tick
expect dirty 1

-- Test clear dirty
set set_dirty 0
set clear_dirty 1
tick
expect dirty 0
`,
    },

    'TagCompare': {
        project: 7,
        name: 'TagCompare',
        description: 'Tag Comparator for cache lookup',
        dependencies: ['And2'],
        template: `-- ============================================
-- Exercice: Tag Comparator (Comparateur de Tag)
-- ============================================
-- Objectif: Dtecter si une adresse est prsente dans le cache
--
-- Le cache utilise un tag pour identifier quelle rgion mmoire
-- est stocke dans chaque ligne. Pour un cache hit:
-- 1. La ligne doit tre valide (valid = '1')
-- 2. Le tag stock doit correspondre au tag de l'adresse
--
-- Implmentation:
-- - Comparer addr_tag avec stored_tag (20 bits chacun)
-- - La comparaison (a = b) retourne '1' si gaux, '0' sinon
-- - hit = valid AND (tags sont gaux)
--
-- Syntaxe: hit <= valid and (addr_tag = stored_tag);
--
-- Cas de test:
-- - valid=0, tags gaux -> hit=0 (ligne invalide)
-- - valid=1, tags gaux -> hit=1 (cache hit!)
-- - valid=1, tags diffrents -> hit=0 (cache miss)
-- ============================================

entity TagCompare is
  port(
    valid : in bit;
    addr_tag : in bits(19 downto 0);
    stored_tag : in bits(19 downto 0);
    hit : out bit
  );
end entity;

architecture rtl of TagCompare is
begin
  -- YOUR CODE HERE
  -- Une seule ligne suffit!
  -- hit <= valid and (condition de comparaison);
  hit <= '0';
end architecture;
`,
        solution: `-- Tag Comparator
-- Compare the address tag with the stored tag

entity TagCompare is
  port(
    valid : in bit;
    addr_tag : in bits(19 downto 0);
    stored_tag : in bits(19 downto 0);
    hit : out bit
  );
end entity;

architecture rtl of TagCompare is
begin
  -- Hit when valid AND all 20 tag bits match
  -- Comparison (=) on multi-bit signals returns bit
  hit <= valid and (addr_tag = stored_tag);
end architecture;
`,
        test: `load TagCompare
-- No hit when invalid
set valid 0
set addr_tag 0x12345
set stored_tag 0x12345
eval
expect hit 0

-- Hit when valid and tags match
set valid 1
set addr_tag 0x12345
set stored_tag 0x12345
eval
expect hit 1

-- No hit when tags differ
set valid 1
set addr_tag 0x12345
set stored_tag 0xABCDE
eval
expect hit 0
`,
    },

    'WordSelect': {
        project: 7,
        name: 'WordSelect',
        description: 'Word Selector (4-way mux for 32-bit words)',
        dependencies: ['Mux4Way16'],
        template: `-- ============================================
-- Exercice: Word Selector (Slecteur de Mot)
-- ============================================
-- Objectif: Slectionner un mot de 32 bits dans une ligne de cache
--
-- Une ligne de cache contient 128 bits = 4 mots de 32 bits.
-- word_sel (2 bits) indique quel mot extraire:
-- - 0b00: bits 31..0   (premier mot)
-- - 0b01: bits 63..32  (deuxime mot)
-- - 0b10: bits 95..64  (troisime mot)
-- - 0b11: bits 127..96 (quatrime mot)
--
-- Implmentation avec Mux4Way16:
-- Comme Mux4Way16 gre 16 bits, utilisez DEUX instances:
-- 1. lo: pour les bits bas (15..0) de chaque mot
-- 2. hi: pour les bits hauts (31..16) de chaque mot
--
-- Exemple pour 'lo':
--   lo: Mux4Way16 port map(
--     a => line_data(15 downto 0),    -- mot 0, bits bas
--     b => line_data(47 downto 32),   -- mot 1, bits bas
--     c => line_data(79 downto 64),   -- mot 2, bits bas
--     d => line_data(111 downto 96),  -- mot 3, bits bas
--     sel => word_sel,
--     y => word_out(15 downto 0)
--   );
--
-- Faites la mme chose pour 'hi' avec les bits hauts.
-- ============================================

entity WordSelect is
  port(
    line_data : in bits(127 downto 0);  -- 4 words (128 bits)
    word_sel : in bits(1 downto 0);     -- Which word (0-3)
    word_out : out bits(31 downto 0)    -- Selected word
  );
end entity;

architecture rtl of WordSelect is
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
begin
  -- YOUR CODE HERE
  -- Instanciez lo: Mux4Way16 pour les bits bas
  -- Instanciez hi: Mux4Way16 pour les bits hauts
  word_out <= x"00000000";
end architecture;
`,
        solution: `-- Word Selector
-- Select one 32-bit word from a 128-bit cache line

entity WordSelect is
  port(
    line_data : in bits(127 downto 0);
    word_sel : in bits(1 downto 0);
    word_out : out bits(31 downto 0)
  );
end entity;

architecture rtl of WordSelect is
  component Mux4Way16
    port(a,b,c,d : in bits(15 downto 0); sel : in bits(1 downto 0); y : out bits(15 downto 0));
  end component;
begin
  -- Use two 16-bit 4-way muxes for lower and upper halves
  lo: Mux4Way16 port map(
    a => line_data(15 downto 0),
    b => line_data(47 downto 32),
    c => line_data(79 downto 64),
    d => line_data(111 downto 96),
    sel => word_sel,
    y => word_out(15 downto 0)
  );
  hi: Mux4Way16 port map(
    a => line_data(31 downto 16),
    b => line_data(63 downto 48),
    c => line_data(95 downto 80),
    d => line_data(127 downto 112),
    sel => word_sel,
    y => word_out(31 downto 16)
  );
end architecture;
`,
        test: `load WordSelect
set line_data 0xDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAA
-- Word 0
set word_sel 0b00
eval
expect word_out 0xAAAAAAAA
-- Word 1
set word_sel 0b01
eval
expect word_out 0xBBBBBBBB
-- Word 2
set word_sel 0b10
eval
expect word_out 0xCCCCCCCC
-- Word 3
set word_sel 0b11
eval
expect word_out 0xDDDDDDDD
`,
    },

    'CacheController': {
        project: 7,
        name: 'CacheController',
        description: 'Cache Controller FSM (IDLE, FETCH, WRITE_BACK)',
        dependencies: ['CacheLine', 'TagCompare', 'WordSelect'],
        template: `-- ============================================
-- Exercice: Cache Controller (Contrleur de Cache)
-- ============================================
-- Objectif: Implmenter une machine  tats pour le cache
--
-- tats (encods sur 2 bits):
-- - IDLE (0b00): Attente de requte CPU
-- - FETCH (0b01): Chargement d'une ligne depuis la mmoire
-- - WRITEBACK (0b10): criture vers la mmoire
--
-- Transitions:
-- IDLE + requte + miss -> FETCH (charger la ligne)
-- IDLE + write + hit -> WRITEBACK (crire en mmoire)
-- FETCH + mem_ready -> IDLE (ou WRITEBACK si criture en attente)
-- WRITEBACK + mem_ready -> IDLE
--
-- Signaux de sortie:
-- - cpu_ready: '1' quand le CPU peut continuer
-- - mem_read: '1' en tat FETCH
-- - mem_write: '1' en tat WRITEBACK
-- - fill_line: '1' quand mem_ready en FETCH
--
-- Conseil: Utilisez des signaux auxiliaires pour simplifier:
--   is_idle <= (state_reg = 0b00);
--   is_fetch <= (state_reg = 0b01);
--   is_wb <= (state_reg = 0b10);
--   miss <= not cache_hit;
--   req <= cpu_read or cpu_write;
--
-- IMPORTANT: Mettez chaque comparaison entre parenthses!
--   elsif (is_idle = '1') and (req = '1') then
-- ============================================

entity CacheController is
  port(
    clk : in bit;
    reset : in bit;
    -- CPU interface
    cpu_read : in bit;
    cpu_write : in bit;
    cache_hit : in bit;
    -- Memory interface
    mem_ready : in bit;
    -- Control outputs
    state : out bits(1 downto 0);     -- 00=IDLE, 01=FETCH, 10=WRITEBACK
    cpu_ready : out bit;               -- Operation complete
    mem_read : out bit;
    mem_write : out bit;
    fill_line : out bit               -- Fill cache line from memory
  );
end entity;

architecture rtl of CacheController is
  signal state_reg : bits(1 downto 0);
  signal pending_write : bit;
  -- Ajoutez vos signaux auxiliaires ici
begin
  -- Prcalculez les conditions ici (combinatoire)

  process(clk)
  begin
    if rising_edge(clk) then
      if reset = '1' then
        state_reg <= 0b00;
        pending_write <= '0';
      -- YOUR CODE HERE
      -- Utilisez elsif pour chaque transition
      end if;
    end if;
  end process;

  state <= state_reg;
  -- YOUR CODE HERE: Gnrez les signaux de sortie
  cpu_ready <= '0';
  mem_read <= '0';
  mem_write <= '0';
  fill_line <= '0';
end architecture;
`,
        solution: `-- Cache Controller
-- State machine: IDLE, FETCH, WRITE_BACK

entity CacheController is
  port(
    clk : in bit;
    reset : in bit;
    cpu_read : in bit;
    cpu_write : in bit;
    cache_hit : in bit;
    mem_ready : in bit;
    state : out bits(1 downto 0);
    cpu_ready : out bit;
    mem_read : out bit;
    mem_write : out bit;
    fill_line : out bit
  );
end entity;

architecture rtl of CacheController is
  signal state_reg : bits(1 downto 0);
  signal pending_write : bit;
  signal fill_line_reg : bit;
  signal is_idle, is_fetch, is_wb : bit;
  signal miss, req : bit;
begin
  -- Precompute conditions
  is_idle <= (state_reg = 0b00);
  is_fetch <= (state_reg = 0b01);
  is_wb <= (state_reg = 0b10);
  miss <= not cache_hit;
  req <= cpu_read or cpu_write;

  process(clk)
  begin
    if rising_edge(clk) then
      if reset = '1' then
        state_reg <= 0b00;
        pending_write <= '0';
        fill_line_reg <= '0';
      elsif (is_idle = '1') and (req = '1') and (miss = '1') then
        state_reg <= 0b01;
        pending_write <= cpu_write;
        fill_line_reg <= '0';
      elsif (is_idle = '1') and (cpu_write = '1') and (cache_hit = '1') then
        state_reg <= 0b10;
        fill_line_reg <= '0';
      elsif (is_fetch = '1') and (mem_ready = '1') and (pending_write = '1') then
        state_reg <= 0b10;
        fill_line_reg <= '1';
      elsif (is_fetch = '1') and (mem_ready = '1') and (pending_write = '0') then
        state_reg <= 0b00;
        fill_line_reg <= '1';
      elsif (is_wb = '1') and (mem_ready = '1') then
        state_reg <= 0b00;
        pending_write <= '0';
        fill_line_reg <= '0';
      else
        fill_line_reg <= '0';
      end if;
    end if;
  end process;

  state <= state_reg;
  cpu_ready <= (is_idle and cache_hit) or (is_fetch and mem_ready and (not pending_write)) or (is_wb and mem_ready);
  mem_read <= is_fetch;
  mem_write <= is_wb;
  fill_line <= fill_line_reg;
end architecture;
`,
        test: `load CacheController
-- Reset
set reset 1
tick
expect state 0b00
set reset 0

-- Read hit: stays in IDLE, cpu_ready
set cpu_read 1
set cpu_write 0
set cache_hit 1
tick
expect state 0b00
expect cpu_ready 1

-- Read miss: goes to FETCH
set cache_hit 0
tick
expect state 0b01
expect mem_read 1

-- Memory ready: back to IDLE
set mem_ready 1
tick
expect state 0b00
expect fill_line 1
`,
    },
};

// Project order for display
export const PROJECTS = [
    { id: 1, name: 'Portes Logiques', chips: ['Inv', 'And2', 'Or2', 'Xor2', 'Mux', 'DMux'] },
    { id: 2, name: 'Multi-bits', chips: ['Inv16', 'And16', 'Or16', 'Mux16', 'Or8Way', 'Mux4Way16', 'Mux8Way16', 'DMux4Way', 'DMux8Way'] },
    { id: 3, name: 'Arithmetique', chips: ['HalfAdder', 'FullAdder', 'Add16', 'Inc16', 'Sub16', 'ALU'] },
    { id: 4, name: 'Sequentiel', chips: ['DFF1', 'BitReg', 'Register16', 'PC', 'RAM8', 'RAM64', 'RegFile'] },
    { id: 5, name: 'CPU', chips: ['Decoder', 'CondCheck', 'Control', 'CPU'] },
    { id: 6, name: 'CPU Pipeline', chips: ['IF_ID_Reg', 'HazardDetect', 'ForwardUnit', 'CPU_Pipeline'] },
    { id: 7, name: 'Cache L1', chips: ['CacheLine', 'TagCompare', 'WordSelect', 'CacheController'] },
];

// Get chip info
export function getChip(name) {
    return HDL_CHIPS[name];
}

// Check if all dependencies are unlocked
export function canAttempt(chipName, unlockedChips) {
    const chip = HDL_CHIPS[chipName];
    if (!chip) return false;
    return chip.dependencies.every(dep => unlockedChips.includes(dep));
}

// Get the library sources for a chip's dependencies
export function getDependencyLibrary(chipName, chipSources) {
    const chip = HDL_CHIPS[chipName];
    if (!chip) return {};

    const library = {};
    const visited = new Set();

    function collectDeps(name) {
        if (visited.has(name)) return;
        visited.add(name);

        const c = HDL_CHIPS[name];
        if (!c) return;

        for (const dep of c.dependencies) {
            if (chipSources[dep]) {
                library[dep] = chipSources[dep];
            }
            collectDeps(dep);
        }
    }

    collectDeps(chipName);
    return library;
}
