{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648042094360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648042094366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:28:14 2022 " "Processing started: Wed Mar 23 21:28:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648042094366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648042094366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OV5640 -c OV5640 " "Command: quartus_sta OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648042094366 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1648042094455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648042094703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648042094703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042094744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042094744 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gbo1 " "Entity dcfifo_gbo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648042095028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648042095028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648042095028 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1648042095028 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV5640.sdc " "Synopsys Design Constraints File file not found: 'OV5640.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648042095040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095040 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648042095041 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648042095041 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648042095041 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648042095041 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 98 -multiply_by 47 -duty_cycle 50.00 -name \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648042095041 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042095041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095041 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK " "create_clock -period 1.000 -name CMOS2_PCLK CMOS2_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648042095043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK " "create_clock -period 1.000 -name CMOS1_PCLK CMOS1_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648042095043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_1\|clock_20k cmos2_reg_config:cmos_config_1\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648042095043 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k " "create_clock -period 1.000 -name cmos2_reg_config:cmos_config_2\|clock_20k cmos2_reg_config:cmos_config_2\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1648042095043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042095043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648042095060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042095063 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648042095063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648042095074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648042095162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648042095162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.745 " "Worst-case setup slack is -4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.745            -169.195 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -4.745            -169.195 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379            -168.819 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -4.379            -168.819 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.755            -201.234 CMOS1_PCLK  " "   -3.755            -201.234 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616            -182.333 CMOS2_PCLK  " "   -3.616            -182.333 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203              -2.203 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.203              -2.203 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.265               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.401               0.000 CLOCK_50  " "   13.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.874               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.874               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.061 " "Worst-case hold slack is -1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -2.122 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.061              -2.122 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.396               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CMOS1_PCLK  " "    0.434               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.453               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.453               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 CMOS2_PCLK  " "    0.479               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.860 " "Worst-case recovery slack is -4.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.860            -810.451 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.860            -810.451 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400             -53.586 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.400             -53.586 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200            -201.443 CMOS2_PCLK  " "   -3.200            -201.443 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.823            -219.571 CMOS1_PCLK  " "   -2.823            -219.571 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592             -10.365 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.592             -10.365 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -7.563 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.352              -7.563 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.308               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.308               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.641 " "Worst-case removal slack is 0.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.641               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.686               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 CMOS2_PCLK  " "    1.396               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 CMOS1_PCLK  " "    1.722               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.946               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.946               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.257               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.257               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.781               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.781               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS1_PCLK  " "   -3.201            -184.164 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.164 CMOS2_PCLK  " "   -3.201            -184.164 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 CLOCK_50  " "    9.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.549               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.559               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.559               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042095188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042095188 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648042095460 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042095460 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648042095471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648042095512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648042096041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042096305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648042096341 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648042096341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.316 " "Worst-case setup slack is -4.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.316            -154.015 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -4.316            -154.015 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022            -154.808 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -4.022            -154.808 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469            -183.292 CMOS1_PCLK  " "   -3.469            -183.292 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.349            -165.703 CMOS2_PCLK  " "   -3.349            -165.703 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925              -1.925 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.925              -1.925 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.318               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.744               0.000 CLOCK_50  " "   13.744               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.286               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.286               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042096353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.043 " "Worst-case hold slack is -1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.043              -2.086 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.043              -2.086 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.373               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.384               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CMOS1_PCLK  " "    0.387               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.401               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.402               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 CMOS2_PCLK  " "    0.430               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042096372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.360 " "Worst-case recovery slack is -4.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.360            -746.187 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.360            -746.187 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077             -47.894 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.077             -47.894 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033            -180.842 CMOS2_PCLK  " "   -3.033            -180.842 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667            -199.713 CMOS1_PCLK  " "   -2.667            -199.713 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -7.322 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -0.462              -7.322 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -4.222 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -0.208              -4.222 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.713               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.713               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042096384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.479 " "Worst-case removal slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.479               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.531               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 CMOS2_PCLK  " "    1.121               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.579               0.000 CMOS1_PCLK  " "    1.579               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.789               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.789               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.985               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.985               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.482               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.482               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042096396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.743 CMOS2_PCLK  " "   -3.201            -184.743 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.220 CMOS1_PCLK  " "   -3.201            -184.220 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.790 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.487             -68.790 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.487             -68.402 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.665               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.665               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771               0.000 CLOCK_50  " "    9.771               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.530               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.530               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.526               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.526               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042096404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042096404 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648042096854 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042096854 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648042096868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042097050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648042097061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648042097061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.473 " "Worst-case setup slack is -1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473             -46.971 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.473             -46.971 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324             -46.314 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.324             -46.314 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092              -1.092 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.092              -1.092 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032             -40.624 CMOS1_PCLK  " "   -1.032             -40.624 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949             -29.968 CMOS2_PCLK  " "   -0.949             -29.968 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.060               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.196               0.000 CLOCK_50  " "   17.196               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.420               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.420               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042097077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.511 " "Worst-case hold slack is -0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -1.022 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.511              -1.022 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.129               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CMOS1_PCLK  " "    0.145               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CMOS2_PCLK  " "    0.175               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.186               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042097100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.187 " "Worst-case recovery slack is -2.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187            -364.881 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.187            -364.881 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368             -21.518 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.368             -21.518 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004             -51.406 CMOS2_PCLK  " "   -1.004             -51.406 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690             -49.361 CMOS1_PCLK  " "   -0.690             -49.361 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.190               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.275               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.884               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.884               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042097115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "    0.293               0.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "    0.311               0.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 CMOS1_PCLK  " "    0.627               0.000 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.652               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 CMOS2_PCLK  " "    0.721               0.000 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.969               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.163               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042097133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -129.611 CMOS2_PCLK  " "   -3.000            -129.611 CMOS2_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.843 CMOS1_PCLK  " "   -3.000            -124.843 CMOS1_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_1\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k  " "   -1.000             -46.000 cmos2_reg_config:cmos_config_2\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.733               0.000 u_Sdram_Control_4Port\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 CLOCK_50  " "    9.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.593               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.623               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.623               0.000 u_clok_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648042097148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648042097148 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 100 synchronizer chains. " "Report Metastability: Found 100 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648042097795 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648042097795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648042098266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648042098268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648042098504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:28:18 2022 " "Processing ended: Wed Mar 23 21:28:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648042098504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648042098504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648042098504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648042098504 ""}
