{"PC": 12, "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "DecodedPCs": [8, 9, 10, 11], "ExceptionPC": 0, "Exception": false, "RegisterMapTable": [39, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31], "FreeList": [40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63], "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false], "ActiveList": [{"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 0, "PC": 0}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 32, "PC": 1}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 33, "PC": 2}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 34, "PC": 3}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 35, "PC": 4}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 36, "PC": 5}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 37, "PC": 6}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 38, "PC": 7}], "IntegerQueue": [{"DestRegister": 32, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 1, "OpCode": "add", "PC": 0}, {"DestRegister": 33, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 2, "OpCode": "add", "PC": 1}, {"DestRegister": 34, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "add", "PC": 2}, {"DestRegister": 35, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "add", "PC": 3}, {"DestRegister": 36, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "sub", "PC": 4}, {"DestRegister": 37, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 2, "OpCode": "add", "PC": 5}, {"DestRegister": 38, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "mulu", "PC": 6}, {"DestRegister": 39, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "mulu", "PC": 7}]}