#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec  7 02:36:00 2024
# Process ID: 37612
# Current directory: C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1
# Command line: vivado.exe -log mb_final_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_final_top.tcl
# Log file: C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/mb_final_top.vds
# Journal file: C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1\vivado.jou
# Running On: Elinnation, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34185 MB
#-----------------------------------------------------------
source mb_final_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Warre/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/utils_1/imports/synth_1/mb_final_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/utils_1/imports/synth_1/mb_final_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_final_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'DrawX', assumed default net type 'wire' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:259]
INFO: [Synth 8-11241] undeclared symbol 'DrawY', assumed default net type 'wire' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:260]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1219.801 ; gain = 407.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_final_top' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:13]
INFO: [Synth 8-6157] synthesizing module 'background' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv:3]
INFO: [Synth 8-6157] synthesizing module 'start_background_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/start_background_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'start_background_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/start_background_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'background_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'background_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'background' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/start_background.sv:3]
INFO: [Synth 8-6157] synthesizing module 'map' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:2]
INFO: [Synth 8-6157] synthesizing module 'map_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/map_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'map_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/map_rom_stub.v:5]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:34]
WARNING: [Synth 8-7071] port 'clkb' of module 'map_rom' is unconnected for instance 'm_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:27]
WARNING: [Synth 8-7071] port 'enb' of module 'map_rom' is unconnected for instance 'm_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:27]
WARNING: [Synth 8-7071] port 'addrb' of module 'map_rom' is unconnected for instance 'm_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:27]
WARNING: [Synth 8-7071] port 'dinb' of module 'map_rom' is unconnected for instance 'm_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:27]
WARNING: [Synth 8-7023] instance 'm_rom' of module 'map_rom' has 11 connections declared, but only 7 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:27]
INFO: [Synth 8-6157] synthesizing module 'map_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'map_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'map' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/map.sv:2]
INFO: [Synth 8-6157] synthesizing module 'watergirl' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:132]
INFO: [Synth 8-6157] synthesizing module 'wg_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/wg_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'wg_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/wg_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'girl_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:254]
INFO: [Synth 8-6155] done synthesizing module 'girl_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:254]
INFO: [Synth 8-6157] synthesizing module 'girl_left1_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_left1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'girl_left1_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_left1_rom_stub.v:5]
WARNING: [Synth 8-7071] port 'ena' of module 'girl_left1_rom' is unconnected for instance 'watergirl_rom_left1' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:189]
WARNING: [Synth 8-7023] instance 'watergirl_rom_left1' of module 'girl_left1_rom' has 6 connections declared, but only 5 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:189]
INFO: [Synth 8-6157] synthesizing module 'girl_left1_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'girl_left1_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:282]
INFO: [Synth 8-6157] synthesizing module 'girl_left2_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_left2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'girl_left2_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_left2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'girl_left2_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:310]
INFO: [Synth 8-6155] done synthesizing module 'girl_left2_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:310]
INFO: [Synth 8-6157] synthesizing module 'girl_right1_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_right1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'girl_right1_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_right1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'girl_right1_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:338]
INFO: [Synth 8-6155] done synthesizing module 'girl_right1_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:338]
INFO: [Synth 8-6157] synthesizing module 'girl_right2_rom' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_right2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'girl_right2_rom' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/girl_right2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'girl_right2_palette' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'girl_right2_palette' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'watergirl' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirl.sv:132]
INFO: [Synth 8-6157] synthesizing module 'game_logic' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/game_state.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/game_state.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'game_logic' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/game_state.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:678]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1768]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1768]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1900]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1900]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2032]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2032]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2164]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2164]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2296]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2296]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2428]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2428]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2560]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2560]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2926]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1727]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1727]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:1727]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:678]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2692]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2838]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2884]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:2692]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:608]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:608]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:608]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_quad_spi_0_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
WARNING: [Synth 8-7071] port 'io1_o' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
WARNING: [Synth 8-7071] port 'io1_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
WARNING: [Synth 8-7071] port 'sck_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
WARNING: [Synth 8-7071] port 'ss_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'design_1_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:617]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/design_1_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:646]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:646]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:646]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:646]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/imports/src/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:214]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:214]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/.Xil/Vivado-37612-Elinnation/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'watergirlpos' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wall_checker' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:25]
WARNING: [Synth 8-7071] port 'enb' of module 'map_rom' is unconnected for instance 'd1' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:71]
WARNING: [Synth 8-7023] instance 'd1' of module 'map_rom' has 11 connections declared, but only 10 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:71]
WARNING: [Synth 8-7071] port 'enb' of module 'map_rom' is unconnected for instance 'd2' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:84]
WARNING: [Synth 8-7023] instance 'd2' of module 'map_rom' has 11 connections declared, but only 10 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:84]
WARNING: [Synth 8-7071] port 'enb' of module 'map_rom' is unconnected for instance 'd3' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:97]
WARNING: [Synth 8-7023] instance 'd3' of module 'map_rom' has 11 connections declared, but only 10 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:97]
WARNING: [Synth 8-7071] port 'enb' of module 'map_rom' is unconnected for instance 'd4' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:110]
WARNING: [Synth 8-7023] instance 'd4' of module 'map_rom' has 11 connections declared, but only 10 given [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'wall_checker' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/collision.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'watergirlpos' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:2]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/color_mapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/color_mapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mb_final_top' (0#1) [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:13]
WARNING: [Synth 8-6014] Unused sequential element max_up_reg was removed.  [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:67]
WARNING: [Synth 8-87] always_comb on 'max_up_in_reg' did not result in combinational logic [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:83]
WARNING: [Synth 8-87] always_comb on 'girl_y_motion_in_reg' did not result in combinational logic [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:85]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:88]
WARNING: [Synth 8-3848] Net DrawX in module/entity mb_final_top does not have driver. [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:259]
WARNING: [Synth 8-3848] Net DrawY in module/entity mb_final_top does not have driver. [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/top_level.sv:260]
WARNING: [Synth 8-7129] Port DrawY[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlX[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[9] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[8] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[7] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port WatergirlY[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_background in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_map in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module watergirlpos is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.051 ; gain = 519.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.051 ; gain = 519.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.051 ; gain = 519.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1331.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0_1/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0_1/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0_1/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0_1/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0_1/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/start_background_rom/start_background_rom/start_background_rom_in_context.xdc] for cell 'bkg/background_rom'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/start_background_rom/start_background_rom/start_background_rom_in_context.xdc] for cell 'bkg/background_rom'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'm/m_rom'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'm/m_rom'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d1'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d1'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d2'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d2'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d3'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d3'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d4'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/map_rom/map_rom/map_rom_in_context.xdc] for cell 'watergirl_instance/collision/d4'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/wg_rom/wg_rom/wg_rom_in_context.xdc] for cell 'watergirl/watergirl_rom'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/wg_rom/wg_rom/wg_rom_in_context.xdc] for cell 'watergirl/watergirl_rom'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left1_rom/girl_left1_rom/girl_left1_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_left1'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left1_rom/girl_left1_rom/girl_left1_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_left1'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left2_rom/girl_left2_rom/girl_left2_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_left2'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_left2_rom/girl_left2_rom/girl_left2_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_left2'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right1_rom/girl_right1_rom/girl_right1_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_right1'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right1_rom/girl_right1_rom/girl_right1_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_right1'
Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right2_rom/girl_right2_rom/girl_right2_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_right2'
Finished Parsing XDC File [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/girl_right2_rom/girl_right2_rom/girl_right2_rom_in_context.xdc] for cell 'watergirl/watergirl_rom_right2'
Parsing XDC File [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_final_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_final_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1377.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1377.656 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bkg/background_rom' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'm/m_rom' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl/watergirl_rom' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl/watergirl_rom_left1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl/watergirl_rom_left2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl/watergirl_rom_right1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl/watergirl_rom_right2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl_instance/collision/d1' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl_instance/collision/d2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl_instance/collision/d3' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'watergirl_instance/collision/d4' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bkg/background_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl_instance/collision/d1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl_instance/collision/d2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl_instance/collision/d3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl_instance/collision/d4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for m/m_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl/watergirl_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl/watergirl_rom_left1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl/watergirl_rom_left2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl/watergirl_rom_right1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for watergirl/watergirl_rom_right2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'game_logic'
DSP Debug: swapped A/B pins for adder 000001B9C50CCD30
DSP Debug: swapped A/B pins for adder 000001B9C50CCD90
DSP Debug: swapped A/B pins for adder 000001B9C50CC910
DSP Debug: swapped A/B pins for adder 000001B9C50CEE30
DSP Debug: swapped A/B pins for adder 000001B9C50CF430
DSP Debug: swapped A/B pins for adder 000001B9C50CF7F0
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'watergirlpos'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   START |                             0001 |                             0001
                 PLAYING |                             0010 |                             0010
                    LOSE |                             1000 |                             1000
                     WIN |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'game_logic'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:88]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   STILL |                              000 |                         00000000
                   RIGHT |                              001 |                         00000010
                    LEFT |                              010 |                         00000001
                     UP1 |                              011 |                         00000011
                   DOWN1 |                              100 |                         00000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'watergirlpos'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'max_up_in_reg' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'girl_y_motion_in_reg' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/watergirlpos.sv:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Multipliers : 
	               3x32  Multipliers := 2     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	  16 Input   12 Bit        Muxes := 6     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   5 Input   10 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 28    
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP background_address0, operation Mode is: C+A*(B:0x190).
DSP Report: operator background_address0 is absorbed into DSP background_address0.
DSP Report: operator background_address1 is absorbed into DSP background_address0.
DSP Report: Generating DSP watergirl_address0, operation Mode is: C+A*(B:0x14).
DSP Report: operator watergirl_address0 is absorbed into DSP watergirl_address0.
DSP Report: operator watergirl_address1 is absorbed into DSP watergirl_address0.
DSP Report: Generating DSP collision/addr_left_end, operation Mode is: C+A*(B:0xc8).
DSP Report: operator collision/addr_left_end is absorbed into DSP collision/addr_left_end.
DSP Report: operator collision/addr_left_end0 is absorbed into DSP collision/addr_left_end.
DSP Report: Generating DSP collision/addr_right_end, operation Mode is: C+A*(B:0xc8).
DSP Report: operator collision/addr_right_end is absorbed into DSP collision/addr_right_end.
DSP Report: operator collision/addr_left_end0 is absorbed into DSP collision/addr_right_end.
DSP Report: Generating DSP collision/addr_left_top, operation Mode is: C+A*(B:0xc8).
DSP Report: operator collision/addr_left_top is absorbed into DSP collision/addr_left_top.
DSP Report: operator collision/addr_left_top0 is absorbed into DSP collision/addr_left_top.
DSP Report: Generating DSP collision/addr_right_top, operation Mode is: C+A*(B:0xc8).
DSP Report: operator collision/addr_right_top is absorbed into DSP collision/addr_right_top.
DSP Report: operator collision/addr_left_top0 is absorbed into DSP collision/addr_right_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|background   | C+A*(B:0x190) | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|watergirl    | C+A*(B:0x14)  | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*(B:0xc8)  | 15     | 8      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*(B:0xc8)  | 15     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*(B:0xc8)  | 10     | 8      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*(B:0xc8)  | 10     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.891 ; gain = 568.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1426.754 ; gain = 614.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1426.906 ; gain = 615.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin clkb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin addrb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \m/m_rom  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \watergirl/watergirl_rom_left1  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \watergirl_instance/collision/d1  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \watergirl_instance/collision/d2  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \watergirl_instance/collision/d3  has unconnected pin enb
CRITICAL WARNING: [Synth 8-4442] BlackBox module \watergirl_instance/collision/d4  has unconnected pin enb
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|background   | C+A*B       | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|watergirl    | C+A*B       | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*B       | 15     | 8      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*B       | 15     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*B       | 10     | 8      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|wall_checker | C+A*B       | 10     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_uartlite_0_0        |         1|
|3     |design_1_clk_wiz_1_0             |         1|
|4     |design_1_axi_gpio_1_0            |         1|
|5     |design_1_axi_gpio_0_1            |         1|
|6     |design_1_axi_gpio_0_0            |         1|
|7     |design_1_mdm_1_0                 |         1|
|8     |design_1_microblaze_0_0          |         1|
|9     |design_1_microblaze_0_axi_intc_0 |         1|
|10    |design_1_rst_clk_wiz_1_100M_0    |         1|
|11    |design_1_axi_quad_spi_0_0        |         1|
|12    |design_1_axi_timer_0_0           |         1|
|13    |design_1_dlmb_bram_if_cntlr_0    |         1|
|14    |design_1_dlmb_v10_0              |         1|
|15    |design_1_ilmb_bram_if_cntlr_0    |         1|
|16    |design_1_ilmb_v10_0              |         1|
|17    |design_1_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
|20    |start_background_rom             |         1|
|21    |map_rom                          |         5|
|22    |wg_rom                           |         1|
|23    |girl_left1_rom                   |         1|
|24    |girl_left2_rom                   |         1|
|25    |girl_right1_rom                  |         1|
|26    |girl_right2_rom                  |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |design_1_axi_gpio_0            |     2|
|4     |design_1_axi_gpio_1            |     1|
|5     |design_1_axi_quad_spi_0        |     1|
|6     |design_1_axi_timer_0           |     1|
|7     |design_1_axi_uartlite_0        |     1|
|8     |design_1_clk_wiz_1             |     1|
|9     |design_1_dlmb_bram_if_cntlr    |     1|
|10    |design_1_dlmb_v10              |     1|
|11    |design_1_ilmb_bram_if_cntlr    |     1|
|12    |design_1_ilmb_v10              |     1|
|13    |design_1_lmb_bram              |     1|
|14    |design_1_mdm_1                 |     1|
|15    |design_1_microblaze_0          |     1|
|16    |design_1_microblaze_0_axi_intc |     1|
|17    |design_1_rst_clk_wiz_1_100M    |     1|
|18    |design_1_xbar                  |     1|
|19    |girl_left1_rom                 |     1|
|20    |girl_left2_rom                 |     1|
|21    |girl_right1_rom                |     1|
|22    |girl_right2_rom                |     1|
|23    |hdmi_tx                        |     1|
|24    |map_rom                        |     5|
|29    |start_background_rom           |     1|
|30    |wg_rom                         |     1|
|31    |CARRY4                         |   103|
|32    |DSP48E1                        |     6|
|33    |LUT1                           |    10|
|34    |LUT2                           |   186|
|35    |LUT3                           |    81|
|36    |LUT4                           |   186|
|37    |LUT5                           |    91|
|38    |LUT6                           |   152|
|39    |FDCE                           |    22|
|40    |FDRE                           |    58|
|41    |FDSE                           |     6|
|42    |LD                             |    15|
|43    |IBUF                           |     4|
|44    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1429.703 ; gain = 617.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1429.703 ; gain = 568.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1429.703 ; gain = 617.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1441.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

Synth Design complete, checksum: 9265bca4
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 169 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.391 ; gain = 1011.816
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.runs/synth_1/mb_final_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_final_top_utilization_synth.rpt -pb mb_final_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 02:36:31 2024...
