<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>libsimdpp: Operations: transpose matrices consisting of several vectors</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libsimdpp
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Operations: transpose matrices consisting of several vectors</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2b6910490db5043d08440771fd12b563"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga2b6910490db5043d08440771fd12b563">simdpp::transpose2</a> (basic_int16x8 &amp;a0, basic_int16x8 &amp;a1)</td></tr>
<tr class="memdesc:ga2b6910490db5043d08440771fd12b563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 2x2 16-bit matrices within two <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors.  <a href="#ga2b6910490db5043d08440771fd12b563">More...</a><br/></td></tr>
<tr class="separator:ga2b6910490db5043d08440771fd12b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff97f5177d7c95b2c314e2f391f5a505"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gaff97f5177d7c95b2c314e2f391f5a505">simdpp::transpose2</a> (basic_int16x16 &amp;a0, basic_int16x16 &amp;a1)</td></tr>
<tr class="separator:gaff97f5177d7c95b2c314e2f391f5a505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae366c57551aef6949344e246ed0b8eb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gae366c57551aef6949344e246ed0b8eb3">simdpp::transpose8</a> (basic_int8x16 &amp;a0, basic_int8x16 &amp;a1, basic_int8x16 &amp;a2, basic_int8x16 &amp;a3, basic_int8x16 &amp;a4, basic_int8x16 &amp;a5, basic_int8x16 &amp;a6, basic_int8x16 &amp;a7)</td></tr>
<tr class="memdesc:gae366c57551aef6949344e246ed0b8eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 8x8 8-bit matrices within eight <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors.  <a href="#gae366c57551aef6949344e246ed0b8eb3">More...</a><br/></td></tr>
<tr class="separator:gae366c57551aef6949344e246ed0b8eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191d2af3c4220132699fd79bc71ddeb0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga191d2af3c4220132699fd79bc71ddeb0">simdpp::transpose8</a> (basic_int8x32 &amp;a0, basic_int8x32 &amp;a1, basic_int8x32 &amp;a2, basic_int8x32 &amp;a3, basic_int8x32 &amp;a4, basic_int8x32 &amp;a5, basic_int8x32 &amp;a6, basic_int8x32 &amp;a7)</td></tr>
<tr class="separator:ga191d2af3c4220132699fd79bc71ddeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086d41dab19adc9f1008231cf56554e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga086d41dab19adc9f1008231cf56554e8">simdpp::transpose2</a> (basic_int32x4 &amp;a0, basic_int32x4 &amp;a1)</td></tr>
<tr class="memdesc:ga086d41dab19adc9f1008231cf56554e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors.  <a href="#ga086d41dab19adc9f1008231cf56554e8">More...</a><br/></td></tr>
<tr class="separator:ga086d41dab19adc9f1008231cf56554e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07727d34cfd3847171b7e1075a223123"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga07727d34cfd3847171b7e1075a223123">simdpp::transpose2</a> (basic_int32x8 &amp;a0, basic_int32x8 &amp;a1)</td></tr>
<tr class="memdesc:ga07727d34cfd3847171b7e1075a223123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors.  <a href="#ga07727d34cfd3847171b7e1075a223123">More...</a><br/></td></tr>
<tr class="separator:ga07727d34cfd3847171b7e1075a223123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac971ea640772b259bd77858a01aa032f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gac971ea640772b259bd77858a01aa032f">simdpp::transpose2</a> (basic_int64x2 &amp;a0, basic_int64x2 &amp;a1)</td></tr>
<tr class="memdesc:gac971ea640772b259bd77858a01aa032f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors.  <a href="#gac971ea640772b259bd77858a01aa032f">More...</a><br/></td></tr>
<tr class="separator:gac971ea640772b259bd77858a01aa032f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9d1da767eda43ec0dab91caa549a2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gaff9d1da767eda43ec0dab91caa549a2e">simdpp::transpose2</a> (basic_int64x4 &amp;a0, basic_int64x4 &amp;a1)</td></tr>
<tr class="memdesc:gaff9d1da767eda43ec0dab91caa549a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors.  <a href="#gaff9d1da767eda43ec0dab91caa549a2e">More...</a><br/></td></tr>
<tr class="separator:gaff9d1da767eda43ec0dab91caa549a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab244b887d872761f969be08aabd7114"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gaab244b887d872761f969be08aabd7114">simdpp::transpose2</a> (float32x4 &amp;a0, float32x4 &amp;a1)</td></tr>
<tr class="memdesc:gaab244b887d872761f969be08aabd7114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors.  <a href="#gaab244b887d872761f969be08aabd7114">More...</a><br/></td></tr>
<tr class="separator:gaab244b887d872761f969be08aabd7114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbbb6033e70b6edb0df781e826793e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga2cbbb6033e70b6edb0df781e826793e5">simdpp::transpose2</a> (float32x8 &amp;a0, float32x8 &amp;a1)</td></tr>
<tr class="memdesc:ga2cbbb6033e70b6edb0df781e826793e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 2x2 32-bit matrices within two <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors.  <a href="#ga2cbbb6033e70b6edb0df781e826793e5">More...</a><br/></td></tr>
<tr class="separator:ga2cbbb6033e70b6edb0df781e826793e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad907e8f074e9f072bc31eb27b087cd2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gad907e8f074e9f072bc31eb27b087cd2f">simdpp::transpose2</a> (float64x2 &amp;a0, float64x2 &amp;a1)</td></tr>
<tr class="memdesc:gad907e8f074e9f072bc31eb27b087cd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors.  <a href="#gad907e8f074e9f072bc31eb27b087cd2f">More...</a><br/></td></tr>
<tr class="separator:gad907e8f074e9f072bc31eb27b087cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840be7c11344bdcdb142cff75b663989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga840be7c11344bdcdb142cff75b663989">simdpp::transpose2</a> (float64x4 &amp;a0, float64x4 &amp;a1)</td></tr>
<tr class="memdesc:ga840be7c11344bdcdb142cff75b663989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors.  <a href="#ga840be7c11344bdcdb142cff75b663989">More...</a><br/></td></tr>
<tr class="separator:ga840be7c11344bdcdb142cff75b663989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d717a947f001d2aa55ff61c3e570ae6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga8d717a947f001d2aa55ff61c3e570ae6">simdpp::transpose4</a> (basic_int8x16 &amp;a0, basic_int8x16 &amp;a1, basic_int8x16 &amp;a2, basic_int8x16 &amp;a3)</td></tr>
<tr class="memdesc:ga8d717a947f001d2aa55ff61c3e570ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors.  <a href="#ga8d717a947f001d2aa55ff61c3e570ae6">More...</a><br/></td></tr>
<tr class="separator:ga8d717a947f001d2aa55ff61c3e570ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c5d093ffb6bd1e9d13e5cb00c70bef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga74c5d093ffb6bd1e9d13e5cb00c70bef">simdpp::transpose4</a> (basic_int32x8 &amp;a0, basic_int32x8 &amp;a1, basic_int32x8 &amp;a2, basic_int32x8 &amp;a3)</td></tr>
<tr class="memdesc:ga74c5d093ffb6bd1e9d13e5cb00c70bef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors.  <a href="#ga74c5d093ffb6bd1e9d13e5cb00c70bef">More...</a><br/></td></tr>
<tr class="separator:ga74c5d093ffb6bd1e9d13e5cb00c70bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58221bee945478a159a78035c09da8d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gab58221bee945478a159a78035c09da8d">simdpp::transpose4</a> (basic_int8x32 &amp;a0, basic_int8x32 &amp;a1, basic_int8x32 &amp;a2, basic_int8x32 &amp;a3)</td></tr>
<tr class="memdesc:gab58221bee945478a159a78035c09da8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors.  <a href="#gab58221bee945478a159a78035c09da8d">More...</a><br/></td></tr>
<tr class="separator:gab58221bee945478a159a78035c09da8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80730cf898284f1bf31545c6d6d959d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gaa80730cf898284f1bf31545c6d6d959d">simdpp::transpose4</a> (basic_int16x8 &amp;a0, basic_int16x8 &amp;a1, basic_int16x8 &amp;a2, basic_int16x8 &amp;a3)</td></tr>
<tr class="memdesc:gaa80730cf898284f1bf31545c6d6d959d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors.  <a href="#gaa80730cf898284f1bf31545c6d6d959d">More...</a><br/></td></tr>
<tr class="separator:gaa80730cf898284f1bf31545c6d6d959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77684d0b3a806ceeaa03477c91abc63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gaf77684d0b3a806ceeaa03477c91abc63">simdpp::transpose4</a> (basic_int16x16 &amp;a0, basic_int16x16 &amp;a1, basic_int16x16 &amp;a2, basic_int16x16 &amp;a3)</td></tr>
<tr class="memdesc:gaf77684d0b3a806ceeaa03477c91abc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes two 4x4 16-bit matrices within four <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors.  <a href="#gaf77684d0b3a806ceeaa03477c91abc63">More...</a><br/></td></tr>
<tr class="separator:gaf77684d0b3a806ceeaa03477c91abc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c7e2adca7e918fd00de89a93404b68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gae8c7e2adca7e918fd00de89a93404b68">simdpp::transpose4</a> (basic_int32x4 &amp;a0, basic_int32x4 &amp;a1, basic_int32x4 &amp;a2, basic_int32x4 &amp;a3)</td></tr>
<tr class="memdesc:gae8c7e2adca7e918fd00de89a93404b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes a 4x4 32-bit matrix within four <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors.  <a href="#gae8c7e2adca7e918fd00de89a93404b68">More...</a><br/></td></tr>
<tr class="separator:gae8c7e2adca7e918fd00de89a93404b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#ga7d2aa3ffe30b5a765ac8e36f0a222fc5">simdpp::transpose4</a> (float32x4 &amp;a0, float32x4 &amp;a1, float32x4 &amp;a2, float32x4 &amp;a3)</td></tr>
<tr class="memdesc:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes 4x4 32-bit matrix within four <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors.  <a href="#ga7d2aa3ffe30b5a765ac8e36f0a222fc5">More...</a><br/></td></tr>
<tr class="separator:ga7d2aa3ffe30b5a765ac8e36f0a222fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac318c65f439880f5e446bd146a4626"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00139.html#gadac318c65f439880f5e446bd146a4626">simdpp::transpose4</a> (float32x8 &amp;a0, float32x8 &amp;a1, float32x8 &amp;a2, float32x8 &amp;a3)</td></tr>
<tr class="memdesc:gadac318c65f439880f5e446bd146a4626"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transposes 4x4 32-bit matrix within four <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors.  <a href="#gadac318c65f439880f5e446bd146a4626">More...</a><br/></td></tr>
<tr class="separator:gadac318c65f439880f5e446bd146a4626"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga2b6910490db5043d08440771fd12b563"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 2x2 16-bit matrices within two <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ; ... ; a0_6; a1_6 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ; ... ; a0_7; a0_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gaff97f5177d7c95b2c314e2f391f5a505"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga086d41dab19adc9f1008231cf56554e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga07727d34cfd3847171b7e1075a223123"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 8 instructions. </li>
<li>In AVX2 this intrinsic results in at least 4 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gac971ea640772b259bd77858a01aa032f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int64x2 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int64x2 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gaff9d1da767eda43ec0dab91caa549a2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">basic_int64x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int64x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 4 instructions. </li>
<li>In AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gaab244b887d872761f969be08aabd7114"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. {NEON}</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 8 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 4 instructions. {NEON}</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2cbbb6033e70b6edb0df781e826793e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 2x2 32-bit matrices within two <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ; a0_2; a1_2 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ; a0_3; a0_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 4 instructions. {NEON}</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 8 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 4 instructions. {NEON}</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gad907e8f074e9f072bc31eb27b087cd2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float64x2 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x2 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 4 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga840be7c11344bdcdb142cff75b663989"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose2 </td>
          <td>(</td>
          <td class="paramtype">float64x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 2x2 64-bit matrix within two <a class="el" href="a00020.html" title="Class representing 2x 64-bit signed integer vector.">int64x2</a> vectors. </p>
<div class="fragment"><div class="line">r0_0 = [ a0_0; a1_0 ]</div>
<div class="line">r1_0 = [ a0_1; a1_1 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 4 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 2 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gae8c7e2adca7e918fd00de89a93404b68"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x4 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes a 4x4 32-bit matrix within four <a class="el" href="a00018.html" title="Class representing 4x 32-bit signed integer vector.">int32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga8d717a947f001d2aa55ff61c3e570ae6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga74c5d093ffb6bd1e9d13e5cb00c70bef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int32x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gab58221bee945478a159a78035c09da8d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes four 4x4 8-bit matrix within four <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ...]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ...]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ...]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ...]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 32 instructions. </li>
<li>In AVX2 this intrinsic results in at least 16 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa80730cf898284f1bf31545c6d6d959d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf77684d0b3a806ceeaa03477c91abc63"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int16x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 4x4 16-bit matrices within four <a class="el" href="a00016.html" title="Class representing 8x 16-bit signed integer vector.">int16x8</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ; a0_4; a1_4; a2_4; a3_4 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ; a0_5; a1_5; a2_5; a3_5 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ; a0_6; a1_6; a2_6; a3_6 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ; a0_7; a1_7; a2_7; a3_7 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 24 instructions. </li>
<li>In AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7d2aa3ffe30b5a765ac8e36f0a222fc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x4 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes 4x4 32-bit matrix within four <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 24 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gadac318c65f439880f5e446bd146a4626"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose4 </td>
          <td>(</td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32x8 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes 4x4 32-bit matrix within four <a class="el" href="a00010.html" title="Class representing float32x4 vector.">float32x4</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; a1_0; a2_0; a3_0 ]</div>
<div class="line">r1 = [ a0_1; a1_1; a2_1; a3_1 ]</div>
<div class="line">r2 = [ a0_2; a1_2; a2_2; a3_2 ]</div>
<div class="line">r3 = [ a0_3; a1_3; a2_3; a3_3 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 4 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-SSE4.1 this intrinsic results in at least 24 instructions. </li>
<li>In AVX-AVX2 this intrinsic results in at least 12 instructions. </li>
<li>In NEON this intrinsic results in at least 8 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="gae366c57551aef6949344e246ed0b8eb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x16 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transposes two 8x8 8-bit matrices within eight <a class="el" href="a00022.html" title="Class representing 16x 8-bit signed integer vector.">int8x16</a> vectors. </p>
<div class="fragment"><div class="line">r0 = [ a0_0; ...; a7_0 ; a0_8; ...; a7_8 ]</div>
<div class="line">r1 = [ a0_1; ...; a7_1 ; a0_9; ...; a7_9 ]</div>
<div class="line">...</div>
<div class="line">r7 = [ a0_7; ...; a7_7 ; a0_15; ...; a7_15 ]</div>
</div><!-- fragment --><dl class="section user"><dt>128-bit version:</dt><dd><ul>
<li>In SSE2-AVX2 this intrinsic results in at least 24 instructions. </li>
<li>In NEON this intrinsic results in at least 12 instructions.</li>
</ul>
</dd></dl>
<dl class="section user"><dt>256-bit version:</dt><dd><ul>
<li>In SSE2-AVX this intrinsic results in at least 48 instructions. </li>
<li>In AVX2 this intrinsic results in at least 24 instructions. </li>
<li>In NEON this intrinsic results in at least 24 instructions.</li>
</ul>
The lower and higher 128-bit halves are processed as if 128-bit instruction was applied to each of them separately. </dd></dl>

</div>
</div>
<a class="anchor" id="ga191d2af3c4220132699fd79bc71ddeb0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void simdpp::transpose8 </td>
          <td>(</td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a3</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a4</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a5</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">basic_int8x32 &amp;&#160;</td>
          <td class="paramname"><em>a7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 15 2013 19:30:36 for libsimdpp by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
