--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152138 paths analyzed, 804 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.966ns.
--------------------------------------------------------------------------------
Slack:                  89.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.906ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topbd                 0.695   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C2      net (fanout=3)        0.939   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (2.746ns logic, 8.160ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  89.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topcd                 0.536   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C2      net (fanout=3)        0.939   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.879ns (2.587ns logic, 8.292ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  89.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X12Y42.B5      net (fanout=12)       0.435   Sh1777
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.834ns (2.599ns logic, 8.235ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  89.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topbd                 0.695   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D1      net (fanout=3)        0.821   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.814ns (2.772ns logic, 8.042ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  89.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X8Y45.D2       net (fanout=15)       1.327   decoder/Maddsub_n0039_3
    SLICE_X8Y45.D        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6_SW1
    SLICE_X8Y45.A5       net (fanout=1)        0.373   decoder/N92
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (2.588ns logic, 8.210ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  89.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topcd                 0.536   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D1      net (fanout=3)        0.821   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.787ns (2.613ns logic, 8.174ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  89.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topbd                 0.695   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C2      net (fanout=3)        0.939   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (2.788ns logic, 7.873ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  89.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topcd                 0.536   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C2      net (fanout=3)        0.939   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.634ns (2.629ns logic, 8.005ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  89.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topbc                 0.650   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C1      net (fanout=4)        0.769   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (2.701ns logic, 7.990ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  89.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topcc                 0.495   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C1      net (fanout=4)        0.769   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.668ns (2.546ns logic, 8.122ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  89.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.589ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X12Y42.B5      net (fanout=12)       0.435   Sh1777
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.589ns (2.641ns logic, 7.948ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  89.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X11Y45.B2      net (fanout=15)       1.611   decoder/Maddsub_n0039_3
    SLICE_X11Y45.B       Tilo                  0.259   decoder/N71
                                                       decoder/Maddsub_n0039_Madd_xor<4>11
    SLICE_X8Y45.B5       net (fanout=2)        0.629   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.654ns (2.339ns logic, 8.315ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  89.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.569ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topbd                 0.695   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D1      net (fanout=3)        0.821   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.569ns (2.814ns logic, 7.755ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  89.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X8Y45.C5       net (fanout=15)       0.967   decoder/Maddsub_n0039_3
    SLICE_X8Y45.C        Tilo                  0.255   decoder/N92
                                                       decoder/Sh1773_SW6_SW0
    SLICE_X8Y45.A1       net (fanout=1)        0.566   decoder/N91
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.632ns (2.589ns logic, 8.043ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  89.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X8Y45.D2       net (fanout=15)       1.327   decoder/Maddsub_n0039_3
    SLICE_X8Y45.D        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6_SW1
    SLICE_X8Y45.A5       net (fanout=1)        0.373   decoder/N92
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.553ns (2.630ns logic, 7.923ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  89.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.DMUX    Topcd                 0.536   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D1      net (fanout=3)        0.821   decoder/Maddsub_n0039_Madd1_cy[4]
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.542ns (2.655ns logic, 7.887ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  89.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_a_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_a_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X14Y42.A1      net (fanout=12)       1.018   Sh1777
    SLICE_X14Y42.CLK     Tas                   0.349   M_player_pos_a_q[3]
                                                       Mmux__n019311
                                                       M_player_pos_a_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (2.580ns logic, 7.953ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  89.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.538ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topbc                 0.650   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D3      net (fanout=4)        0.590   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.538ns (2.727ns logic, 7.811ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  89.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topcc                 0.495   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.D3      net (fanout=4)        0.590   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Topdc                 0.456   N44
                                                       decoder/Sh1771_F
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.515ns (2.572ns logic, 7.943ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  89.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.446ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topbc                 0.650   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C1      net (fanout=4)        0.769   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.446ns (2.743ns logic, 7.703ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  89.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_0_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.462ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.595 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X12Y42.A5      net (fanout=12)       0.471   Sh1777
    SLICE_X12Y42.A       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d11
    SLICE_X12Y43.AX      net (fanout=1)        0.486   M_player_pos_b_d[0]
    SLICE_X12Y43.CLK     Tdick                 0.085   M_player_pos_b_q_0_1
                                                       M_player_pos_b_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.462ns (2.570ns logic, 7.892ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  89.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.C1      net (fanout=3)        1.158   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.CMUX    Topcc                 0.495   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Mmux__n00423_rs_xor<2>111
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y45.C1      net (fanout=4)        0.769   decoder/Maddsub_n0039_4
    SLICE_X12Y45.CMUX    Tilo                  0.430   N44
                                                       decoder/Sh1771_G
                                                       decoder/Sh1771
    SLICE_X13Y46.D5      net (fanout=12)       0.491   decoder/Sh1771
    SLICE_X13Y46.D       Tilo                  0.259   N41
                                                       decoder/Sh1778_SW8
    SLICE_X12Y42.B2      net (fanout=1)        1.805   N41
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.423ns (2.588ns logic, 7.835ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  89.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.486ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X11Y45.B2      net (fanout=15)       1.611   decoder/Maddsub_n0039_3
    SLICE_X11Y45.B       Tilo                  0.259   decoder/N71
                                                       decoder/Maddsub_n0039_Madd_xor<4>11
    SLICE_X13Y41.B5      net (fanout=2)        1.171   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X12Y42.B5      net (fanout=12)       0.435   Sh1777
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.486ns (2.344ns logic, 8.142ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  89.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.480ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X13Y45.C4      net (fanout=15)       0.557   decoder/Maddsub_n0039_3
    SLICE_X13Y45.C       Tilo                  0.259   M_level_q[0]
                                                       decoder/Sh1773_SW6_SW2
    SLICE_X8Y45.A4       net (fanout=1)        0.820   decoder/N93
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.480ns (2.593ns logic, 7.887ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  89.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X11Y45.B2      net (fanout=15)       1.611   decoder/Maddsub_n0039_3
    SLICE_X11Y45.B       Tilo                  0.259   decoder/N71
                                                       decoder/Maddsub_n0039_Madd_xor<4>11
    SLICE_X8Y45.B5       net (fanout=2)        0.629   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (2.381ns logic, 8.028ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  89.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.387ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (0.621 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X8Y45.C5       net (fanout=15)       0.967   decoder/Maddsub_n0039_3
    SLICE_X8Y45.C        Tilo                  0.255   decoder/N92
                                                       decoder/Sh1773_SW6_SW0
    SLICE_X8Y45.A1       net (fanout=1)        0.566   decoder/N91
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.B4      net (fanout=12)       1.150   Sh1773
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.387ns (2.631ns logic, 7.756ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  89.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_0_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.388ns (Levels of Logic = 7)
  Clock Path Skew:      -0.058ns (0.595 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X8Y45.D2       net (fanout=15)       1.327   decoder/Maddsub_n0039_3
    SLICE_X8Y45.D        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6_SW1
    SLICE_X8Y45.A5       net (fanout=1)        0.373   decoder/N92
    SLICE_X8Y45.A        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773_SW6
    SLICE_X8Y45.B4       net (fanout=1)        0.435   decoder/N72
    SLICE_X8Y45.B        Tilo                  0.254   decoder/N92
                                                       decoder/Sh1773
    SLICE_X12Y42.A2      net (fanout=12)       1.148   Sh1773
    SLICE_X12Y42.A       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d11
    SLICE_X12Y43.AX      net (fanout=1)        0.486   M_player_pos_b_d[0]
    SLICE_X12Y43.CLK     Tdick                 0.085   M_player_pos_b_q_0_1
                                                       M_player_pos_b_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                     10.388ns (2.559ns logic, 7.829ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  89.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_a_q_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.384ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (0.593 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_a_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X15Y42.A3      net (fanout=12)       0.845   Sh1777
    SLICE_X15Y42.CLK     Tas                   0.373   M_player_pos_a_q[5]
                                                       Mmux__n019351
                                                       M_player_pos_a_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.384ns (2.604ns logic, 7.780ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  89.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_player_pos_a_q_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.288ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (0.593 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_player_pos_a_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.AMUX    Tshcko                0.518   _n0188_inv
                                                       M_see_q_0
    SLICE_X13Y46.A1      net (fanout=2)        1.491   M_see_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.C3      net (fanout=15)       0.843   decoder/Maddsub_n0039_3
    SLICE_X12Y43.C       Tilo                  0.255   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW0
    SLICE_X13Y41.D1      net (fanout=1)        1.489   decoder/N82
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X14Y42.A1      net (fanout=12)       1.018   Sh1777
    SLICE_X14Y42.CLK     Tas                   0.349   M_player_pos_a_q[3]
                                                       Mmux__n019311
                                                       M_player_pos_a_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.288ns (2.622ns logic, 7.666ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  89.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_player_pos_b_q_1_1 (FF)
  Requirement:          100.000ns
  Data Path Delay:      10.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.316 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_player_pos_b_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y46.A3      net (fanout=5)        1.778   M_reg_d_q[0]
    SLICE_X13Y46.A       Tilo                  0.259   N41
                                                       Mmux_M_ctrl_direction11
    SLICE_X11Y47.D2      net (fanout=9)        1.256   M_ctrl_direction[0]
    SLICE_X11Y47.D       Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       decoder/Mmux__n00423_rs_lut<2>1
    SLICE_X12Y46.B1      net (fanout=3)        1.026   decoder/Mmux__n00423_rs_lut[2]
    SLICE_X12Y46.BMUX    Topbb                 0.464   decoder/Maddsub_n0039_Madd1_cy[4]
                                                       decoder/Maddsub_n0039_Madd1_lut<3>
                                                       decoder/Maddsub_n0039_Madd1_cy<4>
    SLICE_X12Y43.D4      net (fanout=15)       0.774   decoder/Maddsub_n0039_3
    SLICE_X12Y43.D       Tilo                  0.254   M_player_pos_b_q_0_1
                                                       decoder/Maddsub_n0039_Madd_xor<3>11_SW1
    SLICE_X13Y41.D6      net (fanout=1)        1.101   decoder/N83
    SLICE_X13Y41.D       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777_SW1
    SLICE_X13Y41.B2      net (fanout=1)        0.543   decoder/N19
    SLICE_X13Y41.B       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Sh1777
    SLICE_X12Y42.B5      net (fanout=12)       0.435   Sh1777
    SLICE_X12Y42.B       Tilo                  0.254   M_player_pos_b_q[3]
                                                       Mmux_M_player_pos_b_d21
    SLICE_X11Y42.DX      net (fanout=1)        0.865   M_player_pos_b_d[1]
    SLICE_X11Y42.CLK     Tdick                 0.114   M_player_pos_b_q_1_1
                                                       M_player_pos_b_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                     10.376ns (2.598ns logic, 7.778ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: start_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.966|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 152138 paths, 0 nets, and 1023 connections

Design statistics:
   Minimum period:  10.966ns{1}   (Maximum frequency:  91.191MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 19:51:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



