#ifndef INC_ICM42688_H_
#define INC_ICM42688_H_

#include "stdint.h"
#include "main.h"

/* BEGIN CONFIG */
#define ICM42688_SPI_HANDLE hspi1 //24Mhz max
#define ICM42688_INT_PIN INTG_Pin

//ensure no overflow
#define ICM42688_REF_HANDLE htim4
#define ICM42688_REF_FREQ 16000000

#define ICM42688_CALC_FREQ 500
/* END CONFIG */

//bank 0
#define ICM42688_REG_DEVICE_CONFIG 0x11 //r-w

#define ICM42688_REG_DRIVE_CONFIG 0x13 //r-w
#define ICM42688_REG_INT_CONFIG 0x14

#define ICM42688_REG_FIFO_CONFIG 0x16 //r-w

#define ICM42688_REG_TEMP_DATA1 0x1D //sync
#define ICM42688_REG_TEMP_DATA0 0x1E //sync

#define ICM42688_REG_ACCEL_DATA_X1 0x1F //sync
#define ICM42688_REG_ACCEL_DATA_X0 0x20 //sync
#define ICM42688_REG_ACCEL_DATA_Y1 0x21 //sync
#define ICM42688_REG_ACCEL_DATA_Y0 0x22 //sync
#define ICM42688_REG_ACCEL_DATA_Z1 0x23 //sync
#define ICM42688_REG_ACCEL_DATA_Z0 0x24 //sync

#define ICM42688_REG_GYRO_DATA_X1 0x25 //sync
#define ICM42688_REG_GYRO_DATA_X0 0x26 //sync
#define ICM42688_REG_GYRO_DATA_Y1 0x27 //sync
#define ICM42688_REG_GYRO_DATA_Y0 0x28 //sync
#define ICM42688_REG_GYRO_DATA_Z1 0x29 //sync
#define ICM42688_REG_GYRO_DATA_Z0 0x2A //sync

#define ICM42688_REG_TMST_FSYNCH 0x2B //sync
#define ICM42688_REG_TMST_FSYNCL 0x2C //sync

#define ICM42688_REG_INT_STATUS 0x2D //r-clr

#define ICM42688_REG_FIFO_COUNTH 0x2E //r
#define ICM42688_REG_FIFO_COUNTL 0x2F //r

#define ICM42688_REG_FIFO_DATA 0x30 //r

#define ICM42688_REG_APEX_DATA0 0x31 //sync
#define ICM42688_REG_APEX_DATA1 0x32 //sync
#define ICM42688_REG_APEX_DATA2 0x33 //r
#define ICM42688_REG_APEX_DATA3 0x34 //r
#define ICM42688_REG_APEX_DATA4 0x35 //r
#define ICM42688_REG_APEX_DATA5 0x36 //r

#define ICM42688_REG_INT_STATUS2 0x37 //r-clr
#define ICM42688_REG_INT_STATUS3 0x38 //r-clr

#define ICM42688_REG_SIGNAL_PATH_RESET 0x4B //w-clr

#define ICM42688_REG_INTF_CONFIG0 0x4C //r-w
#define ICM42688_REG_INTF_CONFIG1 0x4D //r-w

#define ICM42688_REG_PWR_MGMT0 0x4E //r-w

#define ICM42688_REG_GYRO_CONFIG0 0x4F //r-w
#define ICM42688_REG_GYRO_CONFIG1 0x51 //r-w

#define ICM42688_REG_ACCEL_CONFIG0 0x50 //r-w
#define ICM42688_REG_ACCEL_CONFIG1 0x53 //r-w

#define ICM42688_REG_GYRO_ACCEL_CONFIG0 0x52 //r-w

#define ICM42688_REG_TMST_CONFIG 0x54 //r-w

#define ICM42688_REG_APEX_CONFIG0 0x56 //r-w

#define ICM42688_REG_SMD_CONFIG 0x57 //r-w

#define ICM42688_REG_FIFO_CONFIG1 0x5F //r-w
#define ICM42688_REG_FIFO_CONFIG2 0x60 //r-w
#define ICM42688_REG_FIFO_CONFIG3 0x61 //r-w

#define ICM42688_REG_FSYNC_CONFIG 0x62 //r-w

#define ICM42688_REG_INT_CONFIG0 0x63 //r-w
#define ICM42688_REG_INT_CONFIG1 0x64 //r-w

#define ICM42688_REG_INT_SOURCE0 0x65 //r-w
#define ICM42688_REG_INT_SOURCE1 0x66 //r-w
#define ICM42688_REG_INT_SOURCE3 0x67 //r-w
#define ICM42688_REG_INT_SOURCE4 0x68 //r-w

#define ICM42688_REG_FIFO_LOST_PKT0 0x6C //r
#define ICM42688_REG_FIFO_LOST_PKT1 0x6D //r

#define ICM42688_REG_SELF_TEST_CONFIG 0x70 //r-w

#define ICM42688_REG_WHO_AM_I 0x75 //r

#define ICM42688_REG_REG_BANK_SEL 0x76 //r-w

//bank 1
#define ICM42688_REG_SENSOR_CONFIG0 0x03 //r-w

#define ICM42688_REG_GYRO_CONFIG_STATIC2  0x0B //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC3  0x0C //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC4  0x0D //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC5  0x0E //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC6  0x0F //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC7  0x10 //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC8  0x11 //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC9  0x12 //r-w
#define ICM42688_REG_GYRO_CONFIG_STATIC10 0x13 //r-w

#define ICM42688_REG_XG_ST_DATA 0x5F //r-w
#define ICM42688_REG_YG_ST_DATA 0x60 //r-w
#define ICM42688_REG_ZG_ST_DATA 0x61 //r-w

#define ICM42688_REG_TMSTVAL0 0x62 //r
#define ICM42688_REG_TMSTVAL1 0x63 //r
#define ICM42688_REG_TMSTVAL2 0x64 //r

#define ICM42688_REG_INTF_CONFIG4 0x7A //r-w
#define ICM42688_REG_INTF_CONFIG5 0x7B //r-w
#define ICM42688_REG_INTF_CONFIG6 0x7C //r-w

//bank 2
#define ICM42688_REG_ACCEL_CONFIG_STATIC2 0x03 //r-w
#define ICM42688_REG_ACCEL_CONFIG_STATIC3 0x04 //r-w
#define ICM42688_REG_ACCEL_CONFIG_STATIC4 0x05 //r-w

#define ICM42688_REG_XA_ST_DATA 0x3B //r-w
#define ICM42688_REG_YA_ST_DATA 0x3C //r-w
#define ICM42688_REG_ZA_ST_DATA 0x3D //r-w

//bank 4
#define ICM42688_REG_APEX_CONFIG1 0x40 //r-w
#define ICM42688_REG_APEX_CONFIG2 0x41 //r-w
#define ICM42688_REG_APEX_CONFIG3 0x42 //r-w
#define ICM42688_REG_APEX_CONFIG4 0x43 //r-w
#define ICM42688_REG_APEX_CONFIG5 0x44 //r-w
#define ICM42688_REG_APEX_CONFIG6 0x45 //r-w
#define ICM42688_REG_APEX_CONFIG7 0x46 //r-w
#define ICM42688_REG_APEX_CONFIG8 0x47 //r-w
#define ICM42688_REG_APEX_CONFIG9 0x48 //r-w

#define ICM42688_REG_ACCEL_WOM_X_THR 0x4A //r-w
#define ICM42688_REG_ACCEL_WOM_Y_THR 0x4B //r-w
#define ICM42688_REG_ACCEL_WOM_Z_THR 0x4C //r-w

#define ICM42688_REG_INT_SOURCE6  0x4D //r-w
#define ICM42688_REG_INT_SOURCE7  0x4E //r-w
#define ICM42688_REG_INT_SOURCE8  0x4F //r-w
#define ICM42688_REG_INT_SOURCE9  0x50 //r-w
#define ICM42688_REG_INT_SOURCE10 0x51 //r-w

#define ICM42688_REG_OFFSET_USER0 0x77 //r-w
#define ICM42688_REG_OFFSET_USER1 0x78 //r-w
#define ICM42688_REG_OFFSET_USER2 0x79 //r-w
#define ICM42688_REG_OFFSET_USER3 0x7A //r-w
#define ICM42688_REG_OFFSET_USER4 0x7B //r-w
#define ICM42688_REG_OFFSET_USER5 0x7C //r-w
#define ICM42688_REG_OFFSET_USER6 0x7D //r-w
#define ICM42688_REG_OFFSET_USER7 0x7E //r-w
#define ICM42688_REG_OFFSET_USER8 0x7F //r-w


void Icm42688_Init(void);

uint8_t Icm42688_ExtFlag(uint16_t pin);
void Icm42688_ExtHandler(void);

int16_t Icm4288_GetVelX(void);
int16_t Icm4288_GetVelY(void);
int16_t Icm4288_GetVelZ(void);

int16_t Icm4288_GetAccelX(void);
int16_t Icm4288_GetAccelY(void);
int16_t Icm4288_GetAccelZ(void);

#endif
