<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPICC32XXDMA.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_f980dfa2069855638b0cd8c57f735ca5.html">tidrivers_cc32xx</a></li><li class="navelem"><a class="el" href="dir_1f993ecc1be2c92f22fa996028484d25.html">source</a></li><li class="navelem"><a class="el" href="dir_7d5e4df8250b3628ec18e3540c26d41f.html">ti</a></li><li class="navelem"><a class="el" href="dir_9983ac6a1abe9238d230cdfb8f047d3c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_6d471154ac90122d46790b33306e149d.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPICC32XXDMA.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_p_i_c_c32_x_x_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015-2019, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!*****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       SPICC32XXDMA.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @brief      SPI driver implementation for a CC32XX SPI controller using the</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *              micro DMA controller.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  The SPI header file should be included in an application as follows:</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *  @code</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/SPI.h&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  #include &lt;ti/drivers/spi/SPICC32XXDMA.h&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  @endcode</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  Refer to @ref SPI.h for a complete description of APIs &amp; example of use.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *  This SPI driver implementation is designed to operate on a CC32XX SPI</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *  controller using a micro DMA controller.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *  @warning This driver does not support queueing multiple SPI transactions.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *  ## Frame Formats #</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  This SPI controller supports 4 phase &amp; polarity formats. Refer to the device</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *  specific data sheets &amp; technical reference manuals for specifics on each</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *  format.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *  ## SPI Chip Select #</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *  This SPI controller supports a hardware chip select pin. Refer to the</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *  device&#39;s user manual on how this hardware chip select pin behaves in regards</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *  to the SPI frame format.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *  &lt;table&gt;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *  &lt;th&gt;Chip select type&lt;/th&gt;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_MASTER mode&lt;/th&gt;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *  &lt;th&gt;SPI_SLAVE mode&lt;/th&gt;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *  &lt;td&gt;Hardware chip select&lt;/td&gt;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *  &lt;td&gt;No action is needed by the application to select the peripheral.&lt;/td&gt;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *  &lt;td&gt;See the device documentation on it&#39;s chip select requirements.&lt;/td&gt;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *  &lt;tr&gt;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *  &lt;td&gt;Software chip select&lt;/td&gt;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *  &lt;td&gt;The application is responsible to ensure that correct SPI slave is</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *      selected before performing a SPI_transfer().&lt;/td&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *  &lt;td&gt;See the device documentation on it&#39;s chip select requirements.&lt;/td&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *  &lt;/tr&gt;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *  &lt;/table&gt;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> *  ## SPI data frames #</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *  SPI data frames can be any size from 4-bits to 32-bits.  The SPI data</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *  frame size is set in #SPI_Params.dataSize passed to SPI_open.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *  The SPICC32XXDMA driver implementation makes assumptions on the element</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *  size of the #SPI_Transaction txBuf and rxBuf arrays, based on the data</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> *  frame size.  If the data frame size is less than or equal to 8 bits,</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> *  txBuf and rxBuf are assumed to be arrays of 8-bit uint8_t elements.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *  If the data frame size is greater than 8 bits, but less than or equal</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *  to 16 bits, txBuf and rxBuf are assumed to be arrays of 16-bit uint16_t</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *  elements.  Otherwise, txBuf and rxBuf are assumed to point to 32-bit</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *  uint32_t elements.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *  data frame size  | buffer element size |</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *  --------------   | ------------------- |</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *  4-8 bits         | uint8_t             |</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *  9-16 bits        | uint16_t            |</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *  17-32 bits       | uint32_t            |</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *  Data buffers in transactions (rxBuf &amp; txBuf) must be address aligned</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *  according to the data frame size.  For example, if data frame is 9-bit</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *  (driver assumes buffers are uint16_t) rxBuf &amp; txBuf must be aligned</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> *  on a 16-bit address boundary, if data frame is 20-bit (driver assumes</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *  buffers are uint32_t) rxBuf &amp; txBuf must be aligned on a 32-bit address</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *  boundary.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *  ## DMA Interrupts #</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *  This driver is designed to operate with the micro DMA. The micro DMA</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *  generates an interrupt on the perpheral&#39;s interrupt vector. This</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *  implementation automatically installs a DMA aware hardware ISR to service</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> *  the assigned micro DMA channels.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> *  ## DMA and Queueing</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> *  This driver utilizes DMA channels in ping pong mode (see device TRM) in</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *  order to overcome the 1024 item DMA channel limit. This means the driver</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *  can execute multi kilo-item transactions without pausing to reconfigure the</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> *  DMA and causing gaps in transmission. In addition, the driver also allows</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *  the user to queue up transfers when opened in #SPI_MODE_CALLBACK by calling</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *  SPI_transfer() multiple times. Note that each transaction&#39;s</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *  #SPI_Transaction struct must still be persistent and unmodified until that</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> *  transaction is complete.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *  @anchor ti_drivers_spi_SPICC32XXDMA_example_queueing</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *  Below is an example of queueing three transactions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *  @code</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *  // SPI already opened in callback mode</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> *  SPI_Transaction t0, t1, t2;</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> *  t0.txBuf = txBuff0;</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *  t0.rxBuf = rxBuff0;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> *  t0.count = 2000;</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *  t1.txBuf = txBuff1;</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *  t1.rxBuf = rxBuff1;</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *  t1.count = 1000;</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> *  t2.txBuf = txBuff2;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> *  t2.rxBuf = NULL;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *  t2.count = 1000;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> *  bool transferOk = false;</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> *  if (SPI_transfer(spiHandle, &amp;t0)) {</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> *      if (SPI_transfer(spiHandle, &amp;t1)) {</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *              transferOk = SPI_transfer(spiHandle, &amp;t2);</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *          }</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *      }</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *  }</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> *  @endcode</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *  ## DMA accessible memory #</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> *  As this driver uses uDMA to transfer data/from data buffers, it is the</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *  responsibility of the application to ensure that these buffers reside in</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *  memory that is accessible by the DMA.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  ## Scratch Buffers #</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  A uint32_t scratch buffer is used to allow SPI_transfers where txBuf or</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  rxBuf are NULL. Rather than requiring txBuf or rxBuf to have a dummy buffer</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *  of size of the transfer count, a single DMA accessible uint32_t scratch</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *  buffer is used. When rxBuf is NULL, the uDMA will transfer all the SPI data</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *  receives into the scratch buffer as a &quot;bit-bucket&quot;. When txBuf is NULL, the</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *  scratch buffer is initialized to defaultTxBufValue so the uDMA will send</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  some known value. Each SPI driver instance must have its own scratch buffer.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *  ## Polling SPI transfers #</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *  When used in blocking mode small SPI transfers are can be done by polling</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *  the peripheral &amp; sending data frame-by-frame.  This will not block the task</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *  which requested the transfer, but instead immediately perform the transfer</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *  &amp; return.  The minDmaTransferSize field in the hardware attributes is</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *  the threshold; if the transaction count is below the threshold a polling</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *  transfer is performed; otherwise a DMA transfer is done.  This is intended</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> *  to reduce the overhead of setting up a DMA transfer to only send a few</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *  data frames.  Keep in mind that during polling transfers the current task</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *  is still being executed; there is no context switch to another task.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *******************************************************************************</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#ifndef ti_drivers_spi_SPICC32XXDMA__include</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define ti_drivers_spi_SPICC32XXDMA__include</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/HwiP.h&gt;</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_power_8h.html">ti/drivers/Power.h</a>&gt;</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_8h.html">ti/drivers/SPI.h</a>&gt;</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_u_d_m_a_c_c32_x_x_8h.html">ti/drivers/dma/UDMACC32XX.h</a>&gt;</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* Add SPICC32XXDMA_STATUS_* macros here */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Add SPICC32XXDMA_CMD_* macros here */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *  Macros defining possible SPI signal pin mux options</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> *  The lower 8 bits of the macro refer to the pin, offset by 1, to match</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> *  driverlib pin defines.  For example, SPICC32XXDMA_PIN_05_CLK &amp; 0xff = 4,</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *  which equals PIN_05 in driverlib pin.h.  By matching the PIN_xx defines in</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> *  driverlib pin.h, we can pass the pin directly to the driverlib functions.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> *  The upper 8 bits of the macro correspond to the pin mux confg mode</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *  value for the pin to operate in the SPI mode.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *  PIN_62 is special for the SDSPI driver when using an SD BoosterPack,</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *  as PIN_62 doesn&#39;t have an assigned SPI function yet the SD BoosterPack</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *  has it tied to the CS signal.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_05_CLK     0x0704 </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_06_MISO    0x0705 </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_07_MOSI    0x0706 </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_08_CS      0x0707 </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_45_CLK     0x072C </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_50_CS      0x0931 </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_52_MOSI    0x0833 </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_53_MISO    0x0734 </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ae945ff9c77552e825b903f25a65acecf">  247</a></span>&#160;<span class="preprocessor">#define SPICC32XXDMA_PIN_NO_CONFIG  0xFFFF</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* SPI function table pointer */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a> <a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ad804358f32b99442f86f3ef1f74255b9">SPICC32XXDMA_fxnTable</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">  309</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a291634e7ff74f369d9d7d58c578823ed">  311</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a291634e7ff74f369d9d7d58c578823ed">baseAddr</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9a369023434e97b97ec7bc4cd4e997fb">  315</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9a369023434e97b97ec7bc4cd4e997fb">intNum</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a4dd7d57fa12208a77dc3b75c2c7bc80e">  318</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a4dd7d57fa12208a77dc3b75c2c7bc80e">intPriority</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9fe09849271730031c5c4c70ec616919">  321</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9fe09849271730031c5c4c70ec616919">spiPRCM</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6eb0704adcd7eb48897a91b8c564c6c">  324</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6eb0704adcd7eb48897a91b8c564c6c">csControl</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a6a72e339d4f0ae043f8d96f5cf94634c">  326</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a6a72e339d4f0ae043f8d96f5cf94634c">csPolarity</a>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#abde99321fe08667b6eb1c99a0ab069a2">  329</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#abde99321fe08667b6eb1c99a0ab069a2">pinMode</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a664c5a41b81b2e8022178bb14a5687e3">  332</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a664c5a41b81b2e8022178bb14a5687e3">turboMode</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5803b30a5c618f2f3bb4367e276494d9">  335</a></span>&#160;    uint32_t  *<a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5803b30a5c618f2f3bb4367e276494d9">scratchBufPtr</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ae37a577a5b299ba44485babad490860c">  338</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ae37a577a5b299ba44485babad490860c">defaultTxBufValue</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a91b9e6beabc91f965a7d40d5eb0df650">  341</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a91b9e6beabc91f965a7d40d5eb0df650">rxChannelIndex</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5832b23fa7855a1a36c1b5ec4258e28e">  344</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5832b23fa7855a1a36c1b5ec4258e28e">txChannelIndex</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a0c1ec73d871618beb88b50562d595c4e">  347</a></span>&#160;    uint32_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a0c1ec73d871618beb88b50562d595c4e">minDmaTransferSize</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a7576af366d6e4d35537bf367460c5b61">  350</a></span>&#160;    uint16_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a7576af366d6e4d35537bf367460c5b61">mosiPin</a>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a3a385bc2935f75c7204f94183baa8877">  353</a></span>&#160;    uint16_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a3a385bc2935f75c7204f94183baa8877">misoPin</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6e5aaeb0fad2b5ee18da0bf20dfc9fa">  356</a></span>&#160;    uint16_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6e5aaeb0fad2b5ee18da0bf20dfc9fa">clkPin</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a48e4f5bcae539f4073b7ddead466212d">  359</a></span>&#160;    uint16_t   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a48e4f5bcae539f4073b7ddead466212d">csPin</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">  367</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ae863cbcc3e01afd9f39770aa2d1c4319">  368</a></span>&#160;    HwiP_Handle        <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ae863cbcc3e01afd9f39770aa2d1c4319">hwiHandle</a>;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab5140ee0fcc7d595a2161f8113bc5e40">  369</a></span>&#160;    <a class="code" href="struct_power___notify_obj.html">Power_NotifyObj</a>    <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab5140ee0fcc7d595a2161f8113bc5e40">notifyObj</a>;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a589d310cf371d850c3042a2f6d818fdc">  370</a></span>&#160;    SemaphoreP_Handle  <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a589d310cf371d850c3042a2f6d818fdc">transferComplete</a>;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a71196ba7a030f92216e1ed0c1de6f46d">  371</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a>    <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a71196ba7a030f92216e1ed0c1de6f46d">transferCallbackFxn</a>;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#aac31afe2253a337b762803cc52a5f2fa">  372</a></span>&#160;    <a class="code" href="struct_s_p_i___transaction.html">SPI_Transaction</a>   *<a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#aac31afe2253a337b762803cc52a5f2fa">transaction</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a2d691cd67dcbab7f500f6d195e4a3099">  373</a></span>&#160;    <a class="code" href="struct_u_d_m_a_c_c32_x_x___config.html">UDMACC32XX_Handle</a>  <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a2d691cd67dcbab7f500f6d195e4a3099">dmaHandle</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a0ab94161553f6a2079dad6eba06cb5bc">  375</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a0ab94161553f6a2079dad6eba06cb5bc">amtDataXferred</a>;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a506e33f66d1a09d0541b3fca6b4094f4">  376</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a506e33f66d1a09d0541b3fca6b4094f4">currentXferAmt</a>;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a678ee89e28ac21d13906d2a272d4a97f">  377</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a678ee89e28ac21d13906d2a272d4a97f">bitRate</a>;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a01362bf375844471546ea23c7d281c17">  378</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a01362bf375844471546ea23c7d281c17">dataSize</a>;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a86745d5125686c887f89a5b81d90c936">  379</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a86745d5125686c887f89a5b81d90c936">transferTimeout</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a65b24c5c45f95a0438d2bfc1e30e3d43">  381</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a>           <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a65b24c5c45f95a0438d2bfc1e30e3d43">spiMode</a>;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a8da53459132b7c400a6c47b20895b79d">  382</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a>   <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a8da53459132b7c400a6c47b20895b79d">transferMode</a>;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a731b693df8585b8616036602aa2b5855">  383</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a4e1f33555dfa8147205af5b266f3a489">SPI_FrameFormat</a>    <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a731b693df8585b8616036602aa2b5855">frameFormat</a>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a1ca6f5a591ebe0e2096090865b85e8e5">  385</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a1ca6f5a591ebe0e2096090865b85e8e5">cancelInProgress</a>;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a9e04b46d3a288089c4589fbed1b16a75">  386</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a9e04b46d3a288089c4589fbed1b16a75">isOpen</a>;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ad806ef96c1f2cec040591305168ea971">  387</a></span>&#160;    uint8_t            <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ad806ef96c1f2cec040591305168ea971">rxFifoTrigger</a>;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab7dc9e7e23f2233d005b990d443a22f4">  388</a></span>&#160;    uint8_t            <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab7dc9e7e23f2233d005b990d443a22f4">txFifoTrigger</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} <a class="code" href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a>, *<a class="code" href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a7d912ead2cb5bc6da35a21dfefa087e9">SPICC32XXDMA_Handle</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_drivers_spi_SPICC32XXDMA__include */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a0ab94161553f6a2079dad6eba06cb5bc"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a0ab94161553f6a2079dad6eba06cb5bc">SPICC32XXDMA_Object::amtDataXferred</a></div><div class="ttdeci">size_t amtDataXferred</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:375</div></div>
<div class="ttc" id="_s_p_i_8h_html"><div class="ttname"><a href="_s_p_i_8h.html">SPI.h</a></div><div class="ttdoc">Serial Peripheral Interface (SPI) Driver Interface. </div></div>
<div class="ttc" id="_s_p_i_8h_html_a207e2d5a7e7ea5606b6995b6485ca015"><div class="ttname"><a href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a></div><div class="ttdeci">void(* SPI_CallbackFxn)(SPI_Handle handle, SPI_Transaction *transaction)</div><div class="ttdoc">The definition of a callback function used by the SPI driver when used in SPI_MODE_CALLBACK. </div><div class="ttdef"><b>Definition:</b> SPI.h:584</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a731b693df8585b8616036602aa2b5855"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a731b693df8585b8616036602aa2b5855">SPICC32XXDMA_Object::frameFormat</a></div><div class="ttdeci">SPI_FrameFormat frameFormat</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:383</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a48e4f5bcae539f4073b7ddead466212d"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a48e4f5bcae539f4073b7ddead466212d">SPICC32XXDMA_HWAttrsV1::csPin</a></div><div class="ttdeci">uint16_t csPin</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:359</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a4dd7d57fa12208a77dc3b75c2c7bc80e"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a4dd7d57fa12208a77dc3b75c2c7bc80e">SPICC32XXDMA_HWAttrsV1::intPriority</a></div><div class="ttdeci">uint32_t intPriority</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:318</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a3a385bc2935f75c7204f94183baa8877"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a3a385bc2935f75c7204f94183baa8877">SPICC32XXDMA_HWAttrsV1::misoPin</a></div><div class="ttdeci">uint16_t misoPin</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:353</div></div>
<div class="ttc" id="_s_p_i_8h_html_ab9ea76c6529d6076eee5e1c4a5a92c6f"><div class="ttname"><a href="_s_p_i_8h.html#ab9ea76c6529d6076eee5e1c4a5a92c6f">SPI_TransferMode</a></div><div class="ttdeci">SPI_TransferMode</div><div class="ttdoc">SPI transfer mode determines the whether the SPI controller operates synchronously or asynchronously...</div><div class="ttdef"><b>Definition:</b> SPI.h:620</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a5803b30a5c618f2f3bb4367e276494d9"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5803b30a5c618f2f3bb4367e276494d9">SPICC32XXDMA_HWAttrsV1::scratchBufPtr</a></div><div class="ttdeci">uint32_t * scratchBufPtr</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:335</div></div>
<div class="ttc" id="_power_8h_html"><div class="ttname"><a href="_power_8h.html">Power.h</a></div><div class="ttdoc">Power Manager. </div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_ae37a577a5b299ba44485babad490860c"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ae37a577a5b299ba44485babad490860c">SPICC32XXDMA_HWAttrsV1::defaultTxBufValue</a></div><div class="ttdeci">uint32_t defaultTxBufValue</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:338</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a91b9e6beabc91f965a7d40d5eb0df650"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a91b9e6beabc91f965a7d40d5eb0df650">SPICC32XXDMA_HWAttrsV1::rxChannelIndex</a></div><div class="ttdeci">uint32_t rxChannelIndex</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:341</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a65b24c5c45f95a0438d2bfc1e30e3d43"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a65b24c5c45f95a0438d2bfc1e30e3d43">SPICC32XXDMA_Object::spiMode</a></div><div class="ttdeci">SPI_Mode spiMode</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:381</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a6a72e339d4f0ae043f8d96f5cf94634c"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a6a72e339d4f0ae043f8d96f5cf94634c">SPICC32XXDMA_HWAttrsV1::csPolarity</a></div><div class="ttdeci">uint32_t csPolarity</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:326</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_abde99321fe08667b6eb1c99a0ab069a2"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#abde99321fe08667b6eb1c99a0ab069a2">SPICC32XXDMA_HWAttrsV1::pinMode</a></div><div class="ttdeci">uint32_t pinMode</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:329</div></div>
<div class="ttc" id="_u_d_m_a_c_c32_x_x_8h_html"><div class="ttname"><a href="_u_d_m_a_c_c32_x_x_8h.html">UDMACC32XX.h</a></div><div class="ttdoc">uDMA driver implementation for CC32XX. </div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a664c5a41b81b2e8022178bb14a5687e3"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a664c5a41b81b2e8022178bb14a5687e3">SPICC32XXDMA_HWAttrsV1::turboMode</a></div><div class="ttdeci">uint32_t turboMode</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:332</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_aac31afe2253a337b762803cc52a5f2fa"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#aac31afe2253a337b762803cc52a5f2fa">SPICC32XXDMA_Object::transaction</a></div><div class="ttdeci">SPI_Transaction * transaction</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:372</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a8da53459132b7c400a6c47b20895b79d"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a8da53459132b7c400a6c47b20895b79d">SPICC32XXDMA_Object::transferMode</a></div><div class="ttdeci">SPI_TransferMode transferMode</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:382</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a589d310cf371d850c3042a2f6d818fdc"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a589d310cf371d850c3042a2f6d818fdc">SPICC32XXDMA_Object::transferComplete</a></div><div class="ttdeci">SemaphoreP_Handle transferComplete</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:370</div></div>
<div class="ttc" id="struct_s_p_i___fxn_table_html"><div class="ttname"><a href="struct_s_p_i___fxn_table.html">SPI_FxnTable</a></div><div class="ttdoc">The definition of a SPI function table that contains the required set of functions to control a speci...</div><div class="ttdef"><b>Definition:</b> SPI.h:711</div></div>
<div class="ttc" id="struct_u_d_m_a_c_c32_x_x___config_html"><div class="ttname"><a href="struct_u_d_m_a_c_c32_x_x___config.html">UDMACC32XX_Config</a></div><div class="ttdoc">UDMACC32XX Global configuration. </div><div class="ttdef"><b>Definition:</b> UDMACC32XX.h:125</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a86745d5125686c887f89a5b81d90c936"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a86745d5125686c887f89a5b81d90c936">SPICC32XXDMA_Object::transferTimeout</a></div><div class="ttdeci">uint32_t transferTimeout</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:379</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html">SPICC32XXDMA_HWAttrsV1</a></div><div class="ttdoc">SPICC32XXDMA Hardware attributes. </div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:309</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a291634e7ff74f369d9d7d58c578823ed"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a291634e7ff74f369d9d7d58c578823ed">SPICC32XXDMA_HWAttrsV1::baseAddr</a></div><div class="ttdeci">uint32_t baseAddr</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:311</div></div>
<div class="ttc" id="struct_s_p_i___transaction_html"><div class="ttname"><a href="struct_s_p_i___transaction.html">SPI_Transaction</a></div><div class="ttdoc">A SPI_Transaction data structure is used with SPI_transfer(). It indicates how many SPI_FrameFormat f...</div><div class="ttdef"><b>Definition:</b> SPI.h:563</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a9a369023434e97b97ec7bc4cd4e997fb"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9a369023434e97b97ec7bc4cd4e997fb">SPICC32XXDMA_HWAttrsV1::intNum</a></div><div class="ttdeci">uint32_t intNum</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:315</div></div>
<div class="ttc" id="struct_power___notify_obj_html"><div class="ttname"><a href="struct_power___notify_obj.html">Power_NotifyObj</a></div><div class="ttdoc">Power notify object structure. </div><div class="ttdef"><b>Definition:</b> Power.h:443</div></div>
<div class="ttc" id="_s_p_i_8h_html_a60a7e3d74577b38aa79ea6983362f942"><div class="ttname"><a href="_s_p_i_8h.html#a60a7e3d74577b38aa79ea6983362f942">SPI_Mode</a></div><div class="ttdeci">SPI_Mode</div><div class="ttdoc">Definitions for various SPI modes of operation. </div><div class="ttdef"><b>Definition:</b> SPI.h:590</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a2d691cd67dcbab7f500f6d195e4a3099"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a2d691cd67dcbab7f500f6d195e4a3099">SPICC32XXDMA_Object::dmaHandle</a></div><div class="ttdeci">UDMACC32XX_Handle dmaHandle</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:373</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_ab7dc9e7e23f2233d005b990d443a22f4"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab7dc9e7e23f2233d005b990d443a22f4">SPICC32XXDMA_Object::txFifoTrigger</a></div><div class="ttdeci">uint8_t txFifoTrigger</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:388</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html">SPICC32XXDMA_Object</a></div><div class="ttdoc">SPICC32XXDMA Object. </div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:367</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a5832b23fa7855a1a36c1b5ec4258e28e"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a5832b23fa7855a1a36c1b5ec4258e28e">SPICC32XXDMA_HWAttrsV1::txChannelIndex</a></div><div class="ttdeci">uint32_t txChannelIndex</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:344</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a01362bf375844471546ea23c7d281c17"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a01362bf375844471546ea23c7d281c17">SPICC32XXDMA_Object::dataSize</a></div><div class="ttdeci">uint32_t dataSize</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:378</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_ab5140ee0fcc7d595a2161f8113bc5e40"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ab5140ee0fcc7d595a2161f8113bc5e40">SPICC32XXDMA_Object::notifyObj</a></div><div class="ttdeci">Power_NotifyObj notifyObj</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:369</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_ad6eb0704adcd7eb48897a91b8c564c6c"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6eb0704adcd7eb48897a91b8c564c6c">SPICC32XXDMA_HWAttrsV1::csControl</a></div><div class="ttdeci">uint32_t csControl</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:324</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a678ee89e28ac21d13906d2a272d4a97f"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a678ee89e28ac21d13906d2a272d4a97f">SPICC32XXDMA_Object::bitRate</a></div><div class="ttdeci">uint32_t bitRate</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:377</div></div>
<div class="ttc" id="_s_p_i_c_c32_x_x_d_m_a_8h_html_a7d912ead2cb5bc6da35a21dfefa087e9"><div class="ttname"><a href="_s_p_i_c_c32_x_x_d_m_a_8h.html#a7d912ead2cb5bc6da35a21dfefa087e9">SPICC32XXDMA_Handle</a></div><div class="ttdeci">struct SPICC32XXDMA_Object * SPICC32XXDMA_Handle</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a71196ba7a030f92216e1ed0c1de6f46d"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a71196ba7a030f92216e1ed0c1de6f46d">SPICC32XXDMA_Object::transferCallbackFxn</a></div><div class="ttdeci">SPI_CallbackFxn transferCallbackFxn</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:371</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_ad806ef96c1f2cec040591305168ea971"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ad806ef96c1f2cec040591305168ea971">SPICC32XXDMA_Object::rxFifoTrigger</a></div><div class="ttdeci">uint8_t rxFifoTrigger</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:387</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a506e33f66d1a09d0541b3fca6b4094f4"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a506e33f66d1a09d0541b3fca6b4094f4">SPICC32XXDMA_Object::currentXferAmt</a></div><div class="ttdeci">size_t currentXferAmt</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:376</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a7576af366d6e4d35537bf367460c5b61"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a7576af366d6e4d35537bf367460c5b61">SPICC32XXDMA_HWAttrsV1::mosiPin</a></div><div class="ttdeci">uint16_t mosiPin</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:350</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_ad6e5aaeb0fad2b5ee18da0bf20dfc9fa"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#ad6e5aaeb0fad2b5ee18da0bf20dfc9fa">SPICC32XXDMA_HWAttrsV1::clkPin</a></div><div class="ttdeci">uint16_t clkPin</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:356</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a0c1ec73d871618beb88b50562d595c4e"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a0c1ec73d871618beb88b50562d595c4e">SPICC32XXDMA_HWAttrsV1::minDmaTransferSize</a></div><div class="ttdeci">uint32_t minDmaTransferSize</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:347</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_ae863cbcc3e01afd9f39770aa2d1c4319"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#ae863cbcc3e01afd9f39770aa2d1c4319">SPICC32XXDMA_Object::hwiHandle</a></div><div class="ttdeci">HwiP_Handle hwiHandle</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:368</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1_html_a9fe09849271730031c5c4c70ec616919"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___h_w_attrs_v1.html#a9fe09849271730031c5c4c70ec616919">SPICC32XXDMA_HWAttrsV1::spiPRCM</a></div><div class="ttdeci">uint32_t spiPRCM</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:321</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a9e04b46d3a288089c4589fbed1b16a75"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a9e04b46d3a288089c4589fbed1b16a75">SPICC32XXDMA_Object::isOpen</a></div><div class="ttdeci">bool isOpen</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:386</div></div>
<div class="ttc" id="_s_p_i_c_c32_x_x_d_m_a_8h_html_ad804358f32b99442f86f3ef1f74255b9"><div class="ttname"><a href="_s_p_i_c_c32_x_x_d_m_a_8h.html#ad804358f32b99442f86f3ef1f74255b9">SPICC32XXDMA_fxnTable</a></div><div class="ttdeci">const SPI_FxnTable SPICC32XXDMA_fxnTable</div></div>
<div class="ttc" id="_s_p_i_8h_html_a4e1f33555dfa8147205af5b266f3a489"><div class="ttname"><a href="_s_p_i_8h.html#a4e1f33555dfa8147205af5b266f3a489">SPI_FrameFormat</a></div><div class="ttdeci">SPI_FrameFormat</div><div class="ttdoc">Definitions for various SPI data frame formats. </div><div class="ttdef"><b>Definition:</b> SPI.h:599</div></div>
<div class="ttc" id="struct_s_p_i_c_c32_x_x_d_m_a___object_html_a1ca6f5a591ebe0e2096090865b85e8e5"><div class="ttname"><a href="struct_s_p_i_c_c32_x_x_d_m_a___object.html#a1ca6f5a591ebe0e2096090865b85e8e5">SPICC32XXDMA_Object::cancelInProgress</a></div><div class="ttdeci">bool cancelInProgress</div><div class="ttdef"><b>Definition:</b> SPICC32XXDMA.h:385</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
